
BoardTest_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a8dc  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  0800ab7c  0800ab7c  0000bb7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac64  0800ac64  0000c060  2**0
                  CONTENTS
  4 .ARM          00000008  0800ac64  0800ac64  0000bc64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac6c  0800ac6c  0000c060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac6c  0800ac6c  0000bc6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ac70  0800ac70  0000bc70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  24000000  0800ac74  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000378  24000060  0800acd4  0000c060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240003d8  0800acd4  0000c3d8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000c060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025005  00000000  00000000  0000c08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000458d  00000000  00000000  00031093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018c0  00000000  00000000  00035620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000133d  00000000  00000000  00036ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00045d28  00000000  00000000  0003821d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028abb  00000000  00000000  0007df45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001b363a  00000000  00000000  000a6a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0025a03a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d3c  00000000  00000000  0025a080  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00260dbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000060 	.word	0x24000060
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800ab64 	.word	0x0800ab64

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000064 	.word	0x24000064
 80002dc:	0800ab64 	.word	0x0800ab64

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96a 	b.w	800067c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	460c      	mov	r4, r1
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d14e      	bne.n	800046a <__udivmoddi4+0xaa>
 80003cc:	4694      	mov	ip, r2
 80003ce:	458c      	cmp	ip, r1
 80003d0:	4686      	mov	lr, r0
 80003d2:	fab2 f282 	clz	r2, r2
 80003d6:	d962      	bls.n	800049e <__udivmoddi4+0xde>
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0320 	rsb	r3, r2, #32
 80003de:	4091      	lsls	r1, r2
 80003e0:	fa20 f303 	lsr.w	r3, r0, r3
 80003e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003e8:	4319      	orrs	r1, r3
 80003ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80003ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f2:	fa1f f68c 	uxth.w	r6, ip
 80003f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000402:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000406:	fb04 f106 	mul.w	r1, r4, r6
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f104 30ff 	add.w	r0, r4, #4294967295
 8000416:	f080 8112 	bcs.w	800063e <__udivmoddi4+0x27e>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 810f 	bls.w	800063e <__udivmoddi4+0x27e>
 8000420:	3c02      	subs	r4, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a59      	subs	r1, r3, r1
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb1 f0f7 	udiv	r0, r1, r7
 800042e:	fb07 1110 	mls	r1, r7, r0, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb00 f606 	mul.w	r6, r0, r6
 800043a:	429e      	cmp	r6, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x94>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 31ff 	add.w	r1, r0, #4294967295
 8000446:	f080 80fc 	bcs.w	8000642 <__udivmoddi4+0x282>
 800044a:	429e      	cmp	r6, r3
 800044c:	f240 80f9 	bls.w	8000642 <__udivmoddi4+0x282>
 8000450:	4463      	add	r3, ip
 8000452:	3802      	subs	r0, #2
 8000454:	1b9b      	subs	r3, r3, r6
 8000456:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800045a:	2100      	movs	r1, #0
 800045c:	b11d      	cbz	r5, 8000466 <__udivmoddi4+0xa6>
 800045e:	40d3      	lsrs	r3, r2
 8000460:	2200      	movs	r2, #0
 8000462:	e9c5 3200 	strd	r3, r2, [r5]
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d905      	bls.n	800047a <__udivmoddi4+0xba>
 800046e:	b10d      	cbz	r5, 8000474 <__udivmoddi4+0xb4>
 8000470:	e9c5 0100 	strd	r0, r1, [r5]
 8000474:	2100      	movs	r1, #0
 8000476:	4608      	mov	r0, r1
 8000478:	e7f5      	b.n	8000466 <__udivmoddi4+0xa6>
 800047a:	fab3 f183 	clz	r1, r3
 800047e:	2900      	cmp	r1, #0
 8000480:	d146      	bne.n	8000510 <__udivmoddi4+0x150>
 8000482:	42a3      	cmp	r3, r4
 8000484:	d302      	bcc.n	800048c <__udivmoddi4+0xcc>
 8000486:	4290      	cmp	r0, r2
 8000488:	f0c0 80f0 	bcc.w	800066c <__udivmoddi4+0x2ac>
 800048c:	1a86      	subs	r6, r0, r2
 800048e:	eb64 0303 	sbc.w	r3, r4, r3
 8000492:	2001      	movs	r0, #1
 8000494:	2d00      	cmp	r5, #0
 8000496:	d0e6      	beq.n	8000466 <__udivmoddi4+0xa6>
 8000498:	e9c5 6300 	strd	r6, r3, [r5]
 800049c:	e7e3      	b.n	8000466 <__udivmoddi4+0xa6>
 800049e:	2a00      	cmp	r2, #0
 80004a0:	f040 8090 	bne.w	80005c4 <__udivmoddi4+0x204>
 80004a4:	eba1 040c 	sub.w	r4, r1, ip
 80004a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ac:	fa1f f78c 	uxth.w	r7, ip
 80004b0:	2101      	movs	r1, #1
 80004b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ba:	fb08 4416 	mls	r4, r8, r6, r4
 80004be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004c2:	fb07 f006 	mul.w	r0, r7, r6
 80004c6:	4298      	cmp	r0, r3
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x11c>
 80004ca:	eb1c 0303 	adds.w	r3, ip, r3
 80004ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x11a>
 80004d4:	4298      	cmp	r0, r3
 80004d6:	f200 80cd 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004da:	4626      	mov	r6, r4
 80004dc:	1a1c      	subs	r4, r3, r0
 80004de:	fa1f f38e 	uxth.w	r3, lr
 80004e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004e6:	fb08 4410 	mls	r4, r8, r0, r4
 80004ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004ee:	fb00 f707 	mul.w	r7, r0, r7
 80004f2:	429f      	cmp	r7, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x148>
 80004f6:	eb1c 0303 	adds.w	r3, ip, r3
 80004fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80004fe:	d202      	bcs.n	8000506 <__udivmoddi4+0x146>
 8000500:	429f      	cmp	r7, r3
 8000502:	f200 80b0 	bhi.w	8000666 <__udivmoddi4+0x2a6>
 8000506:	4620      	mov	r0, r4
 8000508:	1bdb      	subs	r3, r3, r7
 800050a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800050e:	e7a5      	b.n	800045c <__udivmoddi4+0x9c>
 8000510:	f1c1 0620 	rsb	r6, r1, #32
 8000514:	408b      	lsls	r3, r1
 8000516:	fa22 f706 	lsr.w	r7, r2, r6
 800051a:	431f      	orrs	r7, r3
 800051c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000520:	fa04 f301 	lsl.w	r3, r4, r1
 8000524:	ea43 030c 	orr.w	r3, r3, ip
 8000528:	40f4      	lsrs	r4, r6
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	0c38      	lsrs	r0, r7, #16
 8000530:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000534:	fbb4 fef0 	udiv	lr, r4, r0
 8000538:	fa1f fc87 	uxth.w	ip, r7
 800053c:	fb00 441e 	mls	r4, r0, lr, r4
 8000540:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000544:	fb0e f90c 	mul.w	r9, lr, ip
 8000548:	45a1      	cmp	r9, r4
 800054a:	fa02 f201 	lsl.w	r2, r2, r1
 800054e:	d90a      	bls.n	8000566 <__udivmoddi4+0x1a6>
 8000550:	193c      	adds	r4, r7, r4
 8000552:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000556:	f080 8084 	bcs.w	8000662 <__udivmoddi4+0x2a2>
 800055a:	45a1      	cmp	r9, r4
 800055c:	f240 8081 	bls.w	8000662 <__udivmoddi4+0x2a2>
 8000560:	f1ae 0e02 	sub.w	lr, lr, #2
 8000564:	443c      	add	r4, r7
 8000566:	eba4 0409 	sub.w	r4, r4, r9
 800056a:	fa1f f983 	uxth.w	r9, r3
 800056e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000572:	fb00 4413 	mls	r4, r0, r3, r4
 8000576:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800057a:	fb03 fc0c 	mul.w	ip, r3, ip
 800057e:	45a4      	cmp	ip, r4
 8000580:	d907      	bls.n	8000592 <__udivmoddi4+0x1d2>
 8000582:	193c      	adds	r4, r7, r4
 8000584:	f103 30ff 	add.w	r0, r3, #4294967295
 8000588:	d267      	bcs.n	800065a <__udivmoddi4+0x29a>
 800058a:	45a4      	cmp	ip, r4
 800058c:	d965      	bls.n	800065a <__udivmoddi4+0x29a>
 800058e:	3b02      	subs	r3, #2
 8000590:	443c      	add	r4, r7
 8000592:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000596:	fba0 9302 	umull	r9, r3, r0, r2
 800059a:	eba4 040c 	sub.w	r4, r4, ip
 800059e:	429c      	cmp	r4, r3
 80005a0:	46ce      	mov	lr, r9
 80005a2:	469c      	mov	ip, r3
 80005a4:	d351      	bcc.n	800064a <__udivmoddi4+0x28a>
 80005a6:	d04e      	beq.n	8000646 <__udivmoddi4+0x286>
 80005a8:	b155      	cbz	r5, 80005c0 <__udivmoddi4+0x200>
 80005aa:	ebb8 030e 	subs.w	r3, r8, lr
 80005ae:	eb64 040c 	sbc.w	r4, r4, ip
 80005b2:	fa04 f606 	lsl.w	r6, r4, r6
 80005b6:	40cb      	lsrs	r3, r1
 80005b8:	431e      	orrs	r6, r3
 80005ba:	40cc      	lsrs	r4, r1
 80005bc:	e9c5 6400 	strd	r6, r4, [r5]
 80005c0:	2100      	movs	r1, #0
 80005c2:	e750      	b.n	8000466 <__udivmoddi4+0xa6>
 80005c4:	f1c2 0320 	rsb	r3, r2, #32
 80005c8:	fa20 f103 	lsr.w	r1, r0, r3
 80005cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d0:	fa24 f303 	lsr.w	r3, r4, r3
 80005d4:	4094      	lsls	r4, r2
 80005d6:	430c      	orrs	r4, r1
 80005d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005e0:	fa1f f78c 	uxth.w	r7, ip
 80005e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005e8:	fb08 3110 	mls	r1, r8, r0, r3
 80005ec:	0c23      	lsrs	r3, r4, #16
 80005ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005f2:	fb00 f107 	mul.w	r1, r0, r7
 80005f6:	4299      	cmp	r1, r3
 80005f8:	d908      	bls.n	800060c <__udivmoddi4+0x24c>
 80005fa:	eb1c 0303 	adds.w	r3, ip, r3
 80005fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000602:	d22c      	bcs.n	800065e <__udivmoddi4+0x29e>
 8000604:	4299      	cmp	r1, r3
 8000606:	d92a      	bls.n	800065e <__udivmoddi4+0x29e>
 8000608:	3802      	subs	r0, #2
 800060a:	4463      	add	r3, ip
 800060c:	1a5b      	subs	r3, r3, r1
 800060e:	b2a4      	uxth	r4, r4
 8000610:	fbb3 f1f8 	udiv	r1, r3, r8
 8000614:	fb08 3311 	mls	r3, r8, r1, r3
 8000618:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800061c:	fb01 f307 	mul.w	r3, r1, r7
 8000620:	42a3      	cmp	r3, r4
 8000622:	d908      	bls.n	8000636 <__udivmoddi4+0x276>
 8000624:	eb1c 0404 	adds.w	r4, ip, r4
 8000628:	f101 36ff 	add.w	r6, r1, #4294967295
 800062c:	d213      	bcs.n	8000656 <__udivmoddi4+0x296>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d911      	bls.n	8000656 <__udivmoddi4+0x296>
 8000632:	3902      	subs	r1, #2
 8000634:	4464      	add	r4, ip
 8000636:	1ae4      	subs	r4, r4, r3
 8000638:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800063c:	e739      	b.n	80004b2 <__udivmoddi4+0xf2>
 800063e:	4604      	mov	r4, r0
 8000640:	e6f0      	b.n	8000424 <__udivmoddi4+0x64>
 8000642:	4608      	mov	r0, r1
 8000644:	e706      	b.n	8000454 <__udivmoddi4+0x94>
 8000646:	45c8      	cmp	r8, r9
 8000648:	d2ae      	bcs.n	80005a8 <__udivmoddi4+0x1e8>
 800064a:	ebb9 0e02 	subs.w	lr, r9, r2
 800064e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000652:	3801      	subs	r0, #1
 8000654:	e7a8      	b.n	80005a8 <__udivmoddi4+0x1e8>
 8000656:	4631      	mov	r1, r6
 8000658:	e7ed      	b.n	8000636 <__udivmoddi4+0x276>
 800065a:	4603      	mov	r3, r0
 800065c:	e799      	b.n	8000592 <__udivmoddi4+0x1d2>
 800065e:	4630      	mov	r0, r6
 8000660:	e7d4      	b.n	800060c <__udivmoddi4+0x24c>
 8000662:	46d6      	mov	lr, sl
 8000664:	e77f      	b.n	8000566 <__udivmoddi4+0x1a6>
 8000666:	4463      	add	r3, ip
 8000668:	3802      	subs	r0, #2
 800066a:	e74d      	b.n	8000508 <__udivmoddi4+0x148>
 800066c:	4606      	mov	r6, r0
 800066e:	4623      	mov	r3, r4
 8000670:	4608      	mov	r0, r1
 8000672:	e70f      	b.n	8000494 <__udivmoddi4+0xd4>
 8000674:	3e02      	subs	r6, #2
 8000676:	4463      	add	r3, ip
 8000678:	e730      	b.n	80004dc <__udivmoddi4+0x11c>
 800067a:	bf00      	nop

0800067c <__aeabi_idiv0>:
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop

08000680 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000684:	4b3d      	ldr	r3, [pc, #244]	@ (800077c <SystemInit+0xfc>)
 8000686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800068a:	4a3c      	ldr	r2, [pc, #240]	@ (800077c <SystemInit+0xfc>)
 800068c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000690:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000694:	4b39      	ldr	r3, [pc, #228]	@ (800077c <SystemInit+0xfc>)
 8000696:	691b      	ldr	r3, [r3, #16]
 8000698:	4a38      	ldr	r2, [pc, #224]	@ (800077c <SystemInit+0xfc>)
 800069a:	f043 0310 	orr.w	r3, r3, #16
 800069e:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006a0:	4b37      	ldr	r3, [pc, #220]	@ (8000780 <SystemInit+0x100>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f003 030f 	and.w	r3, r3, #15
 80006a8:	2b06      	cmp	r3, #6
 80006aa:	d807      	bhi.n	80006bc <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006ac:	4b34      	ldr	r3, [pc, #208]	@ (8000780 <SystemInit+0x100>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f023 030f 	bic.w	r3, r3, #15
 80006b4:	4a32      	ldr	r2, [pc, #200]	@ (8000780 <SystemInit+0x100>)
 80006b6:	f043 0307 	orr.w	r3, r3, #7
 80006ba:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006bc:	4b31      	ldr	r3, [pc, #196]	@ (8000784 <SystemInit+0x104>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a30      	ldr	r2, [pc, #192]	@ (8000784 <SystemInit+0x104>)
 80006c2:	f043 0301 	orr.w	r3, r3, #1
 80006c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000784 <SystemInit+0x104>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000784 <SystemInit+0x104>)
 80006d0:	681a      	ldr	r2, [r3, #0]
 80006d2:	492c      	ldr	r1, [pc, #176]	@ (8000784 <SystemInit+0x104>)
 80006d4:	4b2c      	ldr	r3, [pc, #176]	@ (8000788 <SystemInit+0x108>)
 80006d6:	4013      	ands	r3, r2
 80006d8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006da:	4b29      	ldr	r3, [pc, #164]	@ (8000780 <SystemInit+0x100>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	f003 0308 	and.w	r3, r3, #8
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d007      	beq.n	80006f6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e6:	4b26      	ldr	r3, [pc, #152]	@ (8000780 <SystemInit+0x100>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f023 030f 	bic.w	r3, r3, #15
 80006ee:	4a24      	ldr	r2, [pc, #144]	@ (8000780 <SystemInit+0x100>)
 80006f0:	f043 0307 	orr.w	r3, r3, #7
 80006f4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006f6:	4b23      	ldr	r3, [pc, #140]	@ (8000784 <SystemInit+0x104>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006fc:	4b21      	ldr	r3, [pc, #132]	@ (8000784 <SystemInit+0x104>)
 80006fe:	2200      	movs	r2, #0
 8000700:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000702:	4b20      	ldr	r3, [pc, #128]	@ (8000784 <SystemInit+0x104>)
 8000704:	2200      	movs	r2, #0
 8000706:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000708:	4b1e      	ldr	r3, [pc, #120]	@ (8000784 <SystemInit+0x104>)
 800070a:	4a20      	ldr	r2, [pc, #128]	@ (800078c <SystemInit+0x10c>)
 800070c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800070e:	4b1d      	ldr	r3, [pc, #116]	@ (8000784 <SystemInit+0x104>)
 8000710:	4a1f      	ldr	r2, [pc, #124]	@ (8000790 <SystemInit+0x110>)
 8000712:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000714:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <SystemInit+0x104>)
 8000716:	4a1f      	ldr	r2, [pc, #124]	@ (8000794 <SystemInit+0x114>)
 8000718:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800071a:	4b1a      	ldr	r3, [pc, #104]	@ (8000784 <SystemInit+0x104>)
 800071c:	2200      	movs	r2, #0
 800071e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000720:	4b18      	ldr	r3, [pc, #96]	@ (8000784 <SystemInit+0x104>)
 8000722:	4a1c      	ldr	r2, [pc, #112]	@ (8000794 <SystemInit+0x114>)
 8000724:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000726:	4b17      	ldr	r3, [pc, #92]	@ (8000784 <SystemInit+0x104>)
 8000728:	2200      	movs	r2, #0
 800072a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800072c:	4b15      	ldr	r3, [pc, #84]	@ (8000784 <SystemInit+0x104>)
 800072e:	4a19      	ldr	r2, [pc, #100]	@ (8000794 <SystemInit+0x114>)
 8000730:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000732:	4b14      	ldr	r3, [pc, #80]	@ (8000784 <SystemInit+0x104>)
 8000734:	2200      	movs	r2, #0
 8000736:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000738:	4b12      	ldr	r3, [pc, #72]	@ (8000784 <SystemInit+0x104>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a11      	ldr	r2, [pc, #68]	@ (8000784 <SystemInit+0x104>)
 800073e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000742:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000744:	4b0f      	ldr	r3, [pc, #60]	@ (8000784 <SystemInit+0x104>)
 8000746:	2200      	movs	r2, #0
 8000748:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800074a:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <SystemInit+0x118>)
 800074c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800074e:	4a12      	ldr	r2, [pc, #72]	@ (8000798 <SystemInit+0x118>)
 8000750:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000754:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000756:	4b11      	ldr	r3, [pc, #68]	@ (800079c <SystemInit+0x11c>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <SystemInit+0x120>)
 800075c:	4013      	ands	r3, r2
 800075e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000762:	d202      	bcs.n	800076a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000764:	4b0f      	ldr	r3, [pc, #60]	@ (80007a4 <SystemInit+0x124>)
 8000766:	2201      	movs	r2, #1
 8000768:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800076a:	4b0f      	ldr	r3, [pc, #60]	@ (80007a8 <SystemInit+0x128>)
 800076c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000770:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000772:	bf00      	nop
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr
 800077c:	e000ed00 	.word	0xe000ed00
 8000780:	52002000 	.word	0x52002000
 8000784:	58024400 	.word	0x58024400
 8000788:	eaf6ed7f 	.word	0xeaf6ed7f
 800078c:	02020200 	.word	0x02020200
 8000790:	01ff0000 	.word	0x01ff0000
 8000794:	01010280 	.word	0x01010280
 8000798:	580000c0 	.word	0x580000c0
 800079c:	5c001000 	.word	0x5c001000
 80007a0:	ffff0000 	.word	0xffff0000
 80007a4:	51008108 	.word	0x51008108
 80007a8:	52004000 	.word	0x52004000

080007ac <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
     PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b090      	sub	sp, #64	@ 0x40
 80007b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80007b6:	2200      	movs	r2, #0
 80007b8:	601a      	str	r2, [r3, #0]
 80007ba:	605a      	str	r2, [r3, #4]
 80007bc:	609a      	str	r2, [r3, #8]
 80007be:	60da      	str	r2, [r3, #12]
 80007c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80007c2:	4b82      	ldr	r3, [pc, #520]	@ (80009cc <MX_GPIO_Init+0x220>)
 80007c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007c8:	4a80      	ldr	r2, [pc, #512]	@ (80009cc <MX_GPIO_Init+0x220>)
 80007ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80007ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007d2:	4b7e      	ldr	r3, [pc, #504]	@ (80009cc <MX_GPIO_Init+0x220>)
 80007d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80007dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80007de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007e0:	4b7a      	ldr	r3, [pc, #488]	@ (80009cc <MX_GPIO_Init+0x220>)
 80007e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007e6:	4a79      	ldr	r2, [pc, #484]	@ (80009cc <MX_GPIO_Init+0x220>)
 80007e8:	f043 0320 	orr.w	r3, r3, #32
 80007ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007f0:	4b76      	ldr	r3, [pc, #472]	@ (80009cc <MX_GPIO_Init+0x220>)
 80007f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007f6:	f003 0320 	and.w	r3, r3, #32
 80007fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80007fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fe:	4b73      	ldr	r3, [pc, #460]	@ (80009cc <MX_GPIO_Init+0x220>)
 8000800:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000804:	4a71      	ldr	r2, [pc, #452]	@ (80009cc <MX_GPIO_Init+0x220>)
 8000806:	f043 0304 	orr.w	r3, r3, #4
 800080a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800080e:	4b6f      	ldr	r3, [pc, #444]	@ (80009cc <MX_GPIO_Init+0x220>)
 8000810:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000814:	f003 0304 	and.w	r3, r3, #4
 8000818:	623b      	str	r3, [r7, #32]
 800081a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081c:	4b6b      	ldr	r3, [pc, #428]	@ (80009cc <MX_GPIO_Init+0x220>)
 800081e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000822:	4a6a      	ldr	r2, [pc, #424]	@ (80009cc <MX_GPIO_Init+0x220>)
 8000824:	f043 0301 	orr.w	r3, r3, #1
 8000828:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800082c:	4b67      	ldr	r3, [pc, #412]	@ (80009cc <MX_GPIO_Init+0x220>)
 800082e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000832:	f003 0301 	and.w	r3, r3, #1
 8000836:	61fb      	str	r3, [r7, #28]
 8000838:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800083a:	4b64      	ldr	r3, [pc, #400]	@ (80009cc <MX_GPIO_Init+0x220>)
 800083c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000840:	4a62      	ldr	r2, [pc, #392]	@ (80009cc <MX_GPIO_Init+0x220>)
 8000842:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000846:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800084a:	4b60      	ldr	r3, [pc, #384]	@ (80009cc <MX_GPIO_Init+0x220>)
 800084c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000850:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000854:	61bb      	str	r3, [r7, #24]
 8000856:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000858:	4b5c      	ldr	r3, [pc, #368]	@ (80009cc <MX_GPIO_Init+0x220>)
 800085a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800085e:	4a5b      	ldr	r2, [pc, #364]	@ (80009cc <MX_GPIO_Init+0x220>)
 8000860:	f043 0310 	orr.w	r3, r3, #16
 8000864:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000868:	4b58      	ldr	r3, [pc, #352]	@ (80009cc <MX_GPIO_Init+0x220>)
 800086a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800086e:	f003 0310 	and.w	r3, r3, #16
 8000872:	617b      	str	r3, [r7, #20]
 8000874:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000876:	4b55      	ldr	r3, [pc, #340]	@ (80009cc <MX_GPIO_Init+0x220>)
 8000878:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800087c:	4a53      	ldr	r2, [pc, #332]	@ (80009cc <MX_GPIO_Init+0x220>)
 800087e:	f043 0302 	orr.w	r3, r3, #2
 8000882:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000886:	4b51      	ldr	r3, [pc, #324]	@ (80009cc <MX_GPIO_Init+0x220>)
 8000888:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800088c:	f003 0302 	and.w	r3, r3, #2
 8000890:	613b      	str	r3, [r7, #16]
 8000892:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000894:	4b4d      	ldr	r3, [pc, #308]	@ (80009cc <MX_GPIO_Init+0x220>)
 8000896:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800089a:	4a4c      	ldr	r2, [pc, #304]	@ (80009cc <MX_GPIO_Init+0x220>)
 800089c:	f043 0308 	orr.w	r3, r3, #8
 80008a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008a4:	4b49      	ldr	r3, [pc, #292]	@ (80009cc <MX_GPIO_Init+0x220>)
 80008a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008aa:	f003 0308 	and.w	r3, r3, #8
 80008ae:	60fb      	str	r3, [r7, #12]
 80008b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80008b2:	4b46      	ldr	r3, [pc, #280]	@ (80009cc <MX_GPIO_Init+0x220>)
 80008b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008b8:	4a44      	ldr	r2, [pc, #272]	@ (80009cc <MX_GPIO_Init+0x220>)
 80008ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80008be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008c2:	4b42      	ldr	r3, [pc, #264]	@ (80009cc <MX_GPIO_Init+0x220>)
 80008c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80008cc:	60bb      	str	r3, [r7, #8]
 80008ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008d0:	4b3e      	ldr	r3, [pc, #248]	@ (80009cc <MX_GPIO_Init+0x220>)
 80008d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008d6:	4a3d      	ldr	r2, [pc, #244]	@ (80009cc <MX_GPIO_Init+0x220>)
 80008d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008e0:	4b3a      	ldr	r3, [pc, #232]	@ (80009cc <MX_GPIO_Init+0x220>)
 80008e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GP1_Pin|GP2_Pin|GP3_Pin|GP4_Pin
 80008ee:	2200      	movs	r2, #0
 80008f0:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 80008f4:	4836      	ldr	r0, [pc, #216]	@ (80009d0 <MX_GPIO_Init+0x224>)
 80008f6:	f001 fe79 	bl	80025ec <HAL_GPIO_WritePin>
                          |GP5_Pin|GP6_Pin|GP7_Pin|GP8_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MIC_EN_GPIO_Port, MIC_EN_Pin, GPIO_PIN_RESET);
 80008fa:	2200      	movs	r2, #0
 80008fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000900:	4834      	ldr	r0, [pc, #208]	@ (80009d4 <MX_GPIO_Init+0x228>)
 8000902:	f001 fe73 	bl	80025ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOK, REDLED1_Pin|REDLED2_Pin|ORANGELED1_Pin, GPIO_PIN_RESET);
 8000906:	2200      	movs	r2, #0
 8000908:	2107      	movs	r1, #7
 800090a:	4833      	ldr	r0, [pc, #204]	@ (80009d8 <MX_GPIO_Init+0x22c>)
 800090c:	f001 fe6e 	bl	80025ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ORANGELED2_Pin|BLUELED1_Pin|BLUELED2_Pin, GPIO_PIN_RESET);
 8000910:	2200      	movs	r2, #0
 8000912:	211c      	movs	r1, #28
 8000914:	4831      	ldr	r0, [pc, #196]	@ (80009dc <MX_GPIO_Init+0x230>)
 8000916:	f001 fe69 	bl	80025ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = GP1_Pin|GP2_Pin|GP3_Pin|GP4_Pin
 800091a:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 800091e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GP5_Pin|GP6_Pin|GP7_Pin|GP8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000920:	2301      	movs	r3, #1
 8000922:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	2300      	movs	r3, #0
 8000926:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000928:	2300      	movs	r3, #0
 800092a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800092c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000930:	4619      	mov	r1, r3
 8000932:	4827      	ldr	r0, [pc, #156]	@ (80009d0 <MX_GPIO_Init+0x224>)
 8000934:	f001 fc92 	bl	800225c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MIC_EN_Pin;
 8000938:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800093c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800093e:	2301      	movs	r3, #1
 8000940:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000946:	2300      	movs	r3, #0
 8000948:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(MIC_EN_GPIO_Port, &GPIO_InitStruct);
 800094a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800094e:	4619      	mov	r1, r3
 8000950:	4820      	ldr	r0, [pc, #128]	@ (80009d4 <MX_GPIO_Init+0x228>)
 8000952:	f001 fc83 	bl	800225c <HAL_GPIO_Init>

  /*Configure GPIO pins : PKPin PKPin PKPin */
  GPIO_InitStruct.Pin = REDLED1_Pin|REDLED2_Pin|ORANGELED1_Pin;
 8000956:	2307      	movs	r3, #7
 8000958:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095a:	2301      	movs	r3, #1
 800095c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000962:	2300      	movs	r3, #0
 8000964:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8000966:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800096a:	4619      	mov	r1, r3
 800096c:	481a      	ldr	r0, [pc, #104]	@ (80009d8 <MX_GPIO_Init+0x22c>)
 800096e:	f001 fc75 	bl	800225c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = ORANGELED2_Pin|BLUELED1_Pin|BLUELED2_Pin;
 8000972:	231c      	movs	r3, #28
 8000974:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000976:	2301      	movs	r3, #1
 8000978:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097e:	2300      	movs	r3, #0
 8000980:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000982:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000986:	4619      	mov	r1, r3
 8000988:	4814      	ldr	r0, [pc, #80]	@ (80009dc <MX_GPIO_Init+0x230>)
 800098a:	f001 fc67 	bl	800225c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin;
 800098e:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000992:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000994:	2300      	movs	r3, #0
 8000996:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000998:	2301      	movs	r3, #1
 800099a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800099c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009a0:	4619      	mov	r1, r3
 80009a2:	480e      	ldr	r0, [pc, #56]	@ (80009dc <MX_GPIO_Init+0x230>)
 80009a4:	f001 fc5a 	bl	800225c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDCARD_DETECT_Pin;
 80009a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80009ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ae:	2300      	movs	r3, #0
 80009b0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	2300      	movs	r3, #0
 80009b4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDCARD_DETECT_GPIO_Port, &GPIO_InitStruct);
 80009b6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009ba:	4619      	mov	r1, r3
 80009bc:	4807      	ldr	r0, [pc, #28]	@ (80009dc <MX_GPIO_Init+0x230>)
 80009be:	f001 fc4d 	bl	800225c <HAL_GPIO_Init>

}
 80009c2:	bf00      	nop
 80009c4:	3740      	adds	r7, #64	@ 0x40
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	58024400 	.word	0x58024400
 80009d0:	58021000 	.word	0x58021000
 80009d4:	58020c00 	.word	0x58020c00
 80009d8:	58022800 	.word	0x58022800
 80009dc:	58021800 	.word	0x58021800

080009e0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000a54 <MX_I2C1_Init+0x74>)
 80009e6:	4a1c      	ldr	r2, [pc, #112]	@ (8000a58 <MX_I2C1_Init+0x78>)
 80009e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80009ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000a54 <MX_I2C1_Init+0x74>)
 80009ec:	4a1b      	ldr	r2, [pc, #108]	@ (8000a5c <MX_I2C1_Init+0x7c>)
 80009ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80009f0:	4b18      	ldr	r3, [pc, #96]	@ (8000a54 <MX_I2C1_Init+0x74>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009f6:	4b17      	ldr	r3, [pc, #92]	@ (8000a54 <MX_I2C1_Init+0x74>)
 80009f8:	2201      	movs	r2, #1
 80009fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009fc:	4b15      	ldr	r3, [pc, #84]	@ (8000a54 <MX_I2C1_Init+0x74>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a02:	4b14      	ldr	r3, [pc, #80]	@ (8000a54 <MX_I2C1_Init+0x74>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a08:	4b12      	ldr	r3, [pc, #72]	@ (8000a54 <MX_I2C1_Init+0x74>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a0e:	4b11      	ldr	r3, [pc, #68]	@ (8000a54 <MX_I2C1_Init+0x74>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a14:	4b0f      	ldr	r3, [pc, #60]	@ (8000a54 <MX_I2C1_Init+0x74>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a1a:	480e      	ldr	r0, [pc, #56]	@ (8000a54 <MX_I2C1_Init+0x74>)
 8000a1c:	f001 fe2e 	bl	800267c <HAL_I2C_Init>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a26:	f000 fcb5 	bl	8001394 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	4809      	ldr	r0, [pc, #36]	@ (8000a54 <MX_I2C1_Init+0x74>)
 8000a2e:	f002 fbb1 	bl	8003194 <HAL_I2CEx_ConfigAnalogFilter>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a38:	f000 fcac 	bl	8001394 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	4805      	ldr	r0, [pc, #20]	@ (8000a54 <MX_I2C1_Init+0x74>)
 8000a40:	f002 fbf3 	bl	800322a <HAL_I2CEx_ConfigDigitalFilter>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a4a:	f000 fca3 	bl	8001394 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a4e:	bf00      	nop
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	2400007c 	.word	0x2400007c
 8000a58:	40005400 	.word	0x40005400
 8000a5c:	307075b1 	.word	0x307075b1

08000a60 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b0ba      	sub	sp, #232	@ 0xe8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a68:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
 8000a70:	605a      	str	r2, [r3, #4]
 8000a72:	609a      	str	r2, [r3, #8]
 8000a74:	60da      	str	r2, [r3, #12]
 8000a76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a78:	f107 0310 	add.w	r3, r7, #16
 8000a7c:	22c0      	movs	r2, #192	@ 0xc0
 8000a7e:	2100      	movs	r1, #0
 8000a80:	4618      	mov	r0, r3
 8000a82:	f009 fbef 	bl	800a264 <memset>
  if(i2cHandle->Instance==I2C1)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	4a26      	ldr	r2, [pc, #152]	@ (8000b24 <HAL_I2C_MspInit+0xc4>)
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d145      	bne.n	8000b1c <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000a90:	f04f 0208 	mov.w	r2, #8
 8000a94:	f04f 0300 	mov.w	r3, #0
 8000a98:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000aa2:	f107 0310 	add.w	r3, r7, #16
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f003 fd06 	bl	80044b8 <HAL_RCCEx_PeriphCLKConfig>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000ab2:	f000 fc6f 	bl	8001394 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b28 <HAL_I2C_MspInit+0xc8>)
 8000ab8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000abc:	4a1a      	ldr	r2, [pc, #104]	@ (8000b28 <HAL_I2C_MspInit+0xc8>)
 8000abe:	f043 0302 	orr.w	r3, r3, #2
 8000ac2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ac6:	4b18      	ldr	r3, [pc, #96]	@ (8000b28 <HAL_I2C_MspInit+0xc8>)
 8000ac8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000acc:	f003 0302 	and.w	r3, r3, #2
 8000ad0:	60fb      	str	r3, [r7, #12]
 8000ad2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ad4:	23c0      	movs	r3, #192	@ 0xc0
 8000ad6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ada:	2312      	movs	r3, #18
 8000adc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000aec:	2304      	movs	r3, #4
 8000aee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000af2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000af6:	4619      	mov	r1, r3
 8000af8:	480c      	ldr	r0, [pc, #48]	@ (8000b2c <HAL_I2C_MspInit+0xcc>)
 8000afa:	f001 fbaf 	bl	800225c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000afe:	4b0a      	ldr	r3, [pc, #40]	@ (8000b28 <HAL_I2C_MspInit+0xc8>)
 8000b00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000b04:	4a08      	ldr	r2, [pc, #32]	@ (8000b28 <HAL_I2C_MspInit+0xc8>)
 8000b06:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b0a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000b0e:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <HAL_I2C_MspInit+0xc8>)
 8000b10:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000b14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b18:	60bb      	str	r3, [r7, #8]
 8000b1a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000b1c:	bf00      	nop
 8000b1e:	37e8      	adds	r7, #232	@ 0xe8
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	40005400 	.word	0x40005400
 8000b28:	58024400 	.word	0x58024400
 8000b2c:	58020400 	.word	0x58020400

08000b30 <_ZN6driver3imuC1EP19__I2C_HandleTypeDefP12GPIO_TypeDeft>:
#include "imu.hpp"
#include <stdio.h>

namespace driver{

imu::imu(I2C_HandleTypeDef *i2c, GPIO_TypeDef* gyro_drdy_port, uint16_t gyro_drdy_pin){
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b086      	sub	sp, #24
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	60f8      	str	r0, [r7, #12]
 8000b38:	60b9      	str	r1, [r7, #8]
 8000b3a:	607a      	str	r2, [r7, #4]
 8000b3c:	807b      	strh	r3, [r7, #2]
	uint8_t temp_reg;
	imu_conf.i2c = i2c;
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	68ba      	ldr	r2, [r7, #8]
 8000b42:	601a      	str	r2, [r3, #0]
	imu_conf.gyro_drdy_port = gyro_drdy_port;
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	687a      	ldr	r2, [r7, #4]
 8000b48:	605a      	str	r2, [r3, #4]
	imu_conf.gyro_drdy_pin = gyro_drdy_pin;
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	887a      	ldrh	r2, [r7, #2]
 8000b4e:	811a      	strh	r2, [r3, #8]

	// Gyro setup
	uint8_t value;
	value = i2c_readData(settings::GYRO_ADDR, settings::GYRO_WHO_AM_I);
 8000b50:	220f      	movs	r2, #15
 8000b52:	21d2      	movs	r1, #210	@ 0xd2
 8000b54:	68f8      	ldr	r0, [r7, #12]
 8000b56:	f000 f878 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	75fb      	strb	r3, [r7, #23]
	// Highpass filter - Normal mode, 0.09Hz
	i2c_writeData(settings::GYRO_ADDR, settings::GYRO_CTRL_REG2, 0x09);
 8000b5e:	2309      	movs	r3, #9
 8000b60:	2221      	movs	r2, #33	@ 0x21
 8000b62:	21d2      	movs	r1, #210	@ 0xd2
 8000b64:	68f8      	ldr	r0, [r7, #12]
 8000b66:	f000 f897 	bl	8000c98 <_ZN6driver3imu13i2c_writeDataEthh>
	// Disable interrupts, enable data ready flag
	i2c_writeData(settings::GYRO_ADDR, settings::GYRO_CTRL_REG3, 0x08);
 8000b6a:	2308      	movs	r3, #8
 8000b6c:	2222      	movs	r2, #34	@ 0x22
 8000b6e:	21d2      	movs	r1, #210	@ 0xd2
 8000b70:	68f8      	ldr	r0, [r7, #12]
 8000b72:	f000 f891 	bl	8000c98 <_ZN6driver3imu13i2c_writeDataEthh>
	// Scale selection 500dps, block data update until data is read
	i2c_writeData(settings::GYRO_ADDR, settings::GYRO_CTRL_REG4, 0x90);
 8000b76:	2390      	movs	r3, #144	@ 0x90
 8000b78:	2223      	movs	r2, #35	@ 0x23
 8000b7a:	21d2      	movs	r1, #210	@ 0xd2
 8000b7c:	68f8      	ldr	r0, [r7, #12]
 8000b7e:	f000 f88b 	bl	8000c98 <_ZN6driver3imu13i2c_writeDataEthh>
	// No FIFO, no mem reboot, enable high-pass filter
	// LP1 0b00, LP1+HP 0b01, LP1+HP+LP2 0b10/0b11
	i2c_writeData(settings::GYRO_ADDR, settings::GYRO_CTRL_REG5, 0x13);
 8000b82:	2313      	movs	r3, #19
 8000b84:	2224      	movs	r2, #36	@ 0x24
 8000b86:	21d2      	movs	r1, #210	@ 0xd2
 8000b88:	68f8      	ldr	r0, [r7, #12]
 8000b8a:	f000 f885 	bl	8000c98 <_ZN6driver3imu13i2c_writeDataEthh>
	// Set data rate, bandwidth, and enable channels
	temp_reg = settings::GYRO_DR_760HZ | settings::GYRO_BW_HIGH | settings::GYRO_PD_ON
 8000b8e:	23ff      	movs	r3, #255	@ 0xff
 8000b90:	75bb      	strb	r3, [r7, #22]
			| settings::GYRO_AX_EN | settings::GYRO_AY_EN | settings::GYRO_AZ_EN;
	i2c_writeData(settings::GYRO_ADDR, settings::GYRO_CTRL_REG1, temp_reg);
 8000b92:	7dbb      	ldrb	r3, [r7, #22]
 8000b94:	2220      	movs	r2, #32
 8000b96:	21d2      	movs	r1, #210	@ 0xd2
 8000b98:	68f8      	ldr	r0, [r7, #12]
 8000b9a:	f000 f87d 	bl	8000c98 <_ZN6driver3imu13i2c_writeDataEthh>

	// Mag setup
	// temperature sensor on, 220Hz data rate
	temp_reg = settings::MAG_DR_220HZ | 0x80;
 8000b9e:	239c      	movs	r3, #156	@ 0x9c
 8000ba0:	75bb      	strb	r3, [r7, #22]
	i2c_writeData(settings::MAG_ADDR, settings::MAG_CRA_REG, temp_reg);
 8000ba2:	7dbb      	ldrb	r3, [r7, #22]
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	213c      	movs	r1, #60	@ 0x3c
 8000ba8:	68f8      	ldr	r0, [r7, #12]
 8000baa:	f000 f875 	bl	8000c98 <_ZN6driver3imu13i2c_writeDataEthh>
	// gain settings
	temp_reg = settings::MAG_GN_1G3;
 8000bae:	2320      	movs	r3, #32
 8000bb0:	75bb      	strb	r3, [r7, #22]
	i2c_writeData(settings::MAG_ADDR, settings::MAG_CRB_REG, temp_reg);
 8000bb2:	7dbb      	ldrb	r3, [r7, #22]
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	213c      	movs	r1, #60	@ 0x3c
 8000bb8:	68f8      	ldr	r0, [r7, #12]
 8000bba:	f000 f86d 	bl	8000c98 <_ZN6driver3imu13i2c_writeDataEthh>
	// enable continuous conversion
	i2c_writeData(settings::MAG_ADDR, settings::MAG_MR_REG, 0);
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	2202      	movs	r2, #2
 8000bc2:	213c      	movs	r1, #60	@ 0x3c
 8000bc4:	68f8      	ldr	r0, [r7, #12]
 8000bc6:	f000 f867 	bl	8000c98 <_ZN6driver3imu13i2c_writeDataEthh>
	// read dummy addr
	value = i2c_readData(settings::MAG_ADDR, settings::MAG_IRA_REG);
 8000bca:	220a      	movs	r2, #10
 8000bcc:	213c      	movs	r1, #60	@ 0x3c
 8000bce:	68f8      	ldr	r0, [r7, #12]
 8000bd0:	f000 f83b 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	75fb      	strb	r3, [r7, #23]
	value = i2c_readData(settings::MAG_ADDR, settings::MAG_IRB_REG);
 8000bd8:	220b      	movs	r2, #11
 8000bda:	213c      	movs	r1, #60	@ 0x3c
 8000bdc:	68f8      	ldr	r0, [r7, #12]
 8000bde:	f000 f834 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000be2:	4603      	mov	r3, r0
 8000be4:	75fb      	strb	r3, [r7, #23]
	value = i2c_readData(settings::MAG_ADDR, settings::MAG_IRC_REG);
 8000be6:	220c      	movs	r2, #12
 8000be8:	213c      	movs	r1, #60	@ 0x3c
 8000bea:	68f8      	ldr	r0, [r7, #12]
 8000bec:	f000 f82d 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	75fb      	strb	r3, [r7, #23]

	// Accel setup
	temp_reg = settings::ACCEL_DR_100HZ | settings::ACCEL_AX_EN | settings::ACCEL_AY_EN | settings::ACCEL_AZ_EN;
 8000bf4:	2357      	movs	r3, #87	@ 0x57
 8000bf6:	75bb      	strb	r3, [r7, #22]
	i2c_writeData(settings::ACCEL_ADDR, settings::ACCEL_CTRL_REG1, temp_reg);
 8000bf8:	7dbb      	ldrb	r3, [r7, #22]
 8000bfa:	2220      	movs	r2, #32
 8000bfc:	2132      	movs	r1, #50	@ 0x32
 8000bfe:	68f8      	ldr	r0, [r7, #12]
 8000c00:	f000 f84a 	bl	8000c98 <_ZN6driver3imu13i2c_writeDataEthh>
	i2c_writeData(settings::ACCEL_ADDR, settings::ACCEL_CTRL_REG2, 0);
 8000c04:	2300      	movs	r3, #0
 8000c06:	2221      	movs	r2, #33	@ 0x21
 8000c08:	2132      	movs	r1, #50	@ 0x32
 8000c0a:	68f8      	ldr	r0, [r7, #12]
 8000c0c:	f000 f844 	bl	8000c98 <_ZN6driver3imu13i2c_writeDataEthh>
	// Set DRDY1 source to INT1
	i2c_writeData(settings::ACCEL_ADDR, settings::ACCEL_CTRL_REG3, 0x10);
 8000c10:	2310      	movs	r3, #16
 8000c12:	2222      	movs	r2, #34	@ 0x22
 8000c14:	2132      	movs	r1, #50	@ 0x32
 8000c16:	68f8      	ldr	r0, [r7, #12]
 8000c18:	f000 f83e 	bl	8000c98 <_ZN6driver3imu13i2c_writeDataEthh>
	// 0x00 Set Hi-res mode off -- 0x08 Hi-res mode on
	i2c_writeData(settings::ACCEL_ADDR, settings::ACCEL_CTRL_REG4, 0x88);
 8000c1c:	2388      	movs	r3, #136	@ 0x88
 8000c1e:	2223      	movs	r2, #35	@ 0x23
 8000c20:	2132      	movs	r1, #50	@ 0x32
 8000c22:	68f8      	ldr	r0, [r7, #12]
 8000c24:	f000 f838 	bl	8000c98 <_ZN6driver3imu13i2c_writeDataEthh>
	i2c_writeData(settings::ACCEL_ADDR, settings::ACCEL_CTRL_REG5, 0);
 8000c28:	2300      	movs	r3, #0
 8000c2a:	2224      	movs	r2, #36	@ 0x24
 8000c2c:	2132      	movs	r1, #50	@ 0x32
 8000c2e:	68f8      	ldr	r0, [r7, #12]
 8000c30:	f000 f832 	bl	8000c98 <_ZN6driver3imu13i2c_writeDataEthh>
	i2c_writeData(settings::ACCEL_ADDR, settings::ACCEL_CTRL_REG6, 0);
 8000c34:	2300      	movs	r3, #0
 8000c36:	2225      	movs	r2, #37	@ 0x25
 8000c38:	2132      	movs	r1, #50	@ 0x32
 8000c3a:	68f8      	ldr	r0, [r7, #12]
 8000c3c:	f000 f82c 	bl	8000c98 <_ZN6driver3imu13i2c_writeDataEthh>

}
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	4618      	mov	r0, r3
 8000c44:	3718      	adds	r7, #24
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <_ZN6driver3imu12i2c_readDataEth>:
	i2c_writeData(settings::MAG_ADDR, settings::MAG_MR_REG, 0x03);
	//Shut down Accel
	i2c_writeData(settings::ACCEL_ADDR, settings::ACCEL_CTRL_REG1, 0);
}

uint8_t imu::i2c_readData(uint16_t addr, uint8_t reg){
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	b088      	sub	sp, #32
 8000c4e:	af04      	add	r7, sp, #16
 8000c50:	6078      	str	r0, [r7, #4]
 8000c52:	460b      	mov	r3, r1
 8000c54:	807b      	strh	r3, [r7, #2]
 8000c56:	4613      	mov	r3, r2
 8000c58:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	73fb      	strb	r3, [r7, #15]
	uint8_t value = 0;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	73bb      	strb	r3, [r7, #14]
	status = HAL_I2C_Mem_Read(imu_conf.i2c, addr, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 0x10000);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6818      	ldr	r0, [r3, #0]
 8000c66:	787b      	ldrb	r3, [r7, #1]
 8000c68:	b29a      	uxth	r2, r3
 8000c6a:	8879      	ldrh	r1, [r7, #2]
 8000c6c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c70:	9302      	str	r3, [sp, #8]
 8000c72:	2301      	movs	r3, #1
 8000c74:	9301      	str	r3, [sp, #4]
 8000c76:	f107 030e 	add.w	r3, r7, #14
 8000c7a:	9300      	str	r3, [sp, #0]
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	f001 fead 	bl	80029dc <HAL_I2C_Mem_Read>
 8000c82:	4603      	mov	r3, r0
 8000c84:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8000c86:	7bfb      	ldrb	r3, [r7, #15]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d000      	beq.n	8000c8e <_ZN6driver3imu12i2c_readDataEth+0x44>
		__asm("NOP");
 8000c8c:	bf00      	nop
	return value;
 8000c8e:	7bbb      	ldrb	r3, [r7, #14]
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	3710      	adds	r7, #16
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <_ZN6driver3imu13i2c_writeDataEthh>:

void imu::i2c_writeData(uint16_t addr, uint8_t reg, uint8_t val){
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b088      	sub	sp, #32
 8000c9c:	af04      	add	r7, sp, #16
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	4608      	mov	r0, r1
 8000ca2:	4611      	mov	r1, r2
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	807b      	strh	r3, [r7, #2]
 8000caa:	460b      	mov	r3, r1
 8000cac:	707b      	strb	r3, [r7, #1]
 8000cae:	4613      	mov	r3, r2
 8000cb0:	703b      	strb	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	73fb      	strb	r3, [r7, #15]
	status = HAL_I2C_Mem_Write(imu_conf.i2c, addr, (uint16_t) reg, I2C_MEMADD_SIZE_8BIT, &val, 1, 0x1000);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6818      	ldr	r0, [r3, #0]
 8000cba:	787b      	ldrb	r3, [r7, #1]
 8000cbc:	b29a      	uxth	r2, r3
 8000cbe:	8879      	ldrh	r1, [r7, #2]
 8000cc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cc4:	9302      	str	r3, [sp, #8]
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	9301      	str	r3, [sp, #4]
 8000cca:	463b      	mov	r3, r7
 8000ccc:	9300      	str	r3, [sp, #0]
 8000cce:	2301      	movs	r3, #1
 8000cd0:	f001 fd70 	bl	80027b4 <HAL_I2C_Mem_Write>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8000cd8:	7bfb      	ldrb	r3, [r7, #15]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d000      	beq.n	8000ce0 <_ZN6driver3imu13i2c_writeDataEthh+0x48>
		__asm("NOP");
 8000cde:	bf00      	nop
}
 8000ce0:	bf00      	nop
 8000ce2:	3710      	adds	r7, #16
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}

08000ce8 <_ZN6driver3imu8getAccelEPs>:
	uint8_t temp_reg;
	temp_reg = i2c_readData(settings::GYRO_ADDR, settings::GYRO_OUT_TEMP);
	return temp_reg;
}

void imu::getAccel(int16_t *resV){
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b086      	sub	sp, #24
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	6039      	str	r1, [r7, #0]
	uint8_t temp_reg[6];
	int16_t raw_data[3];

	temp_reg[0] = i2c_readData(settings::ACCEL_ADDR, settings::ACCEL_OUT_X_L);
 8000cf2:	2228      	movs	r2, #40	@ 0x28
 8000cf4:	2132      	movs	r1, #50	@ 0x32
 8000cf6:	6878      	ldr	r0, [r7, #4]
 8000cf8:	f7ff ffa7 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	743b      	strb	r3, [r7, #16]
	temp_reg[1] = i2c_readData(settings::ACCEL_ADDR, settings::ACCEL_OUT_X_H);
 8000d00:	2229      	movs	r2, #41	@ 0x29
 8000d02:	2132      	movs	r1, #50	@ 0x32
 8000d04:	6878      	ldr	r0, [r7, #4]
 8000d06:	f7ff ffa0 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	747b      	strb	r3, [r7, #17]
	temp_reg[2] = i2c_readData(settings::ACCEL_ADDR, settings::ACCEL_OUT_Y_L);
 8000d0e:	222a      	movs	r2, #42	@ 0x2a
 8000d10:	2132      	movs	r1, #50	@ 0x32
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	f7ff ff99 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	74bb      	strb	r3, [r7, #18]
	temp_reg[3] = i2c_readData(settings::ACCEL_ADDR, settings::ACCEL_OUT_Y_H);
 8000d1c:	222b      	movs	r2, #43	@ 0x2b
 8000d1e:	2132      	movs	r1, #50	@ 0x32
 8000d20:	6878      	ldr	r0, [r7, #4]
 8000d22:	f7ff ff92 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000d26:	4603      	mov	r3, r0
 8000d28:	74fb      	strb	r3, [r7, #19]
	temp_reg[4] = i2c_readData(settings::ACCEL_ADDR, settings::ACCEL_OUT_Z_L);
 8000d2a:	222c      	movs	r2, #44	@ 0x2c
 8000d2c:	2132      	movs	r1, #50	@ 0x32
 8000d2e:	6878      	ldr	r0, [r7, #4]
 8000d30:	f7ff ff8b 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000d34:	4603      	mov	r3, r0
 8000d36:	753b      	strb	r3, [r7, #20]
	temp_reg[5] = i2c_readData(settings::ACCEL_ADDR, settings::ACCEL_OUT_Z_H);
 8000d38:	222d      	movs	r2, #45	@ 0x2d
 8000d3a:	2132      	movs	r1, #50	@ 0x32
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f7ff ff84 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000d42:	4603      	mov	r3, r0
 8000d44:	757b      	strb	r3, [r7, #21]

	raw_data[0] = (int16_t)(((uint16_t)temp_reg[1] << 8) + temp_reg[0]);
 8000d46:	7c7b      	ldrb	r3, [r7, #17]
 8000d48:	021b      	lsls	r3, r3, #8
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	7c3a      	ldrb	r2, [r7, #16]
 8000d4e:	4413      	add	r3, r2
 8000d50:	b29b      	uxth	r3, r3
 8000d52:	b21b      	sxth	r3, r3
 8000d54:	813b      	strh	r3, [r7, #8]
	raw_data[1] = (int16_t)(((uint16_t)temp_reg[3] << 8) + temp_reg[2]);
 8000d56:	7cfb      	ldrb	r3, [r7, #19]
 8000d58:	021b      	lsls	r3, r3, #8
 8000d5a:	b29b      	uxth	r3, r3
 8000d5c:	7cba      	ldrb	r2, [r7, #18]
 8000d5e:	4413      	add	r3, r2
 8000d60:	b29b      	uxth	r3, r3
 8000d62:	b21b      	sxth	r3, r3
 8000d64:	817b      	strh	r3, [r7, #10]
	raw_data[2] = (int16_t)(((uint16_t)temp_reg[5] << 8) + temp_reg[4]);
 8000d66:	7d7b      	ldrb	r3, [r7, #21]
 8000d68:	021b      	lsls	r3, r3, #8
 8000d6a:	b29b      	uxth	r3, r3
 8000d6c:	7d3a      	ldrb	r2, [r7, #20]
 8000d6e:	4413      	add	r3, r2
 8000d70:	b29b      	uxth	r3, r3
 8000d72:	b21b      	sxth	r3, r3
 8000d74:	81bb      	strh	r3, [r7, #12]

	resV[0] = raw_data[0];
 8000d76:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	801a      	strh	r2, [r3, #0]
	resV[1] = raw_data[1];
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	3302      	adds	r3, #2
 8000d82:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000d86:	801a      	strh	r2, [r3, #0]
	resV[2] = raw_data[2];
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	3304      	adds	r3, #4
 8000d8c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000d90:	801a      	strh	r2, [r3, #0]
}
 8000d92:	bf00      	nop
 8000d94:	3718      	adds	r7, #24
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}

08000d9a <_ZN6driver3imu7getGyroEPs>:

void imu::getGyro(int16_t *resV){
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	b086      	sub	sp, #24
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	6078      	str	r0, [r7, #4]
 8000da2:	6039      	str	r1, [r7, #0]
	uint8_t temp_reg[6];
	int16_t raw_data[3];

	temp_reg[0] = i2c_readData(settings::GYRO_ADDR, settings::GYRO_OUT_X_L);
 8000da4:	2228      	movs	r2, #40	@ 0x28
 8000da6:	21d2      	movs	r1, #210	@ 0xd2
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f7ff ff4e 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000dae:	4603      	mov	r3, r0
 8000db0:	743b      	strb	r3, [r7, #16]
	temp_reg[1] = i2c_readData(settings::GYRO_ADDR, settings::GYRO_OUT_X_H);
 8000db2:	2229      	movs	r2, #41	@ 0x29
 8000db4:	21d2      	movs	r1, #210	@ 0xd2
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f7ff ff47 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	747b      	strb	r3, [r7, #17]
	temp_reg[2] = i2c_readData(settings::GYRO_ADDR, settings::GYRO_OUT_Y_L);
 8000dc0:	222a      	movs	r2, #42	@ 0x2a
 8000dc2:	21d2      	movs	r1, #210	@ 0xd2
 8000dc4:	6878      	ldr	r0, [r7, #4]
 8000dc6:	f7ff ff40 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	74bb      	strb	r3, [r7, #18]
	temp_reg[3] = i2c_readData(settings::GYRO_ADDR, settings::GYRO_OUT_Y_H);
 8000dce:	222b      	movs	r2, #43	@ 0x2b
 8000dd0:	21d2      	movs	r1, #210	@ 0xd2
 8000dd2:	6878      	ldr	r0, [r7, #4]
 8000dd4:	f7ff ff39 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	74fb      	strb	r3, [r7, #19]
	temp_reg[4] = i2c_readData(settings::GYRO_ADDR, settings::GYRO_OUT_Z_L);
 8000ddc:	222c      	movs	r2, #44	@ 0x2c
 8000dde:	21d2      	movs	r1, #210	@ 0xd2
 8000de0:	6878      	ldr	r0, [r7, #4]
 8000de2:	f7ff ff32 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000de6:	4603      	mov	r3, r0
 8000de8:	753b      	strb	r3, [r7, #20]
	temp_reg[5] = i2c_readData(settings::GYRO_ADDR, settings::GYRO_OUT_Z_H);
 8000dea:	222d      	movs	r2, #45	@ 0x2d
 8000dec:	21d2      	movs	r1, #210	@ 0xd2
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	f7ff ff2b 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000df4:	4603      	mov	r3, r0
 8000df6:	757b      	strb	r3, [r7, #21]

	raw_data[0] = (int16_t)(((uint16_t)temp_reg[1] << 8) + temp_reg[0]);
 8000df8:	7c7b      	ldrb	r3, [r7, #17]
 8000dfa:	021b      	lsls	r3, r3, #8
 8000dfc:	b29b      	uxth	r3, r3
 8000dfe:	7c3a      	ldrb	r2, [r7, #16]
 8000e00:	4413      	add	r3, r2
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	b21b      	sxth	r3, r3
 8000e06:	813b      	strh	r3, [r7, #8]
	raw_data[1] = (int16_t)(((uint16_t)temp_reg[3] << 8) + temp_reg[2]);
 8000e08:	7cfb      	ldrb	r3, [r7, #19]
 8000e0a:	021b      	lsls	r3, r3, #8
 8000e0c:	b29b      	uxth	r3, r3
 8000e0e:	7cba      	ldrb	r2, [r7, #18]
 8000e10:	4413      	add	r3, r2
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	b21b      	sxth	r3, r3
 8000e16:	817b      	strh	r3, [r7, #10]
	raw_data[2] = (int16_t)(((uint16_t)temp_reg[5] << 8) + temp_reg[4]);
 8000e18:	7d7b      	ldrb	r3, [r7, #21]
 8000e1a:	021b      	lsls	r3, r3, #8
 8000e1c:	b29b      	uxth	r3, r3
 8000e1e:	7d3a      	ldrb	r2, [r7, #20]
 8000e20:	4413      	add	r3, r2
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	b21b      	sxth	r3, r3
 8000e26:	81bb      	strh	r3, [r7, #12]

	resV[0] = raw_data[0];
 8000e28:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	801a      	strh	r2, [r3, #0]
	resV[1] = raw_data[1];
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	3302      	adds	r3, #2
 8000e34:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000e38:	801a      	strh	r2, [r3, #0]
	resV[2] = raw_data[2];
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	3304      	adds	r3, #4
 8000e3e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000e42:	801a      	strh	r2, [r3, #0]
}
 8000e44:	bf00      	nop
 8000e46:	3718      	adds	r7, #24
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <_ZN6driver3imu11readRefGyroEv>:

uint8_t imu::readRefGyro(void){
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b084      	sub	sp, #16
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
	uint8_t temp;
	temp = i2c_readData(settings::GYRO_ADDR, settings::GYRO_REFERENCE);
 8000e54:	2225      	movs	r2, #37	@ 0x25
 8000e56:	21d2      	movs	r1, #210	@ 0xd2
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	f7ff fef6 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	73fb      	strb	r3, [r7, #15]
	return temp;
 8000e62:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3710      	adds	r7, #16
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}

08000e6c <_ZN6driver3imu6getMagEPs>:

void imu::getMag(int16_t *resV){
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
 8000e74:	6039      	str	r1, [r7, #0]
	uint8_t temp_reg[6];
	temp_reg[0] = i2c_readData(settings::MAG_ADDR, settings::MAG_OUT_X_H);
 8000e76:	2203      	movs	r2, #3
 8000e78:	213c      	movs	r1, #60	@ 0x3c
 8000e7a:	6878      	ldr	r0, [r7, #4]
 8000e7c:	f7ff fee5 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000e80:	4603      	mov	r3, r0
 8000e82:	723b      	strb	r3, [r7, #8]
	temp_reg[1] = i2c_readData(settings::MAG_ADDR, settings::MAG_OUT_X_L);
 8000e84:	2204      	movs	r2, #4
 8000e86:	213c      	movs	r1, #60	@ 0x3c
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f7ff fede 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	727b      	strb	r3, [r7, #9]
	temp_reg[2] = i2c_readData(settings::MAG_ADDR, settings::MAG_OUT_Y_H);
 8000e92:	2205      	movs	r2, #5
 8000e94:	213c      	movs	r1, #60	@ 0x3c
 8000e96:	6878      	ldr	r0, [r7, #4]
 8000e98:	f7ff fed7 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	72bb      	strb	r3, [r7, #10]
	temp_reg[3] = i2c_readData(settings::MAG_ADDR, settings::MAG_OUT_Y_L);
 8000ea0:	2206      	movs	r2, #6
 8000ea2:	213c      	movs	r1, #60	@ 0x3c
 8000ea4:	6878      	ldr	r0, [r7, #4]
 8000ea6:	f7ff fed0 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	72fb      	strb	r3, [r7, #11]
	temp_reg[4] = i2c_readData(settings::MAG_ADDR, settings::MAG_OUT_Z_H);
 8000eae:	2207      	movs	r2, #7
 8000eb0:	213c      	movs	r1, #60	@ 0x3c
 8000eb2:	6878      	ldr	r0, [r7, #4]
 8000eb4:	f7ff fec9 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	733b      	strb	r3, [r7, #12]
	temp_reg[5] = i2c_readData(settings::MAG_ADDR, settings::MAG_OUT_Z_L);
 8000ebc:	2208      	movs	r2, #8
 8000ebe:	213c      	movs	r1, #60	@ 0x3c
 8000ec0:	6878      	ldr	r0, [r7, #4]
 8000ec2:	f7ff fec2 	bl	8000c4a <_ZN6driver3imu12i2c_readDataEth>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	737b      	strb	r3, [r7, #13]

	resV[0] = (int16_t)(((uint16_t)temp_reg[0] << 8) + temp_reg[1]);
 8000eca:	7a3b      	ldrb	r3, [r7, #8]
 8000ecc:	021b      	lsls	r3, r3, #8
 8000ece:	b29b      	uxth	r3, r3
 8000ed0:	7a7a      	ldrb	r2, [r7, #9]
 8000ed2:	4413      	add	r3, r2
 8000ed4:	b29b      	uxth	r3, r3
 8000ed6:	b21a      	sxth	r2, r3
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	801a      	strh	r2, [r3, #0]
	resV[1] = (int16_t)(((uint16_t)temp_reg[2] << 8) + temp_reg[3]);
 8000edc:	7abb      	ldrb	r3, [r7, #10]
 8000ede:	021b      	lsls	r3, r3, #8
 8000ee0:	b29b      	uxth	r3, r3
 8000ee2:	7afa      	ldrb	r2, [r7, #11]
 8000ee4:	4413      	add	r3, r2
 8000ee6:	b29a      	uxth	r2, r3
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	3302      	adds	r3, #2
 8000eec:	b212      	sxth	r2, r2
 8000eee:	801a      	strh	r2, [r3, #0]
	resV[2] = (int16_t)(((uint16_t)temp_reg[4] << 8) + temp_reg[5]);
 8000ef0:	7b3b      	ldrb	r3, [r7, #12]
 8000ef2:	021b      	lsls	r3, r3, #8
 8000ef4:	b29b      	uxth	r3, r3
 8000ef6:	7b7a      	ldrb	r2, [r7, #13]
 8000ef8:	4413      	add	r3, r2
 8000efa:	b29a      	uxth	r2, r3
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	3304      	adds	r3, #4
 8000f00:	b212      	sxth	r2, r2
 8000f02:	801a      	strh	r2, [r3, #0]
}
 8000f04:	bf00      	nop
 8000f06:	3710      	adds	r7, #16
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <Process_LEDs_Buttons>:
 */

#include "ledsbutton.h"
#include "gpio.h"

void Process_LEDs_Buttons(void){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0

    if(HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin) == GPIO_PIN_RESET)
 8000f10:	2180      	movs	r1, #128	@ 0x80
 8000f12:	4835      	ldr	r0, [pc, #212]	@ (8000fe8 <Process_LEDs_Buttons+0xdc>)
 8000f14:	f001 fb52 	bl	80025bc <HAL_GPIO_ReadPin>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d12c      	bne.n	8000f78 <Process_LEDs_Buttons+0x6c>
    {
        HAL_GPIO_WritePin(REDLED2_GPIO_Port, REDLED2_Pin, GPIO_PIN_SET);
 8000f1e:	2201      	movs	r2, #1
 8000f20:	2102      	movs	r1, #2
 8000f22:	4832      	ldr	r0, [pc, #200]	@ (8000fec <Process_LEDs_Buttons+0xe0>)
 8000f24:	f001 fb62 	bl	80025ec <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8000f28:	2064      	movs	r0, #100	@ 0x64
 8000f2a:	f000 ffdf 	bl	8001eec <HAL_Delay>
        HAL_GPIO_WritePin(REDLED1_GPIO_Port, REDLED1_Pin, GPIO_PIN_SET);
 8000f2e:	2201      	movs	r2, #1
 8000f30:	2101      	movs	r1, #1
 8000f32:	482e      	ldr	r0, [pc, #184]	@ (8000fec <Process_LEDs_Buttons+0xe0>)
 8000f34:	f001 fb5a 	bl	80025ec <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8000f38:	2064      	movs	r0, #100	@ 0x64
 8000f3a:	f000 ffd7 	bl	8001eec <HAL_Delay>
        HAL_GPIO_WritePin(ORANGELED1_GPIO_Port, ORANGELED1_Pin, GPIO_PIN_SET);
 8000f3e:	2201      	movs	r2, #1
 8000f40:	2104      	movs	r1, #4
 8000f42:	482a      	ldr	r0, [pc, #168]	@ (8000fec <Process_LEDs_Buttons+0xe0>)
 8000f44:	f001 fb52 	bl	80025ec <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8000f48:	2064      	movs	r0, #100	@ 0x64
 8000f4a:	f000 ffcf 	bl	8001eec <HAL_Delay>
        HAL_GPIO_WritePin(ORANGELED2_GPIO_Port, ORANGELED2_Pin, GPIO_PIN_SET);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	2104      	movs	r1, #4
 8000f52:	4825      	ldr	r0, [pc, #148]	@ (8000fe8 <Process_LEDs_Buttons+0xdc>)
 8000f54:	f001 fb4a 	bl	80025ec <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8000f58:	2064      	movs	r0, #100	@ 0x64
 8000f5a:	f000 ffc7 	bl	8001eec <HAL_Delay>
        HAL_GPIO_WritePin(BLUELED1_GPIO_Port, BLUELED1_Pin, GPIO_PIN_SET);
 8000f5e:	2201      	movs	r2, #1
 8000f60:	2108      	movs	r1, #8
 8000f62:	4821      	ldr	r0, [pc, #132]	@ (8000fe8 <Process_LEDs_Buttons+0xdc>)
 8000f64:	f001 fb42 	bl	80025ec <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8000f68:	2064      	movs	r0, #100	@ 0x64
 8000f6a:	f000 ffbf 	bl	8001eec <HAL_Delay>
        HAL_GPIO_WritePin(BLUELED2_GPIO_Port, BLUELED2_Pin, GPIO_PIN_SET);
 8000f6e:	2201      	movs	r2, #1
 8000f70:	2110      	movs	r1, #16
 8000f72:	481d      	ldr	r0, [pc, #116]	@ (8000fe8 <Process_LEDs_Buttons+0xdc>)
 8000f74:	f001 fb3a 	bl	80025ec <HAL_GPIO_WritePin>
    }


    if(HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin) == GPIO_PIN_RESET)
 8000f78:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f7c:	481a      	ldr	r0, [pc, #104]	@ (8000fe8 <Process_LEDs_Buttons+0xdc>)
 8000f7e:	f001 fb1d 	bl	80025bc <HAL_GPIO_ReadPin>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d12c      	bne.n	8000fe2 <Process_LEDs_Buttons+0xd6>
    {
        HAL_GPIO_WritePin(REDLED2_GPIO_Port, REDLED2_Pin, GPIO_PIN_RESET);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	2102      	movs	r1, #2
 8000f8c:	4817      	ldr	r0, [pc, #92]	@ (8000fec <Process_LEDs_Buttons+0xe0>)
 8000f8e:	f001 fb2d 	bl	80025ec <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8000f92:	2064      	movs	r0, #100	@ 0x64
 8000f94:	f000 ffaa 	bl	8001eec <HAL_Delay>
        HAL_GPIO_WritePin(REDLED1_GPIO_Port, REDLED1_Pin, GPIO_PIN_RESET);
 8000f98:	2200      	movs	r2, #0
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	4813      	ldr	r0, [pc, #76]	@ (8000fec <Process_LEDs_Buttons+0xe0>)
 8000f9e:	f001 fb25 	bl	80025ec <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8000fa2:	2064      	movs	r0, #100	@ 0x64
 8000fa4:	f000 ffa2 	bl	8001eec <HAL_Delay>
        HAL_GPIO_WritePin(ORANGELED1_GPIO_Port, ORANGELED1_Pin, GPIO_PIN_RESET);
 8000fa8:	2200      	movs	r2, #0
 8000faa:	2104      	movs	r1, #4
 8000fac:	480f      	ldr	r0, [pc, #60]	@ (8000fec <Process_LEDs_Buttons+0xe0>)
 8000fae:	f001 fb1d 	bl	80025ec <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8000fb2:	2064      	movs	r0, #100	@ 0x64
 8000fb4:	f000 ff9a 	bl	8001eec <HAL_Delay>
        HAL_GPIO_WritePin(ORANGELED2_GPIO_Port, ORANGELED2_Pin, GPIO_PIN_RESET);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	2104      	movs	r1, #4
 8000fbc:	480a      	ldr	r0, [pc, #40]	@ (8000fe8 <Process_LEDs_Buttons+0xdc>)
 8000fbe:	f001 fb15 	bl	80025ec <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8000fc2:	2064      	movs	r0, #100	@ 0x64
 8000fc4:	f000 ff92 	bl	8001eec <HAL_Delay>
        HAL_GPIO_WritePin(BLUELED1_GPIO_Port, BLUELED1_Pin, GPIO_PIN_RESET);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	2108      	movs	r1, #8
 8000fcc:	4806      	ldr	r0, [pc, #24]	@ (8000fe8 <Process_LEDs_Buttons+0xdc>)
 8000fce:	f001 fb0d 	bl	80025ec <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8000fd2:	2064      	movs	r0, #100	@ 0x64
 8000fd4:	f000 ff8a 	bl	8001eec <HAL_Delay>
        HAL_GPIO_WritePin(BLUELED2_GPIO_Port, BLUELED2_Pin, GPIO_PIN_RESET);
 8000fd8:	2200      	movs	r2, #0
 8000fda:	2110      	movs	r1, #16
 8000fdc:	4802      	ldr	r0, [pc, #8]	@ (8000fe8 <Process_LEDs_Buttons+0xdc>)
 8000fde:	f001 fb05 	bl	80025ec <HAL_GPIO_WritePin>
    }
}
 8000fe2:	bf00      	nop
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	58021800 	.word	0x58021800
 8000fec:	58022800 	.word	0x58022800

08000ff0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08c      	sub	sp, #48	@ 0x30
 8000ff4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Boot_Mode_Sequence_0 */
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000ff6:	f000 f9a1 	bl	800133c <_ZL10MPU_Configv>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000ffa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8001000:	bf00      	nop
 8001002:	4b56      	ldr	r3, [pc, #344]	@ (800115c <main+0x16c>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800100a:	2b00      	cmp	r3, #0
 800100c:	d006      	beq.n	800101c <main+0x2c>
 800100e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001010:	1e5a      	subs	r2, r3, #1
 8001012:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001014:	2b00      	cmp	r3, #0
 8001016:	dd01      	ble.n	800101c <main+0x2c>
 8001018:	2301      	movs	r3, #1
 800101a:	e000      	b.n	800101e <main+0x2e>
 800101c:	2300      	movs	r3, #0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d1ef      	bne.n	8001002 <main+0x12>
  if ( timeout < 0 )
 8001022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001024:	2b00      	cmp	r3, #0
 8001026:	da01      	bge.n	800102c <main+0x3c>
  {
  Error_Handler();
 8001028:	f000 f9b4 	bl	8001394 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800102c:	f000 fecc 	bl	8001dc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001030:	f000 f89c 	bl	800116c <_Z18SystemClock_Configv>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001034:	f000 f95e 	bl	80012f4 <_Z24PeriphCommonClock_Configv>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8001038:	4b48      	ldr	r3, [pc, #288]	@ (800115c <main+0x16c>)
 800103a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800103e:	4a47      	ldr	r2, [pc, #284]	@ (800115c <main+0x16c>)
 8001040:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001044:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001048:	4b44      	ldr	r3, [pc, #272]	@ (800115c <main+0x16c>)
 800104a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800104e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001052:	607b      	str	r3, [r7, #4]
 8001054:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8001056:	2000      	movs	r0, #0
 8001058:	f001 fae2 	bl	8002620 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 800105c:	2100      	movs	r1, #0
 800105e:	2000      	movs	r0, #0
 8001060:	f001 faf8 	bl	8002654 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8001064:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001068:	62fb      	str	r3, [r7, #44]	@ 0x2c
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 800106a:	bf00      	nop
 800106c:	4b3b      	ldr	r3, [pc, #236]	@ (800115c <main+0x16c>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001074:	2b00      	cmp	r3, #0
 8001076:	d106      	bne.n	8001086 <main+0x96>
 8001078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800107a:	1e5a      	subs	r2, r3, #1
 800107c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800107e:	2b00      	cmp	r3, #0
 8001080:	dd01      	ble.n	8001086 <main+0x96>
 8001082:	2301      	movs	r3, #1
 8001084:	e000      	b.n	8001088 <main+0x98>
 8001086:	2300      	movs	r3, #0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d1ef      	bne.n	800106c <main+0x7c>
if ( timeout < 0 )
 800108c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800108e:	2b00      	cmp	r3, #0
 8001090:	da01      	bge.n	8001096 <main+0xa6>
{
Error_Handler();
 8001092:	f000 f97f 	bl	8001394 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001096:	f7ff fb89 	bl	80007ac <MX_GPIO_Init>
//  MX_SDMMC2_SD_Init();
//  MX_ETH_Init();
  MX_QUADSPI_Init();
 800109a:	f000 f981 	bl	80013a0 <MX_QUADSPI_Init>
  MX_I2C1_Init();
 800109e:	f7ff fc9f 	bl	80009e0 <MX_I2C1_Init>
  MX_SPI3_Init();
 80010a2:	f000 fa85 	bl	80015b0 <MX_SPI3_Init>
  MX_UART5_Init();
 80010a6:	f000 fdaf 	bl	8001c08 <MX_UART5_Init>
//  MX_USB_OTG_FS_PCD_Init();
  MX_TIM3_Init();
 80010aa:	f000 fc09 	bl	80018c0 <MX_TIM3_Init>
//  MX_ADC1_Init();
//  MX_ADC2_Init();
//  MX_DAC1_Init();
//  MX_FATFS_Init();
  /* USER CODE BEGIN 2 */
  Servo_Init(&htim3);
 80010ae:	482c      	ldr	r0, [pc, #176]	@ (8001160 <main+0x170>)
 80010b0:	f000 fa48 	bl	8001544 <Servo_Init>
  UART_Test_Init();
 80010b4:	f000 fd00 	bl	8001ab8 <UART_Test_Init>
  UART_Send_String("UART5 Test Initialized!\r\n");
 80010b8:	482a      	ldr	r0, [pc, #168]	@ (8001164 <main+0x174>)
 80010ba:	f000 fd0b 	bl	8001ad4 <UART_Send_String>
  Test_SPI_Communication();
 80010be:	f000 fb61 	bl	8001784 <Test_SPI_Communication>

  driver::imu sensor = driver::imu(&hi2c1, nullptr, 0);
 80010c2:	f107 0020 	add.w	r0, r7, #32
 80010c6:	2300      	movs	r3, #0
 80010c8:	2200      	movs	r2, #0
 80010ca:	4927      	ldr	r1, [pc, #156]	@ (8001168 <main+0x178>)
 80010cc:	f7ff fd30 	bl	8000b30 <_ZN6driver3imuC1EP19__I2C_HandleTypeDefP12GPIO_TypeDeft>
  	  int16_t gyro_val[3];
      int16_t mag_val[3];
      int16_t acc_val[3];

      sensor.getGyro(gyro_val);
 80010d0:	f107 0218 	add.w	r2, r7, #24
 80010d4:	f107 0320 	add.w	r3, r7, #32
 80010d8:	4611      	mov	r1, r2
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff fe5d 	bl	8000d9a <_ZN6driver3imu7getGyroEPs>
      sensor.getAccel(acc_val);
 80010e0:	f107 0208 	add.w	r2, r7, #8
 80010e4:	f107 0320 	add.w	r3, r7, #32
 80010e8:	4611      	mov	r1, r2
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fdfc 	bl	8000ce8 <_ZN6driver3imu8getAccelEPs>
      sensor.getMag(mag_val);
 80010f0:	f107 0210 	add.w	r2, r7, #16
 80010f4:	f107 0320 	add.w	r3, r7, #32
 80010f8:	4611      	mov	r1, r2
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff feb6 	bl	8000e6c <_ZN6driver3imu6getMagEPs>

      sensor.readRefGyro();
 8001100:	f107 0320 	add.w	r3, r7, #32
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff fea1 	bl	8000e4c <_ZN6driver3imu11readRefGyroEv>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Process_LEDs_Buttons();
 800110a:	f7ff feff 	bl	8000f0c <Process_LEDs_Buttons>
	  Servo_TestFixedPositions(&htim3);
 800110e:	4814      	ldr	r0, [pc, #80]	@ (8001160 <main+0x170>)
 8001110:	f000 fa30 	bl	8001574 <Servo_TestFixedPositions>
//	  UART_Send_String("Hello from STM32 UART5!\r\n");
	  sensor.getMag(mag_val);
 8001114:	f107 0210 	add.w	r2, r7, #16
 8001118:	f107 0320 	add.w	r3, r7, #32
 800111c:	4611      	mov	r1, r2
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff fea4 	bl	8000e6c <_ZN6driver3imu6getMagEPs>
	  sensor.getAccel(acc_val);
 8001124:	f107 0208 	add.w	r2, r7, #8
 8001128:	f107 0320 	add.w	r3, r7, #32
 800112c:	4611      	mov	r1, r2
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff fdda 	bl	8000ce8 <_ZN6driver3imu8getAccelEPs>
	  sensor.getGyro(gyro_val);
 8001134:	f107 0218 	add.w	r2, r7, #24
 8001138:	f107 0320 	add.w	r3, r7, #32
 800113c:	4611      	mov	r1, r2
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff fe2b 	bl	8000d9a <_ZN6driver3imu7getGyroEPs>

	  Send_IMU_Data(gyro_val, mag_val, acc_val);
 8001144:	f107 0208 	add.w	r2, r7, #8
 8001148:	f107 0110 	add.w	r1, r7, #16
 800114c:	f107 0318 	add.w	r3, r7, #24
 8001150:	4618      	mov	r0, r3
 8001152:	f000 fcf7 	bl	8001b44 <Send_IMU_Data>
	  Process_LEDs_Buttons();
 8001156:	bf00      	nop
 8001158:	e7d7      	b.n	800110a <main+0x11a>
 800115a:	bf00      	nop
 800115c:	58024400 	.word	0x58024400
 8001160:	240001a8 	.word	0x240001a8
 8001164:	0800ab7c 	.word	0x0800ab7c
 8001168:	2400007c 	.word	0x2400007c

0800116c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b09e      	sub	sp, #120	@ 0x78
 8001170:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001172:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001176:	224c      	movs	r2, #76	@ 0x4c
 8001178:	2100      	movs	r1, #0
 800117a:	4618      	mov	r0, r3
 800117c:	f009 f872 	bl	800a264 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001180:	f107 030c 	add.w	r3, r7, #12
 8001184:	2220      	movs	r2, #32
 8001186:	2100      	movs	r1, #0
 8001188:	4618      	mov	r0, r3
 800118a:	f009 f86b 	bl	800a264 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800118e:	2002      	movs	r0, #2
 8001190:	f002 f898 	bl	80032c4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001194:	2300      	movs	r3, #0
 8001196:	60bb      	str	r3, [r7, #8]
 8001198:	4b53      	ldr	r3, [pc, #332]	@ (80012e8 <_Z18SystemClock_Configv+0x17c>)
 800119a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800119c:	4a52      	ldr	r2, [pc, #328]	@ (80012e8 <_Z18SystemClock_Configv+0x17c>)
 800119e:	f023 0301 	bic.w	r3, r3, #1
 80011a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80011a4:	4b50      	ldr	r3, [pc, #320]	@ (80012e8 <_Z18SystemClock_Configv+0x17c>)
 80011a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011a8:	f003 0301 	and.w	r3, r3, #1
 80011ac:	60bb      	str	r3, [r7, #8]
 80011ae:	4b4f      	ldr	r3, [pc, #316]	@ (80012ec <_Z18SystemClock_Configv+0x180>)
 80011b0:	699b      	ldr	r3, [r3, #24]
 80011b2:	4a4e      	ldr	r2, [pc, #312]	@ (80012ec <_Z18SystemClock_Configv+0x180>)
 80011b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80011b8:	6193      	str	r3, [r2, #24]
 80011ba:	4b4c      	ldr	r3, [pc, #304]	@ (80012ec <_Z18SystemClock_Configv+0x180>)
 80011bc:	699b      	ldr	r3, [r3, #24]
 80011be:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011c2:	60bb      	str	r3, [r7, #8]
 80011c4:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80011c6:	bf00      	nop
 80011c8:	4b48      	ldr	r3, [pc, #288]	@ (80012ec <_Z18SystemClock_Configv+0x180>)
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80011d4:	bf14      	ite	ne
 80011d6:	2301      	movne	r3, #1
 80011d8:	2300      	moveq	r3, #0
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d1f3      	bne.n	80011c8 <_Z18SystemClock_Configv+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011e0:	4b43      	ldr	r3, [pc, #268]	@ (80012f0 <_Z18SystemClock_Configv+0x184>)
 80011e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80011e6:	4a42      	ldr	r2, [pc, #264]	@ (80012f0 <_Z18SystemClock_Configv+0x184>)
 80011e8:	f043 0302 	orr.w	r3, r3, #2
 80011ec:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80011f0:	4b3f      	ldr	r3, [pc, #252]	@ (80012f0 <_Z18SystemClock_Configv+0x184>)
 80011f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80011f6:	f003 0302 	and.w	r3, r3, #2
 80011fa:	607b      	str	r3, [r7, #4]
 80011fc:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80011fe:	2300      	movs	r3, #0
 8001200:	603b      	str	r3, [r7, #0]
 8001202:	4b3a      	ldr	r3, [pc, #232]	@ (80012ec <_Z18SystemClock_Configv+0x180>)
 8001204:	699b      	ldr	r3, [r3, #24]
 8001206:	4a39      	ldr	r2, [pc, #228]	@ (80012ec <_Z18SystemClock_Configv+0x180>)
 8001208:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800120c:	6193      	str	r3, [r2, #24]
 800120e:	4b37      	ldr	r3, [pc, #220]	@ (80012ec <_Z18SystemClock_Configv+0x180>)
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001216:	603b      	str	r3, [r7, #0]
 8001218:	4b33      	ldr	r3, [pc, #204]	@ (80012e8 <_Z18SystemClock_Configv+0x17c>)
 800121a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800121c:	4a32      	ldr	r2, [pc, #200]	@ (80012e8 <_Z18SystemClock_Configv+0x17c>)
 800121e:	f043 0301 	orr.w	r3, r3, #1
 8001222:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001224:	4b30      	ldr	r3, [pc, #192]	@ (80012e8 <_Z18SystemClock_Configv+0x17c>)
 8001226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001228:	f003 0301 	and.w	r3, r3, #1
 800122c:	603b      	str	r3, [r7, #0]
 800122e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001230:	bf00      	nop
 8001232:	4b2e      	ldr	r3, [pc, #184]	@ (80012ec <_Z18SystemClock_Configv+0x180>)
 8001234:	699b      	ldr	r3, [r3, #24]
 8001236:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800123a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800123e:	bf14      	ite	ne
 8001240:	2301      	movne	r3, #1
 8001242:	2300      	moveq	r3, #0
 8001244:	b2db      	uxtb	r3, r3
 8001246:	2b00      	cmp	r3, #0
 8001248:	d1f3      	bne.n	8001232 <_Z18SystemClock_Configv+0xc6>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800124a:	2321      	movs	r3, #33	@ 0x21
 800124c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800124e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001252:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001254:	2301      	movs	r3, #1
 8001256:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001258:	2302      	movs	r3, #2
 800125a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800125c:	2302      	movs	r3, #2
 800125e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001260:	2304      	movs	r3, #4
 8001262:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 240;
 8001264:	23f0      	movs	r3, #240	@ 0xf0
 8001266:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001268:	2302      	movs	r3, #2
 800126a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 5;
 800126c:	2305      	movs	r3, #5
 800126e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001270:	2302      	movs	r3, #2
 8001272:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001274:	2308      	movs	r3, #8
 8001276:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001278:	2300      	movs	r3, #0
 800127a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800127c:	2300      	movs	r3, #0
 800127e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001280:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001284:	4618      	mov	r0, r3
 8001286:	f002 f931 	bl	80034ec <HAL_RCC_OscConfig>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	bf14      	ite	ne
 8001290:	2301      	movne	r3, #1
 8001292:	2300      	moveq	r3, #0
 8001294:	b2db      	uxtb	r3, r3
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <_Z18SystemClock_Configv+0x132>
  {
    Error_Handler();
 800129a:	f000 f87b 	bl	8001394 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800129e:	233f      	movs	r3, #63	@ 0x3f
 80012a0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012a2:	2303      	movs	r3, #3
 80012a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80012a6:	2300      	movs	r3, #0
 80012a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80012aa:	2308      	movs	r3, #8
 80012ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80012ae:	2340      	movs	r3, #64	@ 0x40
 80012b0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80012b2:	2340      	movs	r3, #64	@ 0x40
 80012b4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80012b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012ba:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80012bc:	2340      	movs	r3, #64	@ 0x40
 80012be:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012c0:	f107 030c 	add.w	r3, r7, #12
 80012c4:	2104      	movs	r1, #4
 80012c6:	4618      	mov	r0, r3
 80012c8:	f002 fd6a 	bl	8003da0 <HAL_RCC_ClockConfig>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	bf14      	ite	ne
 80012d2:	2301      	movne	r3, #1
 80012d4:	2300      	moveq	r3, #0
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <_Z18SystemClock_Configv+0x174>
  {
    Error_Handler();
 80012dc:	f000 f85a 	bl	8001394 <Error_Handler>
  }
}
 80012e0:	bf00      	nop
 80012e2:	3778      	adds	r7, #120	@ 0x78
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	58000400 	.word	0x58000400
 80012ec:	58024800 	.word	0x58024800
 80012f0:	58024400 	.word	0x58024400

080012f4 <_Z24PeriphCommonClock_Configv>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b0b0      	sub	sp, #192	@ 0xc0
 80012f8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012fa:	463b      	mov	r3, r7
 80012fc:	22c0      	movs	r2, #192	@ 0xc0
 80012fe:	2100      	movs	r1, #0
 8001300:	4618      	mov	r0, r3
 8001302:	f008 ffaf 	bl	800a264 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8001306:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800130a:	f04f 0300 	mov.w	r3, #0
 800130e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSE;
 8001312:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001316:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001318:	463b      	mov	r3, r7
 800131a:	4618      	mov	r0, r3
 800131c:	f003 f8cc 	bl	80044b8 <HAL_RCCEx_PeriphCLKConfig>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	bf14      	ite	ne
 8001326:	2301      	movne	r3, #1
 8001328:	2300      	moveq	r3, #0
 800132a:	b2db      	uxtb	r3, r3
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <_Z24PeriphCommonClock_Configv+0x40>
  {
    Error_Handler();
 8001330:	f000 f830 	bl	8001394 <Error_Handler>
  }
}
 8001334:	bf00      	nop
 8001336:	37c0      	adds	r7, #192	@ 0xc0
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}

0800133c <_ZL10MPU_Configv>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001342:	463b      	mov	r3, r7
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	605a      	str	r2, [r3, #4]
 800134a:	609a      	str	r2, [r3, #8]
 800134c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800134e:	f000 ff0d 	bl	800216c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001352:	2301      	movs	r3, #1
 8001354:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001356:	2300      	movs	r3, #0
 8001358:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800135a:	2300      	movs	r3, #0
 800135c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800135e:	231f      	movs	r3, #31
 8001360:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001362:	2387      	movs	r3, #135	@ 0x87
 8001364:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001366:	2300      	movs	r3, #0
 8001368:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800136a:	2300      	movs	r3, #0
 800136c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800136e:	2301      	movs	r3, #1
 8001370:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001372:	2301      	movs	r3, #1
 8001374:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001376:	2300      	movs	r3, #0
 8001378:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800137e:	463b      	mov	r3, r7
 8001380:	4618      	mov	r0, r3
 8001382:	f000 ff2b 	bl	80021dc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001386:	2004      	movs	r0, #4
 8001388:	f000 ff08 	bl	800219c <HAL_MPU_Enable>

}
 800138c:	bf00      	nop
 800138e:	3710      	adds	r7, #16
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001398:	b672      	cpsid	i
}
 800139a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800139c:	bf00      	nop
 800139e:	e7fd      	b.n	800139c <Error_Handler+0x8>

080013a0 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 80013a4:	4b12      	ldr	r3, [pc, #72]	@ (80013f0 <MX_QUADSPI_Init+0x50>)
 80013a6:	4a13      	ldr	r2, [pc, #76]	@ (80013f4 <MX_QUADSPI_Init+0x54>)
 80013a8:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 80013aa:	4b11      	ldr	r3, [pc, #68]	@ (80013f0 <MX_QUADSPI_Init+0x50>)
 80013ac:	22ff      	movs	r2, #255	@ 0xff
 80013ae:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 80013b0:	4b0f      	ldr	r3, [pc, #60]	@ (80013f0 <MX_QUADSPI_Init+0x50>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80013b6:	4b0e      	ldr	r3, [pc, #56]	@ (80013f0 <MX_QUADSPI_Init+0x50>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 25;
 80013bc:	4b0c      	ldr	r3, [pc, #48]	@ (80013f0 <MX_QUADSPI_Init+0x50>)
 80013be:	2219      	movs	r2, #25
 80013c0:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80013c2:	4b0b      	ldr	r3, [pc, #44]	@ (80013f0 <MX_QUADSPI_Init+0x50>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80013c8:	4b09      	ldr	r3, [pc, #36]	@ (80013f0 <MX_QUADSPI_Init+0x50>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80013ce:	4b08      	ldr	r3, [pc, #32]	@ (80013f0 <MX_QUADSPI_Init+0x50>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80013d4:	4b06      	ldr	r3, [pc, #24]	@ (80013f0 <MX_QUADSPI_Init+0x50>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80013da:	4805      	ldr	r0, [pc, #20]	@ (80013f0 <MX_QUADSPI_Init+0x50>)
 80013dc:	f001 ffcc 	bl	8003378 <HAL_QSPI_Init>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 80013e6:	f7ff ffd5 	bl	8001394 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	240000d0 	.word	0x240000d0
 80013f4:	52005000 	.word	0x52005000

080013f8 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b0bc      	sub	sp, #240	@ 0xf0
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001400:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]
 800140e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001410:	f107 0318 	add.w	r3, r7, #24
 8001414:	22c0      	movs	r2, #192	@ 0xc0
 8001416:	2100      	movs	r1, #0
 8001418:	4618      	mov	r0, r3
 800141a:	f008 ff23 	bl	800a264 <memset>
  if(qspiHandle->Instance==QUADSPI)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a44      	ldr	r2, [pc, #272]	@ (8001534 <HAL_QSPI_MspInit+0x13c>)
 8001424:	4293      	cmp	r3, r2
 8001426:	f040 8081 	bne.w	800152c <HAL_QSPI_MspInit+0x134>

  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 800142a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800142e:	f04f 0300 	mov.w	r3, #0
 8001432:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8001436:	2300      	movs	r3, #0
 8001438:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800143a:	f107 0318 	add.w	r3, r7, #24
 800143e:	4618      	mov	r0, r3
 8001440:	f003 f83a 	bl	80044b8 <HAL_RCCEx_PeriphCLKConfig>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 800144a:	f7ff ffa3 	bl	8001394 <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800144e:	4b3a      	ldr	r3, [pc, #232]	@ (8001538 <HAL_QSPI_MspInit+0x140>)
 8001450:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001454:	4a38      	ldr	r2, [pc, #224]	@ (8001538 <HAL_QSPI_MspInit+0x140>)
 8001456:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800145a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800145e:	4b36      	ldr	r3, [pc, #216]	@ (8001538 <HAL_QSPI_MspInit+0x140>)
 8001460:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001464:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001468:	617b      	str	r3, [r7, #20]
 800146a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800146c:	4b32      	ldr	r3, [pc, #200]	@ (8001538 <HAL_QSPI_MspInit+0x140>)
 800146e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001472:	4a31      	ldr	r2, [pc, #196]	@ (8001538 <HAL_QSPI_MspInit+0x140>)
 8001474:	f043 0320 	orr.w	r3, r3, #32
 8001478:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800147c:	4b2e      	ldr	r3, [pc, #184]	@ (8001538 <HAL_QSPI_MspInit+0x140>)
 800147e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001482:	f003 0320 	and.w	r3, r3, #32
 8001486:	613b      	str	r3, [r7, #16]
 8001488:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800148a:	4b2b      	ldr	r3, [pc, #172]	@ (8001538 <HAL_QSPI_MspInit+0x140>)
 800148c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001490:	4a29      	ldr	r2, [pc, #164]	@ (8001538 <HAL_QSPI_MspInit+0x140>)
 8001492:	f043 0302 	orr.w	r3, r3, #2
 8001496:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800149a:	4b27      	ldr	r3, [pc, #156]	@ (8001538 <HAL_QSPI_MspInit+0x140>)
 800149c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014a0:	f003 0302 	and.w	r3, r3, #2
 80014a4:	60fb      	str	r3, [r7, #12]
 80014a6:	68fb      	ldr	r3, [r7, #12]
    PF8     ------> QUADSPI_BK1_IO0
    PF9     ------> QUADSPI_BK1_IO1
    PF10     ------> QUADSPI_CLK
    PB10     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 80014a8:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80014ac:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b0:	2302      	movs	r3, #2
 80014b2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b6:	2300      	movs	r3, #0
 80014b8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014bc:	2300      	movs	r3, #0
 80014be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80014c2:	2309      	movs	r3, #9
 80014c4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014c8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80014cc:	4619      	mov	r1, r3
 80014ce:	481b      	ldr	r0, [pc, #108]	@ (800153c <HAL_QSPI_MspInit+0x144>)
 80014d0:	f000 fec4 	bl	800225c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80014d4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014d8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014dc:	2302      	movs	r3, #2
 80014de:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e2:	2300      	movs	r3, #0
 80014e4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e8:	2300      	movs	r3, #0
 80014ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80014ee:	230a      	movs	r3, #10
 80014f0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014f4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80014f8:	4619      	mov	r1, r3
 80014fa:	4810      	ldr	r0, [pc, #64]	@ (800153c <HAL_QSPI_MspInit+0x144>)
 80014fc:	f000 feae 	bl	800225c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001500:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001504:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001508:	2302      	movs	r3, #2
 800150a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	2300      	movs	r3, #0
 8001510:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001514:	2300      	movs	r3, #0
 8001516:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800151a:	2309      	movs	r3, #9
 800151c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001520:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001524:	4619      	mov	r1, r3
 8001526:	4806      	ldr	r0, [pc, #24]	@ (8001540 <HAL_QSPI_MspInit+0x148>)
 8001528:	f000 fe98 	bl	800225c <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 800152c:	bf00      	nop
 800152e:	37f0      	adds	r7, #240	@ 0xf0
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	52005000 	.word	0x52005000
 8001538:	58024400 	.word	0x58024400
 800153c:	58021400 	.word	0x58021400
 8001540:	58020400 	.word	0x58020400

08001544 <Servo_Init>:
 *      Author: Huni
 */

#include "servotest.h"

void Servo_Init(TIM_HandleTypeDef *htim) {
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(htim, TIM_CHANNEL_1);
 800154c:	2100      	movs	r1, #0
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f005 fd04 	bl	8006f5c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim, TIM_CHANNEL_2);
 8001554:	2104      	movs	r1, #4
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f005 fd00 	bl	8006f5c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim, TIM_CHANNEL_3);
 800155c:	2108      	movs	r1, #8
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f005 fcfc 	bl	8006f5c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim, TIM_CHANNEL_4);
 8001564:	210c      	movs	r1, #12
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f005 fcf8 	bl	8006f5c <HAL_TIM_PWM_Start>
}
 800156c:	bf00      	nop
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}

08001574 <Servo_TestFixedPositions>:

void Servo_TestFixedPositions(TIM_HandleTypeDef *htim) {
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]

	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 500);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001584:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 1500);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800158e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 2000);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001598:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 2500);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80015a2:	641a      	str	r2, [r3, #64]	@ 0x40

}
 80015a4:	bf00      	nop
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80015b4:	4b28      	ldr	r3, [pc, #160]	@ (8001658 <MX_SPI3_Init+0xa8>)
 80015b6:	4a29      	ldr	r2, [pc, #164]	@ (800165c <MX_SPI3_Init+0xac>)
 80015b8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80015ba:	4b27      	ldr	r3, [pc, #156]	@ (8001658 <MX_SPI3_Init+0xa8>)
 80015bc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80015c0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80015c2:	4b25      	ldr	r3, [pc, #148]	@ (8001658 <MX_SPI3_Init+0xa8>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80015c8:	4b23      	ldr	r3, [pc, #140]	@ (8001658 <MX_SPI3_Init+0xa8>)
 80015ca:	2207      	movs	r2, #7
 80015cc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80015ce:	4b22      	ldr	r3, [pc, #136]	@ (8001658 <MX_SPI3_Init+0xa8>)
 80015d0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80015d4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015d6:	4b20      	ldr	r3, [pc, #128]	@ (8001658 <MX_SPI3_Init+0xa8>)
 80015d8:	2200      	movs	r2, #0
 80015da:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80015dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001658 <MX_SPI3_Init+0xa8>)
 80015de:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80015e2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80015e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001658 <MX_SPI3_Init+0xa8>)
 80015e6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80015ea:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001658 <MX_SPI3_Init+0xa8>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80015f2:	4b19      	ldr	r3, [pc, #100]	@ (8001658 <MX_SPI3_Init+0xa8>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015f8:	4b17      	ldr	r3, [pc, #92]	@ (8001658 <MX_SPI3_Init+0xa8>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80015fe:	4b16      	ldr	r3, [pc, #88]	@ (8001658 <MX_SPI3_Init+0xa8>)
 8001600:	2200      	movs	r2, #0
 8001602:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001604:	4b14      	ldr	r3, [pc, #80]	@ (8001658 <MX_SPI3_Init+0xa8>)
 8001606:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800160a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800160c:	4b12      	ldr	r3, [pc, #72]	@ (8001658 <MX_SPI3_Init+0xa8>)
 800160e:	2200      	movs	r2, #0
 8001610:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001612:	4b11      	ldr	r3, [pc, #68]	@ (8001658 <MX_SPI3_Init+0xa8>)
 8001614:	2200      	movs	r2, #0
 8001616:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001618:	4b0f      	ldr	r3, [pc, #60]	@ (8001658 <MX_SPI3_Init+0xa8>)
 800161a:	2200      	movs	r2, #0
 800161c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800161e:	4b0e      	ldr	r3, [pc, #56]	@ (8001658 <MX_SPI3_Init+0xa8>)
 8001620:	2200      	movs	r2, #0
 8001622:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001624:	4b0c      	ldr	r3, [pc, #48]	@ (8001658 <MX_SPI3_Init+0xa8>)
 8001626:	2200      	movs	r2, #0
 8001628:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800162a:	4b0b      	ldr	r3, [pc, #44]	@ (8001658 <MX_SPI3_Init+0xa8>)
 800162c:	2200      	movs	r2, #0
 800162e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001630:	4b09      	ldr	r3, [pc, #36]	@ (8001658 <MX_SPI3_Init+0xa8>)
 8001632:	2200      	movs	r2, #0
 8001634:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001636:	4b08      	ldr	r3, [pc, #32]	@ (8001658 <MX_SPI3_Init+0xa8>)
 8001638:	2200      	movs	r2, #0
 800163a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800163c:	4b06      	ldr	r3, [pc, #24]	@ (8001658 <MX_SPI3_Init+0xa8>)
 800163e:	2200      	movs	r2, #0
 8001640:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001642:	4805      	ldr	r0, [pc, #20]	@ (8001658 <MX_SPI3_Init+0xa8>)
 8001644:	f004 fd64 	bl	8006110 <HAL_SPI_Init>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_SPI3_Init+0xa2>
  {
    Error_Handler();
 800164e:	f7ff fea1 	bl	8001394 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001652:	bf00      	nop
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	2400011c 	.word	0x2400011c
 800165c:	40003c00 	.word	0x40003c00

08001660 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b0ba      	sub	sp, #232	@ 0xe8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001668:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	605a      	str	r2, [r3, #4]
 8001672:	609a      	str	r2, [r3, #8]
 8001674:	60da      	str	r2, [r3, #12]
 8001676:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001678:	f107 0310 	add.w	r3, r7, #16
 800167c:	22c0      	movs	r2, #192	@ 0xc0
 800167e:	2100      	movs	r1, #0
 8001680:	4618      	mov	r0, r3
 8001682:	f008 fdef 	bl	800a264 <memset>
  if(spiHandle->Instance==SPI3)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a26      	ldr	r2, [pc, #152]	@ (8001724 <HAL_SPI_MspInit+0xc4>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d145      	bne.n	800171c <HAL_SPI_MspInit+0xbc>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001690:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001694:	f04f 0300 	mov.w	r3, #0
 8001698:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800169c:	2300      	movs	r3, #0
 800169e:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016a0:	f107 0310 	add.w	r3, r7, #16
 80016a4:	4618      	mov	r0, r3
 80016a6:	f002 ff07 	bl	80044b8 <HAL_RCCEx_PeriphCLKConfig>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80016b0:	f7ff fe70 	bl	8001394 <Error_Handler>
    }

    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80016b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001728 <HAL_SPI_MspInit+0xc8>)
 80016b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016ba:	4a1b      	ldr	r2, [pc, #108]	@ (8001728 <HAL_SPI_MspInit+0xc8>)
 80016bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80016c0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80016c4:	4b18      	ldr	r3, [pc, #96]	@ (8001728 <HAL_SPI_MspInit+0xc8>)
 80016c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016d2:	4b15      	ldr	r3, [pc, #84]	@ (8001728 <HAL_SPI_MspInit+0xc8>)
 80016d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016d8:	4a13      	ldr	r2, [pc, #76]	@ (8001728 <HAL_SPI_MspInit+0xc8>)
 80016da:	f043 0304 	orr.w	r3, r3, #4
 80016de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016e2:	4b11      	ldr	r3, [pc, #68]	@ (8001728 <HAL_SPI_MspInit+0xc8>)
 80016e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016e8:	f003 0304 	and.w	r3, r3, #4
 80016ec:	60bb      	str	r3, [r7, #8]
 80016ee:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80016f0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80016f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f8:	2302      	movs	r3, #2
 80016fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fe:	2300      	movs	r3, #0
 8001700:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001704:	2300      	movs	r3, #0
 8001706:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800170a:	2306      	movs	r3, #6
 800170c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001710:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001714:	4619      	mov	r1, r3
 8001716:	4805      	ldr	r0, [pc, #20]	@ (800172c <HAL_SPI_MspInit+0xcc>)
 8001718:	f000 fda0 	bl	800225c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800171c:	bf00      	nop
 800171e:	37e8      	adds	r7, #232	@ 0xe8
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40003c00 	.word	0x40003c00
 8001728:	58024400 	.word	0x58024400
 800172c:	58020800 	.word	0x58020800

08001730 <RC522_ReadRegister>:
  }
}

/* USER CODE BEGIN 1 */

uint8_t RC522_ReadRegister(uint8_t reg) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	71fb      	strb	r3, [r7, #7]
    uint8_t txData[2], rxData[2];

    txData[0] = ((reg << 1) & 0x7E) | 0x80;
 800173a:	79fb      	ldrb	r3, [r7, #7]
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	b25b      	sxtb	r3, r3
 8001740:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001744:	b25b      	sxtb	r3, r3
 8001746:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800174a:	b25b      	sxtb	r3, r3
 800174c:	b2db      	uxtb	r3, r3
 800174e:	733b      	strb	r3, [r7, #12]
    txData[1] = 0x00;
 8001750:	2300      	movs	r3, #0
 8001752:	737b      	strb	r3, [r7, #13]

    HAL_SPI_Transmit(&hspi3, &txData[0], 1, HAL_MAX_DELAY);
 8001754:	f107 010c 	add.w	r1, r7, #12
 8001758:	f04f 33ff 	mov.w	r3, #4294967295
 800175c:	2201      	movs	r2, #1
 800175e:	4808      	ldr	r0, [pc, #32]	@ (8001780 <RC522_ReadRegister+0x50>)
 8001760:	f004 fdfa 	bl	8006358 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi3, &rxData[1], 1, HAL_MAX_DELAY);
 8001764:	f107 0308 	add.w	r3, r7, #8
 8001768:	1c59      	adds	r1, r3, #1
 800176a:	f04f 33ff 	mov.w	r3, #4294967295
 800176e:	2201      	movs	r2, #1
 8001770:	4803      	ldr	r0, [pc, #12]	@ (8001780 <RC522_ReadRegister+0x50>)
 8001772:	f004 ffdf 	bl	8006734 <HAL_SPI_Receive>

    return rxData[1];
 8001776:	7a7b      	ldrb	r3, [r7, #9]
}
 8001778:	4618      	mov	r0, r3
 800177a:	3710      	adds	r7, #16
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	2400011c 	.word	0x2400011c

08001784 <Test_SPI_Communication>:


void Test_SPI_Communication() {
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
	uint8_t version = RC522_ReadRegister(RC522_VERSION_REG);
 800178a:	2037      	movs	r0, #55	@ 0x37
 800178c:	f7ff ffd0 	bl	8001730 <RC522_ReadRegister>
 8001790:	4603      	mov	r3, r0
 8001792:	71fb      	strb	r3, [r7, #7]


	UART_Send_Data("SPI Test: RC522 Version Register = 0x%X\r\n", version);
 8001794:	79fb      	ldrb	r3, [r7, #7]
 8001796:	4619      	mov	r1, r3
 8001798:	4803      	ldr	r0, [pc, #12]	@ (80017a8 <Test_SPI_Communication+0x24>)
 800179a:	f000 f9b1 	bl	8001b00 <UART_Send_Data>
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	0800ab98 	.word	0x0800ab98

080017ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017b2:	4b0a      	ldr	r3, [pc, #40]	@ (80017dc <HAL_MspInit+0x30>)
 80017b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017b8:	4a08      	ldr	r2, [pc, #32]	@ (80017dc <HAL_MspInit+0x30>)
 80017ba:	f043 0302 	orr.w	r3, r3, #2
 80017be:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80017c2:	4b06      	ldr	r3, [pc, #24]	@ (80017dc <HAL_MspInit+0x30>)
 80017c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017c8:	f003 0302 	and.w	r3, r3, #2
 80017cc:	607b      	str	r3, [r7, #4]
 80017ce:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017d0:	bf00      	nop
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr
 80017dc:	58024400 	.word	0x58024400

080017e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017e4:	bf00      	nop
 80017e6:	e7fd      	b.n	80017e4 <NMI_Handler+0x4>

080017e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017ec:	bf00      	nop
 80017ee:	e7fd      	b.n	80017ec <HardFault_Handler+0x4>

080017f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017f4:	bf00      	nop
 80017f6:	e7fd      	b.n	80017f4 <MemManage_Handler+0x4>

080017f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017fc:	bf00      	nop
 80017fe:	e7fd      	b.n	80017fc <BusFault_Handler+0x4>

08001800 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001804:	bf00      	nop
 8001806:	e7fd      	b.n	8001804 <UsageFault_Handler+0x4>

08001808 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800180c:	bf00      	nop
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr

08001816 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001816:	b480      	push	{r7}
 8001818:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800181a:	bf00      	nop
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr

08001824 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr

08001832 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001836:	f000 fb39 	bl	8001eac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800183a:	bf00      	nop
 800183c:	bd80      	pop	{r7, pc}
	...

08001840 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001844:	4802      	ldr	r0, [pc, #8]	@ (8001850 <TIM3_IRQHandler+0x10>)
 8001846:	f005 fc97 	bl	8007178 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	240001a8 	.word	0x240001a8

08001854 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800185c:	4a14      	ldr	r2, [pc, #80]	@ (80018b0 <_sbrk+0x5c>)
 800185e:	4b15      	ldr	r3, [pc, #84]	@ (80018b4 <_sbrk+0x60>)
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001868:	4b13      	ldr	r3, [pc, #76]	@ (80018b8 <_sbrk+0x64>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d102      	bne.n	8001876 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001870:	4b11      	ldr	r3, [pc, #68]	@ (80018b8 <_sbrk+0x64>)
 8001872:	4a12      	ldr	r2, [pc, #72]	@ (80018bc <_sbrk+0x68>)
 8001874:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001876:	4b10      	ldr	r3, [pc, #64]	@ (80018b8 <_sbrk+0x64>)
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4413      	add	r3, r2
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	429a      	cmp	r2, r3
 8001882:	d207      	bcs.n	8001894 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001884:	f008 fcf6 	bl	800a274 <__errno>
 8001888:	4603      	mov	r3, r0
 800188a:	220c      	movs	r2, #12
 800188c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800188e:	f04f 33ff 	mov.w	r3, #4294967295
 8001892:	e009      	b.n	80018a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001894:	4b08      	ldr	r3, [pc, #32]	@ (80018b8 <_sbrk+0x64>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800189a:	4b07      	ldr	r3, [pc, #28]	@ (80018b8 <_sbrk+0x64>)
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4413      	add	r3, r2
 80018a2:	4a05      	ldr	r2, [pc, #20]	@ (80018b8 <_sbrk+0x64>)
 80018a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018a6:	68fb      	ldr	r3, [r7, #12]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3718      	adds	r7, #24
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	24080000 	.word	0x24080000
 80018b4:	00000400 	.word	0x00000400
 80018b8:	240001a4 	.word	0x240001a4
 80018bc:	240003d8 	.word	0x240003d8

080018c0 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08e      	sub	sp, #56	@ 0x38
 80018c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018ca:	2200      	movs	r2, #0
 80018cc:	601a      	str	r2, [r3, #0]
 80018ce:	605a      	str	r2, [r3, #4]
 80018d0:	609a      	str	r2, [r3, #8]
 80018d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018d4:	f107 031c 	add.w	r3, r7, #28
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	605a      	str	r2, [r3, #4]
 80018de:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018e0:	463b      	mov	r3, r7
 80018e2:	2200      	movs	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]
 80018e6:	605a      	str	r2, [r3, #4]
 80018e8:	609a      	str	r2, [r3, #8]
 80018ea:	60da      	str	r2, [r3, #12]
 80018ec:	611a      	str	r2, [r3, #16]
 80018ee:	615a      	str	r2, [r3, #20]
 80018f0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018f2:	4b3d      	ldr	r3, [pc, #244]	@ (80019e8 <MX_TIM3_Init+0x128>)
 80018f4:	4a3d      	ldr	r2, [pc, #244]	@ (80019ec <MX_TIM3_Init+0x12c>)
 80018f6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 239;
 80018f8:	4b3b      	ldr	r3, [pc, #236]	@ (80019e8 <MX_TIM3_Init+0x128>)
 80018fa:	22ef      	movs	r2, #239	@ 0xef
 80018fc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018fe:	4b3a      	ldr	r3, [pc, #232]	@ (80019e8 <MX_TIM3_Init+0x128>)
 8001900:	2200      	movs	r2, #0
 8001902:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8001904:	4b38      	ldr	r3, [pc, #224]	@ (80019e8 <MX_TIM3_Init+0x128>)
 8001906:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800190a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800190c:	4b36      	ldr	r3, [pc, #216]	@ (80019e8 <MX_TIM3_Init+0x128>)
 800190e:	2200      	movs	r2, #0
 8001910:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001912:	4b35      	ldr	r3, [pc, #212]	@ (80019e8 <MX_TIM3_Init+0x128>)
 8001914:	2280      	movs	r2, #128	@ 0x80
 8001916:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001918:	4833      	ldr	r0, [pc, #204]	@ (80019e8 <MX_TIM3_Init+0x128>)
 800191a:	f005 fa66 	bl	8006dea <HAL_TIM_Base_Init>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001924:	f7ff fd36 	bl	8001394 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001928:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800192c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800192e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001932:	4619      	mov	r1, r3
 8001934:	482c      	ldr	r0, [pc, #176]	@ (80019e8 <MX_TIM3_Init+0x128>)
 8001936:	f005 fe3b 	bl	80075b0 <HAL_TIM_ConfigClockSource>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001940:	f7ff fd28 	bl	8001394 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001944:	4828      	ldr	r0, [pc, #160]	@ (80019e8 <MX_TIM3_Init+0x128>)
 8001946:	f005 faa7 	bl	8006e98 <HAL_TIM_PWM_Init>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001950:	f7ff fd20 	bl	8001394 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001954:	2300      	movs	r3, #0
 8001956:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001958:	2300      	movs	r3, #0
 800195a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800195c:	f107 031c 	add.w	r3, r7, #28
 8001960:	4619      	mov	r1, r3
 8001962:	4821      	ldr	r0, [pc, #132]	@ (80019e8 <MX_TIM3_Init+0x128>)
 8001964:	f006 fb8e 	bl	8008084 <HAL_TIMEx_MasterConfigSynchronization>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800196e:	f7ff fd11 	bl	8001394 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001972:	2360      	movs	r3, #96	@ 0x60
 8001974:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001976:	2300      	movs	r3, #0
 8001978:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800197a:	2300      	movs	r3, #0
 800197c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800197e:	2300      	movs	r3, #0
 8001980:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001982:	463b      	mov	r3, r7
 8001984:	2200      	movs	r2, #0
 8001986:	4619      	mov	r1, r3
 8001988:	4817      	ldr	r0, [pc, #92]	@ (80019e8 <MX_TIM3_Init+0x128>)
 800198a:	f005 fcfd 	bl	8007388 <HAL_TIM_PWM_ConfigChannel>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001994:	f7ff fcfe 	bl	8001394 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001998:	463b      	mov	r3, r7
 800199a:	2204      	movs	r2, #4
 800199c:	4619      	mov	r1, r3
 800199e:	4812      	ldr	r0, [pc, #72]	@ (80019e8 <MX_TIM3_Init+0x128>)
 80019a0:	f005 fcf2 	bl	8007388 <HAL_TIM_PWM_ConfigChannel>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 80019aa:	f7ff fcf3 	bl	8001394 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019ae:	463b      	mov	r3, r7
 80019b0:	2208      	movs	r2, #8
 80019b2:	4619      	mov	r1, r3
 80019b4:	480c      	ldr	r0, [pc, #48]	@ (80019e8 <MX_TIM3_Init+0x128>)
 80019b6:	f005 fce7 	bl	8007388 <HAL_TIM_PWM_ConfigChannel>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 80019c0:	f7ff fce8 	bl	8001394 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80019c4:	463b      	mov	r3, r7
 80019c6:	220c      	movs	r2, #12
 80019c8:	4619      	mov	r1, r3
 80019ca:	4807      	ldr	r0, [pc, #28]	@ (80019e8 <MX_TIM3_Init+0x128>)
 80019cc:	f005 fcdc 	bl	8007388 <HAL_TIM_PWM_ConfigChannel>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 80019d6:	f7ff fcdd 	bl	8001394 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80019da:	4803      	ldr	r0, [pc, #12]	@ (80019e8 <MX_TIM3_Init+0x128>)
 80019dc:	f000 f830 	bl	8001a40 <HAL_TIM_MspPostInit>

}
 80019e0:	bf00      	nop
 80019e2:	3738      	adds	r7, #56	@ 0x38
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	240001a8 	.word	0x240001a8
 80019ec:	40000400 	.word	0x40000400

080019f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a0e      	ldr	r2, [pc, #56]	@ (8001a38 <HAL_TIM_Base_MspInit+0x48>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d116      	bne.n	8001a30 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a02:	4b0e      	ldr	r3, [pc, #56]	@ (8001a3c <HAL_TIM_Base_MspInit+0x4c>)
 8001a04:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a08:	4a0c      	ldr	r2, [pc, #48]	@ (8001a3c <HAL_TIM_Base_MspInit+0x4c>)
 8001a0a:	f043 0302 	orr.w	r3, r3, #2
 8001a0e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001a12:	4b0a      	ldr	r3, [pc, #40]	@ (8001a3c <HAL_TIM_Base_MspInit+0x4c>)
 8001a14:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001a20:	2200      	movs	r2, #0
 8001a22:	2100      	movs	r1, #0
 8001a24:	201d      	movs	r0, #29
 8001a26:	f000 fb6c 	bl	8002102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a2a:	201d      	movs	r0, #29
 8001a2c:	f000 fb83 	bl	8002136 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001a30:	bf00      	nop
 8001a32:	3710      	adds	r7, #16
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	40000400 	.word	0x40000400
 8001a3c:	58024400 	.word	0x58024400

08001a40 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b088      	sub	sp, #32
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a48:	f107 030c 	add.w	r3, r7, #12
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	60da      	str	r2, [r3, #12]
 8001a56:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a13      	ldr	r2, [pc, #76]	@ (8001aac <HAL_TIM_MspPostInit+0x6c>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d11f      	bne.n	8001aa2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a62:	4b13      	ldr	r3, [pc, #76]	@ (8001ab0 <HAL_TIM_MspPostInit+0x70>)
 8001a64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a68:	4a11      	ldr	r2, [pc, #68]	@ (8001ab0 <HAL_TIM_MspPostInit+0x70>)
 8001a6a:	f043 0304 	orr.w	r3, r3, #4
 8001a6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a72:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab0 <HAL_TIM_MspPostInit+0x70>)
 8001a74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a78:	f003 0304 	and.w	r3, r3, #4
 8001a7c:	60bb      	str	r3, [r7, #8]
 8001a7e:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = SERVO_V_Pin|SERVO_X_Pin|SERVO_Y_Pin|SERVO_Z_Pin;
 8001a80:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001a84:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a86:	2302      	movs	r3, #2
 8001a88:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a92:	2302      	movs	r3, #2
 8001a94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a96:	f107 030c 	add.w	r3, r7, #12
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	4805      	ldr	r0, [pc, #20]	@ (8001ab4 <HAL_TIM_MspPostInit+0x74>)
 8001a9e:	f000 fbdd 	bl	800225c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001aa2:	bf00      	nop
 8001aa4:	3720      	adds	r7, #32
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	40000400 	.word	0x40000400
 8001ab0:	58024400 	.word	0x58024400
 8001ab4:	58020800 	.word	0x58020800

08001ab8 <UART_Test_Init>:

extern UART_HandleTypeDef huart5;

static uint8_t rxData;

void UART_Test_Init(void) {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart5, &rxData, 1);
 8001abc:	2201      	movs	r2, #1
 8001abe:	4903      	ldr	r1, [pc, #12]	@ (8001acc <UART_Test_Init+0x14>)
 8001ac0:	4803      	ldr	r0, [pc, #12]	@ (8001ad0 <UART_Test_Init+0x18>)
 8001ac2:	f006 fc69 	bl	8008398 <HAL_UART_Receive_IT>
}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	240001f4 	.word	0x240001f4
 8001ad0:	240001f8 	.word	0x240001f8

08001ad4 <UART_Send_String>:

void UART_Send_String(const char *str) {
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart5, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f7fe fbff 	bl	80002e0 <strlen>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	b29a      	uxth	r2, r3
 8001ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8001aea:	6879      	ldr	r1, [r7, #4]
 8001aec:	4803      	ldr	r0, [pc, #12]	@ (8001afc <UART_Send_String+0x28>)
 8001aee:	f006 fbc5 	bl	800827c <HAL_UART_Transmit>
}
 8001af2:	bf00      	nop
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	240001f8 	.word	0x240001f8

08001b00 <UART_Send_Data>:

void UART_Send_Data(const char *format, ...) {
 8001b00:	b40f      	push	{r0, r1, r2, r3}
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b09a      	sub	sp, #104	@ 0x68
 8001b06:	af00      	add	r7, sp, #0
    char buffer[100];
    va_list args;
    va_start(args, format);
 8001b08:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001b0c:	603b      	str	r3, [r7, #0]
    vsnprintf(buffer, sizeof(buffer), format, args);
 8001b0e:	1d38      	adds	r0, r7, #4
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001b14:	2164      	movs	r1, #100	@ 0x64
 8001b16:	f008 fb97 	bl	800a248 <vsniprintf>
    va_end(args);

    HAL_UART_Transmit(&huart5, (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001b1a:	1d3b      	adds	r3, r7, #4
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7fe fbdf 	bl	80002e0 <strlen>
 8001b22:	4603      	mov	r3, r0
 8001b24:	b29a      	uxth	r2, r3
 8001b26:	1d39      	adds	r1, r7, #4
 8001b28:	f04f 33ff 	mov.w	r3, #4294967295
 8001b2c:	4804      	ldr	r0, [pc, #16]	@ (8001b40 <UART_Send_Data+0x40>)
 8001b2e:	f006 fba5 	bl	800827c <HAL_UART_Transmit>
}
 8001b32:	bf00      	nop
 8001b34:	3768      	adds	r7, #104	@ 0x68
 8001b36:	46bd      	mov	sp, r7
 8001b38:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001b3c:	b004      	add	sp, #16
 8001b3e:	4770      	bx	lr
 8001b40:	240001f8 	.word	0x240001f8

08001b44 <Send_IMU_Data>:

void Send_IMU_Data(int16_t *gyro, int16_t *mag, int16_t *accel) {
 8001b44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b46:	b08b      	sub	sp, #44	@ 0x2c
 8001b48:	af06      	add	r7, sp, #24
 8001b4a:	60f8      	str	r0, [r7, #12]
 8001b4c:	60b9      	str	r1, [r7, #8]
 8001b4e:	607a      	str	r2, [r7, #4]
    UART_Send_Data("\rIMU: G[%d, %d, %d] A[%d, %d, %d] M[%d, %d, %d]   ",
        gyro[0], gyro[1], gyro[2],
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	f9b3 3000 	ldrsh.w	r3, [r3]
    UART_Send_Data("\rIMU: G[%d, %d, %d] A[%d, %d, %d] M[%d, %d, %d]   ",
 8001b56:	461e      	mov	r6, r3
        gyro[0], gyro[1], gyro[2],
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	3302      	adds	r3, #2
 8001b5c:	f9b3 3000 	ldrsh.w	r3, [r3]
    UART_Send_Data("\rIMU: G[%d, %d, %d] A[%d, %d, %d] M[%d, %d, %d]   ",
 8001b60:	469c      	mov	ip, r3
        gyro[0], gyro[1], gyro[2],
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	3304      	adds	r3, #4
 8001b66:	f9b3 3000 	ldrsh.w	r3, [r3]
    UART_Send_Data("\rIMU: G[%d, %d, %d] A[%d, %d, %d] M[%d, %d, %d]   ",
 8001b6a:	469e      	mov	lr, r3
        accel[0], accel[1], accel[2],
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f9b3 3000 	ldrsh.w	r3, [r3]
    UART_Send_Data("\rIMU: G[%d, %d, %d] A[%d, %d, %d] M[%d, %d, %d]   ",
 8001b72:	461a      	mov	r2, r3
        accel[0], accel[1], accel[2],
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	3302      	adds	r3, #2
 8001b78:	f9b3 3000 	ldrsh.w	r3, [r3]
    UART_Send_Data("\rIMU: G[%d, %d, %d] A[%d, %d, %d] M[%d, %d, %d]   ",
 8001b7c:	4619      	mov	r1, r3
        accel[0], accel[1], accel[2],
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	3304      	adds	r3, #4
 8001b82:	f9b3 3000 	ldrsh.w	r3, [r3]
    UART_Send_Data("\rIMU: G[%d, %d, %d] A[%d, %d, %d] M[%d, %d, %d]   ",
 8001b86:	4618      	mov	r0, r3
        mag[0], mag[1], mag[2]);
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	f9b3 3000 	ldrsh.w	r3, [r3]
    UART_Send_Data("\rIMU: G[%d, %d, %d] A[%d, %d, %d] M[%d, %d, %d]   ",
 8001b8e:	461c      	mov	r4, r3
        mag[0], mag[1], mag[2]);
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	3302      	adds	r3, #2
 8001b94:	f9b3 3000 	ldrsh.w	r3, [r3]
    UART_Send_Data("\rIMU: G[%d, %d, %d] A[%d, %d, %d] M[%d, %d, %d]   ",
 8001b98:	461d      	mov	r5, r3
        mag[0], mag[1], mag[2]);
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	3304      	adds	r3, #4
 8001b9e:	f9b3 3000 	ldrsh.w	r3, [r3]
    UART_Send_Data("\rIMU: G[%d, %d, %d] A[%d, %d, %d] M[%d, %d, %d]   ",
 8001ba2:	9305      	str	r3, [sp, #20]
 8001ba4:	9504      	str	r5, [sp, #16]
 8001ba6:	9403      	str	r4, [sp, #12]
 8001ba8:	9002      	str	r0, [sp, #8]
 8001baa:	9101      	str	r1, [sp, #4]
 8001bac:	9200      	str	r2, [sp, #0]
 8001bae:	4673      	mov	r3, lr
 8001bb0:	4662      	mov	r2, ip
 8001bb2:	4631      	mov	r1, r6
 8001bb4:	4803      	ldr	r0, [pc, #12]	@ (8001bc4 <Send_IMU_Data+0x80>)
 8001bb6:	f7ff ffa3 	bl	8001b00 <UART_Send_Data>
}
 8001bba:	bf00      	nop
 8001bbc:	3714      	adds	r7, #20
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	0800abc4 	.word	0x0800abc4

08001bc8 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
    if (huart->Instance == UART5) {
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a09      	ldr	r2, [pc, #36]	@ (8001bfc <HAL_UART_RxCpltCallback+0x34>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d10b      	bne.n	8001bf2 <HAL_UART_RxCpltCallback+0x2a>
        HAL_UART_Transmit(&huart5, &rxData, 1, HAL_MAX_DELAY);
 8001bda:	f04f 33ff 	mov.w	r3, #4294967295
 8001bde:	2201      	movs	r2, #1
 8001be0:	4907      	ldr	r1, [pc, #28]	@ (8001c00 <HAL_UART_RxCpltCallback+0x38>)
 8001be2:	4808      	ldr	r0, [pc, #32]	@ (8001c04 <HAL_UART_RxCpltCallback+0x3c>)
 8001be4:	f006 fb4a 	bl	800827c <HAL_UART_Transmit>
        HAL_UART_Receive_IT(&huart5, &rxData, 1);
 8001be8:	2201      	movs	r2, #1
 8001bea:	4905      	ldr	r1, [pc, #20]	@ (8001c00 <HAL_UART_RxCpltCallback+0x38>)
 8001bec:	4805      	ldr	r0, [pc, #20]	@ (8001c04 <HAL_UART_RxCpltCallback+0x3c>)
 8001bee:	f006 fbd3 	bl	8008398 <HAL_UART_Receive_IT>
    }
}
 8001bf2:	bf00      	nop
 8001bf4:	3708      	adds	r7, #8
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40005000 	.word	0x40005000
 8001c00:	240001f4 	.word	0x240001f4
 8001c04:	240001f8 	.word	0x240001f8

08001c08 <MX_UART5_Init>:

UART_HandleTypeDef huart5;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001c0c:	4b22      	ldr	r3, [pc, #136]	@ (8001c98 <MX_UART5_Init+0x90>)
 8001c0e:	4a23      	ldr	r2, [pc, #140]	@ (8001c9c <MX_UART5_Init+0x94>)
 8001c10:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001c12:	4b21      	ldr	r3, [pc, #132]	@ (8001c98 <MX_UART5_Init+0x90>)
 8001c14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c18:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001c1a:	4b1f      	ldr	r3, [pc, #124]	@ (8001c98 <MX_UART5_Init+0x90>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001c20:	4b1d      	ldr	r3, [pc, #116]	@ (8001c98 <MX_UART5_Init+0x90>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001c26:	4b1c      	ldr	r3, [pc, #112]	@ (8001c98 <MX_UART5_Init+0x90>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001c98 <MX_UART5_Init+0x90>)
 8001c2e:	220c      	movs	r2, #12
 8001c30:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c32:	4b19      	ldr	r3, [pc, #100]	@ (8001c98 <MX_UART5_Init+0x90>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c38:	4b17      	ldr	r3, [pc, #92]	@ (8001c98 <MX_UART5_Init+0x90>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c3e:	4b16      	ldr	r3, [pc, #88]	@ (8001c98 <MX_UART5_Init+0x90>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c44:	4b14      	ldr	r3, [pc, #80]	@ (8001c98 <MX_UART5_Init+0x90>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c4a:	4b13      	ldr	r3, [pc, #76]	@ (8001c98 <MX_UART5_Init+0x90>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001c50:	4811      	ldr	r0, [pc, #68]	@ (8001c98 <MX_UART5_Init+0x90>)
 8001c52:	f006 fac3 	bl	80081dc <HAL_UART_Init>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8001c5c:	f7ff fb9a 	bl	8001394 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c60:	2100      	movs	r1, #0
 8001c62:	480d      	ldr	r0, [pc, #52]	@ (8001c98 <MX_UART5_Init+0x90>)
 8001c64:	f008 f9f9 	bl	800a05a <HAL_UARTEx_SetTxFifoThreshold>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8001c6e:	f7ff fb91 	bl	8001394 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c72:	2100      	movs	r1, #0
 8001c74:	4808      	ldr	r0, [pc, #32]	@ (8001c98 <MX_UART5_Init+0x90>)
 8001c76:	f008 fa2e 	bl	800a0d6 <HAL_UARTEx_SetRxFifoThreshold>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8001c80:	f7ff fb88 	bl	8001394 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8001c84:	4804      	ldr	r0, [pc, #16]	@ (8001c98 <MX_UART5_Init+0x90>)
 8001c86:	f008 f9af 	bl	8009fe8 <HAL_UARTEx_DisableFifoMode>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8001c90:	f7ff fb80 	bl	8001394 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001c94:	bf00      	nop
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	240001f8 	.word	0x240001f8
 8001c9c:	40005000 	.word	0x40005000

08001ca0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b0ba      	sub	sp, #232	@ 0xe8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
 8001cb0:	605a      	str	r2, [r3, #4]
 8001cb2:	609a      	str	r2, [r3, #8]
 8001cb4:	60da      	str	r2, [r3, #12]
 8001cb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001cb8:	f107 0310 	add.w	r3, r7, #16
 8001cbc:	22c0      	movs	r2, #192	@ 0xc0
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f008 facf 	bl	800a264 <memset>
  if(uartHandle->Instance==UART5)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a27      	ldr	r2, [pc, #156]	@ (8001d68 <HAL_UART_MspInit+0xc8>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d146      	bne.n	8001d5e <HAL_UART_MspInit+0xbe>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8001cd0:	f04f 0202 	mov.w	r2, #2
 8001cd4:	f04f 0300 	mov.w	r3, #0
 8001cd8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ce2:	f107 0310 	add.w	r3, r7, #16
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f002 fbe6 	bl	80044b8 <HAL_RCCEx_PeriphCLKConfig>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001cf2:	f7ff fb4f 	bl	8001394 <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001cf6:	4b1d      	ldr	r3, [pc, #116]	@ (8001d6c <HAL_UART_MspInit+0xcc>)
 8001cf8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001cfc:	4a1b      	ldr	r2, [pc, #108]	@ (8001d6c <HAL_UART_MspInit+0xcc>)
 8001cfe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001d02:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001d06:	4b19      	ldr	r3, [pc, #100]	@ (8001d6c <HAL_UART_MspInit+0xcc>)
 8001d08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001d0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d10:	60fb      	str	r3, [r7, #12]
 8001d12:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d14:	4b15      	ldr	r3, [pc, #84]	@ (8001d6c <HAL_UART_MspInit+0xcc>)
 8001d16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d1a:	4a14      	ldr	r2, [pc, #80]	@ (8001d6c <HAL_UART_MspInit+0xcc>)
 8001d1c:	f043 0302 	orr.w	r3, r3, #2
 8001d20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d24:	4b11      	ldr	r3, [pc, #68]	@ (8001d6c <HAL_UART_MspInit+0xcc>)
 8001d26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	60bb      	str	r3, [r7, #8]
 8001d30:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PB12     ------> UART5_RX
    PB13     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001d32:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001d36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	2300      	movs	r3, #0
 8001d42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d46:	2300      	movs	r3, #0
 8001d48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8001d4c:	230e      	movs	r3, #14
 8001d4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d52:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001d56:	4619      	mov	r1, r3
 8001d58:	4805      	ldr	r0, [pc, #20]	@ (8001d70 <HAL_UART_MspInit+0xd0>)
 8001d5a:	f000 fa7f 	bl	800225c <HAL_GPIO_Init>

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 8001d5e:	bf00      	nop
 8001d60:	37e8      	adds	r7, #232	@ 0xe8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40005000 	.word	0x40005000
 8001d6c:	58024400 	.word	0x58024400
 8001d70:	58020400 	.word	0x58020400

08001d74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001d74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001dac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001d78:	f7fe fc82 	bl	8000680 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d7c:	480c      	ldr	r0, [pc, #48]	@ (8001db0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d7e:	490d      	ldr	r1, [pc, #52]	@ (8001db4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d80:	4a0d      	ldr	r2, [pc, #52]	@ (8001db8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d84:	e002      	b.n	8001d8c <LoopCopyDataInit>

08001d86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d8a:	3304      	adds	r3, #4

08001d8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d90:	d3f9      	bcc.n	8001d86 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d92:	4a0a      	ldr	r2, [pc, #40]	@ (8001dbc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d94:	4c0a      	ldr	r4, [pc, #40]	@ (8001dc0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d98:	e001      	b.n	8001d9e <LoopFillZerobss>

08001d9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d9c:	3204      	adds	r2, #4

08001d9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001da0:	d3fb      	bcc.n	8001d9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001da2:	f008 fa6d 	bl	800a280 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001da6:	f7ff f923 	bl	8000ff0 <main>
  bx  lr
 8001daa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001dac:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001db0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001db4:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 8001db8:	0800ac74 	.word	0x0800ac74
  ldr r2, =_sbss
 8001dbc:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 8001dc0:	240003d8 	.word	0x240003d8

08001dc4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dc4:	e7fe      	b.n	8001dc4 <ADC3_IRQHandler>
	...

08001dc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dce:	2003      	movs	r0, #3
 8001dd0:	f000 f98c 	bl	80020ec <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001dd4:	f002 f99a 	bl	800410c <HAL_RCC_GetSysClockFreq>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	4b15      	ldr	r3, [pc, #84]	@ (8001e30 <HAL_Init+0x68>)
 8001ddc:	699b      	ldr	r3, [r3, #24]
 8001dde:	0a1b      	lsrs	r3, r3, #8
 8001de0:	f003 030f 	and.w	r3, r3, #15
 8001de4:	4913      	ldr	r1, [pc, #76]	@ (8001e34 <HAL_Init+0x6c>)
 8001de6:	5ccb      	ldrb	r3, [r1, r3]
 8001de8:	f003 031f 	and.w	r3, r3, #31
 8001dec:	fa22 f303 	lsr.w	r3, r2, r3
 8001df0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001df2:	4b0f      	ldr	r3, [pc, #60]	@ (8001e30 <HAL_Init+0x68>)
 8001df4:	699b      	ldr	r3, [r3, #24]
 8001df6:	f003 030f 	and.w	r3, r3, #15
 8001dfa:	4a0e      	ldr	r2, [pc, #56]	@ (8001e34 <HAL_Init+0x6c>)
 8001dfc:	5cd3      	ldrb	r3, [r2, r3]
 8001dfe:	f003 031f 	and.w	r3, r3, #31
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	fa22 f303 	lsr.w	r3, r2, r3
 8001e08:	4a0b      	ldr	r2, [pc, #44]	@ (8001e38 <HAL_Init+0x70>)
 8001e0a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001e0c:	4a0b      	ldr	r2, [pc, #44]	@ (8001e3c <HAL_Init+0x74>)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e12:	200f      	movs	r0, #15
 8001e14:	f000 f814 	bl	8001e40 <HAL_InitTick>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e002      	b.n	8001e28 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001e22:	f7ff fcc3 	bl	80017ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e26:	2300      	movs	r3, #0
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	58024400 	.word	0x58024400
 8001e34:	0800abf8 	.word	0x0800abf8
 8001e38:	24000004 	.word	0x24000004
 8001e3c:	24000000 	.word	0x24000000

08001e40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001e48:	4b15      	ldr	r3, [pc, #84]	@ (8001ea0 <HAL_InitTick+0x60>)
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d101      	bne.n	8001e54 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e021      	b.n	8001e98 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001e54:	4b13      	ldr	r3, [pc, #76]	@ (8001ea4 <HAL_InitTick+0x64>)
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	4b11      	ldr	r3, [pc, #68]	@ (8001ea0 <HAL_InitTick+0x60>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e62:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f000 f971 	bl	8002152 <HAL_SYSTICK_Config>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e00e      	b.n	8001e98 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2b0f      	cmp	r3, #15
 8001e7e:	d80a      	bhi.n	8001e96 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e80:	2200      	movs	r2, #0
 8001e82:	6879      	ldr	r1, [r7, #4]
 8001e84:	f04f 30ff 	mov.w	r0, #4294967295
 8001e88:	f000 f93b 	bl	8002102 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e8c:	4a06      	ldr	r2, [pc, #24]	@ (8001ea8 <HAL_InitTick+0x68>)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e92:	2300      	movs	r3, #0
 8001e94:	e000      	b.n	8001e98 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	2400000c 	.word	0x2400000c
 8001ea4:	24000000 	.word	0x24000000
 8001ea8:	24000008 	.word	0x24000008

08001eac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001eb0:	4b06      	ldr	r3, [pc, #24]	@ (8001ecc <HAL_IncTick+0x20>)
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	4b06      	ldr	r3, [pc, #24]	@ (8001ed0 <HAL_IncTick+0x24>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4413      	add	r3, r2
 8001ebc:	4a04      	ldr	r2, [pc, #16]	@ (8001ed0 <HAL_IncTick+0x24>)
 8001ebe:	6013      	str	r3, [r2, #0]
}
 8001ec0:	bf00      	nop
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	2400000c 	.word	0x2400000c
 8001ed0:	2400028c 	.word	0x2400028c

08001ed4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ed8:	4b03      	ldr	r3, [pc, #12]	@ (8001ee8 <HAL_GetTick+0x14>)
 8001eda:	681b      	ldr	r3, [r3, #0]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	2400028c 	.word	0x2400028c

08001eec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ef4:	f7ff ffee 	bl	8001ed4 <HAL_GetTick>
 8001ef8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f04:	d005      	beq.n	8001f12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f06:	4b0a      	ldr	r3, [pc, #40]	@ (8001f30 <HAL_Delay+0x44>)
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	4413      	add	r3, r2
 8001f10:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f12:	bf00      	nop
 8001f14:	f7ff ffde 	bl	8001ed4 <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	68fa      	ldr	r2, [r7, #12]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d8f7      	bhi.n	8001f14 <HAL_Delay+0x28>
  {
  }
}
 8001f24:	bf00      	nop
 8001f26:	bf00      	nop
 8001f28:	3710      	adds	r7, #16
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	2400000c 	.word	0x2400000c

08001f34 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001f38:	4b03      	ldr	r3, [pc, #12]	@ (8001f48 <HAL_GetREVID+0x14>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	0c1b      	lsrs	r3, r3, #16
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	5c001000 	.word	0x5c001000

08001f4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b085      	sub	sp, #20
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f003 0307 	and.w	r3, r3, #7
 8001f5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f8c <__NVIC_SetPriorityGrouping+0x40>)
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f62:	68ba      	ldr	r2, [r7, #8]
 8001f64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f68:	4013      	ands	r3, r2
 8001f6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001f74:	4b06      	ldr	r3, [pc, #24]	@ (8001f90 <__NVIC_SetPriorityGrouping+0x44>)
 8001f76:	4313      	orrs	r3, r2
 8001f78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f7a:	4a04      	ldr	r2, [pc, #16]	@ (8001f8c <__NVIC_SetPriorityGrouping+0x40>)
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	60d3      	str	r3, [r2, #12]
}
 8001f80:	bf00      	nop
 8001f82:	3714      	adds	r7, #20
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr
 8001f8c:	e000ed00 	.word	0xe000ed00
 8001f90:	05fa0000 	.word	0x05fa0000

08001f94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f98:	4b04      	ldr	r3, [pc, #16]	@ (8001fac <__NVIC_GetPriorityGrouping+0x18>)
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	0a1b      	lsrs	r3, r3, #8
 8001f9e:	f003 0307 	and.w	r3, r3, #7
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr
 8001fac:	e000ed00 	.word	0xe000ed00

08001fb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001fba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	db0b      	blt.n	8001fda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fc2:	88fb      	ldrh	r3, [r7, #6]
 8001fc4:	f003 021f 	and.w	r2, r3, #31
 8001fc8:	4907      	ldr	r1, [pc, #28]	@ (8001fe8 <__NVIC_EnableIRQ+0x38>)
 8001fca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fce:	095b      	lsrs	r3, r3, #5
 8001fd0:	2001      	movs	r0, #1
 8001fd2:	fa00 f202 	lsl.w	r2, r0, r2
 8001fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fda:	bf00      	nop
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	e000e100 	.word	0xe000e100

08001fec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	6039      	str	r1, [r7, #0]
 8001ff6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001ff8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	db0a      	blt.n	8002016 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	b2da      	uxtb	r2, r3
 8002004:	490c      	ldr	r1, [pc, #48]	@ (8002038 <__NVIC_SetPriority+0x4c>)
 8002006:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800200a:	0112      	lsls	r2, r2, #4
 800200c:	b2d2      	uxtb	r2, r2
 800200e:	440b      	add	r3, r1
 8002010:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002014:	e00a      	b.n	800202c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	b2da      	uxtb	r2, r3
 800201a:	4908      	ldr	r1, [pc, #32]	@ (800203c <__NVIC_SetPriority+0x50>)
 800201c:	88fb      	ldrh	r3, [r7, #6]
 800201e:	f003 030f 	and.w	r3, r3, #15
 8002022:	3b04      	subs	r3, #4
 8002024:	0112      	lsls	r2, r2, #4
 8002026:	b2d2      	uxtb	r2, r2
 8002028:	440b      	add	r3, r1
 800202a:	761a      	strb	r2, [r3, #24]
}
 800202c:	bf00      	nop
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	e000e100 	.word	0xe000e100
 800203c:	e000ed00 	.word	0xe000ed00

08002040 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002040:	b480      	push	{r7}
 8002042:	b089      	sub	sp, #36	@ 0x24
 8002044:	af00      	add	r7, sp, #0
 8002046:	60f8      	str	r0, [r7, #12]
 8002048:	60b9      	str	r1, [r7, #8]
 800204a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	f003 0307 	and.w	r3, r3, #7
 8002052:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	f1c3 0307 	rsb	r3, r3, #7
 800205a:	2b04      	cmp	r3, #4
 800205c:	bf28      	it	cs
 800205e:	2304      	movcs	r3, #4
 8002060:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	3304      	adds	r3, #4
 8002066:	2b06      	cmp	r3, #6
 8002068:	d902      	bls.n	8002070 <NVIC_EncodePriority+0x30>
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	3b03      	subs	r3, #3
 800206e:	e000      	b.n	8002072 <NVIC_EncodePriority+0x32>
 8002070:	2300      	movs	r3, #0
 8002072:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002074:	f04f 32ff 	mov.w	r2, #4294967295
 8002078:	69bb      	ldr	r3, [r7, #24]
 800207a:	fa02 f303 	lsl.w	r3, r2, r3
 800207e:	43da      	mvns	r2, r3
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	401a      	ands	r2, r3
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002088:	f04f 31ff 	mov.w	r1, #4294967295
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	fa01 f303 	lsl.w	r3, r1, r3
 8002092:	43d9      	mvns	r1, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002098:	4313      	orrs	r3, r2
         );
}
 800209a:	4618      	mov	r0, r3
 800209c:	3724      	adds	r7, #36	@ 0x24
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
	...

080020a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	3b01      	subs	r3, #1
 80020b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020b8:	d301      	bcc.n	80020be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020ba:	2301      	movs	r3, #1
 80020bc:	e00f      	b.n	80020de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020be:	4a0a      	ldr	r2, [pc, #40]	@ (80020e8 <SysTick_Config+0x40>)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3b01      	subs	r3, #1
 80020c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020c6:	210f      	movs	r1, #15
 80020c8:	f04f 30ff 	mov.w	r0, #4294967295
 80020cc:	f7ff ff8e 	bl	8001fec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020d0:	4b05      	ldr	r3, [pc, #20]	@ (80020e8 <SysTick_Config+0x40>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020d6:	4b04      	ldr	r3, [pc, #16]	@ (80020e8 <SysTick_Config+0x40>)
 80020d8:	2207      	movs	r2, #7
 80020da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020dc:	2300      	movs	r3, #0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	e000e010 	.word	0xe000e010

080020ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f7ff ff29 	bl	8001f4c <__NVIC_SetPriorityGrouping>
}
 80020fa:	bf00      	nop
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}

08002102 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002102:	b580      	push	{r7, lr}
 8002104:	b086      	sub	sp, #24
 8002106:	af00      	add	r7, sp, #0
 8002108:	4603      	mov	r3, r0
 800210a:	60b9      	str	r1, [r7, #8]
 800210c:	607a      	str	r2, [r7, #4]
 800210e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002110:	f7ff ff40 	bl	8001f94 <__NVIC_GetPriorityGrouping>
 8002114:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	68b9      	ldr	r1, [r7, #8]
 800211a:	6978      	ldr	r0, [r7, #20]
 800211c:	f7ff ff90 	bl	8002040 <NVIC_EncodePriority>
 8002120:	4602      	mov	r2, r0
 8002122:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002126:	4611      	mov	r1, r2
 8002128:	4618      	mov	r0, r3
 800212a:	f7ff ff5f 	bl	8001fec <__NVIC_SetPriority>
}
 800212e:	bf00      	nop
 8002130:	3718      	adds	r7, #24
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002136:	b580      	push	{r7, lr}
 8002138:	b082      	sub	sp, #8
 800213a:	af00      	add	r7, sp, #0
 800213c:	4603      	mov	r3, r0
 800213e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002140:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002144:	4618      	mov	r0, r3
 8002146:	f7ff ff33 	bl	8001fb0 <__NVIC_EnableIRQ>
}
 800214a:	bf00      	nop
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002152:	b580      	push	{r7, lr}
 8002154:	b082      	sub	sp, #8
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f7ff ffa4 	bl	80020a8 <SysTick_Config>
 8002160:	4603      	mov	r3, r0
}
 8002162:	4618      	mov	r0, r3
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
	...

0800216c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002170:	f3bf 8f5f 	dmb	sy
}
 8002174:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002176:	4b07      	ldr	r3, [pc, #28]	@ (8002194 <HAL_MPU_Disable+0x28>)
 8002178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800217a:	4a06      	ldr	r2, [pc, #24]	@ (8002194 <HAL_MPU_Disable+0x28>)
 800217c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002180:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002182:	4b05      	ldr	r3, [pc, #20]	@ (8002198 <HAL_MPU_Disable+0x2c>)
 8002184:	2200      	movs	r2, #0
 8002186:	605a      	str	r2, [r3, #4]
}
 8002188:	bf00      	nop
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	e000ed00 	.word	0xe000ed00
 8002198:	e000ed90 	.word	0xe000ed90

0800219c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80021a4:	4a0b      	ldr	r2, [pc, #44]	@ (80021d4 <HAL_MPU_Enable+0x38>)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f043 0301 	orr.w	r3, r3, #1
 80021ac:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80021ae:	4b0a      	ldr	r3, [pc, #40]	@ (80021d8 <HAL_MPU_Enable+0x3c>)
 80021b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021b2:	4a09      	ldr	r2, [pc, #36]	@ (80021d8 <HAL_MPU_Enable+0x3c>)
 80021b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021b8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80021ba:	f3bf 8f4f 	dsb	sy
}
 80021be:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80021c0:	f3bf 8f6f 	isb	sy
}
 80021c4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80021c6:	bf00      	nop
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	e000ed90 	.word	0xe000ed90
 80021d8:	e000ed00 	.word	0xe000ed00

080021dc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	785a      	ldrb	r2, [r3, #1]
 80021e8:	4b1b      	ldr	r3, [pc, #108]	@ (8002258 <HAL_MPU_ConfigRegion+0x7c>)
 80021ea:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80021ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002258 <HAL_MPU_ConfigRegion+0x7c>)
 80021ee:	691b      	ldr	r3, [r3, #16]
 80021f0:	4a19      	ldr	r2, [pc, #100]	@ (8002258 <HAL_MPU_ConfigRegion+0x7c>)
 80021f2:	f023 0301 	bic.w	r3, r3, #1
 80021f6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80021f8:	4a17      	ldr	r2, [pc, #92]	@ (8002258 <HAL_MPU_ConfigRegion+0x7c>)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	7b1b      	ldrb	r3, [r3, #12]
 8002204:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	7adb      	ldrb	r3, [r3, #11]
 800220a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800220c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	7a9b      	ldrb	r3, [r3, #10]
 8002212:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002214:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	7b5b      	ldrb	r3, [r3, #13]
 800221a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800221c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	7b9b      	ldrb	r3, [r3, #14]
 8002222:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002224:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	7bdb      	ldrb	r3, [r3, #15]
 800222a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800222c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	7a5b      	ldrb	r3, [r3, #9]
 8002232:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002234:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	7a1b      	ldrb	r3, [r3, #8]
 800223a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800223c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	7812      	ldrb	r2, [r2, #0]
 8002242:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002244:	4a04      	ldr	r2, [pc, #16]	@ (8002258 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002246:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002248:	6113      	str	r3, [r2, #16]
}
 800224a:	bf00      	nop
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	e000ed90 	.word	0xe000ed90

0800225c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800225c:	b480      	push	{r7}
 800225e:	b089      	sub	sp, #36	@ 0x24
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002266:	2300      	movs	r3, #0
 8002268:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800226a:	4b89      	ldr	r3, [pc, #548]	@ (8002490 <HAL_GPIO_Init+0x234>)
 800226c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800226e:	e194      	b.n	800259a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	2101      	movs	r1, #1
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	fa01 f303 	lsl.w	r3, r1, r3
 800227c:	4013      	ands	r3, r2
 800227e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	2b00      	cmp	r3, #0
 8002284:	f000 8186 	beq.w	8002594 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f003 0303 	and.w	r3, r3, #3
 8002290:	2b01      	cmp	r3, #1
 8002292:	d005      	beq.n	80022a0 <HAL_GPIO_Init+0x44>
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f003 0303 	and.w	r3, r3, #3
 800229c:	2b02      	cmp	r3, #2
 800229e:	d130      	bne.n	8002302 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	005b      	lsls	r3, r3, #1
 80022aa:	2203      	movs	r2, #3
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	43db      	mvns	r3, r3
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	4013      	ands	r3, r2
 80022b6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	68da      	ldr	r2, [r3, #12]
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	69ba      	ldr	r2, [r7, #24]
 80022ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80022d6:	2201      	movs	r2, #1
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	fa02 f303 	lsl.w	r3, r2, r3
 80022de:	43db      	mvns	r3, r3
 80022e0:	69ba      	ldr	r2, [r7, #24]
 80022e2:	4013      	ands	r3, r2
 80022e4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	091b      	lsrs	r3, r3, #4
 80022ec:	f003 0201 	and.w	r2, r3, #1
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	69ba      	ldr	r2, [r7, #24]
 8002300:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f003 0303 	and.w	r3, r3, #3
 800230a:	2b03      	cmp	r3, #3
 800230c:	d017      	beq.n	800233e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	2203      	movs	r2, #3
 800231a:	fa02 f303 	lsl.w	r3, r2, r3
 800231e:	43db      	mvns	r3, r3
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	4013      	ands	r3, r2
 8002324:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	689a      	ldr	r2, [r3, #8]
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	fa02 f303 	lsl.w	r3, r2, r3
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	4313      	orrs	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f003 0303 	and.w	r3, r3, #3
 8002346:	2b02      	cmp	r3, #2
 8002348:	d123      	bne.n	8002392 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	08da      	lsrs	r2, r3, #3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	3208      	adds	r2, #8
 8002352:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002356:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	f003 0307 	and.w	r3, r3, #7
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	220f      	movs	r2, #15
 8002362:	fa02 f303 	lsl.w	r3, r2, r3
 8002366:	43db      	mvns	r3, r3
 8002368:	69ba      	ldr	r2, [r7, #24]
 800236a:	4013      	ands	r3, r2
 800236c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	691a      	ldr	r2, [r3, #16]
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	f003 0307 	and.w	r3, r3, #7
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	fa02 f303 	lsl.w	r3, r2, r3
 800237e:	69ba      	ldr	r2, [r7, #24]
 8002380:	4313      	orrs	r3, r2
 8002382:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	08da      	lsrs	r2, r3, #3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	3208      	adds	r2, #8
 800238c:	69b9      	ldr	r1, [r7, #24]
 800238e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	2203      	movs	r2, #3
 800239e:	fa02 f303 	lsl.w	r3, r2, r3
 80023a2:	43db      	mvns	r3, r3
 80023a4:	69ba      	ldr	r2, [r7, #24]
 80023a6:	4013      	ands	r3, r2
 80023a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	f003 0203 	and.w	r2, r3, #3
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ba:	69ba      	ldr	r2, [r7, #24]
 80023bc:	4313      	orrs	r3, r2
 80023be:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	69ba      	ldr	r2, [r7, #24]
 80023c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	f000 80e0 	beq.w	8002594 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023d4:	4b2f      	ldr	r3, [pc, #188]	@ (8002494 <HAL_GPIO_Init+0x238>)
 80023d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80023da:	4a2e      	ldr	r2, [pc, #184]	@ (8002494 <HAL_GPIO_Init+0x238>)
 80023dc:	f043 0302 	orr.w	r3, r3, #2
 80023e0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80023e4:	4b2b      	ldr	r3, [pc, #172]	@ (8002494 <HAL_GPIO_Init+0x238>)
 80023e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80023ea:	f003 0302 	and.w	r3, r3, #2
 80023ee:	60fb      	str	r3, [r7, #12]
 80023f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023f2:	4a29      	ldr	r2, [pc, #164]	@ (8002498 <HAL_GPIO_Init+0x23c>)
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	089b      	lsrs	r3, r3, #2
 80023f8:	3302      	adds	r3, #2
 80023fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	f003 0303 	and.w	r3, r3, #3
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	220f      	movs	r2, #15
 800240a:	fa02 f303 	lsl.w	r3, r2, r3
 800240e:	43db      	mvns	r3, r3
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	4013      	ands	r3, r2
 8002414:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a20      	ldr	r2, [pc, #128]	@ (800249c <HAL_GPIO_Init+0x240>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d052      	beq.n	80024c4 <HAL_GPIO_Init+0x268>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a1f      	ldr	r2, [pc, #124]	@ (80024a0 <HAL_GPIO_Init+0x244>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d031      	beq.n	800248a <HAL_GPIO_Init+0x22e>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a1e      	ldr	r2, [pc, #120]	@ (80024a4 <HAL_GPIO_Init+0x248>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d02b      	beq.n	8002486 <HAL_GPIO_Init+0x22a>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a1d      	ldr	r2, [pc, #116]	@ (80024a8 <HAL_GPIO_Init+0x24c>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d025      	beq.n	8002482 <HAL_GPIO_Init+0x226>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a1c      	ldr	r2, [pc, #112]	@ (80024ac <HAL_GPIO_Init+0x250>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d01f      	beq.n	800247e <HAL_GPIO_Init+0x222>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a1b      	ldr	r2, [pc, #108]	@ (80024b0 <HAL_GPIO_Init+0x254>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d019      	beq.n	800247a <HAL_GPIO_Init+0x21e>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a1a      	ldr	r2, [pc, #104]	@ (80024b4 <HAL_GPIO_Init+0x258>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d013      	beq.n	8002476 <HAL_GPIO_Init+0x21a>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a19      	ldr	r2, [pc, #100]	@ (80024b8 <HAL_GPIO_Init+0x25c>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d00d      	beq.n	8002472 <HAL_GPIO_Init+0x216>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a18      	ldr	r2, [pc, #96]	@ (80024bc <HAL_GPIO_Init+0x260>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d007      	beq.n	800246e <HAL_GPIO_Init+0x212>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a17      	ldr	r2, [pc, #92]	@ (80024c0 <HAL_GPIO_Init+0x264>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d101      	bne.n	800246a <HAL_GPIO_Init+0x20e>
 8002466:	2309      	movs	r3, #9
 8002468:	e02d      	b.n	80024c6 <HAL_GPIO_Init+0x26a>
 800246a:	230a      	movs	r3, #10
 800246c:	e02b      	b.n	80024c6 <HAL_GPIO_Init+0x26a>
 800246e:	2308      	movs	r3, #8
 8002470:	e029      	b.n	80024c6 <HAL_GPIO_Init+0x26a>
 8002472:	2307      	movs	r3, #7
 8002474:	e027      	b.n	80024c6 <HAL_GPIO_Init+0x26a>
 8002476:	2306      	movs	r3, #6
 8002478:	e025      	b.n	80024c6 <HAL_GPIO_Init+0x26a>
 800247a:	2305      	movs	r3, #5
 800247c:	e023      	b.n	80024c6 <HAL_GPIO_Init+0x26a>
 800247e:	2304      	movs	r3, #4
 8002480:	e021      	b.n	80024c6 <HAL_GPIO_Init+0x26a>
 8002482:	2303      	movs	r3, #3
 8002484:	e01f      	b.n	80024c6 <HAL_GPIO_Init+0x26a>
 8002486:	2302      	movs	r3, #2
 8002488:	e01d      	b.n	80024c6 <HAL_GPIO_Init+0x26a>
 800248a:	2301      	movs	r3, #1
 800248c:	e01b      	b.n	80024c6 <HAL_GPIO_Init+0x26a>
 800248e:	bf00      	nop
 8002490:	58000080 	.word	0x58000080
 8002494:	58024400 	.word	0x58024400
 8002498:	58000400 	.word	0x58000400
 800249c:	58020000 	.word	0x58020000
 80024a0:	58020400 	.word	0x58020400
 80024a4:	58020800 	.word	0x58020800
 80024a8:	58020c00 	.word	0x58020c00
 80024ac:	58021000 	.word	0x58021000
 80024b0:	58021400 	.word	0x58021400
 80024b4:	58021800 	.word	0x58021800
 80024b8:	58021c00 	.word	0x58021c00
 80024bc:	58022000 	.word	0x58022000
 80024c0:	58022400 	.word	0x58022400
 80024c4:	2300      	movs	r3, #0
 80024c6:	69fa      	ldr	r2, [r7, #28]
 80024c8:	f002 0203 	and.w	r2, r2, #3
 80024cc:	0092      	lsls	r2, r2, #2
 80024ce:	4093      	lsls	r3, r2
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024d6:	4938      	ldr	r1, [pc, #224]	@ (80025b8 <HAL_GPIO_Init+0x35c>)
 80024d8:	69fb      	ldr	r3, [r7, #28]
 80024da:	089b      	lsrs	r3, r3, #2
 80024dc:	3302      	adds	r3, #2
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	43db      	mvns	r3, r3
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	4013      	ands	r3, r2
 80024f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d003      	beq.n	800250a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002502:	69ba      	ldr	r2, [r7, #24]
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	4313      	orrs	r3, r2
 8002508:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800250a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002512:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	43db      	mvns	r3, r3
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	4013      	ands	r3, r2
 8002522:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d003      	beq.n	8002538 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	4313      	orrs	r3, r2
 8002536:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002538:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	43db      	mvns	r3, r3
 800254a:	69ba      	ldr	r2, [r7, #24]
 800254c:	4013      	ands	r3, r2
 800254e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d003      	beq.n	8002564 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800255c:	69ba      	ldr	r2, [r7, #24]
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	4313      	orrs	r3, r2
 8002562:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	43db      	mvns	r3, r3
 8002574:	69ba      	ldr	r2, [r7, #24]
 8002576:	4013      	ands	r3, r2
 8002578:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d003      	beq.n	800258e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	4313      	orrs	r3, r2
 800258c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	3301      	adds	r3, #1
 8002598:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	fa22 f303 	lsr.w	r3, r2, r3
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	f47f ae63 	bne.w	8002270 <HAL_GPIO_Init+0x14>
  }
}
 80025aa:	bf00      	nop
 80025ac:	bf00      	nop
 80025ae:	3724      	adds	r7, #36	@ 0x24
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr
 80025b8:	58000400 	.word	0x58000400

080025bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025bc:	b480      	push	{r7}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	460b      	mov	r3, r1
 80025c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	691a      	ldr	r2, [r3, #16]
 80025cc:	887b      	ldrh	r3, [r7, #2]
 80025ce:	4013      	ands	r3, r2
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d002      	beq.n	80025da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025d4:	2301      	movs	r3, #1
 80025d6:	73fb      	strb	r3, [r7, #15]
 80025d8:	e001      	b.n	80025de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025da:	2300      	movs	r3, #0
 80025dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025de:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	460b      	mov	r3, r1
 80025f6:	807b      	strh	r3, [r7, #2]
 80025f8:	4613      	mov	r3, r2
 80025fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025fc:	787b      	ldrb	r3, [r7, #1]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d003      	beq.n	800260a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002602:	887a      	ldrh	r2, [r7, #2]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002608:	e003      	b.n	8002612 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800260a:	887b      	ldrh	r3, [r7, #2]
 800260c:	041a      	lsls	r2, r3, #16
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	619a      	str	r2, [r3, #24]
}
 8002612:	bf00      	nop
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
	...

08002620 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002628:	4a08      	ldr	r2, [pc, #32]	@ (800264c <HAL_HSEM_FastTake+0x2c>)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	3320      	adds	r3, #32
 800262e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002632:	4a07      	ldr	r2, [pc, #28]	@ (8002650 <HAL_HSEM_FastTake+0x30>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d101      	bne.n	800263c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002638:	2300      	movs	r3, #0
 800263a:	e000      	b.n	800263e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
}
 800263e:	4618      	mov	r0, r3
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	58026400 	.word	0x58026400
 8002650:	80000300 	.word	0x80000300

08002654 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800265e:	4906      	ldr	r1, [pc, #24]	@ (8002678 <HAL_HSEM_Release+0x24>)
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 800266c:	bf00      	nop
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr
 8002678:	58026400 	.word	0x58026400

0800267c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d101      	bne.n	800268e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e08b      	b.n	80027a6 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002694:	b2db      	uxtb	r3, r3
 8002696:	2b00      	cmp	r3, #0
 8002698:	d106      	bne.n	80026a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f7fe f9dc 	bl	8000a60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2224      	movs	r2, #36	@ 0x24
 80026ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f022 0201 	bic.w	r2, r2, #1
 80026be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685a      	ldr	r2, [r3, #4]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80026cc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	689a      	ldr	r2, [r3, #8]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80026dc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d107      	bne.n	80026f6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	689a      	ldr	r2, [r3, #8]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80026f2:	609a      	str	r2, [r3, #8]
 80026f4:	e006      	b.n	8002704 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	689a      	ldr	r2, [r3, #8]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002702:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	2b02      	cmp	r3, #2
 800270a:	d108      	bne.n	800271e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	685a      	ldr	r2, [r3, #4]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800271a:	605a      	str	r2, [r3, #4]
 800271c:	e007      	b.n	800272e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	685a      	ldr	r2, [r3, #4]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800272c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	6859      	ldr	r1, [r3, #4]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	4b1d      	ldr	r3, [pc, #116]	@ (80027b0 <HAL_I2C_Init+0x134>)
 800273a:	430b      	orrs	r3, r1
 800273c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68da      	ldr	r2, [r3, #12]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800274c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	691a      	ldr	r2, [r3, #16]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	699b      	ldr	r3, [r3, #24]
 800275e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	430a      	orrs	r2, r1
 8002766:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	69d9      	ldr	r1, [r3, #28]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a1a      	ldr	r2, [r3, #32]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	430a      	orrs	r2, r1
 8002776:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f042 0201 	orr.w	r2, r2, #1
 8002786:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2220      	movs	r2, #32
 8002792:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	02008000 	.word	0x02008000

080027b4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b088      	sub	sp, #32
 80027b8:	af02      	add	r7, sp, #8
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	4608      	mov	r0, r1
 80027be:	4611      	mov	r1, r2
 80027c0:	461a      	mov	r2, r3
 80027c2:	4603      	mov	r3, r0
 80027c4:	817b      	strh	r3, [r7, #10]
 80027c6:	460b      	mov	r3, r1
 80027c8:	813b      	strh	r3, [r7, #8]
 80027ca:	4613      	mov	r3, r2
 80027cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	2b20      	cmp	r3, #32
 80027d8:	f040 80f9 	bne.w	80029ce <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80027dc:	6a3b      	ldr	r3, [r7, #32]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d002      	beq.n	80027e8 <HAL_I2C_Mem_Write+0x34>
 80027e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d105      	bne.n	80027f4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027ee:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e0ed      	b.n	80029d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d101      	bne.n	8002802 <HAL_I2C_Mem_Write+0x4e>
 80027fe:	2302      	movs	r3, #2
 8002800:	e0e6      	b.n	80029d0 <HAL_I2C_Mem_Write+0x21c>
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2201      	movs	r2, #1
 8002806:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800280a:	f7ff fb63 	bl	8001ed4 <HAL_GetTick>
 800280e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	9300      	str	r3, [sp, #0]
 8002814:	2319      	movs	r3, #25
 8002816:	2201      	movs	r2, #1
 8002818:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	f000 fac3 	bl	8002da8 <I2C_WaitOnFlagUntilTimeout>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e0d1      	b.n	80029d0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2221      	movs	r2, #33	@ 0x21
 8002830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2240      	movs	r2, #64	@ 0x40
 8002838:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2200      	movs	r2, #0
 8002840:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	6a3a      	ldr	r2, [r7, #32]
 8002846:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800284c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2200      	movs	r2, #0
 8002852:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002854:	88f8      	ldrh	r0, [r7, #6]
 8002856:	893a      	ldrh	r2, [r7, #8]
 8002858:	8979      	ldrh	r1, [r7, #10]
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	9301      	str	r3, [sp, #4]
 800285e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002860:	9300      	str	r3, [sp, #0]
 8002862:	4603      	mov	r3, r0
 8002864:	68f8      	ldr	r0, [r7, #12]
 8002866:	f000 f9d3 	bl	8002c10 <I2C_RequestMemoryWrite>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d005      	beq.n	800287c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2200      	movs	r2, #0
 8002874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e0a9      	b.n	80029d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002880:	b29b      	uxth	r3, r3
 8002882:	2bff      	cmp	r3, #255	@ 0xff
 8002884:	d90e      	bls.n	80028a4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	22ff      	movs	r2, #255	@ 0xff
 800288a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002890:	b2da      	uxtb	r2, r3
 8002892:	8979      	ldrh	r1, [r7, #10]
 8002894:	2300      	movs	r3, #0
 8002896:	9300      	str	r3, [sp, #0]
 8002898:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800289c:	68f8      	ldr	r0, [r7, #12]
 800289e:	f000 fc47 	bl	8003130 <I2C_TransferConfig>
 80028a2:	e00f      	b.n	80028c4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028a8:	b29a      	uxth	r2, r3
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028b2:	b2da      	uxtb	r2, r3
 80028b4:	8979      	ldrh	r1, [r7, #10]
 80028b6:	2300      	movs	r3, #0
 80028b8:	9300      	str	r3, [sp, #0]
 80028ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028be:	68f8      	ldr	r0, [r7, #12]
 80028c0:	f000 fc36 	bl	8003130 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028c4:	697a      	ldr	r2, [r7, #20]
 80028c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f000 fac6 	bl	8002e5a <I2C_WaitOnTXISFlagUntilTimeout>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e07b      	b.n	80029d0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028dc:	781a      	ldrb	r2, [r3, #0]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e8:	1c5a      	adds	r2, r3, #1
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028f2:	b29b      	uxth	r3, r3
 80028f4:	3b01      	subs	r3, #1
 80028f6:	b29a      	uxth	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002900:	3b01      	subs	r3, #1
 8002902:	b29a      	uxth	r2, r3
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800290c:	b29b      	uxth	r3, r3
 800290e:	2b00      	cmp	r3, #0
 8002910:	d034      	beq.n	800297c <HAL_I2C_Mem_Write+0x1c8>
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002916:	2b00      	cmp	r3, #0
 8002918:	d130      	bne.n	800297c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	9300      	str	r3, [sp, #0]
 800291e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002920:	2200      	movs	r2, #0
 8002922:	2180      	movs	r1, #128	@ 0x80
 8002924:	68f8      	ldr	r0, [r7, #12]
 8002926:	f000 fa3f 	bl	8002da8 <I2C_WaitOnFlagUntilTimeout>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d001      	beq.n	8002934 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e04d      	b.n	80029d0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002938:	b29b      	uxth	r3, r3
 800293a:	2bff      	cmp	r3, #255	@ 0xff
 800293c:	d90e      	bls.n	800295c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	22ff      	movs	r2, #255	@ 0xff
 8002942:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002948:	b2da      	uxtb	r2, r3
 800294a:	8979      	ldrh	r1, [r7, #10]
 800294c:	2300      	movs	r3, #0
 800294e:	9300      	str	r3, [sp, #0]
 8002950:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002954:	68f8      	ldr	r0, [r7, #12]
 8002956:	f000 fbeb 	bl	8003130 <I2C_TransferConfig>
 800295a:	e00f      	b.n	800297c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002960:	b29a      	uxth	r2, r3
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800296a:	b2da      	uxtb	r2, r3
 800296c:	8979      	ldrh	r1, [r7, #10]
 800296e:	2300      	movs	r3, #0
 8002970:	9300      	str	r3, [sp, #0]
 8002972:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002976:	68f8      	ldr	r0, [r7, #12]
 8002978:	f000 fbda 	bl	8003130 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002980:	b29b      	uxth	r3, r3
 8002982:	2b00      	cmp	r3, #0
 8002984:	d19e      	bne.n	80028c4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002986:	697a      	ldr	r2, [r7, #20]
 8002988:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800298a:	68f8      	ldr	r0, [r7, #12]
 800298c:	f000 faac 	bl	8002ee8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d001      	beq.n	800299a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e01a      	b.n	80029d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2220      	movs	r2, #32
 80029a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	6859      	ldr	r1, [r3, #4]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	4b0a      	ldr	r3, [pc, #40]	@ (80029d8 <HAL_I2C_Mem_Write+0x224>)
 80029ae:	400b      	ands	r3, r1
 80029b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2220      	movs	r2, #32
 80029b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2200      	movs	r2, #0
 80029be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2200      	movs	r2, #0
 80029c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80029ca:	2300      	movs	r3, #0
 80029cc:	e000      	b.n	80029d0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80029ce:	2302      	movs	r3, #2
  }
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3718      	adds	r7, #24
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	fe00e800 	.word	0xfe00e800

080029dc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b088      	sub	sp, #32
 80029e0:	af02      	add	r7, sp, #8
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	4608      	mov	r0, r1
 80029e6:	4611      	mov	r1, r2
 80029e8:	461a      	mov	r2, r3
 80029ea:	4603      	mov	r3, r0
 80029ec:	817b      	strh	r3, [r7, #10]
 80029ee:	460b      	mov	r3, r1
 80029f0:	813b      	strh	r3, [r7, #8]
 80029f2:	4613      	mov	r3, r2
 80029f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b20      	cmp	r3, #32
 8002a00:	f040 80fd 	bne.w	8002bfe <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a04:	6a3b      	ldr	r3, [r7, #32]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d002      	beq.n	8002a10 <HAL_I2C_Mem_Read+0x34>
 8002a0a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d105      	bne.n	8002a1c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a16:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e0f1      	b.n	8002c00 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d101      	bne.n	8002a2a <HAL_I2C_Mem_Read+0x4e>
 8002a26:	2302      	movs	r3, #2
 8002a28:	e0ea      	b.n	8002c00 <HAL_I2C_Mem_Read+0x224>
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002a32:	f7ff fa4f 	bl	8001ed4 <HAL_GetTick>
 8002a36:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	9300      	str	r3, [sp, #0]
 8002a3c:	2319      	movs	r3, #25
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002a44:	68f8      	ldr	r0, [r7, #12]
 8002a46:	f000 f9af 	bl	8002da8 <I2C_WaitOnFlagUntilTimeout>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d001      	beq.n	8002a54 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e0d5      	b.n	8002c00 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2222      	movs	r2, #34	@ 0x22
 8002a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2240      	movs	r2, #64	@ 0x40
 8002a60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2200      	movs	r2, #0
 8002a68:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	6a3a      	ldr	r2, [r7, #32]
 8002a6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002a74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a7c:	88f8      	ldrh	r0, [r7, #6]
 8002a7e:	893a      	ldrh	r2, [r7, #8]
 8002a80:	8979      	ldrh	r1, [r7, #10]
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	9301      	str	r3, [sp, #4]
 8002a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	68f8      	ldr	r0, [r7, #12]
 8002a8e:	f000 f913 	bl	8002cb8 <I2C_RequestMemoryRead>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d005      	beq.n	8002aa4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e0ad      	b.n	8002c00 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	2bff      	cmp	r3, #255	@ 0xff
 8002aac:	d90e      	bls.n	8002acc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	22ff      	movs	r2, #255	@ 0xff
 8002ab2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ab8:	b2da      	uxtb	r2, r3
 8002aba:	8979      	ldrh	r1, [r7, #10]
 8002abc:	4b52      	ldr	r3, [pc, #328]	@ (8002c08 <HAL_I2C_Mem_Read+0x22c>)
 8002abe:	9300      	str	r3, [sp, #0]
 8002ac0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ac4:	68f8      	ldr	r0, [r7, #12]
 8002ac6:	f000 fb33 	bl	8003130 <I2C_TransferConfig>
 8002aca:	e00f      	b.n	8002aec <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ad0:	b29a      	uxth	r2, r3
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ada:	b2da      	uxtb	r2, r3
 8002adc:	8979      	ldrh	r1, [r7, #10]
 8002ade:	4b4a      	ldr	r3, [pc, #296]	@ (8002c08 <HAL_I2C_Mem_Read+0x22c>)
 8002ae0:	9300      	str	r3, [sp, #0]
 8002ae2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ae6:	68f8      	ldr	r0, [r7, #12]
 8002ae8:	f000 fb22 	bl	8003130 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	9300      	str	r3, [sp, #0]
 8002af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002af2:	2200      	movs	r2, #0
 8002af4:	2104      	movs	r1, #4
 8002af6:	68f8      	ldr	r0, [r7, #12]
 8002af8:	f000 f956 	bl	8002da8 <I2C_WaitOnFlagUntilTimeout>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e07c      	b.n	8002c00 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b10:	b2d2      	uxtb	r2, r2
 8002b12:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b18:	1c5a      	adds	r2, r3, #1
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b22:	3b01      	subs	r3, #1
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	3b01      	subs	r3, #1
 8002b32:	b29a      	uxth	r2, r3
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d034      	beq.n	8002bac <HAL_I2C_Mem_Read+0x1d0>
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d130      	bne.n	8002bac <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	9300      	str	r3, [sp, #0]
 8002b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b50:	2200      	movs	r2, #0
 8002b52:	2180      	movs	r1, #128	@ 0x80
 8002b54:	68f8      	ldr	r0, [r7, #12]
 8002b56:	f000 f927 	bl	8002da8 <I2C_WaitOnFlagUntilTimeout>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e04d      	b.n	8002c00 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	2bff      	cmp	r3, #255	@ 0xff
 8002b6c:	d90e      	bls.n	8002b8c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	22ff      	movs	r2, #255	@ 0xff
 8002b72:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b78:	b2da      	uxtb	r2, r3
 8002b7a:	8979      	ldrh	r1, [r7, #10]
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f000 fad3 	bl	8003130 <I2C_TransferConfig>
 8002b8a:	e00f      	b.n	8002bac <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b90:	b29a      	uxth	r2, r3
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b9a:	b2da      	uxtb	r2, r3
 8002b9c:	8979      	ldrh	r1, [r7, #10]
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	9300      	str	r3, [sp, #0]
 8002ba2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ba6:	68f8      	ldr	r0, [r7, #12]
 8002ba8:	f000 fac2 	bl	8003130 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d19a      	bne.n	8002aec <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bb6:	697a      	ldr	r2, [r7, #20]
 8002bb8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f000 f994 	bl	8002ee8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d001      	beq.n	8002bca <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e01a      	b.n	8002c00 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	2220      	movs	r2, #32
 8002bd0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	6859      	ldr	r1, [r3, #4]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8002c0c <HAL_I2C_Mem_Read+0x230>)
 8002bde:	400b      	ands	r3, r1
 8002be0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2220      	movs	r2, #32
 8002be6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	e000      	b.n	8002c00 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002bfe:	2302      	movs	r3, #2
  }
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3718      	adds	r7, #24
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	80002400 	.word	0x80002400
 8002c0c:	fe00e800 	.word	0xfe00e800

08002c10 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b086      	sub	sp, #24
 8002c14:	af02      	add	r7, sp, #8
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	4608      	mov	r0, r1
 8002c1a:	4611      	mov	r1, r2
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	4603      	mov	r3, r0
 8002c20:	817b      	strh	r3, [r7, #10]
 8002c22:	460b      	mov	r3, r1
 8002c24:	813b      	strh	r3, [r7, #8]
 8002c26:	4613      	mov	r3, r2
 8002c28:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002c2a:	88fb      	ldrh	r3, [r7, #6]
 8002c2c:	b2da      	uxtb	r2, r3
 8002c2e:	8979      	ldrh	r1, [r7, #10]
 8002c30:	4b20      	ldr	r3, [pc, #128]	@ (8002cb4 <I2C_RequestMemoryWrite+0xa4>)
 8002c32:	9300      	str	r3, [sp, #0]
 8002c34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c38:	68f8      	ldr	r0, [r7, #12]
 8002c3a:	f000 fa79 	bl	8003130 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c3e:	69fa      	ldr	r2, [r7, #28]
 8002c40:	69b9      	ldr	r1, [r7, #24]
 8002c42:	68f8      	ldr	r0, [r7, #12]
 8002c44:	f000 f909 	bl	8002e5a <I2C_WaitOnTXISFlagUntilTimeout>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d001      	beq.n	8002c52 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e02c      	b.n	8002cac <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c52:	88fb      	ldrh	r3, [r7, #6]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d105      	bne.n	8002c64 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c58:	893b      	ldrh	r3, [r7, #8]
 8002c5a:	b2da      	uxtb	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c62:	e015      	b.n	8002c90 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002c64:	893b      	ldrh	r3, [r7, #8]
 8002c66:	0a1b      	lsrs	r3, r3, #8
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	b2da      	uxtb	r2, r3
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c72:	69fa      	ldr	r2, [r7, #28]
 8002c74:	69b9      	ldr	r1, [r7, #24]
 8002c76:	68f8      	ldr	r0, [r7, #12]
 8002c78:	f000 f8ef 	bl	8002e5a <I2C_WaitOnTXISFlagUntilTimeout>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e012      	b.n	8002cac <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c86:	893b      	ldrh	r3, [r7, #8]
 8002c88:	b2da      	uxtb	r2, r3
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	9300      	str	r3, [sp, #0]
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	2200      	movs	r2, #0
 8002c98:	2180      	movs	r1, #128	@ 0x80
 8002c9a:	68f8      	ldr	r0, [r7, #12]
 8002c9c:	f000 f884 	bl	8002da8 <I2C_WaitOnFlagUntilTimeout>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d001      	beq.n	8002caa <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e000      	b.n	8002cac <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002caa:	2300      	movs	r3, #0
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3710      	adds	r7, #16
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	80002000 	.word	0x80002000

08002cb8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af02      	add	r7, sp, #8
 8002cbe:	60f8      	str	r0, [r7, #12]
 8002cc0:	4608      	mov	r0, r1
 8002cc2:	4611      	mov	r1, r2
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	817b      	strh	r3, [r7, #10]
 8002cca:	460b      	mov	r3, r1
 8002ccc:	813b      	strh	r3, [r7, #8]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002cd2:	88fb      	ldrh	r3, [r7, #6]
 8002cd4:	b2da      	uxtb	r2, r3
 8002cd6:	8979      	ldrh	r1, [r7, #10]
 8002cd8:	4b20      	ldr	r3, [pc, #128]	@ (8002d5c <I2C_RequestMemoryRead+0xa4>)
 8002cda:	9300      	str	r3, [sp, #0]
 8002cdc:	2300      	movs	r3, #0
 8002cde:	68f8      	ldr	r0, [r7, #12]
 8002ce0:	f000 fa26 	bl	8003130 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ce4:	69fa      	ldr	r2, [r7, #28]
 8002ce6:	69b9      	ldr	r1, [r7, #24]
 8002ce8:	68f8      	ldr	r0, [r7, #12]
 8002cea:	f000 f8b6 	bl	8002e5a <I2C_WaitOnTXISFlagUntilTimeout>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d001      	beq.n	8002cf8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e02c      	b.n	8002d52 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002cf8:	88fb      	ldrh	r3, [r7, #6]
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d105      	bne.n	8002d0a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002cfe:	893b      	ldrh	r3, [r7, #8]
 8002d00:	b2da      	uxtb	r2, r3
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	629a      	str	r2, [r3, #40]	@ 0x28
 8002d08:	e015      	b.n	8002d36 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002d0a:	893b      	ldrh	r3, [r7, #8]
 8002d0c:	0a1b      	lsrs	r3, r3, #8
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	b2da      	uxtb	r2, r3
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d18:	69fa      	ldr	r2, [r7, #28]
 8002d1a:	69b9      	ldr	r1, [r7, #24]
 8002d1c:	68f8      	ldr	r0, [r7, #12]
 8002d1e:	f000 f89c 	bl	8002e5a <I2C_WaitOnTXISFlagUntilTimeout>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d001      	beq.n	8002d2c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e012      	b.n	8002d52 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002d2c:	893b      	ldrh	r3, [r7, #8]
 8002d2e:	b2da      	uxtb	r2, r3
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	9300      	str	r3, [sp, #0]
 8002d3a:	69bb      	ldr	r3, [r7, #24]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	2140      	movs	r1, #64	@ 0x40
 8002d40:	68f8      	ldr	r0, [r7, #12]
 8002d42:	f000 f831 	bl	8002da8 <I2C_WaitOnFlagUntilTimeout>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e000      	b.n	8002d52 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	80002000 	.word	0x80002000

08002d60 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	f003 0302 	and.w	r3, r3, #2
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d103      	bne.n	8002d7e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	699b      	ldr	r3, [r3, #24]
 8002d84:	f003 0301 	and.w	r3, r3, #1
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d007      	beq.n	8002d9c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	699a      	ldr	r2, [r3, #24]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f042 0201 	orr.w	r2, r2, #1
 8002d9a:	619a      	str	r2, [r3, #24]
  }
}
 8002d9c:	bf00      	nop
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	603b      	str	r3, [r7, #0]
 8002db4:	4613      	mov	r3, r2
 8002db6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002db8:	e03b      	b.n	8002e32 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002dba:	69ba      	ldr	r2, [r7, #24]
 8002dbc:	6839      	ldr	r1, [r7, #0]
 8002dbe:	68f8      	ldr	r0, [r7, #12]
 8002dc0:	f000 f8d6 	bl	8002f70 <I2C_IsErrorOccurred>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e041      	b.n	8002e52 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dd4:	d02d      	beq.n	8002e32 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dd6:	f7ff f87d 	bl	8001ed4 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	69bb      	ldr	r3, [r7, #24]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	683a      	ldr	r2, [r7, #0]
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d302      	bcc.n	8002dec <I2C_WaitOnFlagUntilTimeout+0x44>
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d122      	bne.n	8002e32 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	699a      	ldr	r2, [r3, #24]
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	4013      	ands	r3, r2
 8002df6:	68ba      	ldr	r2, [r7, #8]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	bf0c      	ite	eq
 8002dfc:	2301      	moveq	r3, #1
 8002dfe:	2300      	movne	r3, #0
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	461a      	mov	r2, r3
 8002e04:	79fb      	ldrb	r3, [r7, #7]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d113      	bne.n	8002e32 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e0e:	f043 0220 	orr.w	r2, r3, #32
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2220      	movs	r2, #32
 8002e1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e00f      	b.n	8002e52 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	699a      	ldr	r2, [r3, #24]
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	68ba      	ldr	r2, [r7, #8]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	bf0c      	ite	eq
 8002e42:	2301      	moveq	r3, #1
 8002e44:	2300      	movne	r3, #0
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	461a      	mov	r2, r3
 8002e4a:	79fb      	ldrb	r3, [r7, #7]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d0b4      	beq.n	8002dba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	b084      	sub	sp, #16
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	60f8      	str	r0, [r7, #12]
 8002e62:	60b9      	str	r1, [r7, #8]
 8002e64:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e66:	e033      	b.n	8002ed0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	68b9      	ldr	r1, [r7, #8]
 8002e6c:	68f8      	ldr	r0, [r7, #12]
 8002e6e:	f000 f87f 	bl	8002f70 <I2C_IsErrorOccurred>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d001      	beq.n	8002e7c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e031      	b.n	8002ee0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e82:	d025      	beq.n	8002ed0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e84:	f7ff f826 	bl	8001ed4 <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	68ba      	ldr	r2, [r7, #8]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d302      	bcc.n	8002e9a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d11a      	bne.n	8002ed0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	699b      	ldr	r3, [r3, #24]
 8002ea0:	f003 0302 	and.w	r3, r3, #2
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d013      	beq.n	8002ed0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eac:	f043 0220 	orr.w	r2, r3, #32
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2220      	movs	r2, #32
 8002eb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e007      	b.n	8002ee0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	699b      	ldr	r3, [r3, #24]
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d1c4      	bne.n	8002e68 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3710      	adds	r7, #16
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	60f8      	str	r0, [r7, #12]
 8002ef0:	60b9      	str	r1, [r7, #8]
 8002ef2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ef4:	e02f      	b.n	8002f56 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	68b9      	ldr	r1, [r7, #8]
 8002efa:	68f8      	ldr	r0, [r7, #12]
 8002efc:	f000 f838 	bl	8002f70 <I2C_IsErrorOccurred>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d001      	beq.n	8002f0a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e02d      	b.n	8002f66 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f0a:	f7fe ffe3 	bl	8001ed4 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	68ba      	ldr	r2, [r7, #8]
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d302      	bcc.n	8002f20 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d11a      	bne.n	8002f56 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	699b      	ldr	r3, [r3, #24]
 8002f26:	f003 0320 	and.w	r3, r3, #32
 8002f2a:	2b20      	cmp	r3, #32
 8002f2c:	d013      	beq.n	8002f56 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f32:	f043 0220 	orr.w	r2, r3, #32
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2220      	movs	r2, #32
 8002f3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e007      	b.n	8002f66 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	f003 0320 	and.w	r3, r3, #32
 8002f60:	2b20      	cmp	r3, #32
 8002f62:	d1c8      	bne.n	8002ef6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3710      	adds	r7, #16
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
	...

08002f70 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b08a      	sub	sp, #40	@ 0x28
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	60f8      	str	r0, [r7, #12]
 8002f78:	60b9      	str	r1, [r7, #8]
 8002f7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	699b      	ldr	r3, [r3, #24]
 8002f88:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	f003 0310 	and.w	r3, r3, #16
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d068      	beq.n	800306e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2210      	movs	r2, #16
 8002fa2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002fa4:	e049      	b.n	800303a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fac:	d045      	beq.n	800303a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002fae:	f7fe ff91 	bl	8001ed4 <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	68ba      	ldr	r2, [r7, #8]
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d302      	bcc.n	8002fc4 <I2C_IsErrorOccurred+0x54>
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d13a      	bne.n	800303a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fce:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002fd6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fe2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fe6:	d121      	bne.n	800302c <I2C_IsErrorOccurred+0xbc>
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002fee:	d01d      	beq.n	800302c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002ff0:	7cfb      	ldrb	r3, [r7, #19]
 8002ff2:	2b20      	cmp	r3, #32
 8002ff4:	d01a      	beq.n	800302c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	685a      	ldr	r2, [r3, #4]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003004:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003006:	f7fe ff65 	bl	8001ed4 <HAL_GetTick>
 800300a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800300c:	e00e      	b.n	800302c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800300e:	f7fe ff61 	bl	8001ed4 <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	2b19      	cmp	r3, #25
 800301a:	d907      	bls.n	800302c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800301c:	6a3b      	ldr	r3, [r7, #32]
 800301e:	f043 0320 	orr.w	r3, r3, #32
 8003022:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800302a:	e006      	b.n	800303a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	699b      	ldr	r3, [r3, #24]
 8003032:	f003 0320 	and.w	r3, r3, #32
 8003036:	2b20      	cmp	r3, #32
 8003038:	d1e9      	bne.n	800300e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	f003 0320 	and.w	r3, r3, #32
 8003044:	2b20      	cmp	r3, #32
 8003046:	d003      	beq.n	8003050 <I2C_IsErrorOccurred+0xe0>
 8003048:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800304c:	2b00      	cmp	r3, #0
 800304e:	d0aa      	beq.n	8002fa6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003050:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003054:	2b00      	cmp	r3, #0
 8003056:	d103      	bne.n	8003060 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2220      	movs	r2, #32
 800305e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003060:	6a3b      	ldr	r3, [r7, #32]
 8003062:	f043 0304 	orr.w	r3, r3, #4
 8003066:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003076:	69bb      	ldr	r3, [r7, #24]
 8003078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800307c:	2b00      	cmp	r3, #0
 800307e:	d00b      	beq.n	8003098 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003080:	6a3b      	ldr	r3, [r7, #32]
 8003082:	f043 0301 	orr.w	r3, r3, #1
 8003086:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003090:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00b      	beq.n	80030ba <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80030a2:	6a3b      	ldr	r3, [r7, #32]
 80030a4:	f043 0308 	orr.w	r3, r3, #8
 80030a8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80030b2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00b      	beq.n	80030dc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80030c4:	6a3b      	ldr	r3, [r7, #32]
 80030c6:	f043 0302 	orr.w	r3, r3, #2
 80030ca:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030d4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80030dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d01c      	beq.n	800311e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80030e4:	68f8      	ldr	r0, [r7, #12]
 80030e6:	f7ff fe3b 	bl	8002d60 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	6859      	ldr	r1, [r3, #4]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	4b0d      	ldr	r3, [pc, #52]	@ (800312c <I2C_IsErrorOccurred+0x1bc>)
 80030f6:	400b      	ands	r3, r1
 80030f8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80030fe:	6a3b      	ldr	r3, [r7, #32]
 8003100:	431a      	orrs	r2, r3
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2220      	movs	r2, #32
 800310a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2200      	movs	r2, #0
 800311a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800311e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003122:	4618      	mov	r0, r3
 8003124:	3728      	adds	r7, #40	@ 0x28
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	fe00e800 	.word	0xfe00e800

08003130 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003130:	b480      	push	{r7}
 8003132:	b087      	sub	sp, #28
 8003134:	af00      	add	r7, sp, #0
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	607b      	str	r3, [r7, #4]
 800313a:	460b      	mov	r3, r1
 800313c:	817b      	strh	r3, [r7, #10]
 800313e:	4613      	mov	r3, r2
 8003140:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003142:	897b      	ldrh	r3, [r7, #10]
 8003144:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003148:	7a7b      	ldrb	r3, [r7, #9]
 800314a:	041b      	lsls	r3, r3, #16
 800314c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003150:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003156:	6a3b      	ldr	r3, [r7, #32]
 8003158:	4313      	orrs	r3, r2
 800315a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800315e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	685a      	ldr	r2, [r3, #4]
 8003166:	6a3b      	ldr	r3, [r7, #32]
 8003168:	0d5b      	lsrs	r3, r3, #21
 800316a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800316e:	4b08      	ldr	r3, [pc, #32]	@ (8003190 <I2C_TransferConfig+0x60>)
 8003170:	430b      	orrs	r3, r1
 8003172:	43db      	mvns	r3, r3
 8003174:	ea02 0103 	and.w	r1, r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	697a      	ldr	r2, [r7, #20]
 800317e:	430a      	orrs	r2, r1
 8003180:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003182:	bf00      	nop
 8003184:	371c      	adds	r7, #28
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	03ff63ff 	.word	0x03ff63ff

08003194 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	2b20      	cmp	r3, #32
 80031a8:	d138      	bne.n	800321c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d101      	bne.n	80031b8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80031b4:	2302      	movs	r3, #2
 80031b6:	e032      	b.n	800321e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2224      	movs	r2, #36	@ 0x24
 80031c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f022 0201 	bic.w	r2, r2, #1
 80031d6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80031e6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	6819      	ldr	r1, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	683a      	ldr	r2, [r7, #0]
 80031f4:	430a      	orrs	r2, r1
 80031f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f042 0201 	orr.w	r2, r2, #1
 8003206:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2220      	movs	r2, #32
 800320c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003218:	2300      	movs	r3, #0
 800321a:	e000      	b.n	800321e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800321c:	2302      	movs	r3, #2
  }
}
 800321e:	4618      	mov	r0, r3
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr

0800322a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800322a:	b480      	push	{r7}
 800322c:	b085      	sub	sp, #20
 800322e:	af00      	add	r7, sp, #0
 8003230:	6078      	str	r0, [r7, #4]
 8003232:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800323a:	b2db      	uxtb	r3, r3
 800323c:	2b20      	cmp	r3, #32
 800323e:	d139      	bne.n	80032b4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003246:	2b01      	cmp	r3, #1
 8003248:	d101      	bne.n	800324e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800324a:	2302      	movs	r3, #2
 800324c:	e033      	b.n	80032b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2201      	movs	r2, #1
 8003252:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2224      	movs	r2, #36	@ 0x24
 800325a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f022 0201 	bic.w	r2, r2, #1
 800326c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800327c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	021b      	lsls	r3, r3, #8
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	4313      	orrs	r3, r2
 8003286:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f042 0201 	orr.w	r2, r2, #1
 800329e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2220      	movs	r2, #32
 80032a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80032b0:	2300      	movs	r3, #0
 80032b2:	e000      	b.n	80032b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80032b4:	2302      	movs	r3, #2
  }
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3714      	adds	r7, #20
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr
	...

080032c4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80032cc:	4b29      	ldr	r3, [pc, #164]	@ (8003374 <HAL_PWREx_ConfigSupply+0xb0>)
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	f003 0307 	and.w	r3, r3, #7
 80032d4:	2b06      	cmp	r3, #6
 80032d6:	d00a      	beq.n	80032ee <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80032d8:	4b26      	ldr	r3, [pc, #152]	@ (8003374 <HAL_PWREx_ConfigSupply+0xb0>)
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d001      	beq.n	80032ea <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e040      	b.n	800336c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80032ea:	2300      	movs	r3, #0
 80032ec:	e03e      	b.n	800336c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80032ee:	4b21      	ldr	r3, [pc, #132]	@ (8003374 <HAL_PWREx_ConfigSupply+0xb0>)
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80032f6:	491f      	ldr	r1, [pc, #124]	@ (8003374 <HAL_PWREx_ConfigSupply+0xb0>)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80032fe:	f7fe fde9 	bl	8001ed4 <HAL_GetTick>
 8003302:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003304:	e009      	b.n	800331a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003306:	f7fe fde5 	bl	8001ed4 <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003314:	d901      	bls.n	800331a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e028      	b.n	800336c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800331a:	4b16      	ldr	r3, [pc, #88]	@ (8003374 <HAL_PWREx_ConfigSupply+0xb0>)
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003322:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003326:	d1ee      	bne.n	8003306 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2b1e      	cmp	r3, #30
 800332c:	d008      	beq.n	8003340 <HAL_PWREx_ConfigSupply+0x7c>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2b2e      	cmp	r3, #46	@ 0x2e
 8003332:	d005      	beq.n	8003340 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2b1d      	cmp	r3, #29
 8003338:	d002      	beq.n	8003340 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2b2d      	cmp	r3, #45	@ 0x2d
 800333e:	d114      	bne.n	800336a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8003340:	f7fe fdc8 	bl	8001ed4 <HAL_GetTick>
 8003344:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003346:	e009      	b.n	800335c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003348:	f7fe fdc4 	bl	8001ed4 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003356:	d901      	bls.n	800335c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e007      	b.n	800336c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800335c:	4b05      	ldr	r3, [pc, #20]	@ (8003374 <HAL_PWREx_ConfigSupply+0xb0>)
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003364:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003368:	d1ee      	bne.n	8003348 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800336a:	2300      	movs	r3, #0
}
 800336c:	4618      	mov	r0, r3
 800336e:	3710      	adds	r7, #16
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	58024800 	.word	0x58024800

08003378 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b086      	sub	sp, #24
 800337c:	af02      	add	r7, sp, #8
 800337e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003380:	f7fe fda8 	bl	8001ed4 <HAL_GetTick>
 8003384:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d101      	bne.n	8003390 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e05f      	b.n	8003450 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003396:	b2db      	uxtb	r3, r3
 8003398:	2b00      	cmp	r3, #0
 800339a:	d107      	bne.n	80033ac <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f7fe f82b 	bl	80013f8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80033a2:	f241 3188 	movw	r1, #5000	@ 0x1388
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f000 f85a 	bl	8003460 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	3b01      	subs	r3, #1
 80033bc:	021a      	lsls	r2, r3, #8
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	430a      	orrs	r2, r1
 80033c4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033ca:	9300      	str	r3, [sp, #0]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2200      	movs	r2, #0
 80033d0:	2120      	movs	r1, #32
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f000 f852 	bl	800347c <QSPI_WaitFlagStateUntilTimeout>
 80033d8:	4603      	mov	r3, r0
 80033da:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80033dc:	7afb      	ldrb	r3, [r7, #11]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d135      	bne.n	800344e <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003458 <HAL_QSPI_Init+0xe0>)
 80033ea:	4013      	ands	r3, r2
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	6852      	ldr	r2, [r2, #4]
 80033f0:	0611      	lsls	r1, r2, #24
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	68d2      	ldr	r2, [r2, #12]
 80033f6:	4311      	orrs	r1, r2
 80033f8:	687a      	ldr	r2, [r7, #4]
 80033fa:	69d2      	ldr	r2, [r2, #28]
 80033fc:	4311      	orrs	r1, r2
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	6a12      	ldr	r2, [r2, #32]
 8003402:	4311      	orrs	r1, r2
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	6812      	ldr	r2, [r2, #0]
 8003408:	430b      	orrs	r3, r1
 800340a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	685a      	ldr	r2, [r3, #4]
 8003412:	4b12      	ldr	r3, [pc, #72]	@ (800345c <HAL_QSPI_Init+0xe4>)
 8003414:	4013      	ands	r3, r2
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	6912      	ldr	r2, [r2, #16]
 800341a:	0411      	lsls	r1, r2, #16
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	6952      	ldr	r2, [r2, #20]
 8003420:	4311      	orrs	r1, r2
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	6992      	ldr	r2, [r2, #24]
 8003426:	4311      	orrs	r1, r2
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	6812      	ldr	r2, [r2, #0]
 800342c:	430b      	orrs	r3, r1
 800342e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f042 0201 	orr.w	r2, r2, #1
 800343e:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2201      	movs	r2, #1
 800344a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 800344e:	7afb      	ldrb	r3, [r7, #11]
}
 8003450:	4618      	mov	r0, r3
 8003452:	3710      	adds	r7, #16
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	00ffff2f 	.word	0x00ffff2f
 800345c:	ffe0f8fe 	.word	0xffe0f8fe

08003460 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
 8003468:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	683a      	ldr	r2, [r7, #0]
 800346e:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8003470:	bf00      	nop
 8003472:	370c      	adds	r7, #12
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr

0800347c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	60f8      	str	r0, [r7, #12]
 8003484:	60b9      	str	r1, [r7, #8]
 8003486:	603b      	str	r3, [r7, #0]
 8003488:	4613      	mov	r3, r2
 800348a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800348c:	e01a      	b.n	80034c4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003494:	d016      	beq.n	80034c4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003496:	f7fe fd1d 	bl	8001ed4 <HAL_GetTick>
 800349a:	4602      	mov	r2, r0
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d302      	bcc.n	80034ac <QSPI_WaitFlagStateUntilTimeout+0x30>
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d10b      	bne.n	80034c4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2204      	movs	r2, #4
 80034b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034b8:	f043 0201 	orr.w	r2, r3, #1
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e00e      	b.n	80034e2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	689a      	ldr	r2, [r3, #8]
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	4013      	ands	r3, r2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	bf14      	ite	ne
 80034d2:	2301      	movne	r3, #1
 80034d4:	2300      	moveq	r3, #0
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	461a      	mov	r2, r3
 80034da:	79fb      	ldrb	r3, [r7, #7]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d1d6      	bne.n	800348e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
	...

080034ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b08c      	sub	sp, #48	@ 0x30
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d102      	bne.n	8003500 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	f000 bc48 	b.w	8003d90 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0301 	and.w	r3, r3, #1
 8003508:	2b00      	cmp	r3, #0
 800350a:	f000 8088 	beq.w	800361e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800350e:	4b99      	ldr	r3, [pc, #612]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003516:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003518:	4b96      	ldr	r3, [pc, #600]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 800351a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800351c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800351e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003520:	2b10      	cmp	r3, #16
 8003522:	d007      	beq.n	8003534 <HAL_RCC_OscConfig+0x48>
 8003524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003526:	2b18      	cmp	r3, #24
 8003528:	d111      	bne.n	800354e <HAL_RCC_OscConfig+0x62>
 800352a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800352c:	f003 0303 	and.w	r3, r3, #3
 8003530:	2b02      	cmp	r3, #2
 8003532:	d10c      	bne.n	800354e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003534:	4b8f      	ldr	r3, [pc, #572]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d06d      	beq.n	800361c <HAL_RCC_OscConfig+0x130>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d169      	bne.n	800361c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	f000 bc21 	b.w	8003d90 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003556:	d106      	bne.n	8003566 <HAL_RCC_OscConfig+0x7a>
 8003558:	4b86      	ldr	r3, [pc, #536]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a85      	ldr	r2, [pc, #532]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 800355e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003562:	6013      	str	r3, [r2, #0]
 8003564:	e02e      	b.n	80035c4 <HAL_RCC_OscConfig+0xd8>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d10c      	bne.n	8003588 <HAL_RCC_OscConfig+0x9c>
 800356e:	4b81      	ldr	r3, [pc, #516]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a80      	ldr	r2, [pc, #512]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 8003574:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003578:	6013      	str	r3, [r2, #0]
 800357a:	4b7e      	ldr	r3, [pc, #504]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a7d      	ldr	r2, [pc, #500]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 8003580:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003584:	6013      	str	r3, [r2, #0]
 8003586:	e01d      	b.n	80035c4 <HAL_RCC_OscConfig+0xd8>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003590:	d10c      	bne.n	80035ac <HAL_RCC_OscConfig+0xc0>
 8003592:	4b78      	ldr	r3, [pc, #480]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a77      	ldr	r2, [pc, #476]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 8003598:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800359c:	6013      	str	r3, [r2, #0]
 800359e:	4b75      	ldr	r3, [pc, #468]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a74      	ldr	r2, [pc, #464]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 80035a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035a8:	6013      	str	r3, [r2, #0]
 80035aa:	e00b      	b.n	80035c4 <HAL_RCC_OscConfig+0xd8>
 80035ac:	4b71      	ldr	r3, [pc, #452]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a70      	ldr	r2, [pc, #448]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 80035b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035b6:	6013      	str	r3, [r2, #0]
 80035b8:	4b6e      	ldr	r3, [pc, #440]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a6d      	ldr	r2, [pc, #436]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 80035be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d013      	beq.n	80035f4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035cc:	f7fe fc82 	bl	8001ed4 <HAL_GetTick>
 80035d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80035d2:	e008      	b.n	80035e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035d4:	f7fe fc7e 	bl	8001ed4 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b64      	cmp	r3, #100	@ 0x64
 80035e0:	d901      	bls.n	80035e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e3d4      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80035e6:	4b63      	ldr	r3, [pc, #396]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d0f0      	beq.n	80035d4 <HAL_RCC_OscConfig+0xe8>
 80035f2:	e014      	b.n	800361e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f4:	f7fe fc6e 	bl	8001ed4 <HAL_GetTick>
 80035f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80035fa:	e008      	b.n	800360e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035fc:	f7fe fc6a 	bl	8001ed4 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	2b64      	cmp	r3, #100	@ 0x64
 8003608:	d901      	bls.n	800360e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e3c0      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800360e:	4b59      	ldr	r3, [pc, #356]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003616:	2b00      	cmp	r3, #0
 8003618:	d1f0      	bne.n	80035fc <HAL_RCC_OscConfig+0x110>
 800361a:	e000      	b.n	800361e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800361c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0302 	and.w	r3, r3, #2
 8003626:	2b00      	cmp	r3, #0
 8003628:	f000 80ca 	beq.w	80037c0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800362c:	4b51      	ldr	r3, [pc, #324]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003634:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003636:	4b4f      	ldr	r3, [pc, #316]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 8003638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800363a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800363c:	6a3b      	ldr	r3, [r7, #32]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d007      	beq.n	8003652 <HAL_RCC_OscConfig+0x166>
 8003642:	6a3b      	ldr	r3, [r7, #32]
 8003644:	2b18      	cmp	r3, #24
 8003646:	d156      	bne.n	80036f6 <HAL_RCC_OscConfig+0x20a>
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	f003 0303 	and.w	r3, r3, #3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d151      	bne.n	80036f6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003652:	4b48      	ldr	r3, [pc, #288]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0304 	and.w	r3, r3, #4
 800365a:	2b00      	cmp	r3, #0
 800365c:	d005      	beq.n	800366a <HAL_RCC_OscConfig+0x17e>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d101      	bne.n	800366a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e392      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800366a:	4b42      	ldr	r3, [pc, #264]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f023 0219 	bic.w	r2, r3, #25
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	68db      	ldr	r3, [r3, #12]
 8003676:	493f      	ldr	r1, [pc, #252]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 8003678:	4313      	orrs	r3, r2
 800367a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800367c:	f7fe fc2a 	bl	8001ed4 <HAL_GetTick>
 8003680:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003682:	e008      	b.n	8003696 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003684:	f7fe fc26 	bl	8001ed4 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	2b02      	cmp	r3, #2
 8003690:	d901      	bls.n	8003696 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e37c      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003696:	4b37      	ldr	r3, [pc, #220]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0304 	and.w	r3, r3, #4
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d0f0      	beq.n	8003684 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036a2:	f7fe fc47 	bl	8001f34 <HAL_GetREVID>
 80036a6:	4603      	mov	r3, r0
 80036a8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d817      	bhi.n	80036e0 <HAL_RCC_OscConfig+0x1f4>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	691b      	ldr	r3, [r3, #16]
 80036b4:	2b40      	cmp	r3, #64	@ 0x40
 80036b6:	d108      	bne.n	80036ca <HAL_RCC_OscConfig+0x1de>
 80036b8:	4b2e      	ldr	r3, [pc, #184]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80036c0:	4a2c      	ldr	r2, [pc, #176]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 80036c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036c6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036c8:	e07a      	b.n	80037c0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036ca:	4b2a      	ldr	r3, [pc, #168]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	031b      	lsls	r3, r3, #12
 80036d8:	4926      	ldr	r1, [pc, #152]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 80036da:	4313      	orrs	r3, r2
 80036dc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036de:	e06f      	b.n	80037c0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036e0:	4b24      	ldr	r3, [pc, #144]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	691b      	ldr	r3, [r3, #16]
 80036ec:	061b      	lsls	r3, r3, #24
 80036ee:	4921      	ldr	r1, [pc, #132]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 80036f0:	4313      	orrs	r3, r2
 80036f2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036f4:	e064      	b.n	80037c0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d047      	beq.n	800378e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80036fe:	4b1d      	ldr	r3, [pc, #116]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f023 0219 	bic.w	r2, r3, #25
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	491a      	ldr	r1, [pc, #104]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 800370c:	4313      	orrs	r3, r2
 800370e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003710:	f7fe fbe0 	bl	8001ed4 <HAL_GetTick>
 8003714:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003716:	e008      	b.n	800372a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003718:	f7fe fbdc 	bl	8001ed4 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	2b02      	cmp	r3, #2
 8003724:	d901      	bls.n	800372a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e332      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800372a:	4b12      	ldr	r3, [pc, #72]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0304 	and.w	r3, r3, #4
 8003732:	2b00      	cmp	r3, #0
 8003734:	d0f0      	beq.n	8003718 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003736:	f7fe fbfd 	bl	8001f34 <HAL_GetREVID>
 800373a:	4603      	mov	r3, r0
 800373c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003740:	4293      	cmp	r3, r2
 8003742:	d819      	bhi.n	8003778 <HAL_RCC_OscConfig+0x28c>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	691b      	ldr	r3, [r3, #16]
 8003748:	2b40      	cmp	r3, #64	@ 0x40
 800374a:	d108      	bne.n	800375e <HAL_RCC_OscConfig+0x272>
 800374c:	4b09      	ldr	r3, [pc, #36]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003754:	4a07      	ldr	r2, [pc, #28]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 8003756:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800375a:	6053      	str	r3, [r2, #4]
 800375c:	e030      	b.n	80037c0 <HAL_RCC_OscConfig+0x2d4>
 800375e:	4b05      	ldr	r3, [pc, #20]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	031b      	lsls	r3, r3, #12
 800376c:	4901      	ldr	r1, [pc, #4]	@ (8003774 <HAL_RCC_OscConfig+0x288>)
 800376e:	4313      	orrs	r3, r2
 8003770:	604b      	str	r3, [r1, #4]
 8003772:	e025      	b.n	80037c0 <HAL_RCC_OscConfig+0x2d4>
 8003774:	58024400 	.word	0x58024400
 8003778:	4b9a      	ldr	r3, [pc, #616]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	061b      	lsls	r3, r3, #24
 8003786:	4997      	ldr	r1, [pc, #604]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 8003788:	4313      	orrs	r3, r2
 800378a:	604b      	str	r3, [r1, #4]
 800378c:	e018      	b.n	80037c0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800378e:	4b95      	ldr	r3, [pc, #596]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a94      	ldr	r2, [pc, #592]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 8003794:	f023 0301 	bic.w	r3, r3, #1
 8003798:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800379a:	f7fe fb9b 	bl	8001ed4 <HAL_GetTick>
 800379e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80037a0:	e008      	b.n	80037b4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037a2:	f7fe fb97 	bl	8001ed4 <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d901      	bls.n	80037b4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e2ed      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80037b4:	4b8b      	ldr	r3, [pc, #556]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0304 	and.w	r3, r3, #4
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d1f0      	bne.n	80037a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0310 	and.w	r3, r3, #16
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	f000 80a9 	beq.w	8003920 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037ce:	4b85      	ldr	r3, [pc, #532]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 80037d0:	691b      	ldr	r3, [r3, #16]
 80037d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80037d6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80037d8:	4b82      	ldr	r3, [pc, #520]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 80037da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037dc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	2b08      	cmp	r3, #8
 80037e2:	d007      	beq.n	80037f4 <HAL_RCC_OscConfig+0x308>
 80037e4:	69bb      	ldr	r3, [r7, #24]
 80037e6:	2b18      	cmp	r3, #24
 80037e8:	d13a      	bne.n	8003860 <HAL_RCC_OscConfig+0x374>
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	f003 0303 	and.w	r3, r3, #3
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d135      	bne.n	8003860 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80037f4:	4b7b      	ldr	r3, [pc, #492]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d005      	beq.n	800380c <HAL_RCC_OscConfig+0x320>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	69db      	ldr	r3, [r3, #28]
 8003804:	2b80      	cmp	r3, #128	@ 0x80
 8003806:	d001      	beq.n	800380c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e2c1      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800380c:	f7fe fb92 	bl	8001f34 <HAL_GetREVID>
 8003810:	4603      	mov	r3, r0
 8003812:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003816:	4293      	cmp	r3, r2
 8003818:	d817      	bhi.n	800384a <HAL_RCC_OscConfig+0x35e>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a1b      	ldr	r3, [r3, #32]
 800381e:	2b20      	cmp	r3, #32
 8003820:	d108      	bne.n	8003834 <HAL_RCC_OscConfig+0x348>
 8003822:	4b70      	ldr	r3, [pc, #448]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800382a:	4a6e      	ldr	r2, [pc, #440]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 800382c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003830:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003832:	e075      	b.n	8003920 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003834:	4b6b      	ldr	r3, [pc, #428]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a1b      	ldr	r3, [r3, #32]
 8003840:	069b      	lsls	r3, r3, #26
 8003842:	4968      	ldr	r1, [pc, #416]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 8003844:	4313      	orrs	r3, r2
 8003846:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003848:	e06a      	b.n	8003920 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800384a:	4b66      	ldr	r3, [pc, #408]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a1b      	ldr	r3, [r3, #32]
 8003856:	061b      	lsls	r3, r3, #24
 8003858:	4962      	ldr	r1, [pc, #392]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 800385a:	4313      	orrs	r3, r2
 800385c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800385e:	e05f      	b.n	8003920 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	69db      	ldr	r3, [r3, #28]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d042      	beq.n	80038ee <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003868:	4b5e      	ldr	r3, [pc, #376]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a5d      	ldr	r2, [pc, #372]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 800386e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003872:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003874:	f7fe fb2e 	bl	8001ed4 <HAL_GetTick>
 8003878:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800387a:	e008      	b.n	800388e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800387c:	f7fe fb2a 	bl	8001ed4 <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	2b02      	cmp	r3, #2
 8003888:	d901      	bls.n	800388e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e280      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800388e:	4b55      	ldr	r3, [pc, #340]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003896:	2b00      	cmp	r3, #0
 8003898:	d0f0      	beq.n	800387c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800389a:	f7fe fb4b 	bl	8001f34 <HAL_GetREVID>
 800389e:	4603      	mov	r3, r0
 80038a0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d817      	bhi.n	80038d8 <HAL_RCC_OscConfig+0x3ec>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a1b      	ldr	r3, [r3, #32]
 80038ac:	2b20      	cmp	r3, #32
 80038ae:	d108      	bne.n	80038c2 <HAL_RCC_OscConfig+0x3d6>
 80038b0:	4b4c      	ldr	r3, [pc, #304]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80038b8:	4a4a      	ldr	r2, [pc, #296]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 80038ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80038be:	6053      	str	r3, [r2, #4]
 80038c0:	e02e      	b.n	8003920 <HAL_RCC_OscConfig+0x434>
 80038c2:	4b48      	ldr	r3, [pc, #288]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a1b      	ldr	r3, [r3, #32]
 80038ce:	069b      	lsls	r3, r3, #26
 80038d0:	4944      	ldr	r1, [pc, #272]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	604b      	str	r3, [r1, #4]
 80038d6:	e023      	b.n	8003920 <HAL_RCC_OscConfig+0x434>
 80038d8:	4b42      	ldr	r3, [pc, #264]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a1b      	ldr	r3, [r3, #32]
 80038e4:	061b      	lsls	r3, r3, #24
 80038e6:	493f      	ldr	r1, [pc, #252]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 80038e8:	4313      	orrs	r3, r2
 80038ea:	60cb      	str	r3, [r1, #12]
 80038ec:	e018      	b.n	8003920 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80038ee:	4b3d      	ldr	r3, [pc, #244]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a3c      	ldr	r2, [pc, #240]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 80038f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038fa:	f7fe faeb 	bl	8001ed4 <HAL_GetTick>
 80038fe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003900:	e008      	b.n	8003914 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003902:	f7fe fae7 	bl	8001ed4 <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	2b02      	cmp	r3, #2
 800390e:	d901      	bls.n	8003914 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e23d      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003914:	4b33      	ldr	r3, [pc, #204]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1f0      	bne.n	8003902 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0308 	and.w	r3, r3, #8
 8003928:	2b00      	cmp	r3, #0
 800392a:	d036      	beq.n	800399a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	695b      	ldr	r3, [r3, #20]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d019      	beq.n	8003968 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003934:	4b2b      	ldr	r3, [pc, #172]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 8003936:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003938:	4a2a      	ldr	r2, [pc, #168]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 800393a:	f043 0301 	orr.w	r3, r3, #1
 800393e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003940:	f7fe fac8 	bl	8001ed4 <HAL_GetTick>
 8003944:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003946:	e008      	b.n	800395a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003948:	f7fe fac4 	bl	8001ed4 <HAL_GetTick>
 800394c:	4602      	mov	r2, r0
 800394e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	2b02      	cmp	r3, #2
 8003954:	d901      	bls.n	800395a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e21a      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800395a:	4b22      	ldr	r3, [pc, #136]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 800395c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800395e:	f003 0302 	and.w	r3, r3, #2
 8003962:	2b00      	cmp	r3, #0
 8003964:	d0f0      	beq.n	8003948 <HAL_RCC_OscConfig+0x45c>
 8003966:	e018      	b.n	800399a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003968:	4b1e      	ldr	r3, [pc, #120]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 800396a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800396c:	4a1d      	ldr	r2, [pc, #116]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 800396e:	f023 0301 	bic.w	r3, r3, #1
 8003972:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003974:	f7fe faae 	bl	8001ed4 <HAL_GetTick>
 8003978:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800397a:	e008      	b.n	800398e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800397c:	f7fe faaa 	bl	8001ed4 <HAL_GetTick>
 8003980:	4602      	mov	r2, r0
 8003982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	2b02      	cmp	r3, #2
 8003988:	d901      	bls.n	800398e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	e200      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800398e:	4b15      	ldr	r3, [pc, #84]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 8003990:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003992:	f003 0302 	and.w	r3, r3, #2
 8003996:	2b00      	cmp	r3, #0
 8003998:	d1f0      	bne.n	800397c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0320 	and.w	r3, r3, #32
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d039      	beq.n	8003a1a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	699b      	ldr	r3, [r3, #24]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d01c      	beq.n	80039e8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80039ae:	4b0d      	ldr	r3, [pc, #52]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a0c      	ldr	r2, [pc, #48]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 80039b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80039b8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80039ba:	f7fe fa8b 	bl	8001ed4 <HAL_GetTick>
 80039be:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80039c0:	e008      	b.n	80039d4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80039c2:	f7fe fa87 	bl	8001ed4 <HAL_GetTick>
 80039c6:	4602      	mov	r2, r0
 80039c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d901      	bls.n	80039d4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	e1dd      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80039d4:	4b03      	ldr	r3, [pc, #12]	@ (80039e4 <HAL_RCC_OscConfig+0x4f8>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d0f0      	beq.n	80039c2 <HAL_RCC_OscConfig+0x4d6>
 80039e0:	e01b      	b.n	8003a1a <HAL_RCC_OscConfig+0x52e>
 80039e2:	bf00      	nop
 80039e4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80039e8:	4b9b      	ldr	r3, [pc, #620]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a9a      	ldr	r2, [pc, #616]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 80039ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80039f2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80039f4:	f7fe fa6e 	bl	8001ed4 <HAL_GetTick>
 80039f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80039fa:	e008      	b.n	8003a0e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80039fc:	f7fe fa6a 	bl	8001ed4 <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	2b02      	cmp	r3, #2
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e1c0      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003a0e:	4b92      	ldr	r3, [pc, #584]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d1f0      	bne.n	80039fc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 0304 	and.w	r3, r3, #4
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	f000 8081 	beq.w	8003b2a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003a28:	4b8c      	ldr	r3, [pc, #560]	@ (8003c5c <HAL_RCC_OscConfig+0x770>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a8b      	ldr	r2, [pc, #556]	@ (8003c5c <HAL_RCC_OscConfig+0x770>)
 8003a2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a32:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003a34:	f7fe fa4e 	bl	8001ed4 <HAL_GetTick>
 8003a38:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003a3a:	e008      	b.n	8003a4e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a3c:	f7fe fa4a 	bl	8001ed4 <HAL_GetTick>
 8003a40:	4602      	mov	r2, r0
 8003a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a44:	1ad3      	subs	r3, r2, r3
 8003a46:	2b64      	cmp	r3, #100	@ 0x64
 8003a48:	d901      	bls.n	8003a4e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	e1a0      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003a4e:	4b83      	ldr	r3, [pc, #524]	@ (8003c5c <HAL_RCC_OscConfig+0x770>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d0f0      	beq.n	8003a3c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d106      	bne.n	8003a70 <HAL_RCC_OscConfig+0x584>
 8003a62:	4b7d      	ldr	r3, [pc, #500]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a66:	4a7c      	ldr	r2, [pc, #496]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003a68:	f043 0301 	orr.w	r3, r3, #1
 8003a6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a6e:	e02d      	b.n	8003acc <HAL_RCC_OscConfig+0x5e0>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d10c      	bne.n	8003a92 <HAL_RCC_OscConfig+0x5a6>
 8003a78:	4b77      	ldr	r3, [pc, #476]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003a7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a7c:	4a76      	ldr	r2, [pc, #472]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003a7e:	f023 0301 	bic.w	r3, r3, #1
 8003a82:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a84:	4b74      	ldr	r3, [pc, #464]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003a86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a88:	4a73      	ldr	r2, [pc, #460]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003a8a:	f023 0304 	bic.w	r3, r3, #4
 8003a8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a90:	e01c      	b.n	8003acc <HAL_RCC_OscConfig+0x5e0>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	2b05      	cmp	r3, #5
 8003a98:	d10c      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x5c8>
 8003a9a:	4b6f      	ldr	r3, [pc, #444]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003a9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a9e:	4a6e      	ldr	r2, [pc, #440]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003aa0:	f043 0304 	orr.w	r3, r3, #4
 8003aa4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003aa6:	4b6c      	ldr	r3, [pc, #432]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003aa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aaa:	4a6b      	ldr	r2, [pc, #428]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003aac:	f043 0301 	orr.w	r3, r3, #1
 8003ab0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ab2:	e00b      	b.n	8003acc <HAL_RCC_OscConfig+0x5e0>
 8003ab4:	4b68      	ldr	r3, [pc, #416]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003ab6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ab8:	4a67      	ldr	r2, [pc, #412]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003aba:	f023 0301 	bic.w	r3, r3, #1
 8003abe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ac0:	4b65      	ldr	r3, [pc, #404]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003ac2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ac4:	4a64      	ldr	r2, [pc, #400]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003ac6:	f023 0304 	bic.w	r3, r3, #4
 8003aca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d015      	beq.n	8003b00 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ad4:	f7fe f9fe 	bl	8001ed4 <HAL_GetTick>
 8003ad8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ada:	e00a      	b.n	8003af2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003adc:	f7fe f9fa 	bl	8001ed4 <HAL_GetTick>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e14e      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003af2:	4b59      	ldr	r3, [pc, #356]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003af4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003af6:	f003 0302 	and.w	r3, r3, #2
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d0ee      	beq.n	8003adc <HAL_RCC_OscConfig+0x5f0>
 8003afe:	e014      	b.n	8003b2a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b00:	f7fe f9e8 	bl	8001ed4 <HAL_GetTick>
 8003b04:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003b06:	e00a      	b.n	8003b1e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b08:	f7fe f9e4 	bl	8001ed4 <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d901      	bls.n	8003b1e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e138      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003b1e:	4b4e      	ldr	r3, [pc, #312]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003b20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b22:	f003 0302 	and.w	r3, r3, #2
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d1ee      	bne.n	8003b08 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	f000 812d 	beq.w	8003d8e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003b34:	4b48      	ldr	r3, [pc, #288]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b3c:	2b18      	cmp	r3, #24
 8003b3e:	f000 80bd 	beq.w	8003cbc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	f040 809e 	bne.w	8003c88 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b4c:	4b42      	ldr	r3, [pc, #264]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a41      	ldr	r2, [pc, #260]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003b52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b58:	f7fe f9bc 	bl	8001ed4 <HAL_GetTick>
 8003b5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003b5e:	e008      	b.n	8003b72 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b60:	f7fe f9b8 	bl	8001ed4 <HAL_GetTick>
 8003b64:	4602      	mov	r2, r0
 8003b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e10e      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003b72:	4b39      	ldr	r3, [pc, #228]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d1f0      	bne.n	8003b60 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b7e:	4b36      	ldr	r3, [pc, #216]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003b80:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b82:	4b37      	ldr	r3, [pc, #220]	@ (8003c60 <HAL_RCC_OscConfig+0x774>)
 8003b84:	4013      	ands	r3, r2
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003b8e:	0112      	lsls	r2, r2, #4
 8003b90:	430a      	orrs	r2, r1
 8003b92:	4931      	ldr	r1, [pc, #196]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	628b      	str	r3, [r1, #40]	@ 0x28
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b9c:	3b01      	subs	r3, #1
 8003b9e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	025b      	lsls	r3, r3, #9
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	431a      	orrs	r2, r3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bb2:	3b01      	subs	r3, #1
 8003bb4:	041b      	lsls	r3, r3, #16
 8003bb6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003bba:	431a      	orrs	r2, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bc0:	3b01      	subs	r3, #1
 8003bc2:	061b      	lsls	r3, r3, #24
 8003bc4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003bc8:	4923      	ldr	r1, [pc, #140]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003bce:	4b22      	ldr	r3, [pc, #136]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd2:	4a21      	ldr	r2, [pc, #132]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003bd4:	f023 0301 	bic.w	r3, r3, #1
 8003bd8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003bda:	4b1f      	ldr	r3, [pc, #124]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003bdc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003bde:	4b21      	ldr	r3, [pc, #132]	@ (8003c64 <HAL_RCC_OscConfig+0x778>)
 8003be0:	4013      	ands	r3, r2
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003be6:	00d2      	lsls	r2, r2, #3
 8003be8:	491b      	ldr	r1, [pc, #108]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003bea:	4313      	orrs	r3, r2
 8003bec:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003bee:	4b1a      	ldr	r3, [pc, #104]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bf2:	f023 020c 	bic.w	r2, r3, #12
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfa:	4917      	ldr	r1, [pc, #92]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003c00:	4b15      	ldr	r3, [pc, #84]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c04:	f023 0202 	bic.w	r2, r3, #2
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c0c:	4912      	ldr	r1, [pc, #72]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003c12:	4b11      	ldr	r3, [pc, #68]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c16:	4a10      	ldr	r2, [pc, #64]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003c18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c1e:	4b0e      	ldr	r3, [pc, #56]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c22:	4a0d      	ldr	r2, [pc, #52]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003c24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c28:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c2e:	4a0a      	ldr	r2, [pc, #40]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003c30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003c36:	4b08      	ldr	r3, [pc, #32]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c3a:	4a07      	ldr	r2, [pc, #28]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003c3c:	f043 0301 	orr.w	r3, r3, #1
 8003c40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c42:	4b05      	ldr	r3, [pc, #20]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a04      	ldr	r2, [pc, #16]	@ (8003c58 <HAL_RCC_OscConfig+0x76c>)
 8003c48:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c4e:	f7fe f941 	bl	8001ed4 <HAL_GetTick>
 8003c52:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003c54:	e011      	b.n	8003c7a <HAL_RCC_OscConfig+0x78e>
 8003c56:	bf00      	nop
 8003c58:	58024400 	.word	0x58024400
 8003c5c:	58024800 	.word	0x58024800
 8003c60:	fffffc0c 	.word	0xfffffc0c
 8003c64:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c68:	f7fe f934 	bl	8001ed4 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e08a      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003c7a:	4b47      	ldr	r3, [pc, #284]	@ (8003d98 <HAL_RCC_OscConfig+0x8ac>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d0f0      	beq.n	8003c68 <HAL_RCC_OscConfig+0x77c>
 8003c86:	e082      	b.n	8003d8e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c88:	4b43      	ldr	r3, [pc, #268]	@ (8003d98 <HAL_RCC_OscConfig+0x8ac>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a42      	ldr	r2, [pc, #264]	@ (8003d98 <HAL_RCC_OscConfig+0x8ac>)
 8003c8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c94:	f7fe f91e 	bl	8001ed4 <HAL_GetTick>
 8003c98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c9a:	e008      	b.n	8003cae <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c9c:	f7fe f91a 	bl	8001ed4 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e070      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003cae:	4b3a      	ldr	r3, [pc, #232]	@ (8003d98 <HAL_RCC_OscConfig+0x8ac>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1f0      	bne.n	8003c9c <HAL_RCC_OscConfig+0x7b0>
 8003cba:	e068      	b.n	8003d8e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003cbc:	4b36      	ldr	r3, [pc, #216]	@ (8003d98 <HAL_RCC_OscConfig+0x8ac>)
 8003cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003cc2:	4b35      	ldr	r3, [pc, #212]	@ (8003d98 <HAL_RCC_OscConfig+0x8ac>)
 8003cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d031      	beq.n	8003d34 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	f003 0203 	and.w	r2, r3, #3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d12a      	bne.n	8003d34 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	091b      	lsrs	r3, r3, #4
 8003ce2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d122      	bne.n	8003d34 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d11a      	bne.n	8003d34 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	0a5b      	lsrs	r3, r3, #9
 8003d02:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d0a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d111      	bne.n	8003d34 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	0c1b      	lsrs	r3, r3, #16
 8003d14:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d1c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d108      	bne.n	8003d34 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	0e1b      	lsrs	r3, r3, #24
 8003d26:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d2e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d001      	beq.n	8003d38 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e02b      	b.n	8003d90 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003d38:	4b17      	ldr	r3, [pc, #92]	@ (8003d98 <HAL_RCC_OscConfig+0x8ac>)
 8003d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d3c:	08db      	lsrs	r3, r3, #3
 8003d3e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003d42:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d48:	693a      	ldr	r2, [r7, #16]
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d01f      	beq.n	8003d8e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003d4e:	4b12      	ldr	r3, [pc, #72]	@ (8003d98 <HAL_RCC_OscConfig+0x8ac>)
 8003d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d52:	4a11      	ldr	r2, [pc, #68]	@ (8003d98 <HAL_RCC_OscConfig+0x8ac>)
 8003d54:	f023 0301 	bic.w	r3, r3, #1
 8003d58:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003d5a:	f7fe f8bb 	bl	8001ed4 <HAL_GetTick>
 8003d5e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003d60:	bf00      	nop
 8003d62:	f7fe f8b7 	bl	8001ed4 <HAL_GetTick>
 8003d66:	4602      	mov	r2, r0
 8003d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d0f9      	beq.n	8003d62 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d98 <HAL_RCC_OscConfig+0x8ac>)
 8003d70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d72:	4b0a      	ldr	r3, [pc, #40]	@ (8003d9c <HAL_RCC_OscConfig+0x8b0>)
 8003d74:	4013      	ands	r3, r2
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003d7a:	00d2      	lsls	r2, r2, #3
 8003d7c:	4906      	ldr	r1, [pc, #24]	@ (8003d98 <HAL_RCC_OscConfig+0x8ac>)
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003d82:	4b05      	ldr	r3, [pc, #20]	@ (8003d98 <HAL_RCC_OscConfig+0x8ac>)
 8003d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d86:	4a04      	ldr	r2, [pc, #16]	@ (8003d98 <HAL_RCC_OscConfig+0x8ac>)
 8003d88:	f043 0301 	orr.w	r3, r3, #1
 8003d8c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003d8e:	2300      	movs	r3, #0
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3730      	adds	r7, #48	@ 0x30
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	58024400 	.word	0x58024400
 8003d9c:	ffff0007 	.word	0xffff0007

08003da0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b086      	sub	sp, #24
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d101      	bne.n	8003db4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e19c      	b.n	80040ee <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003db4:	4b8a      	ldr	r3, [pc, #552]	@ (8003fe0 <HAL_RCC_ClockConfig+0x240>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 030f 	and.w	r3, r3, #15
 8003dbc:	683a      	ldr	r2, [r7, #0]
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d910      	bls.n	8003de4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dc2:	4b87      	ldr	r3, [pc, #540]	@ (8003fe0 <HAL_RCC_ClockConfig+0x240>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f023 020f 	bic.w	r2, r3, #15
 8003dca:	4985      	ldr	r1, [pc, #532]	@ (8003fe0 <HAL_RCC_ClockConfig+0x240>)
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dd2:	4b83      	ldr	r3, [pc, #524]	@ (8003fe0 <HAL_RCC_ClockConfig+0x240>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 030f 	and.w	r3, r3, #15
 8003dda:	683a      	ldr	r2, [r7, #0]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d001      	beq.n	8003de4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e184      	b.n	80040ee <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0304 	and.w	r3, r3, #4
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d010      	beq.n	8003e12 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	691a      	ldr	r2, [r3, #16]
 8003df4:	4b7b      	ldr	r3, [pc, #492]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003df6:	699b      	ldr	r3, [r3, #24]
 8003df8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d908      	bls.n	8003e12 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003e00:	4b78      	ldr	r3, [pc, #480]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003e02:	699b      	ldr	r3, [r3, #24]
 8003e04:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	691b      	ldr	r3, [r3, #16]
 8003e0c:	4975      	ldr	r1, [pc, #468]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0308 	and.w	r3, r3, #8
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d010      	beq.n	8003e40 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	695a      	ldr	r2, [r3, #20]
 8003e22:	4b70      	ldr	r3, [pc, #448]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003e24:	69db      	ldr	r3, [r3, #28]
 8003e26:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d908      	bls.n	8003e40 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003e2e:	4b6d      	ldr	r3, [pc, #436]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003e30:	69db      	ldr	r3, [r3, #28]
 8003e32:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	496a      	ldr	r1, [pc, #424]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0310 	and.w	r3, r3, #16
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d010      	beq.n	8003e6e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	699a      	ldr	r2, [r3, #24]
 8003e50:	4b64      	ldr	r3, [pc, #400]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003e52:	69db      	ldr	r3, [r3, #28]
 8003e54:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d908      	bls.n	8003e6e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003e5c:	4b61      	ldr	r3, [pc, #388]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003e5e:	69db      	ldr	r3, [r3, #28]
 8003e60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	495e      	ldr	r1, [pc, #376]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0320 	and.w	r3, r3, #32
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d010      	beq.n	8003e9c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	69da      	ldr	r2, [r3, #28]
 8003e7e:	4b59      	ldr	r3, [pc, #356]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003e80:	6a1b      	ldr	r3, [r3, #32]
 8003e82:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d908      	bls.n	8003e9c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003e8a:	4b56      	ldr	r3, [pc, #344]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003e8c:	6a1b      	ldr	r3, [r3, #32]
 8003e8e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	69db      	ldr	r3, [r3, #28]
 8003e96:	4953      	ldr	r1, [pc, #332]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0302 	and.w	r3, r3, #2
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d010      	beq.n	8003eca <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	68da      	ldr	r2, [r3, #12]
 8003eac:	4b4d      	ldr	r3, [pc, #308]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	f003 030f 	and.w	r3, r3, #15
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d908      	bls.n	8003eca <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003eb8:	4b4a      	ldr	r3, [pc, #296]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003eba:	699b      	ldr	r3, [r3, #24]
 8003ebc:	f023 020f 	bic.w	r2, r3, #15
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	4947      	ldr	r1, [pc, #284]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0301 	and.w	r3, r3, #1
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d055      	beq.n	8003f82 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003ed6:	4b43      	ldr	r3, [pc, #268]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003ed8:	699b      	ldr	r3, [r3, #24]
 8003eda:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	4940      	ldr	r1, [pc, #256]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d107      	bne.n	8003f00 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003ef0:	4b3c      	ldr	r3, [pc, #240]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d121      	bne.n	8003f40 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e0f6      	b.n	80040ee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	2b03      	cmp	r3, #3
 8003f06:	d107      	bne.n	8003f18 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003f08:	4b36      	ldr	r3, [pc, #216]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d115      	bne.n	8003f40 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e0ea      	b.n	80040ee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d107      	bne.n	8003f30 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003f20:	4b30      	ldr	r3, [pc, #192]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d109      	bne.n	8003f40 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e0de      	b.n	80040ee <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003f30:	4b2c      	ldr	r3, [pc, #176]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0304 	and.w	r3, r3, #4
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d101      	bne.n	8003f40 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e0d6      	b.n	80040ee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f40:	4b28      	ldr	r3, [pc, #160]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	f023 0207 	bic.w	r2, r3, #7
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	4925      	ldr	r1, [pc, #148]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f52:	f7fd ffbf 	bl	8001ed4 <HAL_GetTick>
 8003f56:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f58:	e00a      	b.n	8003f70 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f5a:	f7fd ffbb 	bl	8001ed4 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d901      	bls.n	8003f70 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e0be      	b.n	80040ee <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f70:	4b1c      	ldr	r3, [pc, #112]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003f72:	691b      	ldr	r3, [r3, #16]
 8003f74:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	00db      	lsls	r3, r3, #3
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d1eb      	bne.n	8003f5a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d010      	beq.n	8003fb0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	68da      	ldr	r2, [r3, #12]
 8003f92:	4b14      	ldr	r3, [pc, #80]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	f003 030f 	and.w	r3, r3, #15
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d208      	bcs.n	8003fb0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f9e:	4b11      	ldr	r3, [pc, #68]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003fa0:	699b      	ldr	r3, [r3, #24]
 8003fa2:	f023 020f 	bic.w	r2, r3, #15
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	490e      	ldr	r1, [pc, #56]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8003fe0 <HAL_RCC_ClockConfig+0x240>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 030f 	and.w	r3, r3, #15
 8003fb8:	683a      	ldr	r2, [r7, #0]
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d214      	bcs.n	8003fe8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fbe:	4b08      	ldr	r3, [pc, #32]	@ (8003fe0 <HAL_RCC_ClockConfig+0x240>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f023 020f 	bic.w	r2, r3, #15
 8003fc6:	4906      	ldr	r1, [pc, #24]	@ (8003fe0 <HAL_RCC_ClockConfig+0x240>)
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fce:	4b04      	ldr	r3, [pc, #16]	@ (8003fe0 <HAL_RCC_ClockConfig+0x240>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 030f 	and.w	r3, r3, #15
 8003fd6:	683a      	ldr	r2, [r7, #0]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d005      	beq.n	8003fe8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e086      	b.n	80040ee <HAL_RCC_ClockConfig+0x34e>
 8003fe0:	52002000 	.word	0x52002000
 8003fe4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0304 	and.w	r3, r3, #4
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d010      	beq.n	8004016 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691a      	ldr	r2, [r3, #16]
 8003ff8:	4b3f      	ldr	r3, [pc, #252]	@ (80040f8 <HAL_RCC_ClockConfig+0x358>)
 8003ffa:	699b      	ldr	r3, [r3, #24]
 8003ffc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004000:	429a      	cmp	r2, r3
 8004002:	d208      	bcs.n	8004016 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004004:	4b3c      	ldr	r3, [pc, #240]	@ (80040f8 <HAL_RCC_ClockConfig+0x358>)
 8004006:	699b      	ldr	r3, [r3, #24]
 8004008:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	4939      	ldr	r1, [pc, #228]	@ (80040f8 <HAL_RCC_ClockConfig+0x358>)
 8004012:	4313      	orrs	r3, r2
 8004014:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0308 	and.w	r3, r3, #8
 800401e:	2b00      	cmp	r3, #0
 8004020:	d010      	beq.n	8004044 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	695a      	ldr	r2, [r3, #20]
 8004026:	4b34      	ldr	r3, [pc, #208]	@ (80040f8 <HAL_RCC_ClockConfig+0x358>)
 8004028:	69db      	ldr	r3, [r3, #28]
 800402a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800402e:	429a      	cmp	r2, r3
 8004030:	d208      	bcs.n	8004044 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004032:	4b31      	ldr	r3, [pc, #196]	@ (80040f8 <HAL_RCC_ClockConfig+0x358>)
 8004034:	69db      	ldr	r3, [r3, #28]
 8004036:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	492e      	ldr	r1, [pc, #184]	@ (80040f8 <HAL_RCC_ClockConfig+0x358>)
 8004040:	4313      	orrs	r3, r2
 8004042:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0310 	and.w	r3, r3, #16
 800404c:	2b00      	cmp	r3, #0
 800404e:	d010      	beq.n	8004072 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	699a      	ldr	r2, [r3, #24]
 8004054:	4b28      	ldr	r3, [pc, #160]	@ (80040f8 <HAL_RCC_ClockConfig+0x358>)
 8004056:	69db      	ldr	r3, [r3, #28]
 8004058:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800405c:	429a      	cmp	r2, r3
 800405e:	d208      	bcs.n	8004072 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004060:	4b25      	ldr	r3, [pc, #148]	@ (80040f8 <HAL_RCC_ClockConfig+0x358>)
 8004062:	69db      	ldr	r3, [r3, #28]
 8004064:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	699b      	ldr	r3, [r3, #24]
 800406c:	4922      	ldr	r1, [pc, #136]	@ (80040f8 <HAL_RCC_ClockConfig+0x358>)
 800406e:	4313      	orrs	r3, r2
 8004070:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0320 	and.w	r3, r3, #32
 800407a:	2b00      	cmp	r3, #0
 800407c:	d010      	beq.n	80040a0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	69da      	ldr	r2, [r3, #28]
 8004082:	4b1d      	ldr	r3, [pc, #116]	@ (80040f8 <HAL_RCC_ClockConfig+0x358>)
 8004084:	6a1b      	ldr	r3, [r3, #32]
 8004086:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800408a:	429a      	cmp	r2, r3
 800408c:	d208      	bcs.n	80040a0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800408e:	4b1a      	ldr	r3, [pc, #104]	@ (80040f8 <HAL_RCC_ClockConfig+0x358>)
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	69db      	ldr	r3, [r3, #28]
 800409a:	4917      	ldr	r1, [pc, #92]	@ (80040f8 <HAL_RCC_ClockConfig+0x358>)
 800409c:	4313      	orrs	r3, r2
 800409e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80040a0:	f000 f834 	bl	800410c <HAL_RCC_GetSysClockFreq>
 80040a4:	4602      	mov	r2, r0
 80040a6:	4b14      	ldr	r3, [pc, #80]	@ (80040f8 <HAL_RCC_ClockConfig+0x358>)
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	0a1b      	lsrs	r3, r3, #8
 80040ac:	f003 030f 	and.w	r3, r3, #15
 80040b0:	4912      	ldr	r1, [pc, #72]	@ (80040fc <HAL_RCC_ClockConfig+0x35c>)
 80040b2:	5ccb      	ldrb	r3, [r1, r3]
 80040b4:	f003 031f 	and.w	r3, r3, #31
 80040b8:	fa22 f303 	lsr.w	r3, r2, r3
 80040bc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80040be:	4b0e      	ldr	r3, [pc, #56]	@ (80040f8 <HAL_RCC_ClockConfig+0x358>)
 80040c0:	699b      	ldr	r3, [r3, #24]
 80040c2:	f003 030f 	and.w	r3, r3, #15
 80040c6:	4a0d      	ldr	r2, [pc, #52]	@ (80040fc <HAL_RCC_ClockConfig+0x35c>)
 80040c8:	5cd3      	ldrb	r3, [r2, r3]
 80040ca:	f003 031f 	and.w	r3, r3, #31
 80040ce:	693a      	ldr	r2, [r7, #16]
 80040d0:	fa22 f303 	lsr.w	r3, r2, r3
 80040d4:	4a0a      	ldr	r2, [pc, #40]	@ (8004100 <HAL_RCC_ClockConfig+0x360>)
 80040d6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80040d8:	4a0a      	ldr	r2, [pc, #40]	@ (8004104 <HAL_RCC_ClockConfig+0x364>)
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80040de:	4b0a      	ldr	r3, [pc, #40]	@ (8004108 <HAL_RCC_ClockConfig+0x368>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4618      	mov	r0, r3
 80040e4:	f7fd feac 	bl	8001e40 <HAL_InitTick>
 80040e8:	4603      	mov	r3, r0
 80040ea:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80040ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3718      	adds	r7, #24
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	58024400 	.word	0x58024400
 80040fc:	0800abf8 	.word	0x0800abf8
 8004100:	24000004 	.word	0x24000004
 8004104:	24000000 	.word	0x24000000
 8004108:	24000008 	.word	0x24000008

0800410c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800410c:	b480      	push	{r7}
 800410e:	b089      	sub	sp, #36	@ 0x24
 8004110:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004112:	4bb3      	ldr	r3, [pc, #716]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004114:	691b      	ldr	r3, [r3, #16]
 8004116:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800411a:	2b18      	cmp	r3, #24
 800411c:	f200 8155 	bhi.w	80043ca <HAL_RCC_GetSysClockFreq+0x2be>
 8004120:	a201      	add	r2, pc, #4	@ (adr r2, 8004128 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004126:	bf00      	nop
 8004128:	0800418d 	.word	0x0800418d
 800412c:	080043cb 	.word	0x080043cb
 8004130:	080043cb 	.word	0x080043cb
 8004134:	080043cb 	.word	0x080043cb
 8004138:	080043cb 	.word	0x080043cb
 800413c:	080043cb 	.word	0x080043cb
 8004140:	080043cb 	.word	0x080043cb
 8004144:	080043cb 	.word	0x080043cb
 8004148:	080041b3 	.word	0x080041b3
 800414c:	080043cb 	.word	0x080043cb
 8004150:	080043cb 	.word	0x080043cb
 8004154:	080043cb 	.word	0x080043cb
 8004158:	080043cb 	.word	0x080043cb
 800415c:	080043cb 	.word	0x080043cb
 8004160:	080043cb 	.word	0x080043cb
 8004164:	080043cb 	.word	0x080043cb
 8004168:	080041b9 	.word	0x080041b9
 800416c:	080043cb 	.word	0x080043cb
 8004170:	080043cb 	.word	0x080043cb
 8004174:	080043cb 	.word	0x080043cb
 8004178:	080043cb 	.word	0x080043cb
 800417c:	080043cb 	.word	0x080043cb
 8004180:	080043cb 	.word	0x080043cb
 8004184:	080043cb 	.word	0x080043cb
 8004188:	080041bf 	.word	0x080041bf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800418c:	4b94      	ldr	r3, [pc, #592]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0320 	and.w	r3, r3, #32
 8004194:	2b00      	cmp	r3, #0
 8004196:	d009      	beq.n	80041ac <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004198:	4b91      	ldr	r3, [pc, #580]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	08db      	lsrs	r3, r3, #3
 800419e:	f003 0303 	and.w	r3, r3, #3
 80041a2:	4a90      	ldr	r2, [pc, #576]	@ (80043e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80041a4:	fa22 f303 	lsr.w	r3, r2, r3
 80041a8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80041aa:	e111      	b.n	80043d0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80041ac:	4b8d      	ldr	r3, [pc, #564]	@ (80043e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80041ae:	61bb      	str	r3, [r7, #24]
      break;
 80041b0:	e10e      	b.n	80043d0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80041b2:	4b8d      	ldr	r3, [pc, #564]	@ (80043e8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80041b4:	61bb      	str	r3, [r7, #24]
      break;
 80041b6:	e10b      	b.n	80043d0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80041b8:	4b8c      	ldr	r3, [pc, #560]	@ (80043ec <HAL_RCC_GetSysClockFreq+0x2e0>)
 80041ba:	61bb      	str	r3, [r7, #24]
      break;
 80041bc:	e108      	b.n	80043d0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80041be:	4b88      	ldr	r3, [pc, #544]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c2:	f003 0303 	and.w	r3, r3, #3
 80041c6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80041c8:	4b85      	ldr	r3, [pc, #532]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041cc:	091b      	lsrs	r3, r3, #4
 80041ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041d2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80041d4:	4b82      	ldr	r3, [pc, #520]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041d8:	f003 0301 	and.w	r3, r3, #1
 80041dc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80041de:	4b80      	ldr	r3, [pc, #512]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e2:	08db      	lsrs	r3, r3, #3
 80041e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80041e8:	68fa      	ldr	r2, [r7, #12]
 80041ea:	fb02 f303 	mul.w	r3, r2, r3
 80041ee:	ee07 3a90 	vmov	s15, r3
 80041f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041f6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	f000 80e1 	beq.w	80043c4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	2b02      	cmp	r3, #2
 8004206:	f000 8083 	beq.w	8004310 <HAL_RCC_GetSysClockFreq+0x204>
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	2b02      	cmp	r3, #2
 800420e:	f200 80a1 	bhi.w	8004354 <HAL_RCC_GetSysClockFreq+0x248>
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d003      	beq.n	8004220 <HAL_RCC_GetSysClockFreq+0x114>
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	2b01      	cmp	r3, #1
 800421c:	d056      	beq.n	80042cc <HAL_RCC_GetSysClockFreq+0x1c0>
 800421e:	e099      	b.n	8004354 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004220:	4b6f      	ldr	r3, [pc, #444]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0320 	and.w	r3, r3, #32
 8004228:	2b00      	cmp	r3, #0
 800422a:	d02d      	beq.n	8004288 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800422c:	4b6c      	ldr	r3, [pc, #432]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	08db      	lsrs	r3, r3, #3
 8004232:	f003 0303 	and.w	r3, r3, #3
 8004236:	4a6b      	ldr	r2, [pc, #428]	@ (80043e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004238:	fa22 f303 	lsr.w	r3, r2, r3
 800423c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	ee07 3a90 	vmov	s15, r3
 8004244:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	ee07 3a90 	vmov	s15, r3
 800424e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004252:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004256:	4b62      	ldr	r3, [pc, #392]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800425a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800425e:	ee07 3a90 	vmov	s15, r3
 8004262:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004266:	ed97 6a02 	vldr	s12, [r7, #8]
 800426a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80043f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800426e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004272:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004276:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800427a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800427e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004282:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004286:	e087      	b.n	8004398 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	ee07 3a90 	vmov	s15, r3
 800428e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004292:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80043f4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004296:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800429a:	4b51      	ldr	r3, [pc, #324]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800429c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800429e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042a2:	ee07 3a90 	vmov	s15, r3
 80042a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80042ae:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80043f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80042b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042c6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80042ca:	e065      	b.n	8004398 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	ee07 3a90 	vmov	s15, r3
 80042d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042d6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80043f8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80042da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042de:	4b40      	ldr	r3, [pc, #256]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042e6:	ee07 3a90 	vmov	s15, r3
 80042ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80042f2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80043f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80042f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004302:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004306:	ee67 7a27 	vmul.f32	s15, s14, s15
 800430a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800430e:	e043      	b.n	8004398 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	ee07 3a90 	vmov	s15, r3
 8004316:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800431a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80043fc <HAL_RCC_GetSysClockFreq+0x2f0>
 800431e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004322:	4b2f      	ldr	r3, [pc, #188]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800432a:	ee07 3a90 	vmov	s15, r3
 800432e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004332:	ed97 6a02 	vldr	s12, [r7, #8]
 8004336:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80043f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800433a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800433e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004342:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004346:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800434a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800434e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004352:	e021      	b.n	8004398 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	ee07 3a90 	vmov	s15, r3
 800435a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800435e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80043f8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004362:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004366:	4b1e      	ldr	r3, [pc, #120]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800436a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800436e:	ee07 3a90 	vmov	s15, r3
 8004372:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004376:	ed97 6a02 	vldr	s12, [r7, #8]
 800437a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80043f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800437e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004382:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004386:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800438a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800438e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004392:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004396:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004398:	4b11      	ldr	r3, [pc, #68]	@ (80043e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800439a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800439c:	0a5b      	lsrs	r3, r3, #9
 800439e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043a2:	3301      	adds	r3, #1
 80043a4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	ee07 3a90 	vmov	s15, r3
 80043ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80043b0:	edd7 6a07 	vldr	s13, [r7, #28]
 80043b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043bc:	ee17 3a90 	vmov	r3, s15
 80043c0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80043c2:	e005      	b.n	80043d0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80043c4:	2300      	movs	r3, #0
 80043c6:	61bb      	str	r3, [r7, #24]
      break;
 80043c8:	e002      	b.n	80043d0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80043ca:	4b07      	ldr	r3, [pc, #28]	@ (80043e8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80043cc:	61bb      	str	r3, [r7, #24]
      break;
 80043ce:	bf00      	nop
  }

  return sysclockfreq;
 80043d0:	69bb      	ldr	r3, [r7, #24]
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3724      	adds	r7, #36	@ 0x24
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	58024400 	.word	0x58024400
 80043e4:	03d09000 	.word	0x03d09000
 80043e8:	003d0900 	.word	0x003d0900
 80043ec:	00f42400 	.word	0x00f42400
 80043f0:	46000000 	.word	0x46000000
 80043f4:	4c742400 	.word	0x4c742400
 80043f8:	4a742400 	.word	0x4a742400
 80043fc:	4b742400 	.word	0x4b742400

08004400 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004406:	f7ff fe81 	bl	800410c <HAL_RCC_GetSysClockFreq>
 800440a:	4602      	mov	r2, r0
 800440c:	4b10      	ldr	r3, [pc, #64]	@ (8004450 <HAL_RCC_GetHCLKFreq+0x50>)
 800440e:	699b      	ldr	r3, [r3, #24]
 8004410:	0a1b      	lsrs	r3, r3, #8
 8004412:	f003 030f 	and.w	r3, r3, #15
 8004416:	490f      	ldr	r1, [pc, #60]	@ (8004454 <HAL_RCC_GetHCLKFreq+0x54>)
 8004418:	5ccb      	ldrb	r3, [r1, r3]
 800441a:	f003 031f 	and.w	r3, r3, #31
 800441e:	fa22 f303 	lsr.w	r3, r2, r3
 8004422:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004424:	4b0a      	ldr	r3, [pc, #40]	@ (8004450 <HAL_RCC_GetHCLKFreq+0x50>)
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	f003 030f 	and.w	r3, r3, #15
 800442c:	4a09      	ldr	r2, [pc, #36]	@ (8004454 <HAL_RCC_GetHCLKFreq+0x54>)
 800442e:	5cd3      	ldrb	r3, [r2, r3]
 8004430:	f003 031f 	and.w	r3, r3, #31
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	fa22 f303 	lsr.w	r3, r2, r3
 800443a:	4a07      	ldr	r2, [pc, #28]	@ (8004458 <HAL_RCC_GetHCLKFreq+0x58>)
 800443c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800443e:	4a07      	ldr	r2, [pc, #28]	@ (800445c <HAL_RCC_GetHCLKFreq+0x5c>)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004444:	4b04      	ldr	r3, [pc, #16]	@ (8004458 <HAL_RCC_GetHCLKFreq+0x58>)
 8004446:	681b      	ldr	r3, [r3, #0]
}
 8004448:	4618      	mov	r0, r3
 800444a:	3708      	adds	r7, #8
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}
 8004450:	58024400 	.word	0x58024400
 8004454:	0800abf8 	.word	0x0800abf8
 8004458:	24000004 	.word	0x24000004
 800445c:	24000000 	.word	0x24000000

08004460 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004464:	f7ff ffcc 	bl	8004400 <HAL_RCC_GetHCLKFreq>
 8004468:	4602      	mov	r2, r0
 800446a:	4b06      	ldr	r3, [pc, #24]	@ (8004484 <HAL_RCC_GetPCLK1Freq+0x24>)
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	091b      	lsrs	r3, r3, #4
 8004470:	f003 0307 	and.w	r3, r3, #7
 8004474:	4904      	ldr	r1, [pc, #16]	@ (8004488 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004476:	5ccb      	ldrb	r3, [r1, r3]
 8004478:	f003 031f 	and.w	r3, r3, #31
 800447c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004480:	4618      	mov	r0, r3
 8004482:	bd80      	pop	{r7, pc}
 8004484:	58024400 	.word	0x58024400
 8004488:	0800abf8 	.word	0x0800abf8

0800448c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004490:	f7ff ffb6 	bl	8004400 <HAL_RCC_GetHCLKFreq>
 8004494:	4602      	mov	r2, r0
 8004496:	4b06      	ldr	r3, [pc, #24]	@ (80044b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004498:	69db      	ldr	r3, [r3, #28]
 800449a:	0a1b      	lsrs	r3, r3, #8
 800449c:	f003 0307 	and.w	r3, r3, #7
 80044a0:	4904      	ldr	r1, [pc, #16]	@ (80044b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80044a2:	5ccb      	ldrb	r3, [r1, r3]
 80044a4:	f003 031f 	and.w	r3, r3, #31
 80044a8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	bd80      	pop	{r7, pc}
 80044b0:	58024400 	.word	0x58024400
 80044b4:	0800abf8 	.word	0x0800abf8

080044b8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044bc:	b0ca      	sub	sp, #296	@ 0x128
 80044be:	af00      	add	r7, sp, #0
 80044c0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80044c4:	2300      	movs	r3, #0
 80044c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80044ca:	2300      	movs	r3, #0
 80044cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80044d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044d8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80044dc:	2500      	movs	r5, #0
 80044de:	ea54 0305 	orrs.w	r3, r4, r5
 80044e2:	d049      	beq.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80044e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80044ea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80044ee:	d02f      	beq.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80044f0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80044f4:	d828      	bhi.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80044f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044fa:	d01a      	beq.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80044fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004500:	d822      	bhi.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004502:	2b00      	cmp	r3, #0
 8004504:	d003      	beq.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004506:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800450a:	d007      	beq.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800450c:	e01c      	b.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800450e:	4bb8      	ldr	r3, [pc, #736]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004512:	4ab7      	ldr	r2, [pc, #732]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004514:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004518:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800451a:	e01a      	b.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800451c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004520:	3308      	adds	r3, #8
 8004522:	2102      	movs	r1, #2
 8004524:	4618      	mov	r0, r3
 8004526:	f001 fc8f 	bl	8005e48 <RCCEx_PLL2_Config>
 800452a:	4603      	mov	r3, r0
 800452c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004530:	e00f      	b.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004536:	3328      	adds	r3, #40	@ 0x28
 8004538:	2102      	movs	r1, #2
 800453a:	4618      	mov	r0, r3
 800453c:	f001 fd36 	bl	8005fac <RCCEx_PLL3_Config>
 8004540:	4603      	mov	r3, r0
 8004542:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004546:	e004      	b.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800454e:	e000      	b.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004550:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004552:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004556:	2b00      	cmp	r3, #0
 8004558:	d10a      	bne.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800455a:	4ba5      	ldr	r3, [pc, #660]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800455c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800455e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004562:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004566:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004568:	4aa1      	ldr	r2, [pc, #644]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800456a:	430b      	orrs	r3, r1
 800456c:	6513      	str	r3, [r2, #80]	@ 0x50
 800456e:	e003      	b.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004570:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004574:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800457c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004580:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004584:	f04f 0900 	mov.w	r9, #0
 8004588:	ea58 0309 	orrs.w	r3, r8, r9
 800458c:	d047      	beq.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800458e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004594:	2b04      	cmp	r3, #4
 8004596:	d82a      	bhi.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004598:	a201      	add	r2, pc, #4	@ (adr r2, 80045a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800459a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800459e:	bf00      	nop
 80045a0:	080045b5 	.word	0x080045b5
 80045a4:	080045c3 	.word	0x080045c3
 80045a8:	080045d9 	.word	0x080045d9
 80045ac:	080045f7 	.word	0x080045f7
 80045b0:	080045f7 	.word	0x080045f7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045b4:	4b8e      	ldr	r3, [pc, #568]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045b8:	4a8d      	ldr	r2, [pc, #564]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045c0:	e01a      	b.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80045c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045c6:	3308      	adds	r3, #8
 80045c8:	2100      	movs	r1, #0
 80045ca:	4618      	mov	r0, r3
 80045cc:	f001 fc3c 	bl	8005e48 <RCCEx_PLL2_Config>
 80045d0:	4603      	mov	r3, r0
 80045d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045d6:	e00f      	b.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80045d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045dc:	3328      	adds	r3, #40	@ 0x28
 80045de:	2100      	movs	r1, #0
 80045e0:	4618      	mov	r0, r3
 80045e2:	f001 fce3 	bl	8005fac <RCCEx_PLL3_Config>
 80045e6:	4603      	mov	r3, r0
 80045e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045ec:	e004      	b.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045f4:	e000      	b.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80045f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d10a      	bne.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004600:	4b7b      	ldr	r3, [pc, #492]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004602:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004604:	f023 0107 	bic.w	r1, r3, #7
 8004608:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800460c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800460e:	4a78      	ldr	r2, [pc, #480]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004610:	430b      	orrs	r3, r1
 8004612:	6513      	str	r3, [r2, #80]	@ 0x50
 8004614:	e003      	b.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004616:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800461a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800461e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004626:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800462a:	f04f 0b00 	mov.w	fp, #0
 800462e:	ea5a 030b 	orrs.w	r3, sl, fp
 8004632:	d04c      	beq.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004638:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800463a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800463e:	d030      	beq.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004640:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004644:	d829      	bhi.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004646:	2bc0      	cmp	r3, #192	@ 0xc0
 8004648:	d02d      	beq.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800464a:	2bc0      	cmp	r3, #192	@ 0xc0
 800464c:	d825      	bhi.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800464e:	2b80      	cmp	r3, #128	@ 0x80
 8004650:	d018      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004652:	2b80      	cmp	r3, #128	@ 0x80
 8004654:	d821      	bhi.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004656:	2b00      	cmp	r3, #0
 8004658:	d002      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800465a:	2b40      	cmp	r3, #64	@ 0x40
 800465c:	d007      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800465e:	e01c      	b.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004660:	4b63      	ldr	r3, [pc, #396]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004664:	4a62      	ldr	r2, [pc, #392]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004666:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800466a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800466c:	e01c      	b.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800466e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004672:	3308      	adds	r3, #8
 8004674:	2100      	movs	r1, #0
 8004676:	4618      	mov	r0, r3
 8004678:	f001 fbe6 	bl	8005e48 <RCCEx_PLL2_Config>
 800467c:	4603      	mov	r3, r0
 800467e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004682:	e011      	b.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004684:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004688:	3328      	adds	r3, #40	@ 0x28
 800468a:	2100      	movs	r1, #0
 800468c:	4618      	mov	r0, r3
 800468e:	f001 fc8d 	bl	8005fac <RCCEx_PLL3_Config>
 8004692:	4603      	mov	r3, r0
 8004694:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004698:	e006      	b.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046a0:	e002      	b.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80046a2:	bf00      	nop
 80046a4:	e000      	b.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80046a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d10a      	bne.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80046b0:	4b4f      	ldr	r3, [pc, #316]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80046b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046b4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80046b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046be:	4a4c      	ldr	r2, [pc, #304]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80046c0:	430b      	orrs	r3, r1
 80046c2:	6513      	str	r3, [r2, #80]	@ 0x50
 80046c4:	e003      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80046ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046d6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80046da:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80046de:	2300      	movs	r3, #0
 80046e0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80046e4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80046e8:	460b      	mov	r3, r1
 80046ea:	4313      	orrs	r3, r2
 80046ec:	d053      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80046ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80046f6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80046fa:	d035      	beq.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80046fc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004700:	d82e      	bhi.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004702:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004706:	d031      	beq.n	800476c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004708:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800470c:	d828      	bhi.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800470e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004712:	d01a      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004714:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004718:	d822      	bhi.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800471a:	2b00      	cmp	r3, #0
 800471c:	d003      	beq.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800471e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004722:	d007      	beq.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004724:	e01c      	b.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004726:	4b32      	ldr	r3, [pc, #200]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800472a:	4a31      	ldr	r2, [pc, #196]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800472c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004730:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004732:	e01c      	b.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004734:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004738:	3308      	adds	r3, #8
 800473a:	2100      	movs	r1, #0
 800473c:	4618      	mov	r0, r3
 800473e:	f001 fb83 	bl	8005e48 <RCCEx_PLL2_Config>
 8004742:	4603      	mov	r3, r0
 8004744:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004748:	e011      	b.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800474a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800474e:	3328      	adds	r3, #40	@ 0x28
 8004750:	2100      	movs	r1, #0
 8004752:	4618      	mov	r0, r3
 8004754:	f001 fc2a 	bl	8005fac <RCCEx_PLL3_Config>
 8004758:	4603      	mov	r3, r0
 800475a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800475e:	e006      	b.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004766:	e002      	b.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004768:	bf00      	nop
 800476a:	e000      	b.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800476c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800476e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004772:	2b00      	cmp	r3, #0
 8004774:	d10b      	bne.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004776:	4b1e      	ldr	r3, [pc, #120]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800477a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800477e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004782:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004786:	4a1a      	ldr	r2, [pc, #104]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004788:	430b      	orrs	r3, r1
 800478a:	6593      	str	r3, [r2, #88]	@ 0x58
 800478c:	e003      	b.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800478e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004792:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800479a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800479e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80047a2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80047a6:	2300      	movs	r3, #0
 80047a8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80047ac:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80047b0:	460b      	mov	r3, r1
 80047b2:	4313      	orrs	r3, r2
 80047b4:	d056      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80047b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80047be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80047c2:	d038      	beq.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80047c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80047c8:	d831      	bhi.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80047ca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80047ce:	d034      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x382>
 80047d0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80047d4:	d82b      	bhi.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80047d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80047da:	d01d      	beq.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80047dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80047e0:	d825      	bhi.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d006      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80047e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80047ea:	d00a      	beq.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80047ec:	e01f      	b.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80047ee:	bf00      	nop
 80047f0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047f4:	4ba2      	ldr	r3, [pc, #648]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f8:	4aa1      	ldr	r2, [pc, #644]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004800:	e01c      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004802:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004806:	3308      	adds	r3, #8
 8004808:	2100      	movs	r1, #0
 800480a:	4618      	mov	r0, r3
 800480c:	f001 fb1c 	bl	8005e48 <RCCEx_PLL2_Config>
 8004810:	4603      	mov	r3, r0
 8004812:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004816:	e011      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800481c:	3328      	adds	r3, #40	@ 0x28
 800481e:	2100      	movs	r1, #0
 8004820:	4618      	mov	r0, r3
 8004822:	f001 fbc3 	bl	8005fac <RCCEx_PLL3_Config>
 8004826:	4603      	mov	r3, r0
 8004828:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800482c:	e006      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004834:	e002      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004836:	bf00      	nop
 8004838:	e000      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800483a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800483c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004840:	2b00      	cmp	r3, #0
 8004842:	d10b      	bne.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004844:	4b8e      	ldr	r3, [pc, #568]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004848:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800484c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004850:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004854:	4a8a      	ldr	r2, [pc, #552]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004856:	430b      	orrs	r3, r1
 8004858:	6593      	str	r3, [r2, #88]	@ 0x58
 800485a:	e003      	b.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800485c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004860:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004864:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800486c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004870:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004874:	2300      	movs	r3, #0
 8004876:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800487a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800487e:	460b      	mov	r3, r1
 8004880:	4313      	orrs	r3, r2
 8004882:	d03a      	beq.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800488a:	2b30      	cmp	r3, #48	@ 0x30
 800488c:	d01f      	beq.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x416>
 800488e:	2b30      	cmp	r3, #48	@ 0x30
 8004890:	d819      	bhi.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004892:	2b20      	cmp	r3, #32
 8004894:	d00c      	beq.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004896:	2b20      	cmp	r3, #32
 8004898:	d815      	bhi.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800489a:	2b00      	cmp	r3, #0
 800489c:	d019      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800489e:	2b10      	cmp	r3, #16
 80048a0:	d111      	bne.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048a2:	4b77      	ldr	r3, [pc, #476]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048a6:	4a76      	ldr	r2, [pc, #472]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80048ae:	e011      	b.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80048b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048b4:	3308      	adds	r3, #8
 80048b6:	2102      	movs	r1, #2
 80048b8:	4618      	mov	r0, r3
 80048ba:	f001 fac5 	bl	8005e48 <RCCEx_PLL2_Config>
 80048be:	4603      	mov	r3, r0
 80048c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80048c4:	e006      	b.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048cc:	e002      	b.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80048ce:	bf00      	nop
 80048d0:	e000      	b.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80048d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d10a      	bne.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80048dc:	4b68      	ldr	r3, [pc, #416]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048e0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80048e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048ea:	4a65      	ldr	r2, [pc, #404]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048ec:	430b      	orrs	r3, r1
 80048ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80048f0:	e003      	b.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80048fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004902:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004906:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800490a:	2300      	movs	r3, #0
 800490c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004910:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004914:	460b      	mov	r3, r1
 8004916:	4313      	orrs	r3, r2
 8004918:	d051      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800491a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800491e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004920:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004924:	d035      	beq.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004926:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800492a:	d82e      	bhi.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800492c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004930:	d031      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004932:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004936:	d828      	bhi.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004938:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800493c:	d01a      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800493e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004942:	d822      	bhi.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004944:	2b00      	cmp	r3, #0
 8004946:	d003      	beq.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004948:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800494c:	d007      	beq.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800494e:	e01c      	b.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004950:	4b4b      	ldr	r3, [pc, #300]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004954:	4a4a      	ldr	r2, [pc, #296]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004956:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800495a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800495c:	e01c      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800495e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004962:	3308      	adds	r3, #8
 8004964:	2100      	movs	r1, #0
 8004966:	4618      	mov	r0, r3
 8004968:	f001 fa6e 	bl	8005e48 <RCCEx_PLL2_Config>
 800496c:	4603      	mov	r3, r0
 800496e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004972:	e011      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004974:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004978:	3328      	adds	r3, #40	@ 0x28
 800497a:	2100      	movs	r1, #0
 800497c:	4618      	mov	r0, r3
 800497e:	f001 fb15 	bl	8005fac <RCCEx_PLL3_Config>
 8004982:	4603      	mov	r3, r0
 8004984:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004988:	e006      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004990:	e002      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004992:	bf00      	nop
 8004994:	e000      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004996:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004998:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800499c:	2b00      	cmp	r3, #0
 800499e:	d10a      	bne.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80049a0:	4b37      	ldr	r3, [pc, #220]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80049a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049a4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80049a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049ae:	4a34      	ldr	r2, [pc, #208]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80049b0:	430b      	orrs	r3, r1
 80049b2:	6513      	str	r3, [r2, #80]	@ 0x50
 80049b4:	e003      	b.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80049be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80049ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80049ce:	2300      	movs	r3, #0
 80049d0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80049d4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80049d8:	460b      	mov	r3, r1
 80049da:	4313      	orrs	r3, r2
 80049dc:	d056      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80049de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80049e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80049e8:	d033      	beq.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80049ea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80049ee:	d82c      	bhi.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80049f0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049f4:	d02f      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80049f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049fa:	d826      	bhi.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80049fc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004a00:	d02b      	beq.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004a02:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004a06:	d820      	bhi.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004a08:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a0c:	d012      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004a0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a12:	d81a      	bhi.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d022      	beq.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004a18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a1c:	d115      	bne.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a22:	3308      	adds	r3, #8
 8004a24:	2101      	movs	r1, #1
 8004a26:	4618      	mov	r0, r3
 8004a28:	f001 fa0e 	bl	8005e48 <RCCEx_PLL2_Config>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004a32:	e015      	b.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a38:	3328      	adds	r3, #40	@ 0x28
 8004a3a:	2101      	movs	r1, #1
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f001 fab5 	bl	8005fac <RCCEx_PLL3_Config>
 8004a42:	4603      	mov	r3, r0
 8004a44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004a48:	e00a      	b.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a50:	e006      	b.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004a52:	bf00      	nop
 8004a54:	e004      	b.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004a56:	bf00      	nop
 8004a58:	e002      	b.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004a5a:	bf00      	nop
 8004a5c:	e000      	b.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004a5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d10d      	bne.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004a68:	4b05      	ldr	r3, [pc, #20]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a6c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004a70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a76:	4a02      	ldr	r2, [pc, #8]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a78:	430b      	orrs	r3, r1
 8004a7a:	6513      	str	r3, [r2, #80]	@ 0x50
 8004a7c:	e006      	b.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004a7e:	bf00      	nop
 8004a80:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a94:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004a98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004aa2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004aa6:	460b      	mov	r3, r1
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	d055      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004ab4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ab8:	d033      	beq.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004aba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004abe:	d82c      	bhi.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ac4:	d02f      	beq.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004ac6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aca:	d826      	bhi.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004acc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004ad0:	d02b      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004ad2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004ad6:	d820      	bhi.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004ad8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004adc:	d012      	beq.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004ade:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ae2:	d81a      	bhi.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d022      	beq.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004ae8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004aec:	d115      	bne.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004af2:	3308      	adds	r3, #8
 8004af4:	2101      	movs	r1, #1
 8004af6:	4618      	mov	r0, r3
 8004af8:	f001 f9a6 	bl	8005e48 <RCCEx_PLL2_Config>
 8004afc:	4603      	mov	r3, r0
 8004afe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004b02:	e015      	b.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b08:	3328      	adds	r3, #40	@ 0x28
 8004b0a:	2101      	movs	r1, #1
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f001 fa4d 	bl	8005fac <RCCEx_PLL3_Config>
 8004b12:	4603      	mov	r3, r0
 8004b14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004b18:	e00a      	b.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b20:	e006      	b.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004b22:	bf00      	nop
 8004b24:	e004      	b.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004b26:	bf00      	nop
 8004b28:	e002      	b.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004b2a:	bf00      	nop
 8004b2c:	e000      	b.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004b2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d10b      	bne.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004b38:	4ba3      	ldr	r3, [pc, #652]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b3c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b44:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004b48:	4a9f      	ldr	r2, [pc, #636]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b4a:	430b      	orrs	r3, r1
 8004b4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b4e:	e003      	b.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004b58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b60:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004b64:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004b68:	2300      	movs	r3, #0
 8004b6a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004b6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004b72:	460b      	mov	r3, r1
 8004b74:	4313      	orrs	r3, r2
 8004b76:	d037      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b82:	d00e      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004b84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b88:	d816      	bhi.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d018      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004b8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b92:	d111      	bne.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b94:	4b8c      	ldr	r3, [pc, #560]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b98:	4a8b      	ldr	r2, [pc, #556]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004ba0:	e00f      	b.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ba6:	3308      	adds	r3, #8
 8004ba8:	2101      	movs	r1, #1
 8004baa:	4618      	mov	r0, r3
 8004bac:	f001 f94c 	bl	8005e48 <RCCEx_PLL2_Config>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004bb6:	e004      	b.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bbe:	e000      	b.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004bc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d10a      	bne.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004bca:	4b7f      	ldr	r3, [pc, #508]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bce:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bd8:	4a7b      	ldr	r2, [pc, #492]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bda:	430b      	orrs	r3, r1
 8004bdc:	6513      	str	r3, [r2, #80]	@ 0x50
 8004bde:	e003      	b.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004be0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004be4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bf0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004bf4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004bfe:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004c02:	460b      	mov	r3, r1
 8004c04:	4313      	orrs	r3, r2
 8004c06:	d039      	beq.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004c08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c0e:	2b03      	cmp	r3, #3
 8004c10:	d81c      	bhi.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004c12:	a201      	add	r2, pc, #4	@ (adr r2, 8004c18 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c18:	08004c55 	.word	0x08004c55
 8004c1c:	08004c29 	.word	0x08004c29
 8004c20:	08004c37 	.word	0x08004c37
 8004c24:	08004c55 	.word	0x08004c55
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c28:	4b67      	ldr	r3, [pc, #412]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c2c:	4a66      	ldr	r2, [pc, #408]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004c34:	e00f      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c3a:	3308      	adds	r3, #8
 8004c3c:	2102      	movs	r1, #2
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f001 f902 	bl	8005e48 <RCCEx_PLL2_Config>
 8004c44:	4603      	mov	r3, r0
 8004c46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004c4a:	e004      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c52:	e000      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004c54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d10a      	bne.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004c5e:	4b5a      	ldr	r3, [pc, #360]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c62:	f023 0103 	bic.w	r1, r3, #3
 8004c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c6c:	4a56      	ldr	r2, [pc, #344]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c6e:	430b      	orrs	r3, r1
 8004c70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c72:	e003      	b.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c84:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004c88:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004c92:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004c96:	460b      	mov	r3, r1
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	f000 809f 	beq.w	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c9e:	4b4b      	ldr	r3, [pc, #300]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a4a      	ldr	r2, [pc, #296]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004ca4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ca8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004caa:	f7fd f913 	bl	8001ed4 <HAL_GetTick>
 8004cae:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004cb2:	e00b      	b.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cb4:	f7fd f90e 	bl	8001ed4 <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	2b64      	cmp	r3, #100	@ 0x64
 8004cc2:	d903      	bls.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cca:	e005      	b.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ccc:	4b3f      	ldr	r3, [pc, #252]	@ (8004dcc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d0ed      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004cd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d179      	bne.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004ce0:	4b39      	ldr	r3, [pc, #228]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ce2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ce8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004cec:	4053      	eors	r3, r2
 8004cee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d015      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004cf6:	4b34      	ldr	r3, [pc, #208]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cfe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004d02:	4b31      	ldr	r3, [pc, #196]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d06:	4a30      	ldr	r2, [pc, #192]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d0c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004d0e:	4b2e      	ldr	r3, [pc, #184]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d12:	4a2d      	ldr	r2, [pc, #180]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d18:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004d1a:	4a2b      	ldr	r2, [pc, #172]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d1c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004d20:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d26:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d2e:	d118      	bne.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d30:	f7fd f8d0 	bl	8001ed4 <HAL_GetTick>
 8004d34:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004d38:	e00d      	b.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d3a:	f7fd f8cb 	bl	8001ed4 <HAL_GetTick>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004d44:	1ad2      	subs	r2, r2, r3
 8004d46:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d903      	bls.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004d4e:	2303      	movs	r3, #3
 8004d50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004d54:	e005      	b.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004d56:	4b1c      	ldr	r3, [pc, #112]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d0eb      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004d62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d129      	bne.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d6e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d7a:	d10e      	bne.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004d7c:	4b12      	ldr	r3, [pc, #72]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d7e:	691b      	ldr	r3, [r3, #16]
 8004d80:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d88:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d8c:	091a      	lsrs	r2, r3, #4
 8004d8e:	4b10      	ldr	r3, [pc, #64]	@ (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004d90:	4013      	ands	r3, r2
 8004d92:	4a0d      	ldr	r2, [pc, #52]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d94:	430b      	orrs	r3, r1
 8004d96:	6113      	str	r3, [r2, #16]
 8004d98:	e005      	b.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004d9a:	4b0b      	ldr	r3, [pc, #44]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d9c:	691b      	ldr	r3, [r3, #16]
 8004d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004da0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004da4:	6113      	str	r3, [r2, #16]
 8004da6:	4b08      	ldr	r3, [pc, #32]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004da8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004db2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004db6:	4a04      	ldr	r2, [pc, #16]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004db8:	430b      	orrs	r3, r1
 8004dba:	6713      	str	r3, [r2, #112]	@ 0x70
 8004dbc:	e00e      	b.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004dbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004dc6:	e009      	b.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004dc8:	58024400 	.word	0x58024400
 8004dcc:	58024800 	.word	0x58024800
 8004dd0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dd8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004ddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de4:	f002 0301 	and.w	r3, r2, #1
 8004de8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004dec:	2300      	movs	r3, #0
 8004dee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004df2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004df6:	460b      	mov	r3, r1
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	f000 8089 	beq.w	8004f10 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e04:	2b28      	cmp	r3, #40	@ 0x28
 8004e06:	d86b      	bhi.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004e08:	a201      	add	r2, pc, #4	@ (adr r2, 8004e10 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e0e:	bf00      	nop
 8004e10:	08004ee9 	.word	0x08004ee9
 8004e14:	08004ee1 	.word	0x08004ee1
 8004e18:	08004ee1 	.word	0x08004ee1
 8004e1c:	08004ee1 	.word	0x08004ee1
 8004e20:	08004ee1 	.word	0x08004ee1
 8004e24:	08004ee1 	.word	0x08004ee1
 8004e28:	08004ee1 	.word	0x08004ee1
 8004e2c:	08004ee1 	.word	0x08004ee1
 8004e30:	08004eb5 	.word	0x08004eb5
 8004e34:	08004ee1 	.word	0x08004ee1
 8004e38:	08004ee1 	.word	0x08004ee1
 8004e3c:	08004ee1 	.word	0x08004ee1
 8004e40:	08004ee1 	.word	0x08004ee1
 8004e44:	08004ee1 	.word	0x08004ee1
 8004e48:	08004ee1 	.word	0x08004ee1
 8004e4c:	08004ee1 	.word	0x08004ee1
 8004e50:	08004ecb 	.word	0x08004ecb
 8004e54:	08004ee1 	.word	0x08004ee1
 8004e58:	08004ee1 	.word	0x08004ee1
 8004e5c:	08004ee1 	.word	0x08004ee1
 8004e60:	08004ee1 	.word	0x08004ee1
 8004e64:	08004ee1 	.word	0x08004ee1
 8004e68:	08004ee1 	.word	0x08004ee1
 8004e6c:	08004ee1 	.word	0x08004ee1
 8004e70:	08004ee9 	.word	0x08004ee9
 8004e74:	08004ee1 	.word	0x08004ee1
 8004e78:	08004ee1 	.word	0x08004ee1
 8004e7c:	08004ee1 	.word	0x08004ee1
 8004e80:	08004ee1 	.word	0x08004ee1
 8004e84:	08004ee1 	.word	0x08004ee1
 8004e88:	08004ee1 	.word	0x08004ee1
 8004e8c:	08004ee1 	.word	0x08004ee1
 8004e90:	08004ee9 	.word	0x08004ee9
 8004e94:	08004ee1 	.word	0x08004ee1
 8004e98:	08004ee1 	.word	0x08004ee1
 8004e9c:	08004ee1 	.word	0x08004ee1
 8004ea0:	08004ee1 	.word	0x08004ee1
 8004ea4:	08004ee1 	.word	0x08004ee1
 8004ea8:	08004ee1 	.word	0x08004ee1
 8004eac:	08004ee1 	.word	0x08004ee1
 8004eb0:	08004ee9 	.word	0x08004ee9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb8:	3308      	adds	r3, #8
 8004eba:	2101      	movs	r1, #1
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f000 ffc3 	bl	8005e48 <RCCEx_PLL2_Config>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004ec8:	e00f      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ece:	3328      	adds	r3, #40	@ 0x28
 8004ed0:	2101      	movs	r1, #1
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f001 f86a 	bl	8005fac <RCCEx_PLL3_Config>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004ede:	e004      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ee6:	e000      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004ee8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10a      	bne.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004ef2:	4bbf      	ldr	r3, [pc, #764]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004efe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f00:	4abb      	ldr	r2, [pc, #748]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f02:	430b      	orrs	r3, r1
 8004f04:	6553      	str	r3, [r2, #84]	@ 0x54
 8004f06:	e003      	b.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004f10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f18:	f002 0302 	and.w	r3, r2, #2
 8004f1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004f20:	2300      	movs	r3, #0
 8004f22:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004f26:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004f2a:	460b      	mov	r3, r1
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	d041      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f34:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f36:	2b05      	cmp	r3, #5
 8004f38:	d824      	bhi.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8004f40 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f40:	08004f8d 	.word	0x08004f8d
 8004f44:	08004f59 	.word	0x08004f59
 8004f48:	08004f6f 	.word	0x08004f6f
 8004f4c:	08004f8d 	.word	0x08004f8d
 8004f50:	08004f8d 	.word	0x08004f8d
 8004f54:	08004f8d 	.word	0x08004f8d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f5c:	3308      	adds	r3, #8
 8004f5e:	2101      	movs	r1, #1
 8004f60:	4618      	mov	r0, r3
 8004f62:	f000 ff71 	bl	8005e48 <RCCEx_PLL2_Config>
 8004f66:	4603      	mov	r3, r0
 8004f68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004f6c:	e00f      	b.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f72:	3328      	adds	r3, #40	@ 0x28
 8004f74:	2101      	movs	r1, #1
 8004f76:	4618      	mov	r0, r3
 8004f78:	f001 f818 	bl	8005fac <RCCEx_PLL3_Config>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004f82:	e004      	b.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f8a:	e000      	b.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004f8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d10a      	bne.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004f96:	4b96      	ldr	r3, [pc, #600]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f9a:	f023 0107 	bic.w	r1, r3, #7
 8004f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004fa4:	4a92      	ldr	r2, [pc, #584]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004fa6:	430b      	orrs	r3, r1
 8004fa8:	6553      	str	r3, [r2, #84]	@ 0x54
 8004faa:	e003      	b.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fbc:	f002 0304 	and.w	r3, r2, #4
 8004fc0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004fca:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004fce:	460b      	mov	r3, r1
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	d044      	beq.n	800505e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fdc:	2b05      	cmp	r3, #5
 8004fde:	d825      	bhi.n	800502c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004fe0:	a201      	add	r2, pc, #4	@ (adr r2, 8004fe8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fe6:	bf00      	nop
 8004fe8:	08005035 	.word	0x08005035
 8004fec:	08005001 	.word	0x08005001
 8004ff0:	08005017 	.word	0x08005017
 8004ff4:	08005035 	.word	0x08005035
 8004ff8:	08005035 	.word	0x08005035
 8004ffc:	08005035 	.word	0x08005035
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005004:	3308      	adds	r3, #8
 8005006:	2101      	movs	r1, #1
 8005008:	4618      	mov	r0, r3
 800500a:	f000 ff1d 	bl	8005e48 <RCCEx_PLL2_Config>
 800500e:	4603      	mov	r3, r0
 8005010:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005014:	e00f      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005016:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800501a:	3328      	adds	r3, #40	@ 0x28
 800501c:	2101      	movs	r1, #1
 800501e:	4618      	mov	r0, r3
 8005020:	f000 ffc4 	bl	8005fac <RCCEx_PLL3_Config>
 8005024:	4603      	mov	r3, r0
 8005026:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800502a:	e004      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005032:	e000      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005034:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005036:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800503a:	2b00      	cmp	r3, #0
 800503c:	d10b      	bne.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800503e:	4b6c      	ldr	r3, [pc, #432]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005042:	f023 0107 	bic.w	r1, r3, #7
 8005046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800504e:	4a68      	ldr	r2, [pc, #416]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005050:	430b      	orrs	r3, r1
 8005052:	6593      	str	r3, [r2, #88]	@ 0x58
 8005054:	e003      	b.n	800505e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005056:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800505a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800505e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005066:	f002 0320 	and.w	r3, r2, #32
 800506a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800506e:	2300      	movs	r3, #0
 8005070:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005074:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005078:	460b      	mov	r3, r1
 800507a:	4313      	orrs	r3, r2
 800507c:	d055      	beq.n	800512a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800507e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005082:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005086:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800508a:	d033      	beq.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800508c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005090:	d82c      	bhi.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005092:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005096:	d02f      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005098:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800509c:	d826      	bhi.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800509e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80050a2:	d02b      	beq.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80050a4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80050a8:	d820      	bhi.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80050aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050ae:	d012      	beq.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80050b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050b4:	d81a      	bhi.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d022      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80050ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050be:	d115      	bne.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050c4:	3308      	adds	r3, #8
 80050c6:	2100      	movs	r1, #0
 80050c8:	4618      	mov	r0, r3
 80050ca:	f000 febd 	bl	8005e48 <RCCEx_PLL2_Config>
 80050ce:	4603      	mov	r3, r0
 80050d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80050d4:	e015      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80050d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050da:	3328      	adds	r3, #40	@ 0x28
 80050dc:	2102      	movs	r1, #2
 80050de:	4618      	mov	r0, r3
 80050e0:	f000 ff64 	bl	8005fac <RCCEx_PLL3_Config>
 80050e4:	4603      	mov	r3, r0
 80050e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80050ea:	e00a      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050f2:	e006      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80050f4:	bf00      	nop
 80050f6:	e004      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80050f8:	bf00      	nop
 80050fa:	e002      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80050fc:	bf00      	nop
 80050fe:	e000      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005100:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005102:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005106:	2b00      	cmp	r3, #0
 8005108:	d10b      	bne.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800510a:	4b39      	ldr	r3, [pc, #228]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800510c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800510e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005116:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800511a:	4a35      	ldr	r2, [pc, #212]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800511c:	430b      	orrs	r3, r1
 800511e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005120:	e003      	b.n	800512a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005122:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005126:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800512a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800512e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005132:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005136:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800513a:	2300      	movs	r3, #0
 800513c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005140:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005144:	460b      	mov	r3, r1
 8005146:	4313      	orrs	r3, r2
 8005148:	d058      	beq.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800514a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800514e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005152:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005156:	d033      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005158:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800515c:	d82c      	bhi.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800515e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005162:	d02f      	beq.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005164:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005168:	d826      	bhi.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800516a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800516e:	d02b      	beq.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005170:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005174:	d820      	bhi.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005176:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800517a:	d012      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800517c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005180:	d81a      	bhi.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005182:	2b00      	cmp	r3, #0
 8005184:	d022      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005186:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800518a:	d115      	bne.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800518c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005190:	3308      	adds	r3, #8
 8005192:	2100      	movs	r1, #0
 8005194:	4618      	mov	r0, r3
 8005196:	f000 fe57 	bl	8005e48 <RCCEx_PLL2_Config>
 800519a:	4603      	mov	r3, r0
 800519c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80051a0:	e015      	b.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80051a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a6:	3328      	adds	r3, #40	@ 0x28
 80051a8:	2102      	movs	r1, #2
 80051aa:	4618      	mov	r0, r3
 80051ac:	f000 fefe 	bl	8005fac <RCCEx_PLL3_Config>
 80051b0:	4603      	mov	r3, r0
 80051b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80051b6:	e00a      	b.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051be:	e006      	b.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80051c0:	bf00      	nop
 80051c2:	e004      	b.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80051c4:	bf00      	nop
 80051c6:	e002      	b.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80051c8:	bf00      	nop
 80051ca:	e000      	b.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80051cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d10e      	bne.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80051d6:	4b06      	ldr	r3, [pc, #24]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80051d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051da:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80051de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051e6:	4a02      	ldr	r2, [pc, #8]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80051e8:	430b      	orrs	r3, r1
 80051ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80051ec:	e006      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80051ee:	bf00      	nop
 80051f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80051fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005204:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005208:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800520c:	2300      	movs	r3, #0
 800520e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005212:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005216:	460b      	mov	r3, r1
 8005218:	4313      	orrs	r3, r2
 800521a:	d055      	beq.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800521c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005220:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005224:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005228:	d033      	beq.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800522a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800522e:	d82c      	bhi.n	800528a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005230:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005234:	d02f      	beq.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005236:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800523a:	d826      	bhi.n	800528a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800523c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005240:	d02b      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005242:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005246:	d820      	bhi.n	800528a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005248:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800524c:	d012      	beq.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800524e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005252:	d81a      	bhi.n	800528a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005254:	2b00      	cmp	r3, #0
 8005256:	d022      	beq.n	800529e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005258:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800525c:	d115      	bne.n	800528a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800525e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005262:	3308      	adds	r3, #8
 8005264:	2100      	movs	r1, #0
 8005266:	4618      	mov	r0, r3
 8005268:	f000 fdee 	bl	8005e48 <RCCEx_PLL2_Config>
 800526c:	4603      	mov	r3, r0
 800526e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005272:	e015      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005278:	3328      	adds	r3, #40	@ 0x28
 800527a:	2102      	movs	r1, #2
 800527c:	4618      	mov	r0, r3
 800527e:	f000 fe95 	bl	8005fac <RCCEx_PLL3_Config>
 8005282:	4603      	mov	r3, r0
 8005284:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005288:	e00a      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005290:	e006      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005292:	bf00      	nop
 8005294:	e004      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005296:	bf00      	nop
 8005298:	e002      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800529a:	bf00      	nop
 800529c:	e000      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800529e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d10b      	bne.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80052a8:	4ba1      	ldr	r3, [pc, #644]	@ (8005530 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ac:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80052b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052b4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80052b8:	4a9d      	ldr	r2, [pc, #628]	@ (8005530 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052ba:	430b      	orrs	r3, r1
 80052bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80052be:	e003      	b.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80052c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d0:	f002 0308 	and.w	r3, r2, #8
 80052d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80052d8:	2300      	movs	r3, #0
 80052da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80052de:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80052e2:	460b      	mov	r3, r1
 80052e4:	4313      	orrs	r3, r2
 80052e6:	d01e      	beq.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80052e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052f4:	d10c      	bne.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80052f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052fa:	3328      	adds	r3, #40	@ 0x28
 80052fc:	2102      	movs	r1, #2
 80052fe:	4618      	mov	r0, r3
 8005300:	f000 fe54 	bl	8005fac <RCCEx_PLL3_Config>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d002      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005310:	4b87      	ldr	r3, [pc, #540]	@ (8005530 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005312:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005314:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800531c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005320:	4a83      	ldr	r2, [pc, #524]	@ (8005530 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005322:	430b      	orrs	r3, r1
 8005324:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800532a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800532e:	f002 0310 	and.w	r3, r2, #16
 8005332:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005336:	2300      	movs	r3, #0
 8005338:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800533c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005340:	460b      	mov	r3, r1
 8005342:	4313      	orrs	r3, r2
 8005344:	d01e      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800534a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800534e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005352:	d10c      	bne.n	800536e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005354:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005358:	3328      	adds	r3, #40	@ 0x28
 800535a:	2102      	movs	r1, #2
 800535c:	4618      	mov	r0, r3
 800535e:	f000 fe25 	bl	8005fac <RCCEx_PLL3_Config>
 8005362:	4603      	mov	r3, r0
 8005364:	2b00      	cmp	r3, #0
 8005366:	d002      	beq.n	800536e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800536e:	4b70      	ldr	r3, [pc, #448]	@ (8005530 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005372:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800537a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800537e:	4a6c      	ldr	r2, [pc, #432]	@ (8005530 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005380:	430b      	orrs	r3, r1
 8005382:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800538c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005390:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005394:	2300      	movs	r3, #0
 8005396:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800539a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800539e:	460b      	mov	r3, r1
 80053a0:	4313      	orrs	r3, r2
 80053a2:	d03e      	beq.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80053a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053a8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80053ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053b0:	d022      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80053b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053b6:	d81b      	bhi.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d003      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80053bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053c0:	d00b      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80053c2:	e015      	b.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80053c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053c8:	3308      	adds	r3, #8
 80053ca:	2100      	movs	r1, #0
 80053cc:	4618      	mov	r0, r3
 80053ce:	f000 fd3b 	bl	8005e48 <RCCEx_PLL2_Config>
 80053d2:	4603      	mov	r3, r0
 80053d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80053d8:	e00f      	b.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80053da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053de:	3328      	adds	r3, #40	@ 0x28
 80053e0:	2102      	movs	r1, #2
 80053e2:	4618      	mov	r0, r3
 80053e4:	f000 fde2 	bl	8005fac <RCCEx_PLL3_Config>
 80053e8:	4603      	mov	r3, r0
 80053ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80053ee:	e004      	b.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053f6:	e000      	b.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80053f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d10b      	bne.n	800541a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005402:	4b4b      	ldr	r3, [pc, #300]	@ (8005530 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005406:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800540a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800540e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005412:	4a47      	ldr	r2, [pc, #284]	@ (8005530 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005414:	430b      	orrs	r3, r1
 8005416:	6593      	str	r3, [r2, #88]	@ 0x58
 8005418:	e003      	b.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800541a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800541e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800542a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800542e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005430:	2300      	movs	r3, #0
 8005432:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005434:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005438:	460b      	mov	r3, r1
 800543a:	4313      	orrs	r3, r2
 800543c:	d03b      	beq.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800543e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005442:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005446:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800544a:	d01f      	beq.n	800548c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800544c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005450:	d818      	bhi.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005452:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005456:	d003      	beq.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005458:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800545c:	d007      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800545e:	e011      	b.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005460:	4b33      	ldr	r3, [pc, #204]	@ (8005530 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005464:	4a32      	ldr	r2, [pc, #200]	@ (8005530 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005466:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800546a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800546c:	e00f      	b.n	800548e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800546e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005472:	3328      	adds	r3, #40	@ 0x28
 8005474:	2101      	movs	r1, #1
 8005476:	4618      	mov	r0, r3
 8005478:	f000 fd98 	bl	8005fac <RCCEx_PLL3_Config>
 800547c:	4603      	mov	r3, r0
 800547e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005482:	e004      	b.n	800548e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800548a:	e000      	b.n	800548e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800548c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800548e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005492:	2b00      	cmp	r3, #0
 8005494:	d10b      	bne.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005496:	4b26      	ldr	r3, [pc, #152]	@ (8005530 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800549a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800549e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054a6:	4a22      	ldr	r2, [pc, #136]	@ (8005530 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80054a8:	430b      	orrs	r3, r1
 80054aa:	6553      	str	r3, [r2, #84]	@ 0x54
 80054ac:	e003      	b.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80054b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054be:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80054c2:	673b      	str	r3, [r7, #112]	@ 0x70
 80054c4:	2300      	movs	r3, #0
 80054c6:	677b      	str	r3, [r7, #116]	@ 0x74
 80054c8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80054cc:	460b      	mov	r3, r1
 80054ce:	4313      	orrs	r3, r2
 80054d0:	d034      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80054d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d003      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80054dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054e0:	d007      	beq.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80054e2:	e011      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054e4:	4b12      	ldr	r3, [pc, #72]	@ (8005530 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80054e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054e8:	4a11      	ldr	r2, [pc, #68]	@ (8005530 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80054ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80054f0:	e00e      	b.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80054f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f6:	3308      	adds	r3, #8
 80054f8:	2102      	movs	r1, #2
 80054fa:	4618      	mov	r0, r3
 80054fc:	f000 fca4 	bl	8005e48 <RCCEx_PLL2_Config>
 8005500:	4603      	mov	r3, r0
 8005502:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005506:	e003      	b.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800550e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005510:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005514:	2b00      	cmp	r3, #0
 8005516:	d10d      	bne.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005518:	4b05      	ldr	r3, [pc, #20]	@ (8005530 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800551a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800551c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005524:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005526:	4a02      	ldr	r2, [pc, #8]	@ (8005530 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005528:	430b      	orrs	r3, r1
 800552a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800552c:	e006      	b.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800552e:	bf00      	nop
 8005530:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005534:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005538:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800553c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005544:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005548:	66bb      	str	r3, [r7, #104]	@ 0x68
 800554a:	2300      	movs	r3, #0
 800554c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800554e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005552:	460b      	mov	r3, r1
 8005554:	4313      	orrs	r3, r2
 8005556:	d00c      	beq.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800555c:	3328      	adds	r3, #40	@ 0x28
 800555e:	2102      	movs	r1, #2
 8005560:	4618      	mov	r0, r3
 8005562:	f000 fd23 	bl	8005fac <RCCEx_PLL3_Config>
 8005566:	4603      	mov	r3, r0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d002      	beq.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800557a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800557e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005580:	2300      	movs	r3, #0
 8005582:	667b      	str	r3, [r7, #100]	@ 0x64
 8005584:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005588:	460b      	mov	r3, r1
 800558a:	4313      	orrs	r3, r2
 800558c:	d038      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800558e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005592:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005596:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800559a:	d018      	beq.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800559c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055a0:	d811      	bhi.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80055a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055a6:	d014      	beq.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80055a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055ac:	d80b      	bhi.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d011      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80055b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055b6:	d106      	bne.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055b8:	4bc3      	ldr	r3, [pc, #780]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055bc:	4ac2      	ldr	r2, [pc, #776]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80055c4:	e008      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055cc:	e004      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80055ce:	bf00      	nop
 80055d0:	e002      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80055d2:	bf00      	nop
 80055d4:	e000      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80055d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d10b      	bne.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80055e0:	4bb9      	ldr	r3, [pc, #740]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055e4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80055e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055f0:	4ab5      	ldr	r2, [pc, #724]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055f2:	430b      	orrs	r3, r1
 80055f4:	6553      	str	r3, [r2, #84]	@ 0x54
 80055f6:	e003      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005608:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800560c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800560e:	2300      	movs	r3, #0
 8005610:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005612:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005616:	460b      	mov	r3, r1
 8005618:	4313      	orrs	r3, r2
 800561a:	d009      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800561c:	4baa      	ldr	r3, [pc, #680]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800561e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005620:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005628:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800562a:	4aa7      	ldr	r2, [pc, #668]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800562c:	430b      	orrs	r3, r1
 800562e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005630:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005638:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800563c:	653b      	str	r3, [r7, #80]	@ 0x50
 800563e:	2300      	movs	r3, #0
 8005640:	657b      	str	r3, [r7, #84]	@ 0x54
 8005642:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005646:	460b      	mov	r3, r1
 8005648:	4313      	orrs	r3, r2
 800564a:	d00a      	beq.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800564c:	4b9e      	ldr	r3, [pc, #632]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800564e:	691b      	ldr	r3, [r3, #16]
 8005650:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005658:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800565c:	4a9a      	ldr	r2, [pc, #616]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800565e:	430b      	orrs	r3, r1
 8005660:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800566a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800566e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005670:	2300      	movs	r3, #0
 8005672:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005674:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005678:	460b      	mov	r3, r1
 800567a:	4313      	orrs	r3, r2
 800567c:	d009      	beq.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800567e:	4b92      	ldr	r3, [pc, #584]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005680:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005682:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800568a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800568c:	4a8e      	ldr	r2, [pc, #568]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800568e:	430b      	orrs	r3, r1
 8005690:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005692:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800569a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800569e:	643b      	str	r3, [r7, #64]	@ 0x40
 80056a0:	2300      	movs	r3, #0
 80056a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80056a4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80056a8:	460b      	mov	r3, r1
 80056aa:	4313      	orrs	r3, r2
 80056ac:	d00e      	beq.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80056ae:	4b86      	ldr	r3, [pc, #536]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80056b0:	691b      	ldr	r3, [r3, #16]
 80056b2:	4a85      	ldr	r2, [pc, #532]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80056b4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80056b8:	6113      	str	r3, [r2, #16]
 80056ba:	4b83      	ldr	r3, [pc, #524]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80056bc:	6919      	ldr	r1, [r3, #16]
 80056be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056c2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80056c6:	4a80      	ldr	r2, [pc, #512]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80056c8:	430b      	orrs	r3, r1
 80056ca:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80056cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80056d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80056da:	2300      	movs	r3, #0
 80056dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80056de:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80056e2:	460b      	mov	r3, r1
 80056e4:	4313      	orrs	r3, r2
 80056e6:	d009      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80056e8:	4b77      	ldr	r3, [pc, #476]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80056ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056ec:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80056f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056f6:	4a74      	ldr	r2, [pc, #464]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80056f8:	430b      	orrs	r3, r1
 80056fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80056fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005704:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005708:	633b      	str	r3, [r7, #48]	@ 0x30
 800570a:	2300      	movs	r3, #0
 800570c:	637b      	str	r3, [r7, #52]	@ 0x34
 800570e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005712:	460b      	mov	r3, r1
 8005714:	4313      	orrs	r3, r2
 8005716:	d00a      	beq.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005718:	4b6b      	ldr	r3, [pc, #428]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800571a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800571c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005720:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005724:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005728:	4a67      	ldr	r2, [pc, #412]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800572a:	430b      	orrs	r3, r1
 800572c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800572e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005736:	2100      	movs	r1, #0
 8005738:	62b9      	str	r1, [r7, #40]	@ 0x28
 800573a:	f003 0301 	and.w	r3, r3, #1
 800573e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005740:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005744:	460b      	mov	r3, r1
 8005746:	4313      	orrs	r3, r2
 8005748:	d011      	beq.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800574a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800574e:	3308      	adds	r3, #8
 8005750:	2100      	movs	r1, #0
 8005752:	4618      	mov	r0, r3
 8005754:	f000 fb78 	bl	8005e48 <RCCEx_PLL2_Config>
 8005758:	4603      	mov	r3, r0
 800575a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800575e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005762:	2b00      	cmp	r3, #0
 8005764:	d003      	beq.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005766:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800576a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800576e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005776:	2100      	movs	r1, #0
 8005778:	6239      	str	r1, [r7, #32]
 800577a:	f003 0302 	and.w	r3, r3, #2
 800577e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005780:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005784:	460b      	mov	r3, r1
 8005786:	4313      	orrs	r3, r2
 8005788:	d011      	beq.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800578a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800578e:	3308      	adds	r3, #8
 8005790:	2101      	movs	r1, #1
 8005792:	4618      	mov	r0, r3
 8005794:	f000 fb58 	bl	8005e48 <RCCEx_PLL2_Config>
 8005798:	4603      	mov	r3, r0
 800579a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800579e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d003      	beq.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80057ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b6:	2100      	movs	r1, #0
 80057b8:	61b9      	str	r1, [r7, #24]
 80057ba:	f003 0304 	and.w	r3, r3, #4
 80057be:	61fb      	str	r3, [r7, #28]
 80057c0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80057c4:	460b      	mov	r3, r1
 80057c6:	4313      	orrs	r3, r2
 80057c8:	d011      	beq.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80057ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057ce:	3308      	adds	r3, #8
 80057d0:	2102      	movs	r1, #2
 80057d2:	4618      	mov	r0, r3
 80057d4:	f000 fb38 	bl	8005e48 <RCCEx_PLL2_Config>
 80057d8:	4603      	mov	r3, r0
 80057da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80057de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d003      	beq.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80057ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f6:	2100      	movs	r1, #0
 80057f8:	6139      	str	r1, [r7, #16]
 80057fa:	f003 0308 	and.w	r3, r3, #8
 80057fe:	617b      	str	r3, [r7, #20]
 8005800:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005804:	460b      	mov	r3, r1
 8005806:	4313      	orrs	r3, r2
 8005808:	d011      	beq.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800580a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800580e:	3328      	adds	r3, #40	@ 0x28
 8005810:	2100      	movs	r1, #0
 8005812:	4618      	mov	r0, r3
 8005814:	f000 fbca 	bl	8005fac <RCCEx_PLL3_Config>
 8005818:	4603      	mov	r3, r0
 800581a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800581e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005822:	2b00      	cmp	r3, #0
 8005824:	d003      	beq.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005826:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800582a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800582e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005836:	2100      	movs	r1, #0
 8005838:	60b9      	str	r1, [r7, #8]
 800583a:	f003 0310 	and.w	r3, r3, #16
 800583e:	60fb      	str	r3, [r7, #12]
 8005840:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005844:	460b      	mov	r3, r1
 8005846:	4313      	orrs	r3, r2
 8005848:	d011      	beq.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800584a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800584e:	3328      	adds	r3, #40	@ 0x28
 8005850:	2101      	movs	r1, #1
 8005852:	4618      	mov	r0, r3
 8005854:	f000 fbaa 	bl	8005fac <RCCEx_PLL3_Config>
 8005858:	4603      	mov	r3, r0
 800585a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800585e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005862:	2b00      	cmp	r3, #0
 8005864:	d003      	beq.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005866:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800586a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800586e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005876:	2100      	movs	r1, #0
 8005878:	6039      	str	r1, [r7, #0]
 800587a:	f003 0320 	and.w	r3, r3, #32
 800587e:	607b      	str	r3, [r7, #4]
 8005880:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005884:	460b      	mov	r3, r1
 8005886:	4313      	orrs	r3, r2
 8005888:	d011      	beq.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800588a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800588e:	3328      	adds	r3, #40	@ 0x28
 8005890:	2102      	movs	r1, #2
 8005892:	4618      	mov	r0, r3
 8005894:	f000 fb8a 	bl	8005fac <RCCEx_PLL3_Config>
 8005898:	4603      	mov	r3, r0
 800589a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800589e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d003      	beq.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80058ae:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d101      	bne.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80058b6:	2300      	movs	r3, #0
 80058b8:	e000      	b.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
}
 80058bc:	4618      	mov	r0, r3
 80058be:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80058c2:	46bd      	mov	sp, r7
 80058c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058c8:	58024400 	.word	0x58024400

080058cc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80058d0:	f7fe fd96 	bl	8004400 <HAL_RCC_GetHCLKFreq>
 80058d4:	4602      	mov	r2, r0
 80058d6:	4b06      	ldr	r3, [pc, #24]	@ (80058f0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80058d8:	6a1b      	ldr	r3, [r3, #32]
 80058da:	091b      	lsrs	r3, r3, #4
 80058dc:	f003 0307 	and.w	r3, r3, #7
 80058e0:	4904      	ldr	r1, [pc, #16]	@ (80058f4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80058e2:	5ccb      	ldrb	r3, [r1, r3]
 80058e4:	f003 031f 	and.w	r3, r3, #31
 80058e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	58024400 	.word	0x58024400
 80058f4:	0800abf8 	.word	0x0800abf8

080058f8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b089      	sub	sp, #36	@ 0x24
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005900:	4ba1      	ldr	r3, [pc, #644]	@ (8005b88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005904:	f003 0303 	and.w	r3, r3, #3
 8005908:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800590a:	4b9f      	ldr	r3, [pc, #636]	@ (8005b88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800590c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800590e:	0b1b      	lsrs	r3, r3, #12
 8005910:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005914:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005916:	4b9c      	ldr	r3, [pc, #624]	@ (8005b88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800591a:	091b      	lsrs	r3, r3, #4
 800591c:	f003 0301 	and.w	r3, r3, #1
 8005920:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005922:	4b99      	ldr	r3, [pc, #612]	@ (8005b88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005926:	08db      	lsrs	r3, r3, #3
 8005928:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800592c:	693a      	ldr	r2, [r7, #16]
 800592e:	fb02 f303 	mul.w	r3, r2, r3
 8005932:	ee07 3a90 	vmov	s15, r3
 8005936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800593a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	2b00      	cmp	r3, #0
 8005942:	f000 8111 	beq.w	8005b68 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	2b02      	cmp	r3, #2
 800594a:	f000 8083 	beq.w	8005a54 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800594e:	69bb      	ldr	r3, [r7, #24]
 8005950:	2b02      	cmp	r3, #2
 8005952:	f200 80a1 	bhi.w	8005a98 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d003      	beq.n	8005964 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800595c:	69bb      	ldr	r3, [r7, #24]
 800595e:	2b01      	cmp	r3, #1
 8005960:	d056      	beq.n	8005a10 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005962:	e099      	b.n	8005a98 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005964:	4b88      	ldr	r3, [pc, #544]	@ (8005b88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f003 0320 	and.w	r3, r3, #32
 800596c:	2b00      	cmp	r3, #0
 800596e:	d02d      	beq.n	80059cc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005970:	4b85      	ldr	r3, [pc, #532]	@ (8005b88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	08db      	lsrs	r3, r3, #3
 8005976:	f003 0303 	and.w	r3, r3, #3
 800597a:	4a84      	ldr	r2, [pc, #528]	@ (8005b8c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800597c:	fa22 f303 	lsr.w	r3, r2, r3
 8005980:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	ee07 3a90 	vmov	s15, r3
 8005988:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	ee07 3a90 	vmov	s15, r3
 8005992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005996:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800599a:	4b7b      	ldr	r3, [pc, #492]	@ (8005b88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800599c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800599e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059a2:	ee07 3a90 	vmov	s15, r3
 80059a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80059ae:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005b90 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80059b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80059be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059c6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80059ca:	e087      	b.n	8005adc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	ee07 3a90 	vmov	s15, r3
 80059d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059d6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005b94 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80059da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059de:	4b6a      	ldr	r3, [pc, #424]	@ (8005b88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80059e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059e6:	ee07 3a90 	vmov	s15, r3
 80059ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80059f2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005b90 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80059f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a0e:	e065      	b.n	8005adc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	ee07 3a90 	vmov	s15, r3
 8005a16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a1a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005b98 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005a1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a22:	4b59      	ldr	r3, [pc, #356]	@ (8005b88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005a24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a2a:	ee07 3a90 	vmov	s15, r3
 8005a2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a32:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a36:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005b90 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005a3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a52:	e043      	b.n	8005adc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	ee07 3a90 	vmov	s15, r3
 8005a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a5e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005b9c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005a62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a66:	4b48      	ldr	r3, [pc, #288]	@ (8005b88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005a68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a6e:	ee07 3a90 	vmov	s15, r3
 8005a72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a76:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a7a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005b90 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005a7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a96:	e021      	b.n	8005adc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	ee07 3a90 	vmov	s15, r3
 8005a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005aa2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005b98 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005aa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005aaa:	4b37      	ldr	r3, [pc, #220]	@ (8005b88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ab2:	ee07 3a90 	vmov	s15, r3
 8005ab6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005aba:	ed97 6a03 	vldr	s12, [r7, #12]
 8005abe:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005b90 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005ac2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ac6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005aca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ace:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ad6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ada:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005adc:	4b2a      	ldr	r3, [pc, #168]	@ (8005b88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ae0:	0a5b      	lsrs	r3, r3, #9
 8005ae2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ae6:	ee07 3a90 	vmov	s15, r3
 8005aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005aee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005af2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005af6:	edd7 6a07 	vldr	s13, [r7, #28]
 8005afa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005afe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b02:	ee17 2a90 	vmov	r2, s15
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005b0a:	4b1f      	ldr	r3, [pc, #124]	@ (8005b88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b0e:	0c1b      	lsrs	r3, r3, #16
 8005b10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b14:	ee07 3a90 	vmov	s15, r3
 8005b18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b1c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b20:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b24:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b30:	ee17 2a90 	vmov	r2, s15
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005b38:	4b13      	ldr	r3, [pc, #76]	@ (8005b88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b3c:	0e1b      	lsrs	r3, r3, #24
 8005b3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b42:	ee07 3a90 	vmov	s15, r3
 8005b46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b4a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b4e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b52:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b5e:	ee17 2a90 	vmov	r2, s15
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005b66:	e008      	b.n	8005b7a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2200      	movs	r2, #0
 8005b72:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	609a      	str	r2, [r3, #8]
}
 8005b7a:	bf00      	nop
 8005b7c:	3724      	adds	r7, #36	@ 0x24
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b84:	4770      	bx	lr
 8005b86:	bf00      	nop
 8005b88:	58024400 	.word	0x58024400
 8005b8c:	03d09000 	.word	0x03d09000
 8005b90:	46000000 	.word	0x46000000
 8005b94:	4c742400 	.word	0x4c742400
 8005b98:	4a742400 	.word	0x4a742400
 8005b9c:	4b742400 	.word	0x4b742400

08005ba0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b089      	sub	sp, #36	@ 0x24
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005ba8:	4ba1      	ldr	r3, [pc, #644]	@ (8005e30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bac:	f003 0303 	and.w	r3, r3, #3
 8005bb0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005bb2:	4b9f      	ldr	r3, [pc, #636]	@ (8005e30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bb6:	0d1b      	lsrs	r3, r3, #20
 8005bb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005bbc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005bbe:	4b9c      	ldr	r3, [pc, #624]	@ (8005e30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bc2:	0a1b      	lsrs	r3, r3, #8
 8005bc4:	f003 0301 	and.w	r3, r3, #1
 8005bc8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005bca:	4b99      	ldr	r3, [pc, #612]	@ (8005e30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bce:	08db      	lsrs	r3, r3, #3
 8005bd0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005bd4:	693a      	ldr	r2, [r7, #16]
 8005bd6:	fb02 f303 	mul.w	r3, r2, r3
 8005bda:	ee07 3a90 	vmov	s15, r3
 8005bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005be2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	f000 8111 	beq.w	8005e10 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005bee:	69bb      	ldr	r3, [r7, #24]
 8005bf0:	2b02      	cmp	r3, #2
 8005bf2:	f000 8083 	beq.w	8005cfc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	2b02      	cmp	r3, #2
 8005bfa:	f200 80a1 	bhi.w	8005d40 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005bfe:	69bb      	ldr	r3, [r7, #24]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d003      	beq.n	8005c0c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005c04:	69bb      	ldr	r3, [r7, #24]
 8005c06:	2b01      	cmp	r3, #1
 8005c08:	d056      	beq.n	8005cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005c0a:	e099      	b.n	8005d40 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005c0c:	4b88      	ldr	r3, [pc, #544]	@ (8005e30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f003 0320 	and.w	r3, r3, #32
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d02d      	beq.n	8005c74 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005c18:	4b85      	ldr	r3, [pc, #532]	@ (8005e30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	08db      	lsrs	r3, r3, #3
 8005c1e:	f003 0303 	and.w	r3, r3, #3
 8005c22:	4a84      	ldr	r2, [pc, #528]	@ (8005e34 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005c24:	fa22 f303 	lsr.w	r3, r2, r3
 8005c28:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	ee07 3a90 	vmov	s15, r3
 8005c30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	ee07 3a90 	vmov	s15, r3
 8005c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c42:	4b7b      	ldr	r3, [pc, #492]	@ (8005e30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c4a:	ee07 3a90 	vmov	s15, r3
 8005c4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c52:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c56:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005e38 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005c5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c6e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005c72:	e087      	b.n	8005d84 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	ee07 3a90 	vmov	s15, r3
 8005c7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c7e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005e3c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005c82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c86:	4b6a      	ldr	r3, [pc, #424]	@ (8005e30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c8e:	ee07 3a90 	vmov	s15, r3
 8005c92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c96:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c9a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005e38 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005c9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ca2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ca6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005caa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cb2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005cb6:	e065      	b.n	8005d84 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	ee07 3a90 	vmov	s15, r3
 8005cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cc2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005e40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005cc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cca:	4b59      	ldr	r3, [pc, #356]	@ (8005e30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cd2:	ee07 3a90 	vmov	s15, r3
 8005cd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cda:	ed97 6a03 	vldr	s12, [r7, #12]
 8005cde:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005e38 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005ce2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ce6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005cee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cf6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005cfa:	e043      	b.n	8005d84 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	ee07 3a90 	vmov	s15, r3
 8005d02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d06:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005e44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005d0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d0e:	4b48      	ldr	r3, [pc, #288]	@ (8005e30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d16:	ee07 3a90 	vmov	s15, r3
 8005d1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d22:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005e38 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005d26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005d3e:	e021      	b.n	8005d84 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	ee07 3a90 	vmov	s15, r3
 8005d46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d4a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005e40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005d4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d52:	4b37      	ldr	r3, [pc, #220]	@ (8005e30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d5a:	ee07 3a90 	vmov	s15, r3
 8005d5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d62:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d66:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005e38 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005d6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005d82:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005d84:	4b2a      	ldr	r3, [pc, #168]	@ (8005e30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d88:	0a5b      	lsrs	r3, r3, #9
 8005d8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d8e:	ee07 3a90 	vmov	s15, r3
 8005d92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d9a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005d9e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005da2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005da6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005daa:	ee17 2a90 	vmov	r2, s15
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005db2:	4b1f      	ldr	r3, [pc, #124]	@ (8005e30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db6:	0c1b      	lsrs	r3, r3, #16
 8005db8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005dbc:	ee07 3a90 	vmov	s15, r3
 8005dc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dc4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005dc8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005dcc:	edd7 6a07 	vldr	s13, [r7, #28]
 8005dd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005dd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005dd8:	ee17 2a90 	vmov	r2, s15
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005de0:	4b13      	ldr	r3, [pc, #76]	@ (8005e30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005de4:	0e1b      	lsrs	r3, r3, #24
 8005de6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005dea:	ee07 3a90 	vmov	s15, r3
 8005dee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005df2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005df6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005dfa:	edd7 6a07 	vldr	s13, [r7, #28]
 8005dfe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e06:	ee17 2a90 	vmov	r2, s15
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005e0e:	e008      	b.n	8005e22 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	609a      	str	r2, [r3, #8]
}
 8005e22:	bf00      	nop
 8005e24:	3724      	adds	r7, #36	@ 0x24
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr
 8005e2e:	bf00      	nop
 8005e30:	58024400 	.word	0x58024400
 8005e34:	03d09000 	.word	0x03d09000
 8005e38:	46000000 	.word	0x46000000
 8005e3c:	4c742400 	.word	0x4c742400
 8005e40:	4a742400 	.word	0x4a742400
 8005e44:	4b742400 	.word	0x4b742400

08005e48 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b084      	sub	sp, #16
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e52:	2300      	movs	r3, #0
 8005e54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005e56:	4b53      	ldr	r3, [pc, #332]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e5a:	f003 0303 	and.w	r3, r3, #3
 8005e5e:	2b03      	cmp	r3, #3
 8005e60:	d101      	bne.n	8005e66 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e099      	b.n	8005f9a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005e66:	4b4f      	ldr	r3, [pc, #316]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a4e      	ldr	r2, [pc, #312]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005e6c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005e70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e72:	f7fc f82f 	bl	8001ed4 <HAL_GetTick>
 8005e76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005e78:	e008      	b.n	8005e8c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005e7a:	f7fc f82b 	bl	8001ed4 <HAL_GetTick>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	1ad3      	subs	r3, r2, r3
 8005e84:	2b02      	cmp	r3, #2
 8005e86:	d901      	bls.n	8005e8c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005e88:	2303      	movs	r3, #3
 8005e8a:	e086      	b.n	8005f9a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005e8c:	4b45      	ldr	r3, [pc, #276]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d1f0      	bne.n	8005e7a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005e98:	4b42      	ldr	r3, [pc, #264]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e9c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	031b      	lsls	r3, r3, #12
 8005ea6:	493f      	ldr	r1, [pc, #252]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	628b      	str	r3, [r1, #40]	@ 0x28
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	3b01      	subs	r3, #1
 8005eb2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	3b01      	subs	r3, #1
 8005ebc:	025b      	lsls	r3, r3, #9
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	431a      	orrs	r2, r3
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	68db      	ldr	r3, [r3, #12]
 8005ec6:	3b01      	subs	r3, #1
 8005ec8:	041b      	lsls	r3, r3, #16
 8005eca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005ece:	431a      	orrs	r2, r3
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	3b01      	subs	r3, #1
 8005ed6:	061b      	lsls	r3, r3, #24
 8005ed8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005edc:	4931      	ldr	r1, [pc, #196]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005ee2:	4b30      	ldr	r3, [pc, #192]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ee6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	695b      	ldr	r3, [r3, #20]
 8005eee:	492d      	ldr	r1, [pc, #180]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005ef4:	4b2b      	ldr	r3, [pc, #172]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ef8:	f023 0220 	bic.w	r2, r3, #32
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	699b      	ldr	r3, [r3, #24]
 8005f00:	4928      	ldr	r1, [pc, #160]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005f02:	4313      	orrs	r3, r2
 8005f04:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005f06:	4b27      	ldr	r3, [pc, #156]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f0a:	4a26      	ldr	r2, [pc, #152]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005f0c:	f023 0310 	bic.w	r3, r3, #16
 8005f10:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005f12:	4b24      	ldr	r3, [pc, #144]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005f14:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f16:	4b24      	ldr	r3, [pc, #144]	@ (8005fa8 <RCCEx_PLL2_Config+0x160>)
 8005f18:	4013      	ands	r3, r2
 8005f1a:	687a      	ldr	r2, [r7, #4]
 8005f1c:	69d2      	ldr	r2, [r2, #28]
 8005f1e:	00d2      	lsls	r2, r2, #3
 8005f20:	4920      	ldr	r1, [pc, #128]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005f22:	4313      	orrs	r3, r2
 8005f24:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005f26:	4b1f      	ldr	r3, [pc, #124]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f2a:	4a1e      	ldr	r2, [pc, #120]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005f2c:	f043 0310 	orr.w	r3, r3, #16
 8005f30:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d106      	bne.n	8005f46 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005f38:	4b1a      	ldr	r3, [pc, #104]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f3c:	4a19      	ldr	r2, [pc, #100]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005f3e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005f42:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005f44:	e00f      	b.n	8005f66 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d106      	bne.n	8005f5a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005f4c:	4b15      	ldr	r3, [pc, #84]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f50:	4a14      	ldr	r2, [pc, #80]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005f52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f56:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005f58:	e005      	b.n	8005f66 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005f5a:	4b12      	ldr	r3, [pc, #72]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f5e:	4a11      	ldr	r2, [pc, #68]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005f60:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005f64:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005f66:	4b0f      	ldr	r3, [pc, #60]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a0e      	ldr	r2, [pc, #56]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005f6c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005f70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f72:	f7fb ffaf 	bl	8001ed4 <HAL_GetTick>
 8005f76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005f78:	e008      	b.n	8005f8c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005f7a:	f7fb ffab 	bl	8001ed4 <HAL_GetTick>
 8005f7e:	4602      	mov	r2, r0
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	1ad3      	subs	r3, r2, r3
 8005f84:	2b02      	cmp	r3, #2
 8005f86:	d901      	bls.n	8005f8c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005f88:	2303      	movs	r3, #3
 8005f8a:	e006      	b.n	8005f9a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005f8c:	4b05      	ldr	r3, [pc, #20]	@ (8005fa4 <RCCEx_PLL2_Config+0x15c>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d0f0      	beq.n	8005f7a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3710      	adds	r7, #16
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	58024400 	.word	0x58024400
 8005fa8:	ffff0007 	.word	0xffff0007

08005fac <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b084      	sub	sp, #16
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005fba:	4b53      	ldr	r3, [pc, #332]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 8005fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fbe:	f003 0303 	and.w	r3, r3, #3
 8005fc2:	2b03      	cmp	r3, #3
 8005fc4:	d101      	bne.n	8005fca <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e099      	b.n	80060fe <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005fca:	4b4f      	ldr	r3, [pc, #316]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a4e      	ldr	r2, [pc, #312]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 8005fd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005fd4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005fd6:	f7fb ff7d 	bl	8001ed4 <HAL_GetTick>
 8005fda:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005fdc:	e008      	b.n	8005ff0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005fde:	f7fb ff79 	bl	8001ed4 <HAL_GetTick>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	1ad3      	subs	r3, r2, r3
 8005fe8:	2b02      	cmp	r3, #2
 8005fea:	d901      	bls.n	8005ff0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005fec:	2303      	movs	r3, #3
 8005fee:	e086      	b.n	80060fe <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005ff0:	4b45      	ldr	r3, [pc, #276]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d1f0      	bne.n	8005fde <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005ffc:	4b42      	ldr	r3, [pc, #264]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 8005ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006000:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	051b      	lsls	r3, r3, #20
 800600a:	493f      	ldr	r1, [pc, #252]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 800600c:	4313      	orrs	r3, r2
 800600e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	3b01      	subs	r3, #1
 8006016:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	3b01      	subs	r3, #1
 8006020:	025b      	lsls	r3, r3, #9
 8006022:	b29b      	uxth	r3, r3
 8006024:	431a      	orrs	r2, r3
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	68db      	ldr	r3, [r3, #12]
 800602a:	3b01      	subs	r3, #1
 800602c:	041b      	lsls	r3, r3, #16
 800602e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006032:	431a      	orrs	r2, r3
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	691b      	ldr	r3, [r3, #16]
 8006038:	3b01      	subs	r3, #1
 800603a:	061b      	lsls	r3, r3, #24
 800603c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006040:	4931      	ldr	r1, [pc, #196]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 8006042:	4313      	orrs	r3, r2
 8006044:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006046:	4b30      	ldr	r3, [pc, #192]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 8006048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800604a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	695b      	ldr	r3, [r3, #20]
 8006052:	492d      	ldr	r1, [pc, #180]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 8006054:	4313      	orrs	r3, r2
 8006056:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006058:	4b2b      	ldr	r3, [pc, #172]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 800605a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800605c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	699b      	ldr	r3, [r3, #24]
 8006064:	4928      	ldr	r1, [pc, #160]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 8006066:	4313      	orrs	r3, r2
 8006068:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800606a:	4b27      	ldr	r3, [pc, #156]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 800606c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800606e:	4a26      	ldr	r2, [pc, #152]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 8006070:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006074:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006076:	4b24      	ldr	r3, [pc, #144]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 8006078:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800607a:	4b24      	ldr	r3, [pc, #144]	@ (800610c <RCCEx_PLL3_Config+0x160>)
 800607c:	4013      	ands	r3, r2
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	69d2      	ldr	r2, [r2, #28]
 8006082:	00d2      	lsls	r2, r2, #3
 8006084:	4920      	ldr	r1, [pc, #128]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 8006086:	4313      	orrs	r3, r2
 8006088:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800608a:	4b1f      	ldr	r3, [pc, #124]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 800608c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800608e:	4a1e      	ldr	r2, [pc, #120]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 8006090:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006094:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d106      	bne.n	80060aa <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800609c:	4b1a      	ldr	r3, [pc, #104]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 800609e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a0:	4a19      	ldr	r2, [pc, #100]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 80060a2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80060a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80060a8:	e00f      	b.n	80060ca <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d106      	bne.n	80060be <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80060b0:	4b15      	ldr	r3, [pc, #84]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 80060b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060b4:	4a14      	ldr	r2, [pc, #80]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 80060b6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80060ba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80060bc:	e005      	b.n	80060ca <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80060be:	4b12      	ldr	r3, [pc, #72]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 80060c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060c2:	4a11      	ldr	r2, [pc, #68]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 80060c4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80060c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80060ca:	4b0f      	ldr	r3, [pc, #60]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a0e      	ldr	r2, [pc, #56]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 80060d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060d6:	f7fb fefd 	bl	8001ed4 <HAL_GetTick>
 80060da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80060dc:	e008      	b.n	80060f0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80060de:	f7fb fef9 	bl	8001ed4 <HAL_GetTick>
 80060e2:	4602      	mov	r2, r0
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	1ad3      	subs	r3, r2, r3
 80060e8:	2b02      	cmp	r3, #2
 80060ea:	d901      	bls.n	80060f0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80060ec:	2303      	movs	r3, #3
 80060ee:	e006      	b.n	80060fe <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80060f0:	4b05      	ldr	r3, [pc, #20]	@ (8006108 <RCCEx_PLL3_Config+0x15c>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d0f0      	beq.n	80060de <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80060fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3710      	adds	r7, #16
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop
 8006108:	58024400 	.word	0x58024400
 800610c:	ffff0007 	.word	0xffff0007

08006110 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b084      	sub	sp, #16
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d101      	bne.n	8006122 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e10f      	b.n	8006342 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2200      	movs	r2, #0
 8006126:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a87      	ldr	r2, [pc, #540]	@ (800634c <HAL_SPI_Init+0x23c>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d00f      	beq.n	8006152 <HAL_SPI_Init+0x42>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a86      	ldr	r2, [pc, #536]	@ (8006350 <HAL_SPI_Init+0x240>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d00a      	beq.n	8006152 <HAL_SPI_Init+0x42>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a84      	ldr	r2, [pc, #528]	@ (8006354 <HAL_SPI_Init+0x244>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d005      	beq.n	8006152 <HAL_SPI_Init+0x42>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	2b0f      	cmp	r3, #15
 800614c:	d901      	bls.n	8006152 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800614e:	2301      	movs	r3, #1
 8006150:	e0f7      	b.n	8006342 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f000 fe2e 	bl	8006db4 <SPI_GetPacketSize>
 8006158:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a7b      	ldr	r2, [pc, #492]	@ (800634c <HAL_SPI_Init+0x23c>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d00c      	beq.n	800617e <HAL_SPI_Init+0x6e>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a79      	ldr	r2, [pc, #484]	@ (8006350 <HAL_SPI_Init+0x240>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d007      	beq.n	800617e <HAL_SPI_Init+0x6e>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4a78      	ldr	r2, [pc, #480]	@ (8006354 <HAL_SPI_Init+0x244>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d002      	beq.n	800617e <HAL_SPI_Init+0x6e>
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2b08      	cmp	r3, #8
 800617c:	d811      	bhi.n	80061a2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006182:	4a72      	ldr	r2, [pc, #456]	@ (800634c <HAL_SPI_Init+0x23c>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d009      	beq.n	800619c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a70      	ldr	r2, [pc, #448]	@ (8006350 <HAL_SPI_Init+0x240>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d004      	beq.n	800619c <HAL_SPI_Init+0x8c>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a6f      	ldr	r2, [pc, #444]	@ (8006354 <HAL_SPI_Init+0x244>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d104      	bne.n	80061a6 <HAL_SPI_Init+0x96>
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2b10      	cmp	r3, #16
 80061a0:	d901      	bls.n	80061a6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	e0cd      	b.n	8006342 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80061ac:	b2db      	uxtb	r3, r3
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d106      	bne.n	80061c0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f7fb fa50 	bl	8001660 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2202      	movs	r2, #2
 80061c4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	681a      	ldr	r2, [r3, #0]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f022 0201 	bic.w	r2, r2, #1
 80061d6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80061e2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	699b      	ldr	r3, [r3, #24]
 80061e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80061ec:	d119      	bne.n	8006222 <HAL_SPI_Init+0x112>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80061f6:	d103      	bne.n	8006200 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d008      	beq.n	8006212 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006204:	2b00      	cmp	r3, #0
 8006206:	d10c      	bne.n	8006222 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800620c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006210:	d107      	bne.n	8006222 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006220:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800622a:	2b00      	cmp	r3, #0
 800622c:	d00f      	beq.n	800624e <HAL_SPI_Init+0x13e>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	68db      	ldr	r3, [r3, #12]
 8006232:	2b06      	cmp	r3, #6
 8006234:	d90b      	bls.n	800624e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	430a      	orrs	r2, r1
 800624a:	601a      	str	r2, [r3, #0]
 800624c:	e007      	b.n	800625e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	681a      	ldr	r2, [r3, #0]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800625c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	69da      	ldr	r2, [r3, #28]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006266:	431a      	orrs	r2, r3
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	431a      	orrs	r2, r3
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006270:	ea42 0103 	orr.w	r1, r2, r3
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	68da      	ldr	r2, [r3, #12]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	430a      	orrs	r2, r1
 800627e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006288:	431a      	orrs	r2, r3
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800628e:	431a      	orrs	r2, r3
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	699b      	ldr	r3, [r3, #24]
 8006294:	431a      	orrs	r2, r3
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	691b      	ldr	r3, [r3, #16]
 800629a:	431a      	orrs	r2, r3
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	695b      	ldr	r3, [r3, #20]
 80062a0:	431a      	orrs	r2, r3
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a1b      	ldr	r3, [r3, #32]
 80062a6:	431a      	orrs	r2, r3
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	431a      	orrs	r2, r3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062b2:	431a      	orrs	r2, r3
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	431a      	orrs	r2, r3
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062be:	ea42 0103 	orr.w	r1, r2, r3
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	430a      	orrs	r2, r1
 80062cc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d113      	bne.n	80062fe <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062e8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80062fc:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f022 0201 	bic.w	r2, r2, #1
 800630c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006316:	2b00      	cmp	r3, #0
 8006318:	d00a      	beq.n	8006330 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	68db      	ldr	r3, [r3, #12]
 8006320:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	430a      	orrs	r2, r1
 800632e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8006340:	2300      	movs	r3, #0
}
 8006342:	4618      	mov	r0, r3
 8006344:	3710      	adds	r7, #16
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	40013000 	.word	0x40013000
 8006350:	40003800 	.word	0x40003800
 8006354:	40003c00 	.word	0x40003c00

08006358 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b088      	sub	sp, #32
 800635c:	af02      	add	r7, sp, #8
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	60b9      	str	r1, [r7, #8]
 8006362:	603b      	str	r3, [r7, #0]
 8006364:	4613      	mov	r3, r2
 8006366:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	3320      	adds	r3, #32
 800636e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006370:	f7fb fdb0 	bl	8001ed4 <HAL_GetTick>
 8006374:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b01      	cmp	r3, #1
 8006380:	d001      	beq.n	8006386 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8006382:	2302      	movs	r3, #2
 8006384:	e1d1      	b.n	800672a <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d002      	beq.n	8006392 <HAL_SPI_Transmit+0x3a>
 800638c:	88fb      	ldrh	r3, [r7, #6]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d101      	bne.n	8006396 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	e1c9      	b.n	800672a <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800639c:	2b01      	cmp	r3, #1
 800639e:	d101      	bne.n	80063a4 <HAL_SPI_Transmit+0x4c>
 80063a0:	2302      	movs	r3, #2
 80063a2:	e1c2      	b.n	800672a <HAL_SPI_Transmit+0x3d2>
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2201      	movs	r2, #1
 80063a8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2203      	movs	r2, #3
 80063b0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2200      	movs	r2, #0
 80063b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	68ba      	ldr	r2, [r7, #8]
 80063c0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	88fa      	ldrh	r2, [r7, #6]
 80063c6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	88fa      	ldrh	r2, [r7, #6]
 80063ce:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2200      	movs	r2, #0
 80063d6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2200      	movs	r2, #0
 80063dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2200      	movs	r2, #0
 80063e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2200      	movs	r2, #0
 80063ec:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2200      	movs	r2, #0
 80063f2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80063fc:	d108      	bne.n	8006410 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800640c:	601a      	str	r2, [r3, #0]
 800640e:	e009      	b.n	8006424 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	68db      	ldr	r3, [r3, #12]
 8006416:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8006422:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	685a      	ldr	r2, [r3, #4]
 800642a:	4b96      	ldr	r3, [pc, #600]	@ (8006684 <HAL_SPI_Transmit+0x32c>)
 800642c:	4013      	ands	r3, r2
 800642e:	88f9      	ldrh	r1, [r7, #6]
 8006430:	68fa      	ldr	r2, [r7, #12]
 8006432:	6812      	ldr	r2, [r2, #0]
 8006434:	430b      	orrs	r3, r1
 8006436:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f042 0201 	orr.w	r2, r2, #1
 8006446:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006450:	d107      	bne.n	8006462 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006460:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	68db      	ldr	r3, [r3, #12]
 8006466:	2b0f      	cmp	r3, #15
 8006468:	d947      	bls.n	80064fa <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800646a:	e03f      	b.n	80064ec <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	695b      	ldr	r3, [r3, #20]
 8006472:	f003 0302 	and.w	r3, r3, #2
 8006476:	2b02      	cmp	r3, #2
 8006478:	d114      	bne.n	80064a4 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	6812      	ldr	r2, [r2, #0]
 8006484:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800648a:	1d1a      	adds	r2, r3, #4
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006496:	b29b      	uxth	r3, r3
 8006498:	3b01      	subs	r3, #1
 800649a:	b29a      	uxth	r2, r3
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80064a2:	e023      	b.n	80064ec <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064a4:	f7fb fd16 	bl	8001ed4 <HAL_GetTick>
 80064a8:	4602      	mov	r2, r0
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	1ad3      	subs	r3, r2, r3
 80064ae:	683a      	ldr	r2, [r7, #0]
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d803      	bhi.n	80064bc <HAL_SPI_Transmit+0x164>
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ba:	d102      	bne.n	80064c2 <HAL_SPI_Transmit+0x16a>
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d114      	bne.n	80064ec <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80064c2:	68f8      	ldr	r0, [r7, #12]
 80064c4:	f000 fba8 	bl	8006c18 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064ce:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2200      	movs	r2, #0
 80064e4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80064e8:	2303      	movs	r3, #3
 80064ea:	e11e      	b.n	800672a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80064f2:	b29b      	uxth	r3, r3
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d1b9      	bne.n	800646c <HAL_SPI_Transmit+0x114>
 80064f8:	e0f1      	b.n	80066de <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	68db      	ldr	r3, [r3, #12]
 80064fe:	2b07      	cmp	r3, #7
 8006500:	f240 80e6 	bls.w	80066d0 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006504:	e05d      	b.n	80065c2 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	695b      	ldr	r3, [r3, #20]
 800650c:	f003 0302 	and.w	r3, r3, #2
 8006510:	2b02      	cmp	r3, #2
 8006512:	d132      	bne.n	800657a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800651a:	b29b      	uxth	r3, r3
 800651c:	2b01      	cmp	r3, #1
 800651e:	d918      	bls.n	8006552 <HAL_SPI_Transmit+0x1fa>
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006524:	2b00      	cmp	r3, #0
 8006526:	d014      	beq.n	8006552 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	6812      	ldr	r2, [r2, #0]
 8006532:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006538:	1d1a      	adds	r2, r3, #4
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006544:	b29b      	uxth	r3, r3
 8006546:	3b02      	subs	r3, #2
 8006548:	b29a      	uxth	r2, r3
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006550:	e037      	b.n	80065c2 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006556:	881a      	ldrh	r2, [r3, #0]
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006560:	1c9a      	adds	r2, r3, #2
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800656c:	b29b      	uxth	r3, r3
 800656e:	3b01      	subs	r3, #1
 8006570:	b29a      	uxth	r2, r3
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006578:	e023      	b.n	80065c2 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800657a:	f7fb fcab 	bl	8001ed4 <HAL_GetTick>
 800657e:	4602      	mov	r2, r0
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	1ad3      	subs	r3, r2, r3
 8006584:	683a      	ldr	r2, [r7, #0]
 8006586:	429a      	cmp	r2, r3
 8006588:	d803      	bhi.n	8006592 <HAL_SPI_Transmit+0x23a>
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006590:	d102      	bne.n	8006598 <HAL_SPI_Transmit+0x240>
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d114      	bne.n	80065c2 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f000 fb3d 	bl	8006c18 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065a4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2201      	movs	r2, #1
 80065b2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80065be:	2303      	movs	r3, #3
 80065c0:	e0b3      	b.n	800672a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d19b      	bne.n	8006506 <HAL_SPI_Transmit+0x1ae>
 80065ce:	e086      	b.n	80066de <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	695b      	ldr	r3, [r3, #20]
 80065d6:	f003 0302 	and.w	r3, r3, #2
 80065da:	2b02      	cmp	r3, #2
 80065dc:	d154      	bne.n	8006688 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	2b03      	cmp	r3, #3
 80065e8:	d918      	bls.n	800661c <HAL_SPI_Transmit+0x2c4>
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065ee:	2b40      	cmp	r3, #64	@ 0x40
 80065f0:	d914      	bls.n	800661c <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	6812      	ldr	r2, [r2, #0]
 80065fc:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006602:	1d1a      	adds	r2, r3, #4
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800660e:	b29b      	uxth	r3, r3
 8006610:	3b04      	subs	r3, #4
 8006612:	b29a      	uxth	r2, r3
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800661a:	e059      	b.n	80066d0 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006622:	b29b      	uxth	r3, r3
 8006624:	2b01      	cmp	r3, #1
 8006626:	d917      	bls.n	8006658 <HAL_SPI_Transmit+0x300>
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800662c:	2b00      	cmp	r3, #0
 800662e:	d013      	beq.n	8006658 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006634:	881a      	ldrh	r2, [r3, #0]
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800663e:	1c9a      	adds	r2, r3, #2
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800664a:	b29b      	uxth	r3, r3
 800664c:	3b02      	subs	r3, #2
 800664e:	b29a      	uxth	r2, r3
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006656:	e03b      	b.n	80066d0 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	3320      	adds	r3, #32
 8006662:	7812      	ldrb	r2, [r2, #0]
 8006664:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800666a:	1c5a      	adds	r2, r3, #1
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006676:	b29b      	uxth	r3, r3
 8006678:	3b01      	subs	r3, #1
 800667a:	b29a      	uxth	r2, r3
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006682:	e025      	b.n	80066d0 <HAL_SPI_Transmit+0x378>
 8006684:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006688:	f7fb fc24 	bl	8001ed4 <HAL_GetTick>
 800668c:	4602      	mov	r2, r0
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	1ad3      	subs	r3, r2, r3
 8006692:	683a      	ldr	r2, [r7, #0]
 8006694:	429a      	cmp	r2, r3
 8006696:	d803      	bhi.n	80066a0 <HAL_SPI_Transmit+0x348>
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800669e:	d102      	bne.n	80066a6 <HAL_SPI_Transmit+0x34e>
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d114      	bne.n	80066d0 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80066a6:	68f8      	ldr	r0, [r7, #12]
 80066a8:	f000 fab6 	bl	8006c18 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066b2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80066cc:	2303      	movs	r3, #3
 80066ce:	e02c      	b.n	800672a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	2b00      	cmp	r3, #0
 80066da:	f47f af79 	bne.w	80065d0 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	9300      	str	r3, [sp, #0]
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	2200      	movs	r2, #0
 80066e6:	2108      	movs	r1, #8
 80066e8:	68f8      	ldr	r0, [r7, #12]
 80066ea:	f000 fb35 	bl	8006d58 <SPI_WaitOnFlagUntilTimeout>
 80066ee:	4603      	mov	r3, r0
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d007      	beq.n	8006704 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066fa:	f043 0220 	orr.w	r2, r3, #32
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006704:	68f8      	ldr	r0, [r7, #12]
 8006706:	f000 fa87 	bl	8006c18 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2201      	movs	r2, #1
 800670e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006720:	2b00      	cmp	r3, #0
 8006722:	d001      	beq.n	8006728 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	e000      	b.n	800672a <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8006728:	2300      	movs	r3, #0
  }
}
 800672a:	4618      	mov	r0, r3
 800672c:	3718      	adds	r7, #24
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}
 8006732:	bf00      	nop

08006734 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b088      	sub	sp, #32
 8006738:	af00      	add	r7, sp, #0
 800673a:	60f8      	str	r0, [r7, #12]
 800673c:	60b9      	str	r1, [r7, #8]
 800673e:	603b      	str	r3, [r7, #0]
 8006740:	4613      	mov	r3, r2
 8006742:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006748:	095b      	lsrs	r3, r3, #5
 800674a:	b29b      	uxth	r3, r3
 800674c:	3301      	adds	r3, #1
 800674e:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	3330      	adds	r3, #48	@ 0x30
 8006756:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006758:	f7fb fbbc 	bl	8001ed4 <HAL_GetTick>
 800675c:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006764:	b2db      	uxtb	r3, r3
 8006766:	2b01      	cmp	r3, #1
 8006768:	d001      	beq.n	800676e <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 800676a:	2302      	movs	r3, #2
 800676c:	e250      	b.n	8006c10 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d002      	beq.n	800677a <HAL_SPI_Receive+0x46>
 8006774:	88fb      	ldrh	r3, [r7, #6]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d101      	bne.n	800677e <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800677a:	2301      	movs	r3, #1
 800677c:	e248      	b.n	8006c10 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006784:	2b01      	cmp	r3, #1
 8006786:	d101      	bne.n	800678c <HAL_SPI_Receive+0x58>
 8006788:	2302      	movs	r3, #2
 800678a:	e241      	b.n	8006c10 <HAL_SPI_Receive+0x4dc>
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	2204      	movs	r2, #4
 8006798:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2200      	movs	r2, #0
 80067a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	68ba      	ldr	r2, [r7, #8]
 80067a8:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	88fa      	ldrh	r2, [r7, #6]
 80067ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	88fa      	ldrh	r2, [r7, #6]
 80067b6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2200      	movs	r2, #0
 80067be:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	2200      	movs	r2, #0
 80067c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2200      	movs	r2, #0
 80067cc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2200      	movs	r2, #0
 80067d4:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2200      	movs	r2, #0
 80067da:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80067e4:	d108      	bne.n	80067f8 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80067f4:	601a      	str	r2, [r3, #0]
 80067f6:	e009      	b.n	800680c <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800680a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	685a      	ldr	r2, [r3, #4]
 8006812:	4b95      	ldr	r3, [pc, #596]	@ (8006a68 <HAL_SPI_Receive+0x334>)
 8006814:	4013      	ands	r3, r2
 8006816:	88f9      	ldrh	r1, [r7, #6]
 8006818:	68fa      	ldr	r2, [r7, #12]
 800681a:	6812      	ldr	r2, [r2, #0]
 800681c:	430b      	orrs	r3, r1
 800681e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	681a      	ldr	r2, [r3, #0]
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f042 0201 	orr.w	r2, r2, #1
 800682e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006838:	d107      	bne.n	800684a <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006848:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	68db      	ldr	r3, [r3, #12]
 800684e:	2b0f      	cmp	r3, #15
 8006850:	d96c      	bls.n	800692c <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8006852:	e064      	b.n	800691e <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	695b      	ldr	r3, [r3, #20]
 800685a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	695b      	ldr	r3, [r3, #20]
 8006862:	f003 0301 	and.w	r3, r3, #1
 8006866:	2b01      	cmp	r3, #1
 8006868:	d114      	bne.n	8006894 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006872:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006874:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800687a:	1d1a      	adds	r2, r3, #4
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006886:	b29b      	uxth	r3, r3
 8006888:	3b01      	subs	r3, #1
 800688a:	b29a      	uxth	r2, r3
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006892:	e044      	b.n	800691e <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800689a:	b29b      	uxth	r3, r3
 800689c:	8bfa      	ldrh	r2, [r7, #30]
 800689e:	429a      	cmp	r2, r3
 80068a0:	d919      	bls.n	80068d6 <HAL_SPI_Receive+0x1a2>
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d014      	beq.n	80068d6 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80068b4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80068b6:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80068bc:	1d1a      	adds	r2, r3, #4
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	3b01      	subs	r3, #1
 80068cc:	b29a      	uxth	r2, r3
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80068d4:	e023      	b.n	800691e <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068d6:	f7fb fafd 	bl	8001ed4 <HAL_GetTick>
 80068da:	4602      	mov	r2, r0
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	1ad3      	subs	r3, r2, r3
 80068e0:	683a      	ldr	r2, [r7, #0]
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d803      	bhi.n	80068ee <HAL_SPI_Receive+0x1ba>
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ec:	d102      	bne.n	80068f4 <HAL_SPI_Receive+0x1c0>
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d114      	bne.n	800691e <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80068f4:	68f8      	ldr	r0, [r7, #12]
 80068f6:	f000 f98f 	bl	8006c18 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006900:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2201      	movs	r2, #1
 800690e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2200      	movs	r2, #0
 8006916:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800691a:	2303      	movs	r3, #3
 800691c:	e178      	b.n	8006c10 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006924:	b29b      	uxth	r3, r3
 8006926:	2b00      	cmp	r3, #0
 8006928:	d194      	bne.n	8006854 <HAL_SPI_Receive+0x120>
 800692a:	e15e      	b.n	8006bea <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	2b07      	cmp	r3, #7
 8006932:	f240 8153 	bls.w	8006bdc <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8006936:	e08f      	b.n	8006a58 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	695b      	ldr	r3, [r3, #20]
 800693e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	695b      	ldr	r3, [r3, #20]
 8006946:	f003 0301 	and.w	r3, r3, #1
 800694a:	2b01      	cmp	r3, #1
 800694c:	d114      	bne.n	8006978 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006952:	69ba      	ldr	r2, [r7, #24]
 8006954:	8812      	ldrh	r2, [r2, #0]
 8006956:	b292      	uxth	r2, r2
 8006958:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800695e:	1c9a      	adds	r2, r3, #2
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800696a:	b29b      	uxth	r3, r3
 800696c:	3b01      	subs	r3, #1
 800696e:	b29a      	uxth	r2, r3
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006976:	e06f      	b.n	8006a58 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800697e:	b29b      	uxth	r3, r3
 8006980:	8bfa      	ldrh	r2, [r7, #30]
 8006982:	429a      	cmp	r2, r3
 8006984:	d924      	bls.n	80069d0 <HAL_SPI_Receive+0x29c>
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d01f      	beq.n	80069d0 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006994:	69ba      	ldr	r2, [r7, #24]
 8006996:	8812      	ldrh	r2, [r2, #0]
 8006998:	b292      	uxth	r2, r2
 800699a:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069a0:	1c9a      	adds	r2, r3, #2
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069aa:	69ba      	ldr	r2, [r7, #24]
 80069ac:	8812      	ldrh	r2, [r2, #0]
 80069ae:	b292      	uxth	r2, r2
 80069b0:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069b6:	1c9a      	adds	r2, r3, #2
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	3b02      	subs	r3, #2
 80069c6:	b29a      	uxth	r2, r3
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80069ce:	e043      	b.n	8006a58 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d119      	bne.n	8006a10 <HAL_SPI_Receive+0x2dc>
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d014      	beq.n	8006a10 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069ea:	69ba      	ldr	r2, [r7, #24]
 80069ec:	8812      	ldrh	r2, [r2, #0]
 80069ee:	b292      	uxth	r2, r2
 80069f0:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069f6:	1c9a      	adds	r2, r3, #2
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	3b01      	subs	r3, #1
 8006a06:	b29a      	uxth	r2, r3
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006a0e:	e023      	b.n	8006a58 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a10:	f7fb fa60 	bl	8001ed4 <HAL_GetTick>
 8006a14:	4602      	mov	r2, r0
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	1ad3      	subs	r3, r2, r3
 8006a1a:	683a      	ldr	r2, [r7, #0]
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d803      	bhi.n	8006a28 <HAL_SPI_Receive+0x2f4>
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a26:	d102      	bne.n	8006a2e <HAL_SPI_Receive+0x2fa>
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d114      	bne.n	8006a58 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006a2e:	68f8      	ldr	r0, [r7, #12]
 8006a30:	f000 f8f2 	bl	8006c18 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a3a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006a54:	2303      	movs	r3, #3
 8006a56:	e0db      	b.n	8006c10 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006a5e:	b29b      	uxth	r3, r3
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	f47f af69 	bne.w	8006938 <HAL_SPI_Receive+0x204>
 8006a66:	e0c0      	b.n	8006bea <HAL_SPI_Receive+0x4b6>
 8006a68:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	695b      	ldr	r3, [r3, #20]
 8006a72:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	695b      	ldr	r3, [r3, #20]
 8006a7a:	f003 0301 	and.w	r3, r3, #1
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d117      	bne.n	8006ab2 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a8e:	7812      	ldrb	r2, [r2, #0]
 8006a90:	b2d2      	uxtb	r2, r2
 8006a92:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a98:	1c5a      	adds	r2, r3, #1
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	3b01      	subs	r3, #1
 8006aa8:	b29a      	uxth	r2, r3
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006ab0:	e094      	b.n	8006bdc <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	8bfa      	ldrh	r2, [r7, #30]
 8006abc:	429a      	cmp	r2, r3
 8006abe:	d946      	bls.n	8006b4e <HAL_SPI_Receive+0x41a>
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d041      	beq.n	8006b4e <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ad6:	7812      	ldrb	r2, [r2, #0]
 8006ad8:	b2d2      	uxtb	r2, r2
 8006ada:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ae0:	1c5a      	adds	r2, r3, #1
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006af2:	7812      	ldrb	r2, [r2, #0]
 8006af4:	b2d2      	uxtb	r2, r2
 8006af6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006afc:	1c5a      	adds	r2, r3, #1
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b0e:	7812      	ldrb	r2, [r2, #0]
 8006b10:	b2d2      	uxtb	r2, r2
 8006b12:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b18:	1c5a      	adds	r2, r3, #1
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b2a:	7812      	ldrb	r2, [r2, #0]
 8006b2c:	b2d2      	uxtb	r2, r2
 8006b2e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b34:	1c5a      	adds	r2, r3, #1
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	3b04      	subs	r3, #4
 8006b44:	b29a      	uxth	r2, r3
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006b4c:	e046      	b.n	8006bdc <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	2b03      	cmp	r3, #3
 8006b58:	d81c      	bhi.n	8006b94 <HAL_SPI_Receive+0x460>
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d017      	beq.n	8006b94 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b70:	7812      	ldrb	r2, [r2, #0]
 8006b72:	b2d2      	uxtb	r2, r2
 8006b74:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b7a:	1c5a      	adds	r2, r3, #1
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	3b01      	subs	r3, #1
 8006b8a:	b29a      	uxth	r2, r3
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006b92:	e023      	b.n	8006bdc <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b94:	f7fb f99e 	bl	8001ed4 <HAL_GetTick>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	1ad3      	subs	r3, r2, r3
 8006b9e:	683a      	ldr	r2, [r7, #0]
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d803      	bhi.n	8006bac <HAL_SPI_Receive+0x478>
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006baa:	d102      	bne.n	8006bb2 <HAL_SPI_Receive+0x47e>
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d114      	bne.n	8006bdc <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006bb2:	68f8      	ldr	r0, [r7, #12]
 8006bb4:	f000 f830 	bl	8006c18 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006bbe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2201      	movs	r2, #1
 8006bcc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006bd8:	2303      	movs	r3, #3
 8006bda:	e019      	b.n	8006c10 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	f47f af41 	bne.w	8006a6c <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006bea:	68f8      	ldr	r0, [r7, #12]
 8006bec:	f000 f814 	bl	8006c18 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d001      	beq.n	8006c0e <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e000      	b.n	8006c10 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8006c0e:	2300      	movs	r3, #0
  }
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3720      	adds	r7, #32
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}

08006c18 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b085      	sub	sp, #20
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	699a      	ldr	r2, [r3, #24]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f042 0208 	orr.w	r2, r2, #8
 8006c36:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	699a      	ldr	r2, [r3, #24]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f042 0210 	orr.w	r2, r2, #16
 8006c46:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f022 0201 	bic.w	r2, r2, #1
 8006c56:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	6919      	ldr	r1, [r3, #16]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	4b3c      	ldr	r3, [pc, #240]	@ (8006d54 <SPI_CloseTransfer+0x13c>)
 8006c64:	400b      	ands	r3, r1
 8006c66:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	689a      	ldr	r2, [r3, #8]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8006c76:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	2b04      	cmp	r3, #4
 8006c82:	d014      	beq.n	8006cae <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f003 0320 	and.w	r3, r3, #32
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d00f      	beq.n	8006cae <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c94:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	699a      	ldr	r2, [r3, #24]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f042 0220 	orr.w	r2, r2, #32
 8006cac:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006cb4:	b2db      	uxtb	r3, r3
 8006cb6:	2b03      	cmp	r3, #3
 8006cb8:	d014      	beq.n	8006ce4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d00f      	beq.n	8006ce4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006cca:	f043 0204 	orr.w	r2, r3, #4
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	699a      	ldr	r2, [r3, #24]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ce2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d00f      	beq.n	8006d0e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006cf4:	f043 0201 	orr.w	r2, r3, #1
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	699a      	ldr	r2, [r3, #24]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d0c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d00f      	beq.n	8006d38 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d1e:	f043 0208 	orr.w	r2, r3, #8
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	699a      	ldr	r2, [r3, #24]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d36:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2200      	movs	r2, #0
 8006d44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8006d48:	bf00      	nop
 8006d4a:	3714      	adds	r7, #20
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr
 8006d54:	fffffc90 	.word	0xfffffc90

08006d58 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b084      	sub	sp, #16
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	60f8      	str	r0, [r7, #12]
 8006d60:	60b9      	str	r1, [r7, #8]
 8006d62:	603b      	str	r3, [r7, #0]
 8006d64:	4613      	mov	r3, r2
 8006d66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006d68:	e010      	b.n	8006d8c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d6a:	f7fb f8b3 	bl	8001ed4 <HAL_GetTick>
 8006d6e:	4602      	mov	r2, r0
 8006d70:	69bb      	ldr	r3, [r7, #24]
 8006d72:	1ad3      	subs	r3, r2, r3
 8006d74:	683a      	ldr	r2, [r7, #0]
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d803      	bhi.n	8006d82 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d80:	d102      	bne.n	8006d88 <SPI_WaitOnFlagUntilTimeout+0x30>
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d101      	bne.n	8006d8c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8006d88:	2303      	movs	r3, #3
 8006d8a:	e00f      	b.n	8006dac <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	695a      	ldr	r2, [r3, #20]
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	4013      	ands	r3, r2
 8006d96:	68ba      	ldr	r2, [r7, #8]
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	bf0c      	ite	eq
 8006d9c:	2301      	moveq	r3, #1
 8006d9e:	2300      	movne	r3, #0
 8006da0:	b2db      	uxtb	r3, r3
 8006da2:	461a      	mov	r2, r3
 8006da4:	79fb      	ldrb	r3, [r7, #7]
 8006da6:	429a      	cmp	r2, r3
 8006da8:	d0df      	beq.n	8006d6a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8006daa:	2300      	movs	r3, #0
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	3710      	adds	r7, #16
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}

08006db4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b085      	sub	sp, #20
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dc0:	095b      	lsrs	r3, r3, #5
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	3301      	adds	r3, #1
 8006dcc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	3307      	adds	r3, #7
 8006dd2:	08db      	lsrs	r3, r3, #3
 8006dd4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	68fa      	ldr	r2, [r7, #12]
 8006dda:	fb02 f303 	mul.w	r3, r2, r3
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	3714      	adds	r7, #20
 8006de2:	46bd      	mov	sp, r7
 8006de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de8:	4770      	bx	lr

08006dea <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006dea:	b580      	push	{r7, lr}
 8006dec:	b082      	sub	sp, #8
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d101      	bne.n	8006dfc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	e049      	b.n	8006e90 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d106      	bne.n	8006e16 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f7fa fded 	bl	80019f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2202      	movs	r2, #2
 8006e1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	3304      	adds	r3, #4
 8006e26:	4619      	mov	r1, r3
 8006e28:	4610      	mov	r0, r2
 8006e2a:	f000 fceb 	bl	8007804 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2201      	movs	r2, #1
 8006e32:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2201      	movs	r2, #1
 8006e3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2201      	movs	r2, #1
 8006e42:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2201      	movs	r2, #1
 8006e4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2201      	movs	r2, #1
 8006e52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2201      	movs	r2, #1
 8006e5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2201      	movs	r2, #1
 8006e62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2201      	movs	r2, #1
 8006e72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2201      	movs	r2, #1
 8006e7a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2201      	movs	r2, #1
 8006e82:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2201      	movs	r2, #1
 8006e8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006e8e:	2300      	movs	r3, #0
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	3708      	adds	r7, #8
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bd80      	pop	{r7, pc}

08006e98 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b082      	sub	sp, #8
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d101      	bne.n	8006eaa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	e049      	b.n	8006f3e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d106      	bne.n	8006ec4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 f841 	bl	8006f46 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2202      	movs	r2, #2
 8006ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	3304      	adds	r3, #4
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	4610      	mov	r0, r2
 8006ed8:	f000 fc94 	bl	8007804 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2201      	movs	r2, #1
 8006f00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2201      	movs	r2, #1
 8006f08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2201      	movs	r2, #1
 8006f18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2201      	movs	r2, #1
 8006f30:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2201      	movs	r2, #1
 8006f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f3c:	2300      	movs	r3, #0
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3708      	adds	r7, #8
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}

08006f46 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006f46:	b480      	push	{r7}
 8006f48:	b083      	sub	sp, #12
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006f4e:	bf00      	nop
 8006f50:	370c      	adds	r7, #12
 8006f52:	46bd      	mov	sp, r7
 8006f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f58:	4770      	bx	lr
	...

08006f5c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b084      	sub	sp, #16
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d109      	bne.n	8006f80 <HAL_TIM_PWM_Start+0x24>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	2b01      	cmp	r3, #1
 8006f76:	bf14      	ite	ne
 8006f78:	2301      	movne	r3, #1
 8006f7a:	2300      	moveq	r3, #0
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	e03c      	b.n	8006ffa <HAL_TIM_PWM_Start+0x9e>
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	2b04      	cmp	r3, #4
 8006f84:	d109      	bne.n	8006f9a <HAL_TIM_PWM_Start+0x3e>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	bf14      	ite	ne
 8006f92:	2301      	movne	r3, #1
 8006f94:	2300      	moveq	r3, #0
 8006f96:	b2db      	uxtb	r3, r3
 8006f98:	e02f      	b.n	8006ffa <HAL_TIM_PWM_Start+0x9e>
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	2b08      	cmp	r3, #8
 8006f9e:	d109      	bne.n	8006fb4 <HAL_TIM_PWM_Start+0x58>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	bf14      	ite	ne
 8006fac:	2301      	movne	r3, #1
 8006fae:	2300      	moveq	r3, #0
 8006fb0:	b2db      	uxtb	r3, r3
 8006fb2:	e022      	b.n	8006ffa <HAL_TIM_PWM_Start+0x9e>
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	2b0c      	cmp	r3, #12
 8006fb8:	d109      	bne.n	8006fce <HAL_TIM_PWM_Start+0x72>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fc0:	b2db      	uxtb	r3, r3
 8006fc2:	2b01      	cmp	r3, #1
 8006fc4:	bf14      	ite	ne
 8006fc6:	2301      	movne	r3, #1
 8006fc8:	2300      	moveq	r3, #0
 8006fca:	b2db      	uxtb	r3, r3
 8006fcc:	e015      	b.n	8006ffa <HAL_TIM_PWM_Start+0x9e>
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	2b10      	cmp	r3, #16
 8006fd2:	d109      	bne.n	8006fe8 <HAL_TIM_PWM_Start+0x8c>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006fda:	b2db      	uxtb	r3, r3
 8006fdc:	2b01      	cmp	r3, #1
 8006fde:	bf14      	ite	ne
 8006fe0:	2301      	movne	r3, #1
 8006fe2:	2300      	moveq	r3, #0
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	e008      	b.n	8006ffa <HAL_TIM_PWM_Start+0x9e>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	bf14      	ite	ne
 8006ff4:	2301      	movne	r3, #1
 8006ff6:	2300      	moveq	r3, #0
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d001      	beq.n	8007002 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	e0a1      	b.n	8007146 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d104      	bne.n	8007012 <HAL_TIM_PWM_Start+0xb6>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2202      	movs	r2, #2
 800700c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007010:	e023      	b.n	800705a <HAL_TIM_PWM_Start+0xfe>
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	2b04      	cmp	r3, #4
 8007016:	d104      	bne.n	8007022 <HAL_TIM_PWM_Start+0xc6>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2202      	movs	r2, #2
 800701c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007020:	e01b      	b.n	800705a <HAL_TIM_PWM_Start+0xfe>
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	2b08      	cmp	r3, #8
 8007026:	d104      	bne.n	8007032 <HAL_TIM_PWM_Start+0xd6>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2202      	movs	r2, #2
 800702c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007030:	e013      	b.n	800705a <HAL_TIM_PWM_Start+0xfe>
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	2b0c      	cmp	r3, #12
 8007036:	d104      	bne.n	8007042 <HAL_TIM_PWM_Start+0xe6>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2202      	movs	r2, #2
 800703c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007040:	e00b      	b.n	800705a <HAL_TIM_PWM_Start+0xfe>
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	2b10      	cmp	r3, #16
 8007046:	d104      	bne.n	8007052 <HAL_TIM_PWM_Start+0xf6>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2202      	movs	r2, #2
 800704c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007050:	e003      	b.n	800705a <HAL_TIM_PWM_Start+0xfe>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2202      	movs	r2, #2
 8007056:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	2201      	movs	r2, #1
 8007060:	6839      	ldr	r1, [r7, #0]
 8007062:	4618      	mov	r0, r3
 8007064:	f000 ffe8 	bl	8008038 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a38      	ldr	r2, [pc, #224]	@ (8007150 <HAL_TIM_PWM_Start+0x1f4>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d013      	beq.n	800709a <HAL_TIM_PWM_Start+0x13e>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a37      	ldr	r2, [pc, #220]	@ (8007154 <HAL_TIM_PWM_Start+0x1f8>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d00e      	beq.n	800709a <HAL_TIM_PWM_Start+0x13e>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a35      	ldr	r2, [pc, #212]	@ (8007158 <HAL_TIM_PWM_Start+0x1fc>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d009      	beq.n	800709a <HAL_TIM_PWM_Start+0x13e>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a34      	ldr	r2, [pc, #208]	@ (800715c <HAL_TIM_PWM_Start+0x200>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d004      	beq.n	800709a <HAL_TIM_PWM_Start+0x13e>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a32      	ldr	r2, [pc, #200]	@ (8007160 <HAL_TIM_PWM_Start+0x204>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d101      	bne.n	800709e <HAL_TIM_PWM_Start+0x142>
 800709a:	2301      	movs	r3, #1
 800709c:	e000      	b.n	80070a0 <HAL_TIM_PWM_Start+0x144>
 800709e:	2300      	movs	r3, #0
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d007      	beq.n	80070b4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80070b2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a25      	ldr	r2, [pc, #148]	@ (8007150 <HAL_TIM_PWM_Start+0x1f4>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d022      	beq.n	8007104 <HAL_TIM_PWM_Start+0x1a8>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070c6:	d01d      	beq.n	8007104 <HAL_TIM_PWM_Start+0x1a8>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a25      	ldr	r2, [pc, #148]	@ (8007164 <HAL_TIM_PWM_Start+0x208>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d018      	beq.n	8007104 <HAL_TIM_PWM_Start+0x1a8>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a24      	ldr	r2, [pc, #144]	@ (8007168 <HAL_TIM_PWM_Start+0x20c>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d013      	beq.n	8007104 <HAL_TIM_PWM_Start+0x1a8>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a22      	ldr	r2, [pc, #136]	@ (800716c <HAL_TIM_PWM_Start+0x210>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d00e      	beq.n	8007104 <HAL_TIM_PWM_Start+0x1a8>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a1a      	ldr	r2, [pc, #104]	@ (8007154 <HAL_TIM_PWM_Start+0x1f8>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d009      	beq.n	8007104 <HAL_TIM_PWM_Start+0x1a8>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a1e      	ldr	r2, [pc, #120]	@ (8007170 <HAL_TIM_PWM_Start+0x214>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d004      	beq.n	8007104 <HAL_TIM_PWM_Start+0x1a8>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a16      	ldr	r2, [pc, #88]	@ (8007158 <HAL_TIM_PWM_Start+0x1fc>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d115      	bne.n	8007130 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	689a      	ldr	r2, [r3, #8]
 800710a:	4b1a      	ldr	r3, [pc, #104]	@ (8007174 <HAL_TIM_PWM_Start+0x218>)
 800710c:	4013      	ands	r3, r2
 800710e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2b06      	cmp	r3, #6
 8007114:	d015      	beq.n	8007142 <HAL_TIM_PWM_Start+0x1e6>
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800711c:	d011      	beq.n	8007142 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f042 0201 	orr.w	r2, r2, #1
 800712c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800712e:	e008      	b.n	8007142 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	681a      	ldr	r2, [r3, #0]
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f042 0201 	orr.w	r2, r2, #1
 800713e:	601a      	str	r2, [r3, #0]
 8007140:	e000      	b.n	8007144 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007142:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007144:	2300      	movs	r3, #0
}
 8007146:	4618      	mov	r0, r3
 8007148:	3710      	adds	r7, #16
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}
 800714e:	bf00      	nop
 8007150:	40010000 	.word	0x40010000
 8007154:	40010400 	.word	0x40010400
 8007158:	40014000 	.word	0x40014000
 800715c:	40014400 	.word	0x40014400
 8007160:	40014800 	.word	0x40014800
 8007164:	40000400 	.word	0x40000400
 8007168:	40000800 	.word	0x40000800
 800716c:	40000c00 	.word	0x40000c00
 8007170:	40001800 	.word	0x40001800
 8007174:	00010007 	.word	0x00010007

08007178 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b084      	sub	sp, #16
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	68db      	ldr	r3, [r3, #12]
 8007186:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	691b      	ldr	r3, [r3, #16]
 800718e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	f003 0302 	and.w	r3, r3, #2
 8007196:	2b00      	cmp	r3, #0
 8007198:	d020      	beq.n	80071dc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f003 0302 	and.w	r3, r3, #2
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d01b      	beq.n	80071dc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f06f 0202 	mvn.w	r2, #2
 80071ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2201      	movs	r2, #1
 80071b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	699b      	ldr	r3, [r3, #24]
 80071ba:	f003 0303 	and.w	r3, r3, #3
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d003      	beq.n	80071ca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 fb00 	bl	80077c8 <HAL_TIM_IC_CaptureCallback>
 80071c8:	e005      	b.n	80071d6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	f000 faf2 	bl	80077b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f000 fb03 	bl	80077dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2200      	movs	r2, #0
 80071da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	f003 0304 	and.w	r3, r3, #4
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d020      	beq.n	8007228 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f003 0304 	and.w	r3, r3, #4
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d01b      	beq.n	8007228 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f06f 0204 	mvn.w	r2, #4
 80071f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2202      	movs	r2, #2
 80071fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	699b      	ldr	r3, [r3, #24]
 8007206:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800720a:	2b00      	cmp	r3, #0
 800720c:	d003      	beq.n	8007216 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f000 fada 	bl	80077c8 <HAL_TIM_IC_CaptureCallback>
 8007214:	e005      	b.n	8007222 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 facc 	bl	80077b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f000 fadd 	bl	80077dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2200      	movs	r2, #0
 8007226:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	f003 0308 	and.w	r3, r3, #8
 800722e:	2b00      	cmp	r3, #0
 8007230:	d020      	beq.n	8007274 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f003 0308 	and.w	r3, r3, #8
 8007238:	2b00      	cmp	r3, #0
 800723a:	d01b      	beq.n	8007274 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f06f 0208 	mvn.w	r2, #8
 8007244:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2204      	movs	r2, #4
 800724a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	69db      	ldr	r3, [r3, #28]
 8007252:	f003 0303 	and.w	r3, r3, #3
 8007256:	2b00      	cmp	r3, #0
 8007258:	d003      	beq.n	8007262 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 fab4 	bl	80077c8 <HAL_TIM_IC_CaptureCallback>
 8007260:	e005      	b.n	800726e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 faa6 	bl	80077b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f000 fab7 	bl	80077dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	f003 0310 	and.w	r3, r3, #16
 800727a:	2b00      	cmp	r3, #0
 800727c:	d020      	beq.n	80072c0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	f003 0310 	and.w	r3, r3, #16
 8007284:	2b00      	cmp	r3, #0
 8007286:	d01b      	beq.n	80072c0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f06f 0210 	mvn.w	r2, #16
 8007290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2208      	movs	r2, #8
 8007296:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	69db      	ldr	r3, [r3, #28]
 800729e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d003      	beq.n	80072ae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f000 fa8e 	bl	80077c8 <HAL_TIM_IC_CaptureCallback>
 80072ac:	e005      	b.n	80072ba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f000 fa80 	bl	80077b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f000 fa91 	bl	80077dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2200      	movs	r2, #0
 80072be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	f003 0301 	and.w	r3, r3, #1
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d00c      	beq.n	80072e4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	f003 0301 	and.w	r3, r3, #1
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d007      	beq.n	80072e4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f06f 0201 	mvn.w	r2, #1
 80072dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 fa5e 	bl	80077a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d104      	bne.n	80072f8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d00c      	beq.n	8007312 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d007      	beq.n	8007312 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800730a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f000 ff51 	bl	80081b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007312:	68bb      	ldr	r3, [r7, #8]
 8007314:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007318:	2b00      	cmp	r3, #0
 800731a:	d00c      	beq.n	8007336 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007322:	2b00      	cmp	r3, #0
 8007324:	d007      	beq.n	8007336 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800732e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	f000 ff49 	bl	80081c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800733c:	2b00      	cmp	r3, #0
 800733e:	d00c      	beq.n	800735a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007346:	2b00      	cmp	r3, #0
 8007348:	d007      	beq.n	800735a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007352:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f000 fa4b 	bl	80077f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	f003 0320 	and.w	r3, r3, #32
 8007360:	2b00      	cmp	r3, #0
 8007362:	d00c      	beq.n	800737e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	f003 0320 	and.w	r3, r3, #32
 800736a:	2b00      	cmp	r3, #0
 800736c:	d007      	beq.n	800737e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f06f 0220 	mvn.w	r2, #32
 8007376:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f000 ff11 	bl	80081a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800737e:	bf00      	nop
 8007380:	3710      	adds	r7, #16
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
	...

08007388 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b086      	sub	sp, #24
 800738c:	af00      	add	r7, sp, #0
 800738e:	60f8      	str	r0, [r7, #12]
 8007390:	60b9      	str	r1, [r7, #8]
 8007392:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007394:	2300      	movs	r3, #0
 8007396:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800739e:	2b01      	cmp	r3, #1
 80073a0:	d101      	bne.n	80073a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80073a2:	2302      	movs	r3, #2
 80073a4:	e0ff      	b.n	80075a6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2201      	movs	r2, #1
 80073aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2b14      	cmp	r3, #20
 80073b2:	f200 80f0 	bhi.w	8007596 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80073b6:	a201      	add	r2, pc, #4	@ (adr r2, 80073bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80073b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073bc:	08007411 	.word	0x08007411
 80073c0:	08007597 	.word	0x08007597
 80073c4:	08007597 	.word	0x08007597
 80073c8:	08007597 	.word	0x08007597
 80073cc:	08007451 	.word	0x08007451
 80073d0:	08007597 	.word	0x08007597
 80073d4:	08007597 	.word	0x08007597
 80073d8:	08007597 	.word	0x08007597
 80073dc:	08007493 	.word	0x08007493
 80073e0:	08007597 	.word	0x08007597
 80073e4:	08007597 	.word	0x08007597
 80073e8:	08007597 	.word	0x08007597
 80073ec:	080074d3 	.word	0x080074d3
 80073f0:	08007597 	.word	0x08007597
 80073f4:	08007597 	.word	0x08007597
 80073f8:	08007597 	.word	0x08007597
 80073fc:	08007515 	.word	0x08007515
 8007400:	08007597 	.word	0x08007597
 8007404:	08007597 	.word	0x08007597
 8007408:	08007597 	.word	0x08007597
 800740c:	08007555 	.word	0x08007555
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	68b9      	ldr	r1, [r7, #8]
 8007416:	4618      	mov	r0, r3
 8007418:	f000 fa9a 	bl	8007950 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	699a      	ldr	r2, [r3, #24]
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f042 0208 	orr.w	r2, r2, #8
 800742a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	699a      	ldr	r2, [r3, #24]
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f022 0204 	bic.w	r2, r2, #4
 800743a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	6999      	ldr	r1, [r3, #24]
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	691a      	ldr	r2, [r3, #16]
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	430a      	orrs	r2, r1
 800744c:	619a      	str	r2, [r3, #24]
      break;
 800744e:	e0a5      	b.n	800759c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	68b9      	ldr	r1, [r7, #8]
 8007456:	4618      	mov	r0, r3
 8007458:	f000 fb0a 	bl	8007a70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	699a      	ldr	r2, [r3, #24]
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800746a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	699a      	ldr	r2, [r3, #24]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800747a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	6999      	ldr	r1, [r3, #24]
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	691b      	ldr	r3, [r3, #16]
 8007486:	021a      	lsls	r2, r3, #8
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	430a      	orrs	r2, r1
 800748e:	619a      	str	r2, [r3, #24]
      break;
 8007490:	e084      	b.n	800759c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	68b9      	ldr	r1, [r7, #8]
 8007498:	4618      	mov	r0, r3
 800749a:	f000 fb73 	bl	8007b84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	69da      	ldr	r2, [r3, #28]
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f042 0208 	orr.w	r2, r2, #8
 80074ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	69da      	ldr	r2, [r3, #28]
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f022 0204 	bic.w	r2, r2, #4
 80074bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	69d9      	ldr	r1, [r3, #28]
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	691a      	ldr	r2, [r3, #16]
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	430a      	orrs	r2, r1
 80074ce:	61da      	str	r2, [r3, #28]
      break;
 80074d0:	e064      	b.n	800759c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	68b9      	ldr	r1, [r7, #8]
 80074d8:	4618      	mov	r0, r3
 80074da:	f000 fbdb 	bl	8007c94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	69da      	ldr	r2, [r3, #28]
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80074ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	69da      	ldr	r2, [r3, #28]
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80074fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	69d9      	ldr	r1, [r3, #28]
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	691b      	ldr	r3, [r3, #16]
 8007508:	021a      	lsls	r2, r3, #8
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	430a      	orrs	r2, r1
 8007510:	61da      	str	r2, [r3, #28]
      break;
 8007512:	e043      	b.n	800759c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	68b9      	ldr	r1, [r7, #8]
 800751a:	4618      	mov	r0, r3
 800751c:	f000 fc24 	bl	8007d68 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f042 0208 	orr.w	r2, r2, #8
 800752e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f022 0204 	bic.w	r2, r2, #4
 800753e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	691a      	ldr	r2, [r3, #16]
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	430a      	orrs	r2, r1
 8007550:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007552:	e023      	b.n	800759c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	68b9      	ldr	r1, [r7, #8]
 800755a:	4618      	mov	r0, r3
 800755c:	f000 fc68 	bl	8007e30 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800756e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800757e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	691b      	ldr	r3, [r3, #16]
 800758a:	021a      	lsls	r2, r3, #8
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	430a      	orrs	r2, r1
 8007592:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007594:	e002      	b.n	800759c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	75fb      	strb	r3, [r7, #23]
      break;
 800759a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2200      	movs	r2, #0
 80075a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80075a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3718      	adds	r7, #24
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}
 80075ae:	bf00      	nop

080075b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b084      	sub	sp, #16
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80075ba:	2300      	movs	r3, #0
 80075bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075c4:	2b01      	cmp	r3, #1
 80075c6:	d101      	bne.n	80075cc <HAL_TIM_ConfigClockSource+0x1c>
 80075c8:	2302      	movs	r3, #2
 80075ca:	e0dc      	b.n	8007786 <HAL_TIM_ConfigClockSource+0x1d6>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2201      	movs	r2, #1
 80075d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2202      	movs	r2, #2
 80075d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80075e4:	68ba      	ldr	r2, [r7, #8]
 80075e6:	4b6a      	ldr	r3, [pc, #424]	@ (8007790 <HAL_TIM_ConfigClockSource+0x1e0>)
 80075e8:	4013      	ands	r3, r2
 80075ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80075f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	68ba      	ldr	r2, [r7, #8]
 80075fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a64      	ldr	r2, [pc, #400]	@ (8007794 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007602:	4293      	cmp	r3, r2
 8007604:	f000 80a9 	beq.w	800775a <HAL_TIM_ConfigClockSource+0x1aa>
 8007608:	4a62      	ldr	r2, [pc, #392]	@ (8007794 <HAL_TIM_ConfigClockSource+0x1e4>)
 800760a:	4293      	cmp	r3, r2
 800760c:	f200 80ae 	bhi.w	800776c <HAL_TIM_ConfigClockSource+0x1bc>
 8007610:	4a61      	ldr	r2, [pc, #388]	@ (8007798 <HAL_TIM_ConfigClockSource+0x1e8>)
 8007612:	4293      	cmp	r3, r2
 8007614:	f000 80a1 	beq.w	800775a <HAL_TIM_ConfigClockSource+0x1aa>
 8007618:	4a5f      	ldr	r2, [pc, #380]	@ (8007798 <HAL_TIM_ConfigClockSource+0x1e8>)
 800761a:	4293      	cmp	r3, r2
 800761c:	f200 80a6 	bhi.w	800776c <HAL_TIM_ConfigClockSource+0x1bc>
 8007620:	4a5e      	ldr	r2, [pc, #376]	@ (800779c <HAL_TIM_ConfigClockSource+0x1ec>)
 8007622:	4293      	cmp	r3, r2
 8007624:	f000 8099 	beq.w	800775a <HAL_TIM_ConfigClockSource+0x1aa>
 8007628:	4a5c      	ldr	r2, [pc, #368]	@ (800779c <HAL_TIM_ConfigClockSource+0x1ec>)
 800762a:	4293      	cmp	r3, r2
 800762c:	f200 809e 	bhi.w	800776c <HAL_TIM_ConfigClockSource+0x1bc>
 8007630:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007634:	f000 8091 	beq.w	800775a <HAL_TIM_ConfigClockSource+0x1aa>
 8007638:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800763c:	f200 8096 	bhi.w	800776c <HAL_TIM_ConfigClockSource+0x1bc>
 8007640:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007644:	f000 8089 	beq.w	800775a <HAL_TIM_ConfigClockSource+0x1aa>
 8007648:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800764c:	f200 808e 	bhi.w	800776c <HAL_TIM_ConfigClockSource+0x1bc>
 8007650:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007654:	d03e      	beq.n	80076d4 <HAL_TIM_ConfigClockSource+0x124>
 8007656:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800765a:	f200 8087 	bhi.w	800776c <HAL_TIM_ConfigClockSource+0x1bc>
 800765e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007662:	f000 8086 	beq.w	8007772 <HAL_TIM_ConfigClockSource+0x1c2>
 8007666:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800766a:	d87f      	bhi.n	800776c <HAL_TIM_ConfigClockSource+0x1bc>
 800766c:	2b70      	cmp	r3, #112	@ 0x70
 800766e:	d01a      	beq.n	80076a6 <HAL_TIM_ConfigClockSource+0xf6>
 8007670:	2b70      	cmp	r3, #112	@ 0x70
 8007672:	d87b      	bhi.n	800776c <HAL_TIM_ConfigClockSource+0x1bc>
 8007674:	2b60      	cmp	r3, #96	@ 0x60
 8007676:	d050      	beq.n	800771a <HAL_TIM_ConfigClockSource+0x16a>
 8007678:	2b60      	cmp	r3, #96	@ 0x60
 800767a:	d877      	bhi.n	800776c <HAL_TIM_ConfigClockSource+0x1bc>
 800767c:	2b50      	cmp	r3, #80	@ 0x50
 800767e:	d03c      	beq.n	80076fa <HAL_TIM_ConfigClockSource+0x14a>
 8007680:	2b50      	cmp	r3, #80	@ 0x50
 8007682:	d873      	bhi.n	800776c <HAL_TIM_ConfigClockSource+0x1bc>
 8007684:	2b40      	cmp	r3, #64	@ 0x40
 8007686:	d058      	beq.n	800773a <HAL_TIM_ConfigClockSource+0x18a>
 8007688:	2b40      	cmp	r3, #64	@ 0x40
 800768a:	d86f      	bhi.n	800776c <HAL_TIM_ConfigClockSource+0x1bc>
 800768c:	2b30      	cmp	r3, #48	@ 0x30
 800768e:	d064      	beq.n	800775a <HAL_TIM_ConfigClockSource+0x1aa>
 8007690:	2b30      	cmp	r3, #48	@ 0x30
 8007692:	d86b      	bhi.n	800776c <HAL_TIM_ConfigClockSource+0x1bc>
 8007694:	2b20      	cmp	r3, #32
 8007696:	d060      	beq.n	800775a <HAL_TIM_ConfigClockSource+0x1aa>
 8007698:	2b20      	cmp	r3, #32
 800769a:	d867      	bhi.n	800776c <HAL_TIM_ConfigClockSource+0x1bc>
 800769c:	2b00      	cmp	r3, #0
 800769e:	d05c      	beq.n	800775a <HAL_TIM_ConfigClockSource+0x1aa>
 80076a0:	2b10      	cmp	r3, #16
 80076a2:	d05a      	beq.n	800775a <HAL_TIM_ConfigClockSource+0x1aa>
 80076a4:	e062      	b.n	800776c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80076b6:	f000 fc9f 	bl	8007ff8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80076c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	68ba      	ldr	r2, [r7, #8]
 80076d0:	609a      	str	r2, [r3, #8]
      break;
 80076d2:	e04f      	b.n	8007774 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80076e4:	f000 fc88 	bl	8007ff8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	689a      	ldr	r2, [r3, #8]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80076f6:	609a      	str	r2, [r3, #8]
      break;
 80076f8:	e03c      	b.n	8007774 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007706:	461a      	mov	r2, r3
 8007708:	f000 fbf8 	bl	8007efc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	2150      	movs	r1, #80	@ 0x50
 8007712:	4618      	mov	r0, r3
 8007714:	f000 fc52 	bl	8007fbc <TIM_ITRx_SetConfig>
      break;
 8007718:	e02c      	b.n	8007774 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007726:	461a      	mov	r2, r3
 8007728:	f000 fc17 	bl	8007f5a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	2160      	movs	r1, #96	@ 0x60
 8007732:	4618      	mov	r0, r3
 8007734:	f000 fc42 	bl	8007fbc <TIM_ITRx_SetConfig>
      break;
 8007738:	e01c      	b.n	8007774 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007746:	461a      	mov	r2, r3
 8007748:	f000 fbd8 	bl	8007efc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	2140      	movs	r1, #64	@ 0x40
 8007752:	4618      	mov	r0, r3
 8007754:	f000 fc32 	bl	8007fbc <TIM_ITRx_SetConfig>
      break;
 8007758:	e00c      	b.n	8007774 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4619      	mov	r1, r3
 8007764:	4610      	mov	r0, r2
 8007766:	f000 fc29 	bl	8007fbc <TIM_ITRx_SetConfig>
      break;
 800776a:	e003      	b.n	8007774 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800776c:	2301      	movs	r3, #1
 800776e:	73fb      	strb	r3, [r7, #15]
      break;
 8007770:	e000      	b.n	8007774 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8007772:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2201      	movs	r2, #1
 8007778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2200      	movs	r2, #0
 8007780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007784:	7bfb      	ldrb	r3, [r7, #15]
}
 8007786:	4618      	mov	r0, r3
 8007788:	3710      	adds	r7, #16
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}
 800778e:	bf00      	nop
 8007790:	ffceff88 	.word	0xffceff88
 8007794:	00100040 	.word	0x00100040
 8007798:	00100030 	.word	0x00100030
 800779c:	00100020 	.word	0x00100020

080077a0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077a0:	b480      	push	{r7}
 80077a2:	b083      	sub	sp, #12
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80077a8:	bf00      	nop
 80077aa:	370c      	adds	r7, #12
 80077ac:	46bd      	mov	sp, r7
 80077ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b2:	4770      	bx	lr

080077b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b083      	sub	sp, #12
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077bc:	bf00      	nop
 80077be:	370c      	adds	r7, #12
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr

080077c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b083      	sub	sp, #12
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80077d0:	bf00      	nop
 80077d2:	370c      	adds	r7, #12
 80077d4:	46bd      	mov	sp, r7
 80077d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077da:	4770      	bx	lr

080077dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077dc:	b480      	push	{r7}
 80077de:	b083      	sub	sp, #12
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077e4:	bf00      	nop
 80077e6:	370c      	adds	r7, #12
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr

080077f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b083      	sub	sp, #12
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077f8:	bf00      	nop
 80077fa:	370c      	adds	r7, #12
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr

08007804 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007804:	b480      	push	{r7}
 8007806:	b085      	sub	sp, #20
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	4a46      	ldr	r2, [pc, #280]	@ (8007930 <TIM_Base_SetConfig+0x12c>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d013      	beq.n	8007844 <TIM_Base_SetConfig+0x40>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007822:	d00f      	beq.n	8007844 <TIM_Base_SetConfig+0x40>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	4a43      	ldr	r2, [pc, #268]	@ (8007934 <TIM_Base_SetConfig+0x130>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d00b      	beq.n	8007844 <TIM_Base_SetConfig+0x40>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	4a42      	ldr	r2, [pc, #264]	@ (8007938 <TIM_Base_SetConfig+0x134>)
 8007830:	4293      	cmp	r3, r2
 8007832:	d007      	beq.n	8007844 <TIM_Base_SetConfig+0x40>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	4a41      	ldr	r2, [pc, #260]	@ (800793c <TIM_Base_SetConfig+0x138>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d003      	beq.n	8007844 <TIM_Base_SetConfig+0x40>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	4a40      	ldr	r2, [pc, #256]	@ (8007940 <TIM_Base_SetConfig+0x13c>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d108      	bne.n	8007856 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800784a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	68fa      	ldr	r2, [r7, #12]
 8007852:	4313      	orrs	r3, r2
 8007854:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a35      	ldr	r2, [pc, #212]	@ (8007930 <TIM_Base_SetConfig+0x12c>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d01f      	beq.n	800789e <TIM_Base_SetConfig+0x9a>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007864:	d01b      	beq.n	800789e <TIM_Base_SetConfig+0x9a>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a32      	ldr	r2, [pc, #200]	@ (8007934 <TIM_Base_SetConfig+0x130>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d017      	beq.n	800789e <TIM_Base_SetConfig+0x9a>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a31      	ldr	r2, [pc, #196]	@ (8007938 <TIM_Base_SetConfig+0x134>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d013      	beq.n	800789e <TIM_Base_SetConfig+0x9a>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4a30      	ldr	r2, [pc, #192]	@ (800793c <TIM_Base_SetConfig+0x138>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d00f      	beq.n	800789e <TIM_Base_SetConfig+0x9a>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	4a2f      	ldr	r2, [pc, #188]	@ (8007940 <TIM_Base_SetConfig+0x13c>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d00b      	beq.n	800789e <TIM_Base_SetConfig+0x9a>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	4a2e      	ldr	r2, [pc, #184]	@ (8007944 <TIM_Base_SetConfig+0x140>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d007      	beq.n	800789e <TIM_Base_SetConfig+0x9a>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	4a2d      	ldr	r2, [pc, #180]	@ (8007948 <TIM_Base_SetConfig+0x144>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d003      	beq.n	800789e <TIM_Base_SetConfig+0x9a>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	4a2c      	ldr	r2, [pc, #176]	@ (800794c <TIM_Base_SetConfig+0x148>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d108      	bne.n	80078b0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	68db      	ldr	r3, [r3, #12]
 80078aa:	68fa      	ldr	r2, [r7, #12]
 80078ac:	4313      	orrs	r3, r2
 80078ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	695b      	ldr	r3, [r3, #20]
 80078ba:	4313      	orrs	r3, r2
 80078bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	68fa      	ldr	r2, [r7, #12]
 80078c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	689a      	ldr	r2, [r3, #8]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	681a      	ldr	r2, [r3, #0]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	4a16      	ldr	r2, [pc, #88]	@ (8007930 <TIM_Base_SetConfig+0x12c>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d00f      	beq.n	80078fc <TIM_Base_SetConfig+0xf8>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	4a18      	ldr	r2, [pc, #96]	@ (8007940 <TIM_Base_SetConfig+0x13c>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d00b      	beq.n	80078fc <TIM_Base_SetConfig+0xf8>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	4a17      	ldr	r2, [pc, #92]	@ (8007944 <TIM_Base_SetConfig+0x140>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d007      	beq.n	80078fc <TIM_Base_SetConfig+0xf8>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	4a16      	ldr	r2, [pc, #88]	@ (8007948 <TIM_Base_SetConfig+0x144>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d003      	beq.n	80078fc <TIM_Base_SetConfig+0xf8>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	4a15      	ldr	r2, [pc, #84]	@ (800794c <TIM_Base_SetConfig+0x148>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d103      	bne.n	8007904 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	691a      	ldr	r2, [r3, #16]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2201      	movs	r2, #1
 8007908:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	691b      	ldr	r3, [r3, #16]
 800790e:	f003 0301 	and.w	r3, r3, #1
 8007912:	2b01      	cmp	r3, #1
 8007914:	d105      	bne.n	8007922 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	691b      	ldr	r3, [r3, #16]
 800791a:	f023 0201 	bic.w	r2, r3, #1
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	611a      	str	r2, [r3, #16]
  }
}
 8007922:	bf00      	nop
 8007924:	3714      	adds	r7, #20
 8007926:	46bd      	mov	sp, r7
 8007928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792c:	4770      	bx	lr
 800792e:	bf00      	nop
 8007930:	40010000 	.word	0x40010000
 8007934:	40000400 	.word	0x40000400
 8007938:	40000800 	.word	0x40000800
 800793c:	40000c00 	.word	0x40000c00
 8007940:	40010400 	.word	0x40010400
 8007944:	40014000 	.word	0x40014000
 8007948:	40014400 	.word	0x40014400
 800794c:	40014800 	.word	0x40014800

08007950 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007950:	b480      	push	{r7}
 8007952:	b087      	sub	sp, #28
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6a1b      	ldr	r3, [r3, #32]
 800795e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6a1b      	ldr	r3, [r3, #32]
 8007964:	f023 0201 	bic.w	r2, r3, #1
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	699b      	ldr	r3, [r3, #24]
 8007976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007978:	68fa      	ldr	r2, [r7, #12]
 800797a:	4b37      	ldr	r3, [pc, #220]	@ (8007a58 <TIM_OC1_SetConfig+0x108>)
 800797c:	4013      	ands	r3, r2
 800797e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f023 0303 	bic.w	r3, r3, #3
 8007986:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	68fa      	ldr	r2, [r7, #12]
 800798e:	4313      	orrs	r3, r2
 8007990:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	f023 0302 	bic.w	r3, r3, #2
 8007998:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	689b      	ldr	r3, [r3, #8]
 800799e:	697a      	ldr	r2, [r7, #20]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	4a2d      	ldr	r2, [pc, #180]	@ (8007a5c <TIM_OC1_SetConfig+0x10c>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d00f      	beq.n	80079cc <TIM_OC1_SetConfig+0x7c>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	4a2c      	ldr	r2, [pc, #176]	@ (8007a60 <TIM_OC1_SetConfig+0x110>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d00b      	beq.n	80079cc <TIM_OC1_SetConfig+0x7c>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	4a2b      	ldr	r2, [pc, #172]	@ (8007a64 <TIM_OC1_SetConfig+0x114>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d007      	beq.n	80079cc <TIM_OC1_SetConfig+0x7c>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	4a2a      	ldr	r2, [pc, #168]	@ (8007a68 <TIM_OC1_SetConfig+0x118>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d003      	beq.n	80079cc <TIM_OC1_SetConfig+0x7c>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	4a29      	ldr	r2, [pc, #164]	@ (8007a6c <TIM_OC1_SetConfig+0x11c>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d10c      	bne.n	80079e6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	f023 0308 	bic.w	r3, r3, #8
 80079d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	68db      	ldr	r3, [r3, #12]
 80079d8:	697a      	ldr	r2, [r7, #20]
 80079da:	4313      	orrs	r3, r2
 80079dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	f023 0304 	bic.w	r3, r3, #4
 80079e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	4a1c      	ldr	r2, [pc, #112]	@ (8007a5c <TIM_OC1_SetConfig+0x10c>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d00f      	beq.n	8007a0e <TIM_OC1_SetConfig+0xbe>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	4a1b      	ldr	r2, [pc, #108]	@ (8007a60 <TIM_OC1_SetConfig+0x110>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d00b      	beq.n	8007a0e <TIM_OC1_SetConfig+0xbe>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	4a1a      	ldr	r2, [pc, #104]	@ (8007a64 <TIM_OC1_SetConfig+0x114>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d007      	beq.n	8007a0e <TIM_OC1_SetConfig+0xbe>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	4a19      	ldr	r2, [pc, #100]	@ (8007a68 <TIM_OC1_SetConfig+0x118>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d003      	beq.n	8007a0e <TIM_OC1_SetConfig+0xbe>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	4a18      	ldr	r2, [pc, #96]	@ (8007a6c <TIM_OC1_SetConfig+0x11c>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d111      	bne.n	8007a32 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007a1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	695b      	ldr	r3, [r3, #20]
 8007a22:	693a      	ldr	r2, [r7, #16]
 8007a24:	4313      	orrs	r3, r2
 8007a26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	699b      	ldr	r3, [r3, #24]
 8007a2c:	693a      	ldr	r2, [r7, #16]
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	693a      	ldr	r2, [r7, #16]
 8007a36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	68fa      	ldr	r2, [r7, #12]
 8007a3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	685a      	ldr	r2, [r3, #4]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	697a      	ldr	r2, [r7, #20]
 8007a4a:	621a      	str	r2, [r3, #32]
}
 8007a4c:	bf00      	nop
 8007a4e:	371c      	adds	r7, #28
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr
 8007a58:	fffeff8f 	.word	0xfffeff8f
 8007a5c:	40010000 	.word	0x40010000
 8007a60:	40010400 	.word	0x40010400
 8007a64:	40014000 	.word	0x40014000
 8007a68:	40014400 	.word	0x40014400
 8007a6c:	40014800 	.word	0x40014800

08007a70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a70:	b480      	push	{r7}
 8007a72:	b087      	sub	sp, #28
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6a1b      	ldr	r3, [r3, #32]
 8007a7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6a1b      	ldr	r3, [r3, #32]
 8007a84:	f023 0210 	bic.w	r2, r3, #16
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	699b      	ldr	r3, [r3, #24]
 8007a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a98:	68fa      	ldr	r2, [r7, #12]
 8007a9a:	4b34      	ldr	r3, [pc, #208]	@ (8007b6c <TIM_OC2_SetConfig+0xfc>)
 8007a9c:	4013      	ands	r3, r2
 8007a9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007aa6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	021b      	lsls	r3, r3, #8
 8007aae:	68fa      	ldr	r2, [r7, #12]
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	f023 0320 	bic.w	r3, r3, #32
 8007aba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	011b      	lsls	r3, r3, #4
 8007ac2:	697a      	ldr	r2, [r7, #20]
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	4a29      	ldr	r2, [pc, #164]	@ (8007b70 <TIM_OC2_SetConfig+0x100>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d003      	beq.n	8007ad8 <TIM_OC2_SetConfig+0x68>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	4a28      	ldr	r2, [pc, #160]	@ (8007b74 <TIM_OC2_SetConfig+0x104>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d10d      	bne.n	8007af4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ade:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	68db      	ldr	r3, [r3, #12]
 8007ae4:	011b      	lsls	r3, r3, #4
 8007ae6:	697a      	ldr	r2, [r7, #20]
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007af2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	4a1e      	ldr	r2, [pc, #120]	@ (8007b70 <TIM_OC2_SetConfig+0x100>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d00f      	beq.n	8007b1c <TIM_OC2_SetConfig+0xac>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	4a1d      	ldr	r2, [pc, #116]	@ (8007b74 <TIM_OC2_SetConfig+0x104>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d00b      	beq.n	8007b1c <TIM_OC2_SetConfig+0xac>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	4a1c      	ldr	r2, [pc, #112]	@ (8007b78 <TIM_OC2_SetConfig+0x108>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d007      	beq.n	8007b1c <TIM_OC2_SetConfig+0xac>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	4a1b      	ldr	r2, [pc, #108]	@ (8007b7c <TIM_OC2_SetConfig+0x10c>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d003      	beq.n	8007b1c <TIM_OC2_SetConfig+0xac>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	4a1a      	ldr	r2, [pc, #104]	@ (8007b80 <TIM_OC2_SetConfig+0x110>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d113      	bne.n	8007b44 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007b1c:	693b      	ldr	r3, [r7, #16]
 8007b1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007b22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007b2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	695b      	ldr	r3, [r3, #20]
 8007b30:	009b      	lsls	r3, r3, #2
 8007b32:	693a      	ldr	r2, [r7, #16]
 8007b34:	4313      	orrs	r3, r2
 8007b36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	699b      	ldr	r3, [r3, #24]
 8007b3c:	009b      	lsls	r3, r3, #2
 8007b3e:	693a      	ldr	r2, [r7, #16]
 8007b40:	4313      	orrs	r3, r2
 8007b42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	693a      	ldr	r2, [r7, #16]
 8007b48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	68fa      	ldr	r2, [r7, #12]
 8007b4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	685a      	ldr	r2, [r3, #4]
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	697a      	ldr	r2, [r7, #20]
 8007b5c:	621a      	str	r2, [r3, #32]
}
 8007b5e:	bf00      	nop
 8007b60:	371c      	adds	r7, #28
 8007b62:	46bd      	mov	sp, r7
 8007b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b68:	4770      	bx	lr
 8007b6a:	bf00      	nop
 8007b6c:	feff8fff 	.word	0xfeff8fff
 8007b70:	40010000 	.word	0x40010000
 8007b74:	40010400 	.word	0x40010400
 8007b78:	40014000 	.word	0x40014000
 8007b7c:	40014400 	.word	0x40014400
 8007b80:	40014800 	.word	0x40014800

08007b84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b84:	b480      	push	{r7}
 8007b86:	b087      	sub	sp, #28
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
 8007b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6a1b      	ldr	r3, [r3, #32]
 8007b92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6a1b      	ldr	r3, [r3, #32]
 8007b98:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	69db      	ldr	r3, [r3, #28]
 8007baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007bac:	68fa      	ldr	r2, [r7, #12]
 8007bae:	4b33      	ldr	r3, [pc, #204]	@ (8007c7c <TIM_OC3_SetConfig+0xf8>)
 8007bb0:	4013      	ands	r3, r2
 8007bb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	f023 0303 	bic.w	r3, r3, #3
 8007bba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	68fa      	ldr	r2, [r7, #12]
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007bcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	021b      	lsls	r3, r3, #8
 8007bd4:	697a      	ldr	r2, [r7, #20]
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	4a28      	ldr	r2, [pc, #160]	@ (8007c80 <TIM_OC3_SetConfig+0xfc>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d003      	beq.n	8007bea <TIM_OC3_SetConfig+0x66>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	4a27      	ldr	r2, [pc, #156]	@ (8007c84 <TIM_OC3_SetConfig+0x100>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d10d      	bne.n	8007c06 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007bea:	697b      	ldr	r3, [r7, #20]
 8007bec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007bf0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	68db      	ldr	r3, [r3, #12]
 8007bf6:	021b      	lsls	r3, r3, #8
 8007bf8:	697a      	ldr	r2, [r7, #20]
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007c04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	4a1d      	ldr	r2, [pc, #116]	@ (8007c80 <TIM_OC3_SetConfig+0xfc>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d00f      	beq.n	8007c2e <TIM_OC3_SetConfig+0xaa>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	4a1c      	ldr	r2, [pc, #112]	@ (8007c84 <TIM_OC3_SetConfig+0x100>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d00b      	beq.n	8007c2e <TIM_OC3_SetConfig+0xaa>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	4a1b      	ldr	r2, [pc, #108]	@ (8007c88 <TIM_OC3_SetConfig+0x104>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d007      	beq.n	8007c2e <TIM_OC3_SetConfig+0xaa>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	4a1a      	ldr	r2, [pc, #104]	@ (8007c8c <TIM_OC3_SetConfig+0x108>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d003      	beq.n	8007c2e <TIM_OC3_SetConfig+0xaa>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	4a19      	ldr	r2, [pc, #100]	@ (8007c90 <TIM_OC3_SetConfig+0x10c>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d113      	bne.n	8007c56 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007c34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007c3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	695b      	ldr	r3, [r3, #20]
 8007c42:	011b      	lsls	r3, r3, #4
 8007c44:	693a      	ldr	r2, [r7, #16]
 8007c46:	4313      	orrs	r3, r2
 8007c48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	699b      	ldr	r3, [r3, #24]
 8007c4e:	011b      	lsls	r3, r3, #4
 8007c50:	693a      	ldr	r2, [r7, #16]
 8007c52:	4313      	orrs	r3, r2
 8007c54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	693a      	ldr	r2, [r7, #16]
 8007c5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	68fa      	ldr	r2, [r7, #12]
 8007c60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	685a      	ldr	r2, [r3, #4]
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	697a      	ldr	r2, [r7, #20]
 8007c6e:	621a      	str	r2, [r3, #32]
}
 8007c70:	bf00      	nop
 8007c72:	371c      	adds	r7, #28
 8007c74:	46bd      	mov	sp, r7
 8007c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7a:	4770      	bx	lr
 8007c7c:	fffeff8f 	.word	0xfffeff8f
 8007c80:	40010000 	.word	0x40010000
 8007c84:	40010400 	.word	0x40010400
 8007c88:	40014000 	.word	0x40014000
 8007c8c:	40014400 	.word	0x40014400
 8007c90:	40014800 	.word	0x40014800

08007c94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b087      	sub	sp, #28
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
 8007c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6a1b      	ldr	r3, [r3, #32]
 8007ca2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6a1b      	ldr	r3, [r3, #32]
 8007ca8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	69db      	ldr	r3, [r3, #28]
 8007cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007cbc:	68fa      	ldr	r2, [r7, #12]
 8007cbe:	4b24      	ldr	r3, [pc, #144]	@ (8007d50 <TIM_OC4_SetConfig+0xbc>)
 8007cc0:	4013      	ands	r3, r2
 8007cc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007cca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	021b      	lsls	r3, r3, #8
 8007cd2:	68fa      	ldr	r2, [r7, #12]
 8007cd4:	4313      	orrs	r3, r2
 8007cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007cde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	031b      	lsls	r3, r3, #12
 8007ce6:	693a      	ldr	r2, [r7, #16]
 8007ce8:	4313      	orrs	r3, r2
 8007cea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	4a19      	ldr	r2, [pc, #100]	@ (8007d54 <TIM_OC4_SetConfig+0xc0>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d00f      	beq.n	8007d14 <TIM_OC4_SetConfig+0x80>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	4a18      	ldr	r2, [pc, #96]	@ (8007d58 <TIM_OC4_SetConfig+0xc4>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d00b      	beq.n	8007d14 <TIM_OC4_SetConfig+0x80>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	4a17      	ldr	r2, [pc, #92]	@ (8007d5c <TIM_OC4_SetConfig+0xc8>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d007      	beq.n	8007d14 <TIM_OC4_SetConfig+0x80>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	4a16      	ldr	r2, [pc, #88]	@ (8007d60 <TIM_OC4_SetConfig+0xcc>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d003      	beq.n	8007d14 <TIM_OC4_SetConfig+0x80>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	4a15      	ldr	r2, [pc, #84]	@ (8007d64 <TIM_OC4_SetConfig+0xd0>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d109      	bne.n	8007d28 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	695b      	ldr	r3, [r3, #20]
 8007d20:	019b      	lsls	r3, r3, #6
 8007d22:	697a      	ldr	r2, [r7, #20]
 8007d24:	4313      	orrs	r3, r2
 8007d26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	697a      	ldr	r2, [r7, #20]
 8007d2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	68fa      	ldr	r2, [r7, #12]
 8007d32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	685a      	ldr	r2, [r3, #4]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	693a      	ldr	r2, [r7, #16]
 8007d40:	621a      	str	r2, [r3, #32]
}
 8007d42:	bf00      	nop
 8007d44:	371c      	adds	r7, #28
 8007d46:	46bd      	mov	sp, r7
 8007d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4c:	4770      	bx	lr
 8007d4e:	bf00      	nop
 8007d50:	feff8fff 	.word	0xfeff8fff
 8007d54:	40010000 	.word	0x40010000
 8007d58:	40010400 	.word	0x40010400
 8007d5c:	40014000 	.word	0x40014000
 8007d60:	40014400 	.word	0x40014400
 8007d64:	40014800 	.word	0x40014800

08007d68 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b087      	sub	sp, #28
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
 8007d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6a1b      	ldr	r3, [r3, #32]
 8007d76:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6a1b      	ldr	r3, [r3, #32]
 8007d7c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007d90:	68fa      	ldr	r2, [r7, #12]
 8007d92:	4b21      	ldr	r3, [pc, #132]	@ (8007e18 <TIM_OC5_SetConfig+0xb0>)
 8007d94:	4013      	ands	r3, r2
 8007d96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	68fa      	ldr	r2, [r7, #12]
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007da2:	693b      	ldr	r3, [r7, #16]
 8007da4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007da8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	041b      	lsls	r3, r3, #16
 8007db0:	693a      	ldr	r2, [r7, #16]
 8007db2:	4313      	orrs	r3, r2
 8007db4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a18      	ldr	r2, [pc, #96]	@ (8007e1c <TIM_OC5_SetConfig+0xb4>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d00f      	beq.n	8007dde <TIM_OC5_SetConfig+0x76>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	4a17      	ldr	r2, [pc, #92]	@ (8007e20 <TIM_OC5_SetConfig+0xb8>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d00b      	beq.n	8007dde <TIM_OC5_SetConfig+0x76>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	4a16      	ldr	r2, [pc, #88]	@ (8007e24 <TIM_OC5_SetConfig+0xbc>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d007      	beq.n	8007dde <TIM_OC5_SetConfig+0x76>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a15      	ldr	r2, [pc, #84]	@ (8007e28 <TIM_OC5_SetConfig+0xc0>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d003      	beq.n	8007dde <TIM_OC5_SetConfig+0x76>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	4a14      	ldr	r2, [pc, #80]	@ (8007e2c <TIM_OC5_SetConfig+0xc4>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d109      	bne.n	8007df2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007de4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	695b      	ldr	r3, [r3, #20]
 8007dea:	021b      	lsls	r3, r3, #8
 8007dec:	697a      	ldr	r2, [r7, #20]
 8007dee:	4313      	orrs	r3, r2
 8007df0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	697a      	ldr	r2, [r7, #20]
 8007df6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	68fa      	ldr	r2, [r7, #12]
 8007dfc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	685a      	ldr	r2, [r3, #4]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	693a      	ldr	r2, [r7, #16]
 8007e0a:	621a      	str	r2, [r3, #32]
}
 8007e0c:	bf00      	nop
 8007e0e:	371c      	adds	r7, #28
 8007e10:	46bd      	mov	sp, r7
 8007e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e16:	4770      	bx	lr
 8007e18:	fffeff8f 	.word	0xfffeff8f
 8007e1c:	40010000 	.word	0x40010000
 8007e20:	40010400 	.word	0x40010400
 8007e24:	40014000 	.word	0x40014000
 8007e28:	40014400 	.word	0x40014400
 8007e2c:	40014800 	.word	0x40014800

08007e30 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b087      	sub	sp, #28
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
 8007e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6a1b      	ldr	r3, [r3, #32]
 8007e3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	6a1b      	ldr	r3, [r3, #32]
 8007e44:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007e58:	68fa      	ldr	r2, [r7, #12]
 8007e5a:	4b22      	ldr	r3, [pc, #136]	@ (8007ee4 <TIM_OC6_SetConfig+0xb4>)
 8007e5c:	4013      	ands	r3, r2
 8007e5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	021b      	lsls	r3, r3, #8
 8007e66:	68fa      	ldr	r2, [r7, #12]
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007e72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	689b      	ldr	r3, [r3, #8]
 8007e78:	051b      	lsls	r3, r3, #20
 8007e7a:	693a      	ldr	r2, [r7, #16]
 8007e7c:	4313      	orrs	r3, r2
 8007e7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	4a19      	ldr	r2, [pc, #100]	@ (8007ee8 <TIM_OC6_SetConfig+0xb8>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d00f      	beq.n	8007ea8 <TIM_OC6_SetConfig+0x78>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	4a18      	ldr	r2, [pc, #96]	@ (8007eec <TIM_OC6_SetConfig+0xbc>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d00b      	beq.n	8007ea8 <TIM_OC6_SetConfig+0x78>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	4a17      	ldr	r2, [pc, #92]	@ (8007ef0 <TIM_OC6_SetConfig+0xc0>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d007      	beq.n	8007ea8 <TIM_OC6_SetConfig+0x78>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	4a16      	ldr	r2, [pc, #88]	@ (8007ef4 <TIM_OC6_SetConfig+0xc4>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d003      	beq.n	8007ea8 <TIM_OC6_SetConfig+0x78>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	4a15      	ldr	r2, [pc, #84]	@ (8007ef8 <TIM_OC6_SetConfig+0xc8>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d109      	bne.n	8007ebc <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007eae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	695b      	ldr	r3, [r3, #20]
 8007eb4:	029b      	lsls	r3, r3, #10
 8007eb6:	697a      	ldr	r2, [r7, #20]
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	697a      	ldr	r2, [r7, #20]
 8007ec0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	68fa      	ldr	r2, [r7, #12]
 8007ec6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	685a      	ldr	r2, [r3, #4]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	693a      	ldr	r2, [r7, #16]
 8007ed4:	621a      	str	r2, [r3, #32]
}
 8007ed6:	bf00      	nop
 8007ed8:	371c      	adds	r7, #28
 8007eda:	46bd      	mov	sp, r7
 8007edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee0:	4770      	bx	lr
 8007ee2:	bf00      	nop
 8007ee4:	feff8fff 	.word	0xfeff8fff
 8007ee8:	40010000 	.word	0x40010000
 8007eec:	40010400 	.word	0x40010400
 8007ef0:	40014000 	.word	0x40014000
 8007ef4:	40014400 	.word	0x40014400
 8007ef8:	40014800 	.word	0x40014800

08007efc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b087      	sub	sp, #28
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	60f8      	str	r0, [r7, #12]
 8007f04:	60b9      	str	r1, [r7, #8]
 8007f06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	6a1b      	ldr	r3, [r3, #32]
 8007f0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	6a1b      	ldr	r3, [r3, #32]
 8007f12:	f023 0201 	bic.w	r2, r3, #1
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	699b      	ldr	r3, [r3, #24]
 8007f1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007f26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	011b      	lsls	r3, r3, #4
 8007f2c:	693a      	ldr	r2, [r7, #16]
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	f023 030a 	bic.w	r3, r3, #10
 8007f38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007f3a:	697a      	ldr	r2, [r7, #20]
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	4313      	orrs	r3, r2
 8007f40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	693a      	ldr	r2, [r7, #16]
 8007f46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	697a      	ldr	r2, [r7, #20]
 8007f4c:	621a      	str	r2, [r3, #32]
}
 8007f4e:	bf00      	nop
 8007f50:	371c      	adds	r7, #28
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr

08007f5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f5a:	b480      	push	{r7}
 8007f5c:	b087      	sub	sp, #28
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	60f8      	str	r0, [r7, #12]
 8007f62:	60b9      	str	r1, [r7, #8]
 8007f64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	6a1b      	ldr	r3, [r3, #32]
 8007f6a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	6a1b      	ldr	r3, [r3, #32]
 8007f70:	f023 0210 	bic.w	r2, r3, #16
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	699b      	ldr	r3, [r3, #24]
 8007f7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007f84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	031b      	lsls	r3, r3, #12
 8007f8a:	693a      	ldr	r2, [r7, #16]
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007f96:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	011b      	lsls	r3, r3, #4
 8007f9c:	697a      	ldr	r2, [r7, #20]
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	693a      	ldr	r2, [r7, #16]
 8007fa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	697a      	ldr	r2, [r7, #20]
 8007fac:	621a      	str	r2, [r3, #32]
}
 8007fae:	bf00      	nop
 8007fb0:	371c      	adds	r7, #28
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb8:	4770      	bx	lr
	...

08007fbc <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b085      	sub	sp, #20
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
 8007fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	689b      	ldr	r3, [r3, #8]
 8007fca:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007fcc:	68fa      	ldr	r2, [r7, #12]
 8007fce:	4b09      	ldr	r3, [pc, #36]	@ (8007ff4 <TIM_ITRx_SetConfig+0x38>)
 8007fd0:	4013      	ands	r3, r2
 8007fd2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007fd4:	683a      	ldr	r2, [r7, #0]
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	4313      	orrs	r3, r2
 8007fda:	f043 0307 	orr.w	r3, r3, #7
 8007fde:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	68fa      	ldr	r2, [r7, #12]
 8007fe4:	609a      	str	r2, [r3, #8]
}
 8007fe6:	bf00      	nop
 8007fe8:	3714      	adds	r7, #20
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr
 8007ff2:	bf00      	nop
 8007ff4:	ffcfff8f 	.word	0xffcfff8f

08007ff8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b087      	sub	sp, #28
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	60f8      	str	r0, [r7, #12]
 8008000:	60b9      	str	r1, [r7, #8]
 8008002:	607a      	str	r2, [r7, #4]
 8008004:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008012:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	021a      	lsls	r2, r3, #8
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	431a      	orrs	r2, r3
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	4313      	orrs	r3, r2
 8008020:	697a      	ldr	r2, [r7, #20]
 8008022:	4313      	orrs	r3, r2
 8008024:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	697a      	ldr	r2, [r7, #20]
 800802a:	609a      	str	r2, [r3, #8]
}
 800802c:	bf00      	nop
 800802e:	371c      	adds	r7, #28
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr

08008038 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008038:	b480      	push	{r7}
 800803a:	b087      	sub	sp, #28
 800803c:	af00      	add	r7, sp, #0
 800803e:	60f8      	str	r0, [r7, #12]
 8008040:	60b9      	str	r1, [r7, #8]
 8008042:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	f003 031f 	and.w	r3, r3, #31
 800804a:	2201      	movs	r2, #1
 800804c:	fa02 f303 	lsl.w	r3, r2, r3
 8008050:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	6a1a      	ldr	r2, [r3, #32]
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	43db      	mvns	r3, r3
 800805a:	401a      	ands	r2, r3
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	6a1a      	ldr	r2, [r3, #32]
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	f003 031f 	and.w	r3, r3, #31
 800806a:	6879      	ldr	r1, [r7, #4]
 800806c:	fa01 f303 	lsl.w	r3, r1, r3
 8008070:	431a      	orrs	r2, r3
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	621a      	str	r2, [r3, #32]
}
 8008076:	bf00      	nop
 8008078:	371c      	adds	r7, #28
 800807a:	46bd      	mov	sp, r7
 800807c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008080:	4770      	bx	lr
	...

08008084 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008084:	b480      	push	{r7}
 8008086:	b085      	sub	sp, #20
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008094:	2b01      	cmp	r3, #1
 8008096:	d101      	bne.n	800809c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008098:	2302      	movs	r3, #2
 800809a:	e06d      	b.n	8008178 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2201      	movs	r2, #1
 80080a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2202      	movs	r2, #2
 80080a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	685b      	ldr	r3, [r3, #4]
 80080b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	689b      	ldr	r3, [r3, #8]
 80080ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a30      	ldr	r2, [pc, #192]	@ (8008184 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d004      	beq.n	80080d0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4a2f      	ldr	r2, [pc, #188]	@ (8008188 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d108      	bne.n	80080e2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80080d6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	68fa      	ldr	r2, [r7, #12]
 80080de:	4313      	orrs	r3, r2
 80080e0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080e8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	68fa      	ldr	r2, [r7, #12]
 80080f0:	4313      	orrs	r3, r2
 80080f2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	68fa      	ldr	r2, [r7, #12]
 80080fa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a20      	ldr	r2, [pc, #128]	@ (8008184 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d022      	beq.n	800814c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800810e:	d01d      	beq.n	800814c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4a1d      	ldr	r2, [pc, #116]	@ (800818c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d018      	beq.n	800814c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4a1c      	ldr	r2, [pc, #112]	@ (8008190 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d013      	beq.n	800814c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a1a      	ldr	r2, [pc, #104]	@ (8008194 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d00e      	beq.n	800814c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a15      	ldr	r2, [pc, #84]	@ (8008188 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d009      	beq.n	800814c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4a16      	ldr	r2, [pc, #88]	@ (8008198 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d004      	beq.n	800814c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4a15      	ldr	r2, [pc, #84]	@ (800819c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008148:	4293      	cmp	r3, r2
 800814a:	d10c      	bne.n	8008166 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008152:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	689b      	ldr	r3, [r3, #8]
 8008158:	68ba      	ldr	r2, [r7, #8]
 800815a:	4313      	orrs	r3, r2
 800815c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	68ba      	ldr	r2, [r7, #8]
 8008164:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2201      	movs	r2, #1
 800816a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2200      	movs	r2, #0
 8008172:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008176:	2300      	movs	r3, #0
}
 8008178:	4618      	mov	r0, r3
 800817a:	3714      	adds	r7, #20
 800817c:	46bd      	mov	sp, r7
 800817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008182:	4770      	bx	lr
 8008184:	40010000 	.word	0x40010000
 8008188:	40010400 	.word	0x40010400
 800818c:	40000400 	.word	0x40000400
 8008190:	40000800 	.word	0x40000800
 8008194:	40000c00 	.word	0x40000c00
 8008198:	40001800 	.word	0x40001800
 800819c:	40014000 	.word	0x40014000

080081a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80081a0:	b480      	push	{r7}
 80081a2:	b083      	sub	sp, #12
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80081a8:	bf00      	nop
 80081aa:	370c      	adds	r7, #12
 80081ac:	46bd      	mov	sp, r7
 80081ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b2:	4770      	bx	lr

080081b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80081b4:	b480      	push	{r7}
 80081b6:	b083      	sub	sp, #12
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80081bc:	bf00      	nop
 80081be:	370c      	adds	r7, #12
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80081c8:	b480      	push	{r7}
 80081ca:	b083      	sub	sp, #12
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80081d0:	bf00      	nop
 80081d2:	370c      	adds	r7, #12
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr

080081dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b082      	sub	sp, #8
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d101      	bne.n	80081ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80081ea:	2301      	movs	r3, #1
 80081ec:	e042      	b.n	8008274 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d106      	bne.n	8008206 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2200      	movs	r2, #0
 80081fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008200:	6878      	ldr	r0, [r7, #4]
 8008202:	f7f9 fd4d 	bl	8001ca0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2224      	movs	r2, #36	@ 0x24
 800820a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	681a      	ldr	r2, [r3, #0]
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f022 0201 	bic.w	r2, r2, #1
 800821c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008222:	2b00      	cmp	r3, #0
 8008224:	d002      	beq.n	800822c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f000 fe80 	bl	8008f2c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f000 f915 	bl	800845c <UART_SetConfig>
 8008232:	4603      	mov	r3, r0
 8008234:	2b01      	cmp	r3, #1
 8008236:	d101      	bne.n	800823c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008238:	2301      	movs	r3, #1
 800823a:	e01b      	b.n	8008274 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	685a      	ldr	r2, [r3, #4]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800824a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	689a      	ldr	r2, [r3, #8]
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800825a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	681a      	ldr	r2, [r3, #0]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f042 0201 	orr.w	r2, r2, #1
 800826a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f000 feff 	bl	8009070 <UART_CheckIdleState>
 8008272:	4603      	mov	r3, r0
}
 8008274:	4618      	mov	r0, r3
 8008276:	3708      	adds	r7, #8
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}

0800827c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b08a      	sub	sp, #40	@ 0x28
 8008280:	af02      	add	r7, sp, #8
 8008282:	60f8      	str	r0, [r7, #12]
 8008284:	60b9      	str	r1, [r7, #8]
 8008286:	603b      	str	r3, [r7, #0]
 8008288:	4613      	mov	r3, r2
 800828a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008292:	2b20      	cmp	r3, #32
 8008294:	d17b      	bne.n	800838e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d002      	beq.n	80082a2 <HAL_UART_Transmit+0x26>
 800829c:	88fb      	ldrh	r3, [r7, #6]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d101      	bne.n	80082a6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80082a2:	2301      	movs	r3, #1
 80082a4:	e074      	b.n	8008390 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	2200      	movs	r2, #0
 80082aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	2221      	movs	r2, #33	@ 0x21
 80082b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80082b6:	f7f9 fe0d 	bl	8001ed4 <HAL_GetTick>
 80082ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	88fa      	ldrh	r2, [r7, #6]
 80082c0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	88fa      	ldrh	r2, [r7, #6]
 80082c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	689b      	ldr	r3, [r3, #8]
 80082d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082d4:	d108      	bne.n	80082e8 <HAL_UART_Transmit+0x6c>
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	691b      	ldr	r3, [r3, #16]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d104      	bne.n	80082e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80082de:	2300      	movs	r3, #0
 80082e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	61bb      	str	r3, [r7, #24]
 80082e6:	e003      	b.n	80082f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80082ec:	2300      	movs	r3, #0
 80082ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80082f0:	e030      	b.n	8008354 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	9300      	str	r3, [sp, #0]
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	2200      	movs	r2, #0
 80082fa:	2180      	movs	r1, #128	@ 0x80
 80082fc:	68f8      	ldr	r0, [r7, #12]
 80082fe:	f000 ff61 	bl	80091c4 <UART_WaitOnFlagUntilTimeout>
 8008302:	4603      	mov	r3, r0
 8008304:	2b00      	cmp	r3, #0
 8008306:	d005      	beq.n	8008314 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	2220      	movs	r2, #32
 800830c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008310:	2303      	movs	r3, #3
 8008312:	e03d      	b.n	8008390 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008314:	69fb      	ldr	r3, [r7, #28]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d10b      	bne.n	8008332 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800831a:	69bb      	ldr	r3, [r7, #24]
 800831c:	881b      	ldrh	r3, [r3, #0]
 800831e:	461a      	mov	r2, r3
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008328:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800832a:	69bb      	ldr	r3, [r7, #24]
 800832c:	3302      	adds	r3, #2
 800832e:	61bb      	str	r3, [r7, #24]
 8008330:	e007      	b.n	8008342 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008332:	69fb      	ldr	r3, [r7, #28]
 8008334:	781a      	ldrb	r2, [r3, #0]
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800833c:	69fb      	ldr	r3, [r7, #28]
 800833e:	3301      	adds	r3, #1
 8008340:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008348:	b29b      	uxth	r3, r3
 800834a:	3b01      	subs	r3, #1
 800834c:	b29a      	uxth	r2, r3
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800835a:	b29b      	uxth	r3, r3
 800835c:	2b00      	cmp	r3, #0
 800835e:	d1c8      	bne.n	80082f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	9300      	str	r3, [sp, #0]
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	2200      	movs	r2, #0
 8008368:	2140      	movs	r1, #64	@ 0x40
 800836a:	68f8      	ldr	r0, [r7, #12]
 800836c:	f000 ff2a 	bl	80091c4 <UART_WaitOnFlagUntilTimeout>
 8008370:	4603      	mov	r3, r0
 8008372:	2b00      	cmp	r3, #0
 8008374:	d005      	beq.n	8008382 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	2220      	movs	r2, #32
 800837a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800837e:	2303      	movs	r3, #3
 8008380:	e006      	b.n	8008390 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2220      	movs	r2, #32
 8008386:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800838a:	2300      	movs	r3, #0
 800838c:	e000      	b.n	8008390 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800838e:	2302      	movs	r3, #2
  }
}
 8008390:	4618      	mov	r0, r3
 8008392:	3720      	adds	r7, #32
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}

08008398 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b08a      	sub	sp, #40	@ 0x28
 800839c:	af00      	add	r7, sp, #0
 800839e:	60f8      	str	r0, [r7, #12]
 80083a0:	60b9      	str	r1, [r7, #8]
 80083a2:	4613      	mov	r3, r2
 80083a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80083ac:	2b20      	cmp	r3, #32
 80083ae:	d137      	bne.n	8008420 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d002      	beq.n	80083bc <HAL_UART_Receive_IT+0x24>
 80083b6:	88fb      	ldrh	r3, [r7, #6]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d101      	bne.n	80083c0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80083bc:	2301      	movs	r3, #1
 80083be:	e030      	b.n	8008422 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	2200      	movs	r2, #0
 80083c4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	4a18      	ldr	r2, [pc, #96]	@ (800842c <HAL_UART_Receive_IT+0x94>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d01f      	beq.n	8008410 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	685b      	ldr	r3, [r3, #4]
 80083d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d018      	beq.n	8008410 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e4:	697b      	ldr	r3, [r7, #20]
 80083e6:	e853 3f00 	ldrex	r3, [r3]
 80083ea:	613b      	str	r3, [r7, #16]
   return(result);
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80083f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	461a      	mov	r2, r3
 80083fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083fc:	623b      	str	r3, [r7, #32]
 80083fe:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008400:	69f9      	ldr	r1, [r7, #28]
 8008402:	6a3a      	ldr	r2, [r7, #32]
 8008404:	e841 2300 	strex	r3, r2, [r1]
 8008408:	61bb      	str	r3, [r7, #24]
   return(result);
 800840a:	69bb      	ldr	r3, [r7, #24]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d1e6      	bne.n	80083de <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008410:	88fb      	ldrh	r3, [r7, #6]
 8008412:	461a      	mov	r2, r3
 8008414:	68b9      	ldr	r1, [r7, #8]
 8008416:	68f8      	ldr	r0, [r7, #12]
 8008418:	f000 ff42 	bl	80092a0 <UART_Start_Receive_IT>
 800841c:	4603      	mov	r3, r0
 800841e:	e000      	b.n	8008422 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008420:	2302      	movs	r3, #2
  }
}
 8008422:	4618      	mov	r0, r3
 8008424:	3728      	adds	r7, #40	@ 0x28
 8008426:	46bd      	mov	sp, r7
 8008428:	bd80      	pop	{r7, pc}
 800842a:	bf00      	nop
 800842c:	58000c00 	.word	0x58000c00

08008430 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008430:	b480      	push	{r7}
 8008432:	b083      	sub	sp, #12
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008438:	bf00      	nop
 800843a:	370c      	adds	r7, #12
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr

08008444 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008444:	b480      	push	{r7}
 8008446:	b083      	sub	sp, #12
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	460b      	mov	r3, r1
 800844e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008450:	bf00      	nop
 8008452:	370c      	adds	r7, #12
 8008454:	46bd      	mov	sp, r7
 8008456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845a:	4770      	bx	lr

0800845c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800845c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008460:	b092      	sub	sp, #72	@ 0x48
 8008462:	af00      	add	r7, sp, #0
 8008464:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008466:	2300      	movs	r3, #0
 8008468:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	689a      	ldr	r2, [r3, #8]
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	691b      	ldr	r3, [r3, #16]
 8008474:	431a      	orrs	r2, r3
 8008476:	697b      	ldr	r3, [r7, #20]
 8008478:	695b      	ldr	r3, [r3, #20]
 800847a:	431a      	orrs	r2, r3
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	69db      	ldr	r3, [r3, #28]
 8008480:	4313      	orrs	r3, r2
 8008482:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	681a      	ldr	r2, [r3, #0]
 800848a:	4bbe      	ldr	r3, [pc, #760]	@ (8008784 <UART_SetConfig+0x328>)
 800848c:	4013      	ands	r3, r2
 800848e:	697a      	ldr	r2, [r7, #20]
 8008490:	6812      	ldr	r2, [r2, #0]
 8008492:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008494:	430b      	orrs	r3, r1
 8008496:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	68da      	ldr	r2, [r3, #12]
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	430a      	orrs	r2, r1
 80084ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	699b      	ldr	r3, [r3, #24]
 80084b2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80084b4:	697b      	ldr	r3, [r7, #20]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4ab3      	ldr	r2, [pc, #716]	@ (8008788 <UART_SetConfig+0x32c>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d004      	beq.n	80084c8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	6a1b      	ldr	r3, [r3, #32]
 80084c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80084c4:	4313      	orrs	r3, r2
 80084c6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80084c8:	697b      	ldr	r3, [r7, #20]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	689a      	ldr	r2, [r3, #8]
 80084ce:	4baf      	ldr	r3, [pc, #700]	@ (800878c <UART_SetConfig+0x330>)
 80084d0:	4013      	ands	r3, r2
 80084d2:	697a      	ldr	r2, [r7, #20]
 80084d4:	6812      	ldr	r2, [r2, #0]
 80084d6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80084d8:	430b      	orrs	r3, r1
 80084da:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084e2:	f023 010f 	bic.w	r1, r3, #15
 80084e6:	697b      	ldr	r3, [r7, #20]
 80084e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	430a      	orrs	r2, r1
 80084f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80084f2:	697b      	ldr	r3, [r7, #20]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4aa6      	ldr	r2, [pc, #664]	@ (8008790 <UART_SetConfig+0x334>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d177      	bne.n	80085ec <UART_SetConfig+0x190>
 80084fc:	4ba5      	ldr	r3, [pc, #660]	@ (8008794 <UART_SetConfig+0x338>)
 80084fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008500:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008504:	2b28      	cmp	r3, #40	@ 0x28
 8008506:	d86d      	bhi.n	80085e4 <UART_SetConfig+0x188>
 8008508:	a201      	add	r2, pc, #4	@ (adr r2, 8008510 <UART_SetConfig+0xb4>)
 800850a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800850e:	bf00      	nop
 8008510:	080085b5 	.word	0x080085b5
 8008514:	080085e5 	.word	0x080085e5
 8008518:	080085e5 	.word	0x080085e5
 800851c:	080085e5 	.word	0x080085e5
 8008520:	080085e5 	.word	0x080085e5
 8008524:	080085e5 	.word	0x080085e5
 8008528:	080085e5 	.word	0x080085e5
 800852c:	080085e5 	.word	0x080085e5
 8008530:	080085bd 	.word	0x080085bd
 8008534:	080085e5 	.word	0x080085e5
 8008538:	080085e5 	.word	0x080085e5
 800853c:	080085e5 	.word	0x080085e5
 8008540:	080085e5 	.word	0x080085e5
 8008544:	080085e5 	.word	0x080085e5
 8008548:	080085e5 	.word	0x080085e5
 800854c:	080085e5 	.word	0x080085e5
 8008550:	080085c5 	.word	0x080085c5
 8008554:	080085e5 	.word	0x080085e5
 8008558:	080085e5 	.word	0x080085e5
 800855c:	080085e5 	.word	0x080085e5
 8008560:	080085e5 	.word	0x080085e5
 8008564:	080085e5 	.word	0x080085e5
 8008568:	080085e5 	.word	0x080085e5
 800856c:	080085e5 	.word	0x080085e5
 8008570:	080085cd 	.word	0x080085cd
 8008574:	080085e5 	.word	0x080085e5
 8008578:	080085e5 	.word	0x080085e5
 800857c:	080085e5 	.word	0x080085e5
 8008580:	080085e5 	.word	0x080085e5
 8008584:	080085e5 	.word	0x080085e5
 8008588:	080085e5 	.word	0x080085e5
 800858c:	080085e5 	.word	0x080085e5
 8008590:	080085d5 	.word	0x080085d5
 8008594:	080085e5 	.word	0x080085e5
 8008598:	080085e5 	.word	0x080085e5
 800859c:	080085e5 	.word	0x080085e5
 80085a0:	080085e5 	.word	0x080085e5
 80085a4:	080085e5 	.word	0x080085e5
 80085a8:	080085e5 	.word	0x080085e5
 80085ac:	080085e5 	.word	0x080085e5
 80085b0:	080085dd 	.word	0x080085dd
 80085b4:	2301      	movs	r3, #1
 80085b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085ba:	e222      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80085bc:	2304      	movs	r3, #4
 80085be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085c2:	e21e      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80085c4:	2308      	movs	r3, #8
 80085c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085ca:	e21a      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80085cc:	2310      	movs	r3, #16
 80085ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085d2:	e216      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80085d4:	2320      	movs	r3, #32
 80085d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085da:	e212      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80085dc:	2340      	movs	r3, #64	@ 0x40
 80085de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085e2:	e20e      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80085e4:	2380      	movs	r3, #128	@ 0x80
 80085e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085ea:	e20a      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80085ec:	697b      	ldr	r3, [r7, #20]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	4a69      	ldr	r2, [pc, #420]	@ (8008798 <UART_SetConfig+0x33c>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d130      	bne.n	8008658 <UART_SetConfig+0x1fc>
 80085f6:	4b67      	ldr	r3, [pc, #412]	@ (8008794 <UART_SetConfig+0x338>)
 80085f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085fa:	f003 0307 	and.w	r3, r3, #7
 80085fe:	2b05      	cmp	r3, #5
 8008600:	d826      	bhi.n	8008650 <UART_SetConfig+0x1f4>
 8008602:	a201      	add	r2, pc, #4	@ (adr r2, 8008608 <UART_SetConfig+0x1ac>)
 8008604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008608:	08008621 	.word	0x08008621
 800860c:	08008629 	.word	0x08008629
 8008610:	08008631 	.word	0x08008631
 8008614:	08008639 	.word	0x08008639
 8008618:	08008641 	.word	0x08008641
 800861c:	08008649 	.word	0x08008649
 8008620:	2300      	movs	r3, #0
 8008622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008626:	e1ec      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008628:	2304      	movs	r3, #4
 800862a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800862e:	e1e8      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008630:	2308      	movs	r3, #8
 8008632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008636:	e1e4      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008638:	2310      	movs	r3, #16
 800863a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800863e:	e1e0      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008640:	2320      	movs	r3, #32
 8008642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008646:	e1dc      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008648:	2340      	movs	r3, #64	@ 0x40
 800864a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800864e:	e1d8      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008650:	2380      	movs	r3, #128	@ 0x80
 8008652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008656:	e1d4      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008658:	697b      	ldr	r3, [r7, #20]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a4f      	ldr	r2, [pc, #316]	@ (800879c <UART_SetConfig+0x340>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d130      	bne.n	80086c4 <UART_SetConfig+0x268>
 8008662:	4b4c      	ldr	r3, [pc, #304]	@ (8008794 <UART_SetConfig+0x338>)
 8008664:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008666:	f003 0307 	and.w	r3, r3, #7
 800866a:	2b05      	cmp	r3, #5
 800866c:	d826      	bhi.n	80086bc <UART_SetConfig+0x260>
 800866e:	a201      	add	r2, pc, #4	@ (adr r2, 8008674 <UART_SetConfig+0x218>)
 8008670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008674:	0800868d 	.word	0x0800868d
 8008678:	08008695 	.word	0x08008695
 800867c:	0800869d 	.word	0x0800869d
 8008680:	080086a5 	.word	0x080086a5
 8008684:	080086ad 	.word	0x080086ad
 8008688:	080086b5 	.word	0x080086b5
 800868c:	2300      	movs	r3, #0
 800868e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008692:	e1b6      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008694:	2304      	movs	r3, #4
 8008696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800869a:	e1b2      	b.n	8008a02 <UART_SetConfig+0x5a6>
 800869c:	2308      	movs	r3, #8
 800869e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086a2:	e1ae      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80086a4:	2310      	movs	r3, #16
 80086a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086aa:	e1aa      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80086ac:	2320      	movs	r3, #32
 80086ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086b2:	e1a6      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80086b4:	2340      	movs	r3, #64	@ 0x40
 80086b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086ba:	e1a2      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80086bc:	2380      	movs	r3, #128	@ 0x80
 80086be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086c2:	e19e      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	4a35      	ldr	r2, [pc, #212]	@ (80087a0 <UART_SetConfig+0x344>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d130      	bne.n	8008730 <UART_SetConfig+0x2d4>
 80086ce:	4b31      	ldr	r3, [pc, #196]	@ (8008794 <UART_SetConfig+0x338>)
 80086d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086d2:	f003 0307 	and.w	r3, r3, #7
 80086d6:	2b05      	cmp	r3, #5
 80086d8:	d826      	bhi.n	8008728 <UART_SetConfig+0x2cc>
 80086da:	a201      	add	r2, pc, #4	@ (adr r2, 80086e0 <UART_SetConfig+0x284>)
 80086dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086e0:	080086f9 	.word	0x080086f9
 80086e4:	08008701 	.word	0x08008701
 80086e8:	08008709 	.word	0x08008709
 80086ec:	08008711 	.word	0x08008711
 80086f0:	08008719 	.word	0x08008719
 80086f4:	08008721 	.word	0x08008721
 80086f8:	2300      	movs	r3, #0
 80086fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80086fe:	e180      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008700:	2304      	movs	r3, #4
 8008702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008706:	e17c      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008708:	2308      	movs	r3, #8
 800870a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800870e:	e178      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008710:	2310      	movs	r3, #16
 8008712:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008716:	e174      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008718:	2320      	movs	r3, #32
 800871a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800871e:	e170      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008720:	2340      	movs	r3, #64	@ 0x40
 8008722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008726:	e16c      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008728:	2380      	movs	r3, #128	@ 0x80
 800872a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800872e:	e168      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008730:	697b      	ldr	r3, [r7, #20]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	4a1b      	ldr	r2, [pc, #108]	@ (80087a4 <UART_SetConfig+0x348>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d142      	bne.n	80087c0 <UART_SetConfig+0x364>
 800873a:	4b16      	ldr	r3, [pc, #88]	@ (8008794 <UART_SetConfig+0x338>)
 800873c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800873e:	f003 0307 	and.w	r3, r3, #7
 8008742:	2b05      	cmp	r3, #5
 8008744:	d838      	bhi.n	80087b8 <UART_SetConfig+0x35c>
 8008746:	a201      	add	r2, pc, #4	@ (adr r2, 800874c <UART_SetConfig+0x2f0>)
 8008748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800874c:	08008765 	.word	0x08008765
 8008750:	0800876d 	.word	0x0800876d
 8008754:	08008775 	.word	0x08008775
 8008758:	0800877d 	.word	0x0800877d
 800875c:	080087a9 	.word	0x080087a9
 8008760:	080087b1 	.word	0x080087b1
 8008764:	2300      	movs	r3, #0
 8008766:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800876a:	e14a      	b.n	8008a02 <UART_SetConfig+0x5a6>
 800876c:	2304      	movs	r3, #4
 800876e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008772:	e146      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008774:	2308      	movs	r3, #8
 8008776:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800877a:	e142      	b.n	8008a02 <UART_SetConfig+0x5a6>
 800877c:	2310      	movs	r3, #16
 800877e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008782:	e13e      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008784:	cfff69f3 	.word	0xcfff69f3
 8008788:	58000c00 	.word	0x58000c00
 800878c:	11fff4ff 	.word	0x11fff4ff
 8008790:	40011000 	.word	0x40011000
 8008794:	58024400 	.word	0x58024400
 8008798:	40004400 	.word	0x40004400
 800879c:	40004800 	.word	0x40004800
 80087a0:	40004c00 	.word	0x40004c00
 80087a4:	40005000 	.word	0x40005000
 80087a8:	2320      	movs	r3, #32
 80087aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087ae:	e128      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80087b0:	2340      	movs	r3, #64	@ 0x40
 80087b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087b6:	e124      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80087b8:	2380      	movs	r3, #128	@ 0x80
 80087ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087be:	e120      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80087c0:	697b      	ldr	r3, [r7, #20]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4acb      	ldr	r2, [pc, #812]	@ (8008af4 <UART_SetConfig+0x698>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d176      	bne.n	80088b8 <UART_SetConfig+0x45c>
 80087ca:	4bcb      	ldr	r3, [pc, #812]	@ (8008af8 <UART_SetConfig+0x69c>)
 80087cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80087d2:	2b28      	cmp	r3, #40	@ 0x28
 80087d4:	d86c      	bhi.n	80088b0 <UART_SetConfig+0x454>
 80087d6:	a201      	add	r2, pc, #4	@ (adr r2, 80087dc <UART_SetConfig+0x380>)
 80087d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087dc:	08008881 	.word	0x08008881
 80087e0:	080088b1 	.word	0x080088b1
 80087e4:	080088b1 	.word	0x080088b1
 80087e8:	080088b1 	.word	0x080088b1
 80087ec:	080088b1 	.word	0x080088b1
 80087f0:	080088b1 	.word	0x080088b1
 80087f4:	080088b1 	.word	0x080088b1
 80087f8:	080088b1 	.word	0x080088b1
 80087fc:	08008889 	.word	0x08008889
 8008800:	080088b1 	.word	0x080088b1
 8008804:	080088b1 	.word	0x080088b1
 8008808:	080088b1 	.word	0x080088b1
 800880c:	080088b1 	.word	0x080088b1
 8008810:	080088b1 	.word	0x080088b1
 8008814:	080088b1 	.word	0x080088b1
 8008818:	080088b1 	.word	0x080088b1
 800881c:	08008891 	.word	0x08008891
 8008820:	080088b1 	.word	0x080088b1
 8008824:	080088b1 	.word	0x080088b1
 8008828:	080088b1 	.word	0x080088b1
 800882c:	080088b1 	.word	0x080088b1
 8008830:	080088b1 	.word	0x080088b1
 8008834:	080088b1 	.word	0x080088b1
 8008838:	080088b1 	.word	0x080088b1
 800883c:	08008899 	.word	0x08008899
 8008840:	080088b1 	.word	0x080088b1
 8008844:	080088b1 	.word	0x080088b1
 8008848:	080088b1 	.word	0x080088b1
 800884c:	080088b1 	.word	0x080088b1
 8008850:	080088b1 	.word	0x080088b1
 8008854:	080088b1 	.word	0x080088b1
 8008858:	080088b1 	.word	0x080088b1
 800885c:	080088a1 	.word	0x080088a1
 8008860:	080088b1 	.word	0x080088b1
 8008864:	080088b1 	.word	0x080088b1
 8008868:	080088b1 	.word	0x080088b1
 800886c:	080088b1 	.word	0x080088b1
 8008870:	080088b1 	.word	0x080088b1
 8008874:	080088b1 	.word	0x080088b1
 8008878:	080088b1 	.word	0x080088b1
 800887c:	080088a9 	.word	0x080088a9
 8008880:	2301      	movs	r3, #1
 8008882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008886:	e0bc      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008888:	2304      	movs	r3, #4
 800888a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800888e:	e0b8      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008890:	2308      	movs	r3, #8
 8008892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008896:	e0b4      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008898:	2310      	movs	r3, #16
 800889a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800889e:	e0b0      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80088a0:	2320      	movs	r3, #32
 80088a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088a6:	e0ac      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80088a8:	2340      	movs	r3, #64	@ 0x40
 80088aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088ae:	e0a8      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80088b0:	2380      	movs	r3, #128	@ 0x80
 80088b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088b6:	e0a4      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a8f      	ldr	r2, [pc, #572]	@ (8008afc <UART_SetConfig+0x6a0>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d130      	bne.n	8008924 <UART_SetConfig+0x4c8>
 80088c2:	4b8d      	ldr	r3, [pc, #564]	@ (8008af8 <UART_SetConfig+0x69c>)
 80088c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088c6:	f003 0307 	and.w	r3, r3, #7
 80088ca:	2b05      	cmp	r3, #5
 80088cc:	d826      	bhi.n	800891c <UART_SetConfig+0x4c0>
 80088ce:	a201      	add	r2, pc, #4	@ (adr r2, 80088d4 <UART_SetConfig+0x478>)
 80088d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088d4:	080088ed 	.word	0x080088ed
 80088d8:	080088f5 	.word	0x080088f5
 80088dc:	080088fd 	.word	0x080088fd
 80088e0:	08008905 	.word	0x08008905
 80088e4:	0800890d 	.word	0x0800890d
 80088e8:	08008915 	.word	0x08008915
 80088ec:	2300      	movs	r3, #0
 80088ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088f2:	e086      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80088f4:	2304      	movs	r3, #4
 80088f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088fa:	e082      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80088fc:	2308      	movs	r3, #8
 80088fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008902:	e07e      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008904:	2310      	movs	r3, #16
 8008906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800890a:	e07a      	b.n	8008a02 <UART_SetConfig+0x5a6>
 800890c:	2320      	movs	r3, #32
 800890e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008912:	e076      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008914:	2340      	movs	r3, #64	@ 0x40
 8008916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800891a:	e072      	b.n	8008a02 <UART_SetConfig+0x5a6>
 800891c:	2380      	movs	r3, #128	@ 0x80
 800891e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008922:	e06e      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a75      	ldr	r2, [pc, #468]	@ (8008b00 <UART_SetConfig+0x6a4>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d130      	bne.n	8008990 <UART_SetConfig+0x534>
 800892e:	4b72      	ldr	r3, [pc, #456]	@ (8008af8 <UART_SetConfig+0x69c>)
 8008930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008932:	f003 0307 	and.w	r3, r3, #7
 8008936:	2b05      	cmp	r3, #5
 8008938:	d826      	bhi.n	8008988 <UART_SetConfig+0x52c>
 800893a:	a201      	add	r2, pc, #4	@ (adr r2, 8008940 <UART_SetConfig+0x4e4>)
 800893c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008940:	08008959 	.word	0x08008959
 8008944:	08008961 	.word	0x08008961
 8008948:	08008969 	.word	0x08008969
 800894c:	08008971 	.word	0x08008971
 8008950:	08008979 	.word	0x08008979
 8008954:	08008981 	.word	0x08008981
 8008958:	2300      	movs	r3, #0
 800895a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800895e:	e050      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008960:	2304      	movs	r3, #4
 8008962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008966:	e04c      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008968:	2308      	movs	r3, #8
 800896a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800896e:	e048      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008970:	2310      	movs	r3, #16
 8008972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008976:	e044      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008978:	2320      	movs	r3, #32
 800897a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800897e:	e040      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008980:	2340      	movs	r3, #64	@ 0x40
 8008982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008986:	e03c      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008988:	2380      	movs	r3, #128	@ 0x80
 800898a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800898e:	e038      	b.n	8008a02 <UART_SetConfig+0x5a6>
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a5b      	ldr	r2, [pc, #364]	@ (8008b04 <UART_SetConfig+0x6a8>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d130      	bne.n	80089fc <UART_SetConfig+0x5a0>
 800899a:	4b57      	ldr	r3, [pc, #348]	@ (8008af8 <UART_SetConfig+0x69c>)
 800899c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800899e:	f003 0307 	and.w	r3, r3, #7
 80089a2:	2b05      	cmp	r3, #5
 80089a4:	d826      	bhi.n	80089f4 <UART_SetConfig+0x598>
 80089a6:	a201      	add	r2, pc, #4	@ (adr r2, 80089ac <UART_SetConfig+0x550>)
 80089a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089ac:	080089c5 	.word	0x080089c5
 80089b0:	080089cd 	.word	0x080089cd
 80089b4:	080089d5 	.word	0x080089d5
 80089b8:	080089dd 	.word	0x080089dd
 80089bc:	080089e5 	.word	0x080089e5
 80089c0:	080089ed 	.word	0x080089ed
 80089c4:	2302      	movs	r3, #2
 80089c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089ca:	e01a      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80089cc:	2304      	movs	r3, #4
 80089ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089d2:	e016      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80089d4:	2308      	movs	r3, #8
 80089d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089da:	e012      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80089dc:	2310      	movs	r3, #16
 80089de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089e2:	e00e      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80089e4:	2320      	movs	r3, #32
 80089e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089ea:	e00a      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80089ec:	2340      	movs	r3, #64	@ 0x40
 80089ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089f2:	e006      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80089f4:	2380      	movs	r3, #128	@ 0x80
 80089f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089fa:	e002      	b.n	8008a02 <UART_SetConfig+0x5a6>
 80089fc:	2380      	movs	r3, #128	@ 0x80
 80089fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008a02:	697b      	ldr	r3, [r7, #20]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a3f      	ldr	r2, [pc, #252]	@ (8008b04 <UART_SetConfig+0x6a8>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	f040 80f8 	bne.w	8008bfe <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008a0e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008a12:	2b20      	cmp	r3, #32
 8008a14:	dc46      	bgt.n	8008aa4 <UART_SetConfig+0x648>
 8008a16:	2b02      	cmp	r3, #2
 8008a18:	f2c0 8082 	blt.w	8008b20 <UART_SetConfig+0x6c4>
 8008a1c:	3b02      	subs	r3, #2
 8008a1e:	2b1e      	cmp	r3, #30
 8008a20:	d87e      	bhi.n	8008b20 <UART_SetConfig+0x6c4>
 8008a22:	a201      	add	r2, pc, #4	@ (adr r2, 8008a28 <UART_SetConfig+0x5cc>)
 8008a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a28:	08008aab 	.word	0x08008aab
 8008a2c:	08008b21 	.word	0x08008b21
 8008a30:	08008ab3 	.word	0x08008ab3
 8008a34:	08008b21 	.word	0x08008b21
 8008a38:	08008b21 	.word	0x08008b21
 8008a3c:	08008b21 	.word	0x08008b21
 8008a40:	08008ac3 	.word	0x08008ac3
 8008a44:	08008b21 	.word	0x08008b21
 8008a48:	08008b21 	.word	0x08008b21
 8008a4c:	08008b21 	.word	0x08008b21
 8008a50:	08008b21 	.word	0x08008b21
 8008a54:	08008b21 	.word	0x08008b21
 8008a58:	08008b21 	.word	0x08008b21
 8008a5c:	08008b21 	.word	0x08008b21
 8008a60:	08008ad3 	.word	0x08008ad3
 8008a64:	08008b21 	.word	0x08008b21
 8008a68:	08008b21 	.word	0x08008b21
 8008a6c:	08008b21 	.word	0x08008b21
 8008a70:	08008b21 	.word	0x08008b21
 8008a74:	08008b21 	.word	0x08008b21
 8008a78:	08008b21 	.word	0x08008b21
 8008a7c:	08008b21 	.word	0x08008b21
 8008a80:	08008b21 	.word	0x08008b21
 8008a84:	08008b21 	.word	0x08008b21
 8008a88:	08008b21 	.word	0x08008b21
 8008a8c:	08008b21 	.word	0x08008b21
 8008a90:	08008b21 	.word	0x08008b21
 8008a94:	08008b21 	.word	0x08008b21
 8008a98:	08008b21 	.word	0x08008b21
 8008a9c:	08008b21 	.word	0x08008b21
 8008aa0:	08008b13 	.word	0x08008b13
 8008aa4:	2b40      	cmp	r3, #64	@ 0x40
 8008aa6:	d037      	beq.n	8008b18 <UART_SetConfig+0x6bc>
 8008aa8:	e03a      	b.n	8008b20 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008aaa:	f7fc ff0f 	bl	80058cc <HAL_RCCEx_GetD3PCLK1Freq>
 8008aae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008ab0:	e03c      	b.n	8008b2c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ab2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f7fc ff1e 	bl	80058f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ac0:	e034      	b.n	8008b2c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ac2:	f107 0318 	add.w	r3, r7, #24
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	f7fd f86a 	bl	8005ba0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008acc:	69fb      	ldr	r3, [r7, #28]
 8008ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ad0:	e02c      	b.n	8008b2c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008ad2:	4b09      	ldr	r3, [pc, #36]	@ (8008af8 <UART_SetConfig+0x69c>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f003 0320 	and.w	r3, r3, #32
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d016      	beq.n	8008b0c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008ade:	4b06      	ldr	r3, [pc, #24]	@ (8008af8 <UART_SetConfig+0x69c>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	08db      	lsrs	r3, r3, #3
 8008ae4:	f003 0303 	and.w	r3, r3, #3
 8008ae8:	4a07      	ldr	r2, [pc, #28]	@ (8008b08 <UART_SetConfig+0x6ac>)
 8008aea:	fa22 f303 	lsr.w	r3, r2, r3
 8008aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008af0:	e01c      	b.n	8008b2c <UART_SetConfig+0x6d0>
 8008af2:	bf00      	nop
 8008af4:	40011400 	.word	0x40011400
 8008af8:	58024400 	.word	0x58024400
 8008afc:	40007800 	.word	0x40007800
 8008b00:	40007c00 	.word	0x40007c00
 8008b04:	58000c00 	.word	0x58000c00
 8008b08:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008b0c:	4b9d      	ldr	r3, [pc, #628]	@ (8008d84 <UART_SetConfig+0x928>)
 8008b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b10:	e00c      	b.n	8008b2c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008b12:	4b9d      	ldr	r3, [pc, #628]	@ (8008d88 <UART_SetConfig+0x92c>)
 8008b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b16:	e009      	b.n	8008b2c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b18:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b1e:	e005      	b.n	8008b2c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008b20:	2300      	movs	r3, #0
 8008b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008b24:	2301      	movs	r3, #1
 8008b26:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008b2a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008b2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	f000 81de 	beq.w	8008ef0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008b34:	697b      	ldr	r3, [r7, #20]
 8008b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b38:	4a94      	ldr	r2, [pc, #592]	@ (8008d8c <UART_SetConfig+0x930>)
 8008b3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b3e:	461a      	mov	r2, r3
 8008b40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b42:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b46:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008b48:	697b      	ldr	r3, [r7, #20]
 8008b4a:	685a      	ldr	r2, [r3, #4]
 8008b4c:	4613      	mov	r3, r2
 8008b4e:	005b      	lsls	r3, r3, #1
 8008b50:	4413      	add	r3, r2
 8008b52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d305      	bcc.n	8008b64 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008b58:	697b      	ldr	r3, [r7, #20]
 8008b5a:	685b      	ldr	r3, [r3, #4]
 8008b5c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008b5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b60:	429a      	cmp	r2, r3
 8008b62:	d903      	bls.n	8008b6c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8008b64:	2301      	movs	r3, #1
 8008b66:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008b6a:	e1c1      	b.n	8008ef0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b6e:	2200      	movs	r2, #0
 8008b70:	60bb      	str	r3, [r7, #8]
 8008b72:	60fa      	str	r2, [r7, #12]
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b78:	4a84      	ldr	r2, [pc, #528]	@ (8008d8c <UART_SetConfig+0x930>)
 8008b7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b7e:	b29b      	uxth	r3, r3
 8008b80:	2200      	movs	r2, #0
 8008b82:	603b      	str	r3, [r7, #0]
 8008b84:	607a      	str	r2, [r7, #4]
 8008b86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b8a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008b8e:	f7f7 fbff 	bl	8000390 <__aeabi_uldivmod>
 8008b92:	4602      	mov	r2, r0
 8008b94:	460b      	mov	r3, r1
 8008b96:	4610      	mov	r0, r2
 8008b98:	4619      	mov	r1, r3
 8008b9a:	f04f 0200 	mov.w	r2, #0
 8008b9e:	f04f 0300 	mov.w	r3, #0
 8008ba2:	020b      	lsls	r3, r1, #8
 8008ba4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008ba8:	0202      	lsls	r2, r0, #8
 8008baa:	6979      	ldr	r1, [r7, #20]
 8008bac:	6849      	ldr	r1, [r1, #4]
 8008bae:	0849      	lsrs	r1, r1, #1
 8008bb0:	2000      	movs	r0, #0
 8008bb2:	460c      	mov	r4, r1
 8008bb4:	4605      	mov	r5, r0
 8008bb6:	eb12 0804 	adds.w	r8, r2, r4
 8008bba:	eb43 0905 	adc.w	r9, r3, r5
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	685b      	ldr	r3, [r3, #4]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	469a      	mov	sl, r3
 8008bc6:	4693      	mov	fp, r2
 8008bc8:	4652      	mov	r2, sl
 8008bca:	465b      	mov	r3, fp
 8008bcc:	4640      	mov	r0, r8
 8008bce:	4649      	mov	r1, r9
 8008bd0:	f7f7 fbde 	bl	8000390 <__aeabi_uldivmod>
 8008bd4:	4602      	mov	r2, r0
 8008bd6:	460b      	mov	r3, r1
 8008bd8:	4613      	mov	r3, r2
 8008bda:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008be2:	d308      	bcc.n	8008bf6 <UART_SetConfig+0x79a>
 8008be4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008be6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008bea:	d204      	bcs.n	8008bf6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008bec:	697b      	ldr	r3, [r7, #20]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008bf2:	60da      	str	r2, [r3, #12]
 8008bf4:	e17c      	b.n	8008ef0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008bfc:	e178      	b.n	8008ef0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008bfe:	697b      	ldr	r3, [r7, #20]
 8008c00:	69db      	ldr	r3, [r3, #28]
 8008c02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c06:	f040 80c5 	bne.w	8008d94 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8008c0a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008c0e:	2b20      	cmp	r3, #32
 8008c10:	dc48      	bgt.n	8008ca4 <UART_SetConfig+0x848>
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	db7b      	blt.n	8008d0e <UART_SetConfig+0x8b2>
 8008c16:	2b20      	cmp	r3, #32
 8008c18:	d879      	bhi.n	8008d0e <UART_SetConfig+0x8b2>
 8008c1a:	a201      	add	r2, pc, #4	@ (adr r2, 8008c20 <UART_SetConfig+0x7c4>)
 8008c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c20:	08008cab 	.word	0x08008cab
 8008c24:	08008cb3 	.word	0x08008cb3
 8008c28:	08008d0f 	.word	0x08008d0f
 8008c2c:	08008d0f 	.word	0x08008d0f
 8008c30:	08008cbb 	.word	0x08008cbb
 8008c34:	08008d0f 	.word	0x08008d0f
 8008c38:	08008d0f 	.word	0x08008d0f
 8008c3c:	08008d0f 	.word	0x08008d0f
 8008c40:	08008ccb 	.word	0x08008ccb
 8008c44:	08008d0f 	.word	0x08008d0f
 8008c48:	08008d0f 	.word	0x08008d0f
 8008c4c:	08008d0f 	.word	0x08008d0f
 8008c50:	08008d0f 	.word	0x08008d0f
 8008c54:	08008d0f 	.word	0x08008d0f
 8008c58:	08008d0f 	.word	0x08008d0f
 8008c5c:	08008d0f 	.word	0x08008d0f
 8008c60:	08008cdb 	.word	0x08008cdb
 8008c64:	08008d0f 	.word	0x08008d0f
 8008c68:	08008d0f 	.word	0x08008d0f
 8008c6c:	08008d0f 	.word	0x08008d0f
 8008c70:	08008d0f 	.word	0x08008d0f
 8008c74:	08008d0f 	.word	0x08008d0f
 8008c78:	08008d0f 	.word	0x08008d0f
 8008c7c:	08008d0f 	.word	0x08008d0f
 8008c80:	08008d0f 	.word	0x08008d0f
 8008c84:	08008d0f 	.word	0x08008d0f
 8008c88:	08008d0f 	.word	0x08008d0f
 8008c8c:	08008d0f 	.word	0x08008d0f
 8008c90:	08008d0f 	.word	0x08008d0f
 8008c94:	08008d0f 	.word	0x08008d0f
 8008c98:	08008d0f 	.word	0x08008d0f
 8008c9c:	08008d0f 	.word	0x08008d0f
 8008ca0:	08008d01 	.word	0x08008d01
 8008ca4:	2b40      	cmp	r3, #64	@ 0x40
 8008ca6:	d02e      	beq.n	8008d06 <UART_SetConfig+0x8aa>
 8008ca8:	e031      	b.n	8008d0e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008caa:	f7fb fbd9 	bl	8004460 <HAL_RCC_GetPCLK1Freq>
 8008cae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008cb0:	e033      	b.n	8008d1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008cb2:	f7fb fbeb 	bl	800448c <HAL_RCC_GetPCLK2Freq>
 8008cb6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008cb8:	e02f      	b.n	8008d1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008cba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f7fc fe1a 	bl	80058f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cc8:	e027      	b.n	8008d1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008cca:	f107 0318 	add.w	r3, r7, #24
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f7fc ff66 	bl	8005ba0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008cd4:	69fb      	ldr	r3, [r7, #28]
 8008cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cd8:	e01f      	b.n	8008d1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008cda:	4b2d      	ldr	r3, [pc, #180]	@ (8008d90 <UART_SetConfig+0x934>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f003 0320 	and.w	r3, r3, #32
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d009      	beq.n	8008cfa <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008ce6:	4b2a      	ldr	r3, [pc, #168]	@ (8008d90 <UART_SetConfig+0x934>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	08db      	lsrs	r3, r3, #3
 8008cec:	f003 0303 	and.w	r3, r3, #3
 8008cf0:	4a24      	ldr	r2, [pc, #144]	@ (8008d84 <UART_SetConfig+0x928>)
 8008cf2:	fa22 f303 	lsr.w	r3, r2, r3
 8008cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008cf8:	e00f      	b.n	8008d1a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008cfa:	4b22      	ldr	r3, [pc, #136]	@ (8008d84 <UART_SetConfig+0x928>)
 8008cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cfe:	e00c      	b.n	8008d1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008d00:	4b21      	ldr	r3, [pc, #132]	@ (8008d88 <UART_SetConfig+0x92c>)
 8008d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d04:	e009      	b.n	8008d1a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d0c:	e005      	b.n	8008d1a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008d12:	2301      	movs	r3, #1
 8008d14:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008d18:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008d1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	f000 80e7 	beq.w	8008ef0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d22:	697b      	ldr	r3, [r7, #20]
 8008d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d26:	4a19      	ldr	r2, [pc, #100]	@ (8008d8c <UART_SetConfig+0x930>)
 8008d28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008d2c:	461a      	mov	r2, r3
 8008d2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d30:	fbb3 f3f2 	udiv	r3, r3, r2
 8008d34:	005a      	lsls	r2, r3, #1
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	685b      	ldr	r3, [r3, #4]
 8008d3a:	085b      	lsrs	r3, r3, #1
 8008d3c:	441a      	add	r2, r3
 8008d3e:	697b      	ldr	r3, [r7, #20]
 8008d40:	685b      	ldr	r3, [r3, #4]
 8008d42:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d46:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d4a:	2b0f      	cmp	r3, #15
 8008d4c:	d916      	bls.n	8008d7c <UART_SetConfig+0x920>
 8008d4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d54:	d212      	bcs.n	8008d7c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008d56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d58:	b29b      	uxth	r3, r3
 8008d5a:	f023 030f 	bic.w	r3, r3, #15
 8008d5e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d62:	085b      	lsrs	r3, r3, #1
 8008d64:	b29b      	uxth	r3, r3
 8008d66:	f003 0307 	and.w	r3, r3, #7
 8008d6a:	b29a      	uxth	r2, r3
 8008d6c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008d6e:	4313      	orrs	r3, r2
 8008d70:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8008d72:	697b      	ldr	r3, [r7, #20]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8008d78:	60da      	str	r2, [r3, #12]
 8008d7a:	e0b9      	b.n	8008ef0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008d82:	e0b5      	b.n	8008ef0 <UART_SetConfig+0xa94>
 8008d84:	03d09000 	.word	0x03d09000
 8008d88:	003d0900 	.word	0x003d0900
 8008d8c:	0800ac08 	.word	0x0800ac08
 8008d90:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008d94:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008d98:	2b20      	cmp	r3, #32
 8008d9a:	dc49      	bgt.n	8008e30 <UART_SetConfig+0x9d4>
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	db7c      	blt.n	8008e9a <UART_SetConfig+0xa3e>
 8008da0:	2b20      	cmp	r3, #32
 8008da2:	d87a      	bhi.n	8008e9a <UART_SetConfig+0xa3e>
 8008da4:	a201      	add	r2, pc, #4	@ (adr r2, 8008dac <UART_SetConfig+0x950>)
 8008da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008daa:	bf00      	nop
 8008dac:	08008e37 	.word	0x08008e37
 8008db0:	08008e3f 	.word	0x08008e3f
 8008db4:	08008e9b 	.word	0x08008e9b
 8008db8:	08008e9b 	.word	0x08008e9b
 8008dbc:	08008e47 	.word	0x08008e47
 8008dc0:	08008e9b 	.word	0x08008e9b
 8008dc4:	08008e9b 	.word	0x08008e9b
 8008dc8:	08008e9b 	.word	0x08008e9b
 8008dcc:	08008e57 	.word	0x08008e57
 8008dd0:	08008e9b 	.word	0x08008e9b
 8008dd4:	08008e9b 	.word	0x08008e9b
 8008dd8:	08008e9b 	.word	0x08008e9b
 8008ddc:	08008e9b 	.word	0x08008e9b
 8008de0:	08008e9b 	.word	0x08008e9b
 8008de4:	08008e9b 	.word	0x08008e9b
 8008de8:	08008e9b 	.word	0x08008e9b
 8008dec:	08008e67 	.word	0x08008e67
 8008df0:	08008e9b 	.word	0x08008e9b
 8008df4:	08008e9b 	.word	0x08008e9b
 8008df8:	08008e9b 	.word	0x08008e9b
 8008dfc:	08008e9b 	.word	0x08008e9b
 8008e00:	08008e9b 	.word	0x08008e9b
 8008e04:	08008e9b 	.word	0x08008e9b
 8008e08:	08008e9b 	.word	0x08008e9b
 8008e0c:	08008e9b 	.word	0x08008e9b
 8008e10:	08008e9b 	.word	0x08008e9b
 8008e14:	08008e9b 	.word	0x08008e9b
 8008e18:	08008e9b 	.word	0x08008e9b
 8008e1c:	08008e9b 	.word	0x08008e9b
 8008e20:	08008e9b 	.word	0x08008e9b
 8008e24:	08008e9b 	.word	0x08008e9b
 8008e28:	08008e9b 	.word	0x08008e9b
 8008e2c:	08008e8d 	.word	0x08008e8d
 8008e30:	2b40      	cmp	r3, #64	@ 0x40
 8008e32:	d02e      	beq.n	8008e92 <UART_SetConfig+0xa36>
 8008e34:	e031      	b.n	8008e9a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e36:	f7fb fb13 	bl	8004460 <HAL_RCC_GetPCLK1Freq>
 8008e3a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008e3c:	e033      	b.n	8008ea6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e3e:	f7fb fb25 	bl	800448c <HAL_RCC_GetPCLK2Freq>
 8008e42:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008e44:	e02f      	b.n	8008ea6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	f7fc fd54 	bl	80058f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e54:	e027      	b.n	8008ea6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e56:	f107 0318 	add.w	r3, r7, #24
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	f7fc fea0 	bl	8005ba0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008e60:	69fb      	ldr	r3, [r7, #28]
 8008e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e64:	e01f      	b.n	8008ea6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008e66:	4b2d      	ldr	r3, [pc, #180]	@ (8008f1c <UART_SetConfig+0xac0>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f003 0320 	and.w	r3, r3, #32
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d009      	beq.n	8008e86 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008e72:	4b2a      	ldr	r3, [pc, #168]	@ (8008f1c <UART_SetConfig+0xac0>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	08db      	lsrs	r3, r3, #3
 8008e78:	f003 0303 	and.w	r3, r3, #3
 8008e7c:	4a28      	ldr	r2, [pc, #160]	@ (8008f20 <UART_SetConfig+0xac4>)
 8008e7e:	fa22 f303 	lsr.w	r3, r2, r3
 8008e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008e84:	e00f      	b.n	8008ea6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8008e86:	4b26      	ldr	r3, [pc, #152]	@ (8008f20 <UART_SetConfig+0xac4>)
 8008e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e8a:	e00c      	b.n	8008ea6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008e8c:	4b25      	ldr	r3, [pc, #148]	@ (8008f24 <UART_SetConfig+0xac8>)
 8008e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e90:	e009      	b.n	8008ea6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e98:	e005      	b.n	8008ea6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008ea4:	bf00      	nop
    }

    if (pclk != 0U)
 8008ea6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d021      	beq.n	8008ef0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008eac:	697b      	ldr	r3, [r7, #20]
 8008eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eb0:	4a1d      	ldr	r2, [pc, #116]	@ (8008f28 <UART_SetConfig+0xacc>)
 8008eb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008eb6:	461a      	mov	r2, r3
 8008eb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008eba:	fbb3 f2f2 	udiv	r2, r3, r2
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	685b      	ldr	r3, [r3, #4]
 8008ec2:	085b      	lsrs	r3, r3, #1
 8008ec4:	441a      	add	r2, r3
 8008ec6:	697b      	ldr	r3, [r7, #20]
 8008ec8:	685b      	ldr	r3, [r3, #4]
 8008eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ece:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ed2:	2b0f      	cmp	r3, #15
 8008ed4:	d909      	bls.n	8008eea <UART_SetConfig+0xa8e>
 8008ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ed8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008edc:	d205      	bcs.n	8008eea <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ee0:	b29a      	uxth	r2, r3
 8008ee2:	697b      	ldr	r3, [r7, #20]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	60da      	str	r2, [r3, #12]
 8008ee8:	e002      	b.n	8008ef0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008eea:	2301      	movs	r3, #1
 8008eec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008ef8:	697b      	ldr	r3, [r7, #20]
 8008efa:	2201      	movs	r2, #1
 8008efc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008f00:	697b      	ldr	r3, [r7, #20]
 8008f02:	2200      	movs	r2, #0
 8008f04:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008f06:	697b      	ldr	r3, [r7, #20]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008f0c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3748      	adds	r7, #72	@ 0x48
 8008f14:	46bd      	mov	sp, r7
 8008f16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f1a:	bf00      	nop
 8008f1c:	58024400 	.word	0x58024400
 8008f20:	03d09000 	.word	0x03d09000
 8008f24:	003d0900 	.word	0x003d0900
 8008f28:	0800ac08 	.word	0x0800ac08

08008f2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b083      	sub	sp, #12
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f38:	f003 0308 	and.w	r3, r3, #8
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d00a      	beq.n	8008f56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	685b      	ldr	r3, [r3, #4]
 8008f46:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	430a      	orrs	r2, r1
 8008f54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f5a:	f003 0301 	and.w	r3, r3, #1
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d00a      	beq.n	8008f78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	685b      	ldr	r3, [r3, #4]
 8008f68:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	430a      	orrs	r2, r1
 8008f76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f7c:	f003 0302 	and.w	r3, r3, #2
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d00a      	beq.n	8008f9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	430a      	orrs	r2, r1
 8008f98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f9e:	f003 0304 	and.w	r3, r3, #4
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d00a      	beq.n	8008fbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	685b      	ldr	r3, [r3, #4]
 8008fac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	430a      	orrs	r2, r1
 8008fba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fc0:	f003 0310 	and.w	r3, r3, #16
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d00a      	beq.n	8008fde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	689b      	ldr	r3, [r3, #8]
 8008fce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	430a      	orrs	r2, r1
 8008fdc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fe2:	f003 0320 	and.w	r3, r3, #32
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d00a      	beq.n	8009000 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	689b      	ldr	r3, [r3, #8]
 8008ff0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	430a      	orrs	r2, r1
 8008ffe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009004:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009008:	2b00      	cmp	r3, #0
 800900a:	d01a      	beq.n	8009042 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	685b      	ldr	r3, [r3, #4]
 8009012:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	430a      	orrs	r2, r1
 8009020:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009026:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800902a:	d10a      	bne.n	8009042 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	685b      	ldr	r3, [r3, #4]
 8009032:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	430a      	orrs	r2, r1
 8009040:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009046:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800904a:	2b00      	cmp	r3, #0
 800904c:	d00a      	beq.n	8009064 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	685b      	ldr	r3, [r3, #4]
 8009054:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	430a      	orrs	r2, r1
 8009062:	605a      	str	r2, [r3, #4]
  }
}
 8009064:	bf00      	nop
 8009066:	370c      	adds	r7, #12
 8009068:	46bd      	mov	sp, r7
 800906a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906e:	4770      	bx	lr

08009070 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b098      	sub	sp, #96	@ 0x60
 8009074:	af02      	add	r7, sp, #8
 8009076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2200      	movs	r2, #0
 800907c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009080:	f7f8 ff28 	bl	8001ed4 <HAL_GetTick>
 8009084:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f003 0308 	and.w	r3, r3, #8
 8009090:	2b08      	cmp	r3, #8
 8009092:	d12f      	bne.n	80090f4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009094:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009098:	9300      	str	r3, [sp, #0]
 800909a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800909c:	2200      	movs	r2, #0
 800909e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80090a2:	6878      	ldr	r0, [r7, #4]
 80090a4:	f000 f88e 	bl	80091c4 <UART_WaitOnFlagUntilTimeout>
 80090a8:	4603      	mov	r3, r0
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d022      	beq.n	80090f4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090b6:	e853 3f00 	ldrex	r3, [r3]
 80090ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80090bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80090c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	461a      	mov	r2, r3
 80090ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80090cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80090ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80090d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80090d4:	e841 2300 	strex	r3, r2, [r1]
 80090d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80090da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d1e6      	bne.n	80090ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2220      	movs	r2, #32
 80090e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2200      	movs	r2, #0
 80090ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80090f0:	2303      	movs	r3, #3
 80090f2:	e063      	b.n	80091bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f003 0304 	and.w	r3, r3, #4
 80090fe:	2b04      	cmp	r3, #4
 8009100:	d149      	bne.n	8009196 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009102:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009106:	9300      	str	r3, [sp, #0]
 8009108:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800910a:	2200      	movs	r2, #0
 800910c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	f000 f857 	bl	80091c4 <UART_WaitOnFlagUntilTimeout>
 8009116:	4603      	mov	r3, r0
 8009118:	2b00      	cmp	r3, #0
 800911a:	d03c      	beq.n	8009196 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009124:	e853 3f00 	ldrex	r3, [r3]
 8009128:	623b      	str	r3, [r7, #32]
   return(result);
 800912a:	6a3b      	ldr	r3, [r7, #32]
 800912c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009130:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	461a      	mov	r2, r3
 8009138:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800913a:	633b      	str	r3, [r7, #48]	@ 0x30
 800913c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800913e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009140:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009142:	e841 2300 	strex	r3, r2, [r1]
 8009146:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800914a:	2b00      	cmp	r3, #0
 800914c:	d1e6      	bne.n	800911c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	3308      	adds	r3, #8
 8009154:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009156:	693b      	ldr	r3, [r7, #16]
 8009158:	e853 3f00 	ldrex	r3, [r3]
 800915c:	60fb      	str	r3, [r7, #12]
   return(result);
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	f023 0301 	bic.w	r3, r3, #1
 8009164:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	3308      	adds	r3, #8
 800916c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800916e:	61fa      	str	r2, [r7, #28]
 8009170:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009172:	69b9      	ldr	r1, [r7, #24]
 8009174:	69fa      	ldr	r2, [r7, #28]
 8009176:	e841 2300 	strex	r3, r2, [r1]
 800917a:	617b      	str	r3, [r7, #20]
   return(result);
 800917c:	697b      	ldr	r3, [r7, #20]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d1e5      	bne.n	800914e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2220      	movs	r2, #32
 8009186:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2200      	movs	r2, #0
 800918e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009192:	2303      	movs	r3, #3
 8009194:	e012      	b.n	80091bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2220      	movs	r2, #32
 800919a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2220      	movs	r2, #32
 80091a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2200      	movs	r2, #0
 80091aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2200      	movs	r2, #0
 80091b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80091ba:	2300      	movs	r3, #0
}
 80091bc:	4618      	mov	r0, r3
 80091be:	3758      	adds	r7, #88	@ 0x58
 80091c0:	46bd      	mov	sp, r7
 80091c2:	bd80      	pop	{r7, pc}

080091c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b084      	sub	sp, #16
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	60f8      	str	r0, [r7, #12]
 80091cc:	60b9      	str	r1, [r7, #8]
 80091ce:	603b      	str	r3, [r7, #0]
 80091d0:	4613      	mov	r3, r2
 80091d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091d4:	e04f      	b.n	8009276 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80091d6:	69bb      	ldr	r3, [r7, #24]
 80091d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091dc:	d04b      	beq.n	8009276 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091de:	f7f8 fe79 	bl	8001ed4 <HAL_GetTick>
 80091e2:	4602      	mov	r2, r0
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	1ad3      	subs	r3, r2, r3
 80091e8:	69ba      	ldr	r2, [r7, #24]
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d302      	bcc.n	80091f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80091ee:	69bb      	ldr	r3, [r7, #24]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d101      	bne.n	80091f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80091f4:	2303      	movs	r3, #3
 80091f6:	e04e      	b.n	8009296 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f003 0304 	and.w	r3, r3, #4
 8009202:	2b00      	cmp	r3, #0
 8009204:	d037      	beq.n	8009276 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	2b80      	cmp	r3, #128	@ 0x80
 800920a:	d034      	beq.n	8009276 <UART_WaitOnFlagUntilTimeout+0xb2>
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	2b40      	cmp	r3, #64	@ 0x40
 8009210:	d031      	beq.n	8009276 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	69db      	ldr	r3, [r3, #28]
 8009218:	f003 0308 	and.w	r3, r3, #8
 800921c:	2b08      	cmp	r3, #8
 800921e:	d110      	bne.n	8009242 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	2208      	movs	r2, #8
 8009226:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009228:	68f8      	ldr	r0, [r7, #12]
 800922a:	f000 f95b 	bl	80094e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	2208      	movs	r2, #8
 8009232:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	2200      	movs	r2, #0
 800923a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	e029      	b.n	8009296 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	69db      	ldr	r3, [r3, #28]
 8009248:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800924c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009250:	d111      	bne.n	8009276 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800925a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800925c:	68f8      	ldr	r0, [r7, #12]
 800925e:	f000 f941 	bl	80094e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2220      	movs	r2, #32
 8009266:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	2200      	movs	r2, #0
 800926e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009272:	2303      	movs	r3, #3
 8009274:	e00f      	b.n	8009296 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	69da      	ldr	r2, [r3, #28]
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	4013      	ands	r3, r2
 8009280:	68ba      	ldr	r2, [r7, #8]
 8009282:	429a      	cmp	r2, r3
 8009284:	bf0c      	ite	eq
 8009286:	2301      	moveq	r3, #1
 8009288:	2300      	movne	r3, #0
 800928a:	b2db      	uxtb	r3, r3
 800928c:	461a      	mov	r2, r3
 800928e:	79fb      	ldrb	r3, [r7, #7]
 8009290:	429a      	cmp	r2, r3
 8009292:	d0a0      	beq.n	80091d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009294:	2300      	movs	r3, #0
}
 8009296:	4618      	mov	r0, r3
 8009298:	3710      	adds	r7, #16
 800929a:	46bd      	mov	sp, r7
 800929c:	bd80      	pop	{r7, pc}
	...

080092a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80092a0:	b480      	push	{r7}
 80092a2:	b0a3      	sub	sp, #140	@ 0x8c
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	60f8      	str	r0, [r7, #12]
 80092a8:	60b9      	str	r1, [r7, #8]
 80092aa:	4613      	mov	r3, r2
 80092ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	68ba      	ldr	r2, [r7, #8]
 80092b2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	88fa      	ldrh	r2, [r7, #6]
 80092b8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	88fa      	ldrh	r2, [r7, #6]
 80092c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	2200      	movs	r2, #0
 80092c8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092d2:	d10e      	bne.n	80092f2 <UART_Start_Receive_IT+0x52>
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	691b      	ldr	r3, [r3, #16]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d105      	bne.n	80092e8 <UART_Start_Receive_IT+0x48>
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80092e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80092e6:	e02d      	b.n	8009344 <UART_Start_Receive_IT+0xa4>
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	22ff      	movs	r2, #255	@ 0xff
 80092ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80092f0:	e028      	b.n	8009344 <UART_Start_Receive_IT+0xa4>
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	689b      	ldr	r3, [r3, #8]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d10d      	bne.n	8009316 <UART_Start_Receive_IT+0x76>
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	691b      	ldr	r3, [r3, #16]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d104      	bne.n	800930c <UART_Start_Receive_IT+0x6c>
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	22ff      	movs	r2, #255	@ 0xff
 8009306:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800930a:	e01b      	b.n	8009344 <UART_Start_Receive_IT+0xa4>
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	227f      	movs	r2, #127	@ 0x7f
 8009310:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009314:	e016      	b.n	8009344 <UART_Start_Receive_IT+0xa4>
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	689b      	ldr	r3, [r3, #8]
 800931a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800931e:	d10d      	bne.n	800933c <UART_Start_Receive_IT+0x9c>
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	691b      	ldr	r3, [r3, #16]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d104      	bne.n	8009332 <UART_Start_Receive_IT+0x92>
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	227f      	movs	r2, #127	@ 0x7f
 800932c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009330:	e008      	b.n	8009344 <UART_Start_Receive_IT+0xa4>
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	223f      	movs	r2, #63	@ 0x3f
 8009336:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800933a:	e003      	b.n	8009344 <UART_Start_Receive_IT+0xa4>
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	2200      	movs	r2, #0
 8009340:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	2200      	movs	r2, #0
 8009348:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	2222      	movs	r2, #34	@ 0x22
 8009350:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	3308      	adds	r3, #8
 800935a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800935c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800935e:	e853 3f00 	ldrex	r3, [r3]
 8009362:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009364:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009366:	f043 0301 	orr.w	r3, r3, #1
 800936a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	3308      	adds	r3, #8
 8009374:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009378:	673a      	str	r2, [r7, #112]	@ 0x70
 800937a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800937c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800937e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009380:	e841 2300 	strex	r3, r2, [r1]
 8009384:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8009386:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009388:	2b00      	cmp	r3, #0
 800938a:	d1e3      	bne.n	8009354 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009390:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009394:	d14f      	bne.n	8009436 <UART_Start_Receive_IT+0x196>
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800939c:	88fa      	ldrh	r2, [r7, #6]
 800939e:	429a      	cmp	r2, r3
 80093a0:	d349      	bcc.n	8009436 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	689b      	ldr	r3, [r3, #8]
 80093a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80093aa:	d107      	bne.n	80093bc <UART_Start_Receive_IT+0x11c>
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	691b      	ldr	r3, [r3, #16]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d103      	bne.n	80093bc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	4a47      	ldr	r2, [pc, #284]	@ (80094d4 <UART_Start_Receive_IT+0x234>)
 80093b8:	675a      	str	r2, [r3, #116]	@ 0x74
 80093ba:	e002      	b.n	80093c2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	4a46      	ldr	r2, [pc, #280]	@ (80094d8 <UART_Start_Receive_IT+0x238>)
 80093c0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	691b      	ldr	r3, [r3, #16]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d01a      	beq.n	8009400 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80093d2:	e853 3f00 	ldrex	r3, [r3]
 80093d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80093d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80093de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	461a      	mov	r2, r3
 80093e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80093ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80093ee:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80093f2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80093f4:	e841 2300 	strex	r3, r2, [r1]
 80093f8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80093fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d1e4      	bne.n	80093ca <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	3308      	adds	r3, #8
 8009406:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009408:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800940a:	e853 3f00 	ldrex	r3, [r3]
 800940e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009412:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009416:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	3308      	adds	r3, #8
 800941e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009420:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009422:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009424:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009426:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009428:	e841 2300 	strex	r3, r2, [r1]
 800942c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800942e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009430:	2b00      	cmp	r3, #0
 8009432:	d1e5      	bne.n	8009400 <UART_Start_Receive_IT+0x160>
 8009434:	e046      	b.n	80094c4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	689b      	ldr	r3, [r3, #8]
 800943a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800943e:	d107      	bne.n	8009450 <UART_Start_Receive_IT+0x1b0>
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	691b      	ldr	r3, [r3, #16]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d103      	bne.n	8009450 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	4a24      	ldr	r2, [pc, #144]	@ (80094dc <UART_Start_Receive_IT+0x23c>)
 800944c:	675a      	str	r2, [r3, #116]	@ 0x74
 800944e:	e002      	b.n	8009456 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	4a23      	ldr	r2, [pc, #140]	@ (80094e0 <UART_Start_Receive_IT+0x240>)
 8009454:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	691b      	ldr	r3, [r3, #16]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d019      	beq.n	8009492 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009466:	e853 3f00 	ldrex	r3, [r3]
 800946a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800946c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800946e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009472:	677b      	str	r3, [r7, #116]	@ 0x74
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	461a      	mov	r2, r3
 800947a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800947c:	637b      	str	r3, [r7, #52]	@ 0x34
 800947e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009480:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009482:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009484:	e841 2300 	strex	r3, r2, [r1]
 8009488:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800948a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800948c:	2b00      	cmp	r3, #0
 800948e:	d1e6      	bne.n	800945e <UART_Start_Receive_IT+0x1be>
 8009490:	e018      	b.n	80094c4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	e853 3f00 	ldrex	r3, [r3]
 800949e:	613b      	str	r3, [r7, #16]
   return(result);
 80094a0:	693b      	ldr	r3, [r7, #16]
 80094a2:	f043 0320 	orr.w	r3, r3, #32
 80094a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	461a      	mov	r2, r3
 80094ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094b0:	623b      	str	r3, [r7, #32]
 80094b2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094b4:	69f9      	ldr	r1, [r7, #28]
 80094b6:	6a3a      	ldr	r2, [r7, #32]
 80094b8:	e841 2300 	strex	r3, r2, [r1]
 80094bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80094be:	69bb      	ldr	r3, [r7, #24]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d1e6      	bne.n	8009492 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80094c4:	2300      	movs	r3, #0
}
 80094c6:	4618      	mov	r0, r3
 80094c8:	378c      	adds	r7, #140	@ 0x8c
 80094ca:	46bd      	mov	sp, r7
 80094cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d0:	4770      	bx	lr
 80094d2:	bf00      	nop
 80094d4:	08009c81 	.word	0x08009c81
 80094d8:	08009921 	.word	0x08009921
 80094dc:	08009769 	.word	0x08009769
 80094e0:	080095b1 	.word	0x080095b1

080094e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80094e4:	b480      	push	{r7}
 80094e6:	b095      	sub	sp, #84	@ 0x54
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094f4:	e853 3f00 	ldrex	r3, [r3]
 80094f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80094fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009500:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	461a      	mov	r2, r3
 8009508:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800950a:	643b      	str	r3, [r7, #64]	@ 0x40
 800950c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800950e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009510:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009512:	e841 2300 	strex	r3, r2, [r1]
 8009516:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800951a:	2b00      	cmp	r3, #0
 800951c:	d1e6      	bne.n	80094ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	3308      	adds	r3, #8
 8009524:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009526:	6a3b      	ldr	r3, [r7, #32]
 8009528:	e853 3f00 	ldrex	r3, [r3]
 800952c:	61fb      	str	r3, [r7, #28]
   return(result);
 800952e:	69fa      	ldr	r2, [r7, #28]
 8009530:	4b1e      	ldr	r3, [pc, #120]	@ (80095ac <UART_EndRxTransfer+0xc8>)
 8009532:	4013      	ands	r3, r2
 8009534:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	3308      	adds	r3, #8
 800953c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800953e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009540:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009542:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009544:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009546:	e841 2300 	strex	r3, r2, [r1]
 800954a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800954c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800954e:	2b00      	cmp	r3, #0
 8009550:	d1e5      	bne.n	800951e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009556:	2b01      	cmp	r3, #1
 8009558:	d118      	bne.n	800958c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	e853 3f00 	ldrex	r3, [r3]
 8009566:	60bb      	str	r3, [r7, #8]
   return(result);
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	f023 0310 	bic.w	r3, r3, #16
 800956e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	461a      	mov	r2, r3
 8009576:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009578:	61bb      	str	r3, [r7, #24]
 800957a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800957c:	6979      	ldr	r1, [r7, #20]
 800957e:	69ba      	ldr	r2, [r7, #24]
 8009580:	e841 2300 	strex	r3, r2, [r1]
 8009584:	613b      	str	r3, [r7, #16]
   return(result);
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d1e6      	bne.n	800955a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2220      	movs	r2, #32
 8009590:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2200      	movs	r2, #0
 8009598:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2200      	movs	r2, #0
 800959e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80095a0:	bf00      	nop
 80095a2:	3754      	adds	r7, #84	@ 0x54
 80095a4:	46bd      	mov	sp, r7
 80095a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095aa:	4770      	bx	lr
 80095ac:	effffffe 	.word	0xeffffffe

080095b0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b09c      	sub	sp, #112	@ 0x70
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80095be:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80095c8:	2b22      	cmp	r3, #34	@ 0x22
 80095ca:	f040 80be 	bne.w	800974a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095d4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80095d8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80095dc:	b2d9      	uxtb	r1, r3
 80095de:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80095e2:	b2da      	uxtb	r2, r3
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095e8:	400a      	ands	r2, r1
 80095ea:	b2d2      	uxtb	r2, r2
 80095ec:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095f2:	1c5a      	adds	r2, r3, #1
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80095fe:	b29b      	uxth	r3, r3
 8009600:	3b01      	subs	r3, #1
 8009602:	b29a      	uxth	r2, r3
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009610:	b29b      	uxth	r3, r3
 8009612:	2b00      	cmp	r3, #0
 8009614:	f040 80a1 	bne.w	800975a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800961e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009620:	e853 3f00 	ldrex	r3, [r3]
 8009624:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009626:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009628:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800962c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	461a      	mov	r2, r3
 8009634:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009636:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009638:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800963a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800963c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800963e:	e841 2300 	strex	r3, r2, [r1]
 8009642:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009644:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009646:	2b00      	cmp	r3, #0
 8009648:	d1e6      	bne.n	8009618 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	3308      	adds	r3, #8
 8009650:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009654:	e853 3f00 	ldrex	r3, [r3]
 8009658:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800965a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800965c:	f023 0301 	bic.w	r3, r3, #1
 8009660:	667b      	str	r3, [r7, #100]	@ 0x64
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	3308      	adds	r3, #8
 8009668:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800966a:	647a      	str	r2, [r7, #68]	@ 0x44
 800966c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800966e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009670:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009672:	e841 2300 	strex	r3, r2, [r1]
 8009676:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009678:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800967a:	2b00      	cmp	r3, #0
 800967c:	d1e5      	bne.n	800964a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2220      	movs	r2, #32
 8009682:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2200      	movs	r2, #0
 800968a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2200      	movs	r2, #0
 8009690:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	4a33      	ldr	r2, [pc, #204]	@ (8009764 <UART_RxISR_8BIT+0x1b4>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d01f      	beq.n	80096dc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	685b      	ldr	r3, [r3, #4]
 80096a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d018      	beq.n	80096dc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b2:	e853 3f00 	ldrex	r3, [r3]
 80096b6:	623b      	str	r3, [r7, #32]
   return(result);
 80096b8:	6a3b      	ldr	r3, [r7, #32]
 80096ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80096be:	663b      	str	r3, [r7, #96]	@ 0x60
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	461a      	mov	r2, r3
 80096c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80096c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80096ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096d0:	e841 2300 	strex	r3, r2, [r1]
 80096d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80096d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d1e6      	bne.n	80096aa <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80096e0:	2b01      	cmp	r3, #1
 80096e2:	d12e      	bne.n	8009742 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2200      	movs	r2, #0
 80096e8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096f0:	693b      	ldr	r3, [r7, #16]
 80096f2:	e853 3f00 	ldrex	r3, [r3]
 80096f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	f023 0310 	bic.w	r3, r3, #16
 80096fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	461a      	mov	r2, r3
 8009706:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009708:	61fb      	str	r3, [r7, #28]
 800970a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800970c:	69b9      	ldr	r1, [r7, #24]
 800970e:	69fa      	ldr	r2, [r7, #28]
 8009710:	e841 2300 	strex	r3, r2, [r1]
 8009714:	617b      	str	r3, [r7, #20]
   return(result);
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d1e6      	bne.n	80096ea <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	69db      	ldr	r3, [r3, #28]
 8009722:	f003 0310 	and.w	r3, r3, #16
 8009726:	2b10      	cmp	r3, #16
 8009728:	d103      	bne.n	8009732 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	2210      	movs	r2, #16
 8009730:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009738:	4619      	mov	r1, r3
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f7fe fe82 	bl	8008444 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009740:	e00b      	b.n	800975a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009742:	6878      	ldr	r0, [r7, #4]
 8009744:	f7f8 fa40 	bl	8001bc8 <HAL_UART_RxCpltCallback>
}
 8009748:	e007      	b.n	800975a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	699a      	ldr	r2, [r3, #24]
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f042 0208 	orr.w	r2, r2, #8
 8009758:	619a      	str	r2, [r3, #24]
}
 800975a:	bf00      	nop
 800975c:	3770      	adds	r7, #112	@ 0x70
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}
 8009762:	bf00      	nop
 8009764:	58000c00 	.word	0x58000c00

08009768 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b09c      	sub	sp, #112	@ 0x70
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009776:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009780:	2b22      	cmp	r3, #34	@ 0x22
 8009782:	f040 80be 	bne.w	8009902 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800978c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009794:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009796:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800979a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800979e:	4013      	ands	r3, r2
 80097a0:	b29a      	uxth	r2, r3
 80097a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80097a4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097aa:	1c9a      	adds	r2, r3, #2
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80097b6:	b29b      	uxth	r3, r3
 80097b8:	3b01      	subs	r3, #1
 80097ba:	b29a      	uxth	r2, r3
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80097c8:	b29b      	uxth	r3, r3
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	f040 80a1 	bne.w	8009912 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097d8:	e853 3f00 	ldrex	r3, [r3]
 80097dc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80097de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80097e4:	667b      	str	r3, [r7, #100]	@ 0x64
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	461a      	mov	r2, r3
 80097ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80097ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80097f0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80097f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80097f6:	e841 2300 	strex	r3, r2, [r1]
 80097fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80097fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d1e6      	bne.n	80097d0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	3308      	adds	r3, #8
 8009808:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800980a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800980c:	e853 3f00 	ldrex	r3, [r3]
 8009810:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009814:	f023 0301 	bic.w	r3, r3, #1
 8009818:	663b      	str	r3, [r7, #96]	@ 0x60
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	3308      	adds	r3, #8
 8009820:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009822:	643a      	str	r2, [r7, #64]	@ 0x40
 8009824:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009826:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009828:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800982a:	e841 2300 	strex	r3, r2, [r1]
 800982e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009832:	2b00      	cmp	r3, #0
 8009834:	d1e5      	bne.n	8009802 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	2220      	movs	r2, #32
 800983a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	2200      	movs	r2, #0
 8009842:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2200      	movs	r2, #0
 8009848:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	4a33      	ldr	r2, [pc, #204]	@ (800991c <UART_RxISR_16BIT+0x1b4>)
 8009850:	4293      	cmp	r3, r2
 8009852:	d01f      	beq.n	8009894 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	685b      	ldr	r3, [r3, #4]
 800985a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800985e:	2b00      	cmp	r3, #0
 8009860:	d018      	beq.n	8009894 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009868:	6a3b      	ldr	r3, [r7, #32]
 800986a:	e853 3f00 	ldrex	r3, [r3]
 800986e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009870:	69fb      	ldr	r3, [r7, #28]
 8009872:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009876:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	461a      	mov	r2, r3
 800987e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009880:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009882:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009884:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009886:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009888:	e841 2300 	strex	r3, r2, [r1]
 800988c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800988e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009890:	2b00      	cmp	r3, #0
 8009892:	d1e6      	bne.n	8009862 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009898:	2b01      	cmp	r3, #1
 800989a:	d12e      	bne.n	80098fa <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2200      	movs	r2, #0
 80098a0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	e853 3f00 	ldrex	r3, [r3]
 80098ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	f023 0310 	bic.w	r3, r3, #16
 80098b6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	461a      	mov	r2, r3
 80098be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80098c0:	61bb      	str	r3, [r7, #24]
 80098c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098c4:	6979      	ldr	r1, [r7, #20]
 80098c6:	69ba      	ldr	r2, [r7, #24]
 80098c8:	e841 2300 	strex	r3, r2, [r1]
 80098cc:	613b      	str	r3, [r7, #16]
   return(result);
 80098ce:	693b      	ldr	r3, [r7, #16]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d1e6      	bne.n	80098a2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	69db      	ldr	r3, [r3, #28]
 80098da:	f003 0310 	and.w	r3, r3, #16
 80098de:	2b10      	cmp	r3, #16
 80098e0:	d103      	bne.n	80098ea <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	2210      	movs	r2, #16
 80098e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80098f0:	4619      	mov	r1, r3
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	f7fe fda6 	bl	8008444 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80098f8:	e00b      	b.n	8009912 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f7f8 f964 	bl	8001bc8 <HAL_UART_RxCpltCallback>
}
 8009900:	e007      	b.n	8009912 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	699a      	ldr	r2, [r3, #24]
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	f042 0208 	orr.w	r2, r2, #8
 8009910:	619a      	str	r2, [r3, #24]
}
 8009912:	bf00      	nop
 8009914:	3770      	adds	r7, #112	@ 0x70
 8009916:	46bd      	mov	sp, r7
 8009918:	bd80      	pop	{r7, pc}
 800991a:	bf00      	nop
 800991c:	58000c00 	.word	0x58000c00

08009920 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b0ac      	sub	sp, #176	@ 0xb0
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800992e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	69db      	ldr	r3, [r3, #28]
 8009938:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	689b      	ldr	r3, [r3, #8]
 800994c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009956:	2b22      	cmp	r3, #34	@ 0x22
 8009958:	f040 8180 	bne.w	8009c5c <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009962:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009966:	e123      	b.n	8009bb0 <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800996e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009972:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8009976:	b2d9      	uxtb	r1, r3
 8009978:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800997c:	b2da      	uxtb	r2, r3
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009982:	400a      	ands	r2, r1
 8009984:	b2d2      	uxtb	r2, r2
 8009986:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800998c:	1c5a      	adds	r2, r3, #1
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009998:	b29b      	uxth	r3, r3
 800999a:	3b01      	subs	r3, #1
 800999c:	b29a      	uxth	r2, r3
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	69db      	ldr	r3, [r3, #28]
 80099aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80099ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099b2:	f003 0307 	and.w	r3, r3, #7
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d053      	beq.n	8009a62 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80099ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099be:	f003 0301 	and.w	r3, r3, #1
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d011      	beq.n	80099ea <UART_RxISR_8BIT_FIFOEN+0xca>
 80099c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80099ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d00b      	beq.n	80099ea <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	2201      	movs	r2, #1
 80099d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099e0:	f043 0201 	orr.w	r2, r3, #1
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80099ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099ee:	f003 0302 	and.w	r3, r3, #2
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d011      	beq.n	8009a1a <UART_RxISR_8BIT_FIFOEN+0xfa>
 80099f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80099fa:	f003 0301 	and.w	r3, r3, #1
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d00b      	beq.n	8009a1a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	2202      	movs	r2, #2
 8009a08:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a10:	f043 0204 	orr.w	r2, r3, #4
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009a1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a1e:	f003 0304 	and.w	r3, r3, #4
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d011      	beq.n	8009a4a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009a26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009a2a:	f003 0301 	and.w	r3, r3, #1
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d00b      	beq.n	8009a4a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	2204      	movs	r2, #4
 8009a38:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a40:	f043 0202 	orr.w	r2, r3, #2
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d006      	beq.n	8009a62 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009a54:	6878      	ldr	r0, [r7, #4]
 8009a56:	f7fe fceb 	bl	8008430 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a68:	b29b      	uxth	r3, r3
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	f040 80a0 	bne.w	8009bb0 <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a76:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009a78:	e853 3f00 	ldrex	r3, [r3]
 8009a7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009a7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009a84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	461a      	mov	r2, r3
 8009a8e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009a92:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009a94:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a96:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009a98:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009a9a:	e841 2300 	strex	r3, r2, [r1]
 8009a9e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009aa0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d1e4      	bne.n	8009a70 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	3308      	adds	r3, #8
 8009aac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ab0:	e853 3f00 	ldrex	r3, [r3]
 8009ab4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8009ab6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009ab8:	4b6e      	ldr	r3, [pc, #440]	@ (8009c74 <UART_RxISR_8BIT_FIFOEN+0x354>)
 8009aba:	4013      	ands	r3, r2
 8009abc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	3308      	adds	r3, #8
 8009ac6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009aca:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009acc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ace:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009ad0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009ad2:	e841 2300 	strex	r3, r2, [r1]
 8009ad6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009ad8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d1e3      	bne.n	8009aa6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2220      	movs	r2, #32
 8009ae2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2200      	movs	r2, #0
 8009af0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	4a60      	ldr	r2, [pc, #384]	@ (8009c78 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8009af8:	4293      	cmp	r3, r2
 8009afa:	d021      	beq.n	8009b40 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	685b      	ldr	r3, [r3, #4]
 8009b02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d01a      	beq.n	8009b40 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b12:	e853 3f00 	ldrex	r3, [r3]
 8009b16:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009b18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b1a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009b1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	461a      	mov	r2, r3
 8009b28:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009b2c:	657b      	str	r3, [r7, #84]	@ 0x54
 8009b2e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b30:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009b32:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009b34:	e841 2300 	strex	r3, r2, [r1]
 8009b38:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009b3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d1e4      	bne.n	8009b0a <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b44:	2b01      	cmp	r3, #1
 8009b46:	d130      	bne.n	8009baa <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b56:	e853 3f00 	ldrex	r3, [r3]
 8009b5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b5e:	f023 0310 	bic.w	r3, r3, #16
 8009b62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	461a      	mov	r2, r3
 8009b6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009b70:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b72:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b74:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009b76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009b78:	e841 2300 	strex	r3, r2, [r1]
 8009b7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d1e4      	bne.n	8009b4e <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	69db      	ldr	r3, [r3, #28]
 8009b8a:	f003 0310 	and.w	r3, r3, #16
 8009b8e:	2b10      	cmp	r3, #16
 8009b90:	d103      	bne.n	8009b9a <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	2210      	movs	r2, #16
 8009b98:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009ba0:	4619      	mov	r1, r3
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	f7fe fc4e 	bl	8008444 <HAL_UARTEx_RxEventCallback>
 8009ba8:	e002      	b.n	8009bb0 <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009baa:	6878      	ldr	r0, [r7, #4]
 8009bac:	f7f8 f80c 	bl	8001bc8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009bb0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d006      	beq.n	8009bc6 <UART_RxISR_8BIT_FIFOEN+0x2a6>
 8009bb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bbc:	f003 0320 	and.w	r3, r3, #32
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	f47f aed1 	bne.w	8009968 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009bcc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009bd0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d049      	beq.n	8009c6c <UART_RxISR_8BIT_FIFOEN+0x34c>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009bde:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8009be2:	429a      	cmp	r2, r3
 8009be4:	d242      	bcs.n	8009c6c <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	3308      	adds	r3, #8
 8009bec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bee:	6a3b      	ldr	r3, [r7, #32]
 8009bf0:	e853 3f00 	ldrex	r3, [r3]
 8009bf4:	61fb      	str	r3, [r7, #28]
   return(result);
 8009bf6:	69fb      	ldr	r3, [r7, #28]
 8009bf8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009bfc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	3308      	adds	r3, #8
 8009c06:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009c0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c12:	e841 2300 	strex	r3, r2, [r1]
 8009c16:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d1e3      	bne.n	8009be6 <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	4a16      	ldr	r2, [pc, #88]	@ (8009c7c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8009c22:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	e853 3f00 	ldrex	r3, [r3]
 8009c30:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c32:	68bb      	ldr	r3, [r7, #8]
 8009c34:	f043 0320 	orr.w	r3, r3, #32
 8009c38:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	461a      	mov	r2, r3
 8009c42:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009c46:	61bb      	str	r3, [r7, #24]
 8009c48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c4a:	6979      	ldr	r1, [r7, #20]
 8009c4c:	69ba      	ldr	r2, [r7, #24]
 8009c4e:	e841 2300 	strex	r3, r2, [r1]
 8009c52:	613b      	str	r3, [r7, #16]
   return(result);
 8009c54:	693b      	ldr	r3, [r7, #16]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d1e4      	bne.n	8009c24 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009c5a:	e007      	b.n	8009c6c <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	699a      	ldr	r2, [r3, #24]
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f042 0208 	orr.w	r2, r2, #8
 8009c6a:	619a      	str	r2, [r3, #24]
}
 8009c6c:	bf00      	nop
 8009c6e:	37b0      	adds	r7, #176	@ 0xb0
 8009c70:	46bd      	mov	sp, r7
 8009c72:	bd80      	pop	{r7, pc}
 8009c74:	effffffe 	.word	0xeffffffe
 8009c78:	58000c00 	.word	0x58000c00
 8009c7c:	080095b1 	.word	0x080095b1

08009c80 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b0ae      	sub	sp, #184	@ 0xb8
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009c8e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	69db      	ldr	r3, [r3, #28]
 8009c98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	689b      	ldr	r3, [r3, #8]
 8009cac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009cb6:	2b22      	cmp	r3, #34	@ 0x22
 8009cb8:	f040 8184 	bne.w	8009fc4 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009cc2:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009cc6:	e127      	b.n	8009f18 <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cce:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cd6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009cda:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8009cde:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8009ce2:	4013      	ands	r3, r2
 8009ce4:	b29a      	uxth	r2, r3
 8009ce6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009cea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cf0:	1c9a      	adds	r2, r3, #2
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009cfc:	b29b      	uxth	r3, r3
 8009cfe:	3b01      	subs	r3, #1
 8009d00:	b29a      	uxth	r2, r3
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	69db      	ldr	r3, [r3, #28]
 8009d0e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009d12:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009d16:	f003 0307 	and.w	r3, r3, #7
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d053      	beq.n	8009dc6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009d1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009d22:	f003 0301 	and.w	r3, r3, #1
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d011      	beq.n	8009d4e <UART_RxISR_16BIT_FIFOEN+0xce>
 8009d2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d00b      	beq.n	8009d4e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	2201      	movs	r2, #1
 8009d3c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d44:	f043 0201 	orr.w	r2, r3, #1
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d4e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009d52:	f003 0302 	and.w	r3, r3, #2
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d011      	beq.n	8009d7e <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009d5a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009d5e:	f003 0301 	and.w	r3, r3, #1
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d00b      	beq.n	8009d7e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	2202      	movs	r2, #2
 8009d6c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d74:	f043 0204 	orr.w	r2, r3, #4
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d7e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009d82:	f003 0304 	and.w	r3, r3, #4
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d011      	beq.n	8009dae <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009d8a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009d8e:	f003 0301 	and.w	r3, r3, #1
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d00b      	beq.n	8009dae <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	2204      	movs	r2, #4
 8009d9c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009da4:	f043 0202 	orr.w	r2, r3, #2
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d006      	beq.n	8009dc6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f7fe fb39 	bl	8008430 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009dcc:	b29b      	uxth	r3, r3
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	f040 80a2 	bne.w	8009f18 <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dda:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009ddc:	e853 3f00 	ldrex	r3, [r3]
 8009de0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009de2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009de4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009de8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	461a      	mov	r2, r3
 8009df2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009df6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009dfa:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dfc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009dfe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009e02:	e841 2300 	strex	r3, r2, [r1]
 8009e06:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009e08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d1e2      	bne.n	8009dd4 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	3308      	adds	r3, #8
 8009e14:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009e18:	e853 3f00 	ldrex	r3, [r3]
 8009e1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009e1e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009e20:	4b6e      	ldr	r3, [pc, #440]	@ (8009fdc <UART_RxISR_16BIT_FIFOEN+0x35c>)
 8009e22:	4013      	ands	r3, r2
 8009e24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	3308      	adds	r3, #8
 8009e2e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009e32:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009e34:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e36:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009e38:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009e3a:	e841 2300 	strex	r3, r2, [r1]
 8009e3e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009e40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d1e3      	bne.n	8009e0e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2220      	movs	r2, #32
 8009e4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	2200      	movs	r2, #0
 8009e52:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2200      	movs	r2, #0
 8009e58:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	4a60      	ldr	r2, [pc, #384]	@ (8009fe0 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8009e60:	4293      	cmp	r3, r2
 8009e62:	d021      	beq.n	8009ea8 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	685b      	ldr	r3, [r3, #4]
 8009e6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d01a      	beq.n	8009ea8 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e7a:	e853 3f00 	ldrex	r3, [r3]
 8009e7e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009e80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e82:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009e86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	461a      	mov	r2, r3
 8009e90:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009e94:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e96:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e98:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009e9a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009e9c:	e841 2300 	strex	r3, r2, [r1]
 8009ea0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009ea2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d1e4      	bne.n	8009e72 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009eac:	2b01      	cmp	r3, #1
 8009eae:	d130      	bne.n	8009f12 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ebc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ebe:	e853 3f00 	ldrex	r3, [r3]
 8009ec2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ec6:	f023 0310 	bic.w	r3, r3, #16
 8009eca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	461a      	mov	r2, r3
 8009ed4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009ed8:	647b      	str	r3, [r7, #68]	@ 0x44
 8009eda:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009edc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009ede:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ee0:	e841 2300 	strex	r3, r2, [r1]
 8009ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009ee6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d1e4      	bne.n	8009eb6 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	69db      	ldr	r3, [r3, #28]
 8009ef2:	f003 0310 	and.w	r3, r3, #16
 8009ef6:	2b10      	cmp	r3, #16
 8009ef8:	d103      	bne.n	8009f02 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	2210      	movs	r2, #16
 8009f00:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009f08:	4619      	mov	r1, r3
 8009f0a:	6878      	ldr	r0, [r7, #4]
 8009f0c:	f7fe fa9a 	bl	8008444 <HAL_UARTEx_RxEventCallback>
 8009f10:	e002      	b.n	8009f18 <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009f12:	6878      	ldr	r0, [r7, #4]
 8009f14:	f7f7 fe58 	bl	8001bc8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009f18:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d006      	beq.n	8009f2e <UART_RxISR_16BIT_FIFOEN+0x2ae>
 8009f20:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009f24:	f003 0320 	and.w	r3, r3, #32
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	f47f aecd 	bne.w	8009cc8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009f34:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009f38:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d049      	beq.n	8009fd4 <UART_RxISR_16BIT_FIFOEN+0x354>
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009f46:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009f4a:	429a      	cmp	r2, r3
 8009f4c:	d242      	bcs.n	8009fd4 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	3308      	adds	r3, #8
 8009f54:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f58:	e853 3f00 	ldrex	r3, [r3]
 8009f5c:	623b      	str	r3, [r7, #32]
   return(result);
 8009f5e:	6a3b      	ldr	r3, [r7, #32]
 8009f60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009f64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	3308      	adds	r3, #8
 8009f6e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009f72:	633a      	str	r2, [r7, #48]	@ 0x30
 8009f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f7a:	e841 2300 	strex	r3, r2, [r1]
 8009f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d1e3      	bne.n	8009f4e <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	4a16      	ldr	r2, [pc, #88]	@ (8009fe4 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009f8a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f92:	693b      	ldr	r3, [r7, #16]
 8009f94:	e853 3f00 	ldrex	r3, [r3]
 8009f98:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	f043 0320 	orr.w	r3, r3, #32
 8009fa0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	461a      	mov	r2, r3
 8009faa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009fae:	61fb      	str	r3, [r7, #28]
 8009fb0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fb2:	69b9      	ldr	r1, [r7, #24]
 8009fb4:	69fa      	ldr	r2, [r7, #28]
 8009fb6:	e841 2300 	strex	r3, r2, [r1]
 8009fba:	617b      	str	r3, [r7, #20]
   return(result);
 8009fbc:	697b      	ldr	r3, [r7, #20]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d1e4      	bne.n	8009f8c <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009fc2:	e007      	b.n	8009fd4 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	699a      	ldr	r2, [r3, #24]
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	f042 0208 	orr.w	r2, r2, #8
 8009fd2:	619a      	str	r2, [r3, #24]
}
 8009fd4:	bf00      	nop
 8009fd6:	37b8      	adds	r7, #184	@ 0xb8
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bd80      	pop	{r7, pc}
 8009fdc:	effffffe 	.word	0xeffffffe
 8009fe0:	58000c00 	.word	0x58000c00
 8009fe4:	08009769 	.word	0x08009769

08009fe8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009fe8:	b480      	push	{r7}
 8009fea:	b085      	sub	sp, #20
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009ff6:	2b01      	cmp	r3, #1
 8009ff8:	d101      	bne.n	8009ffe <HAL_UARTEx_DisableFifoMode+0x16>
 8009ffa:	2302      	movs	r3, #2
 8009ffc:	e027      	b.n	800a04e <HAL_UARTEx_DisableFifoMode+0x66>
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	2201      	movs	r2, #1
 800a002:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2224      	movs	r2, #36	@ 0x24
 800a00a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	681a      	ldr	r2, [r3, #0]
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	f022 0201 	bic.w	r2, r2, #1
 800a024:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a02c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2200      	movs	r2, #0
 800a032:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	68fa      	ldr	r2, [r7, #12]
 800a03a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2220      	movs	r2, #32
 800a040:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2200      	movs	r2, #0
 800a048:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a04c:	2300      	movs	r3, #0
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3714      	adds	r7, #20
 800a052:	46bd      	mov	sp, r7
 800a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a058:	4770      	bx	lr

0800a05a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a05a:	b580      	push	{r7, lr}
 800a05c:	b084      	sub	sp, #16
 800a05e:	af00      	add	r7, sp, #0
 800a060:	6078      	str	r0, [r7, #4]
 800a062:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a06a:	2b01      	cmp	r3, #1
 800a06c:	d101      	bne.n	800a072 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a06e:	2302      	movs	r3, #2
 800a070:	e02d      	b.n	800a0ce <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2201      	movs	r2, #1
 800a076:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	2224      	movs	r2, #36	@ 0x24
 800a07e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	681a      	ldr	r2, [r3, #0]
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f022 0201 	bic.w	r2, r2, #1
 800a098:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	689b      	ldr	r3, [r3, #8]
 800a0a0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	683a      	ldr	r2, [r7, #0]
 800a0aa:	430a      	orrs	r2, r1
 800a0ac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f000 f850 	bl	800a154 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	68fa      	ldr	r2, [r7, #12]
 800a0ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2220      	movs	r2, #32
 800a0c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0cc:	2300      	movs	r3, #0
}
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	3710      	adds	r7, #16
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	bd80      	pop	{r7, pc}

0800a0d6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a0d6:	b580      	push	{r7, lr}
 800a0d8:	b084      	sub	sp, #16
 800a0da:	af00      	add	r7, sp, #0
 800a0dc:	6078      	str	r0, [r7, #4]
 800a0de:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a0e6:	2b01      	cmp	r3, #1
 800a0e8:	d101      	bne.n	800a0ee <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a0ea:	2302      	movs	r3, #2
 800a0ec:	e02d      	b.n	800a14a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	2201      	movs	r2, #1
 800a0f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2224      	movs	r2, #36	@ 0x24
 800a0fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	681a      	ldr	r2, [r3, #0]
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	f022 0201 	bic.w	r2, r2, #1
 800a114:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	689b      	ldr	r3, [r3, #8]
 800a11c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	683a      	ldr	r2, [r7, #0]
 800a126:	430a      	orrs	r2, r1
 800a128:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a12a:	6878      	ldr	r0, [r7, #4]
 800a12c:	f000 f812 	bl	800a154 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	68fa      	ldr	r2, [r7, #12]
 800a136:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2220      	movs	r2, #32
 800a13c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2200      	movs	r2, #0
 800a144:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a148:	2300      	movs	r3, #0
}
 800a14a:	4618      	mov	r0, r3
 800a14c:	3710      	adds	r7, #16
 800a14e:	46bd      	mov	sp, r7
 800a150:	bd80      	pop	{r7, pc}
	...

0800a154 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a154:	b480      	push	{r7}
 800a156:	b085      	sub	sp, #20
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a160:	2b00      	cmp	r3, #0
 800a162:	d108      	bne.n	800a176 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2201      	movs	r2, #1
 800a168:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	2201      	movs	r2, #1
 800a170:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a174:	e031      	b.n	800a1da <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a176:	2310      	movs	r3, #16
 800a178:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a17a:	2310      	movs	r3, #16
 800a17c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	689b      	ldr	r3, [r3, #8]
 800a184:	0e5b      	lsrs	r3, r3, #25
 800a186:	b2db      	uxtb	r3, r3
 800a188:	f003 0307 	and.w	r3, r3, #7
 800a18c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	689b      	ldr	r3, [r3, #8]
 800a194:	0f5b      	lsrs	r3, r3, #29
 800a196:	b2db      	uxtb	r3, r3
 800a198:	f003 0307 	and.w	r3, r3, #7
 800a19c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a19e:	7bbb      	ldrb	r3, [r7, #14]
 800a1a0:	7b3a      	ldrb	r2, [r7, #12]
 800a1a2:	4911      	ldr	r1, [pc, #68]	@ (800a1e8 <UARTEx_SetNbDataToProcess+0x94>)
 800a1a4:	5c8a      	ldrb	r2, [r1, r2]
 800a1a6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a1aa:	7b3a      	ldrb	r2, [r7, #12]
 800a1ac:	490f      	ldr	r1, [pc, #60]	@ (800a1ec <UARTEx_SetNbDataToProcess+0x98>)
 800a1ae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a1b0:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1b4:	b29a      	uxth	r2, r3
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1bc:	7bfb      	ldrb	r3, [r7, #15]
 800a1be:	7b7a      	ldrb	r2, [r7, #13]
 800a1c0:	4909      	ldr	r1, [pc, #36]	@ (800a1e8 <UARTEx_SetNbDataToProcess+0x94>)
 800a1c2:	5c8a      	ldrb	r2, [r1, r2]
 800a1c4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a1c8:	7b7a      	ldrb	r2, [r7, #13]
 800a1ca:	4908      	ldr	r1, [pc, #32]	@ (800a1ec <UARTEx_SetNbDataToProcess+0x98>)
 800a1cc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1ce:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1d2:	b29a      	uxth	r2, r3
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a1da:	bf00      	nop
 800a1dc:	3714      	adds	r7, #20
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e4:	4770      	bx	lr
 800a1e6:	bf00      	nop
 800a1e8:	0800ac20 	.word	0x0800ac20
 800a1ec:	0800ac28 	.word	0x0800ac28

0800a1f0 <_vsniprintf_r>:
 800a1f0:	b530      	push	{r4, r5, lr}
 800a1f2:	4614      	mov	r4, r2
 800a1f4:	2c00      	cmp	r4, #0
 800a1f6:	b09b      	sub	sp, #108	@ 0x6c
 800a1f8:	4605      	mov	r5, r0
 800a1fa:	461a      	mov	r2, r3
 800a1fc:	da05      	bge.n	800a20a <_vsniprintf_r+0x1a>
 800a1fe:	238b      	movs	r3, #139	@ 0x8b
 800a200:	6003      	str	r3, [r0, #0]
 800a202:	f04f 30ff 	mov.w	r0, #4294967295
 800a206:	b01b      	add	sp, #108	@ 0x6c
 800a208:	bd30      	pop	{r4, r5, pc}
 800a20a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a20e:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a212:	bf14      	ite	ne
 800a214:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a218:	4623      	moveq	r3, r4
 800a21a:	9302      	str	r3, [sp, #8]
 800a21c:	9305      	str	r3, [sp, #20]
 800a21e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a222:	9100      	str	r1, [sp, #0]
 800a224:	9104      	str	r1, [sp, #16]
 800a226:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a22a:	4669      	mov	r1, sp
 800a22c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800a22e:	f000 f9a1 	bl	800a574 <_svfiprintf_r>
 800a232:	1c43      	adds	r3, r0, #1
 800a234:	bfbc      	itt	lt
 800a236:	238b      	movlt	r3, #139	@ 0x8b
 800a238:	602b      	strlt	r3, [r5, #0]
 800a23a:	2c00      	cmp	r4, #0
 800a23c:	d0e3      	beq.n	800a206 <_vsniprintf_r+0x16>
 800a23e:	9b00      	ldr	r3, [sp, #0]
 800a240:	2200      	movs	r2, #0
 800a242:	701a      	strb	r2, [r3, #0]
 800a244:	e7df      	b.n	800a206 <_vsniprintf_r+0x16>
	...

0800a248 <vsniprintf>:
 800a248:	b507      	push	{r0, r1, r2, lr}
 800a24a:	9300      	str	r3, [sp, #0]
 800a24c:	4613      	mov	r3, r2
 800a24e:	460a      	mov	r2, r1
 800a250:	4601      	mov	r1, r0
 800a252:	4803      	ldr	r0, [pc, #12]	@ (800a260 <vsniprintf+0x18>)
 800a254:	6800      	ldr	r0, [r0, #0]
 800a256:	f7ff ffcb 	bl	800a1f0 <_vsniprintf_r>
 800a25a:	b003      	add	sp, #12
 800a25c:	f85d fb04 	ldr.w	pc, [sp], #4
 800a260:	24000010 	.word	0x24000010

0800a264 <memset>:
 800a264:	4402      	add	r2, r0
 800a266:	4603      	mov	r3, r0
 800a268:	4293      	cmp	r3, r2
 800a26a:	d100      	bne.n	800a26e <memset+0xa>
 800a26c:	4770      	bx	lr
 800a26e:	f803 1b01 	strb.w	r1, [r3], #1
 800a272:	e7f9      	b.n	800a268 <memset+0x4>

0800a274 <__errno>:
 800a274:	4b01      	ldr	r3, [pc, #4]	@ (800a27c <__errno+0x8>)
 800a276:	6818      	ldr	r0, [r3, #0]
 800a278:	4770      	bx	lr
 800a27a:	bf00      	nop
 800a27c:	24000010 	.word	0x24000010

0800a280 <__libc_init_array>:
 800a280:	b570      	push	{r4, r5, r6, lr}
 800a282:	4d0d      	ldr	r5, [pc, #52]	@ (800a2b8 <__libc_init_array+0x38>)
 800a284:	4c0d      	ldr	r4, [pc, #52]	@ (800a2bc <__libc_init_array+0x3c>)
 800a286:	1b64      	subs	r4, r4, r5
 800a288:	10a4      	asrs	r4, r4, #2
 800a28a:	2600      	movs	r6, #0
 800a28c:	42a6      	cmp	r6, r4
 800a28e:	d109      	bne.n	800a2a4 <__libc_init_array+0x24>
 800a290:	4d0b      	ldr	r5, [pc, #44]	@ (800a2c0 <__libc_init_array+0x40>)
 800a292:	4c0c      	ldr	r4, [pc, #48]	@ (800a2c4 <__libc_init_array+0x44>)
 800a294:	f000 fc66 	bl	800ab64 <_init>
 800a298:	1b64      	subs	r4, r4, r5
 800a29a:	10a4      	asrs	r4, r4, #2
 800a29c:	2600      	movs	r6, #0
 800a29e:	42a6      	cmp	r6, r4
 800a2a0:	d105      	bne.n	800a2ae <__libc_init_array+0x2e>
 800a2a2:	bd70      	pop	{r4, r5, r6, pc}
 800a2a4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2a8:	4798      	blx	r3
 800a2aa:	3601      	adds	r6, #1
 800a2ac:	e7ee      	b.n	800a28c <__libc_init_array+0xc>
 800a2ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2b2:	4798      	blx	r3
 800a2b4:	3601      	adds	r6, #1
 800a2b6:	e7f2      	b.n	800a29e <__libc_init_array+0x1e>
 800a2b8:	0800ac6c 	.word	0x0800ac6c
 800a2bc:	0800ac6c 	.word	0x0800ac6c
 800a2c0:	0800ac6c 	.word	0x0800ac6c
 800a2c4:	0800ac70 	.word	0x0800ac70

0800a2c8 <__retarget_lock_acquire_recursive>:
 800a2c8:	4770      	bx	lr

0800a2ca <__retarget_lock_release_recursive>:
 800a2ca:	4770      	bx	lr

0800a2cc <_free_r>:
 800a2cc:	b538      	push	{r3, r4, r5, lr}
 800a2ce:	4605      	mov	r5, r0
 800a2d0:	2900      	cmp	r1, #0
 800a2d2:	d041      	beq.n	800a358 <_free_r+0x8c>
 800a2d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2d8:	1f0c      	subs	r4, r1, #4
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	bfb8      	it	lt
 800a2de:	18e4      	addlt	r4, r4, r3
 800a2e0:	f000 f8e0 	bl	800a4a4 <__malloc_lock>
 800a2e4:	4a1d      	ldr	r2, [pc, #116]	@ (800a35c <_free_r+0x90>)
 800a2e6:	6813      	ldr	r3, [r2, #0]
 800a2e8:	b933      	cbnz	r3, 800a2f8 <_free_r+0x2c>
 800a2ea:	6063      	str	r3, [r4, #4]
 800a2ec:	6014      	str	r4, [r2, #0]
 800a2ee:	4628      	mov	r0, r5
 800a2f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2f4:	f000 b8dc 	b.w	800a4b0 <__malloc_unlock>
 800a2f8:	42a3      	cmp	r3, r4
 800a2fa:	d908      	bls.n	800a30e <_free_r+0x42>
 800a2fc:	6820      	ldr	r0, [r4, #0]
 800a2fe:	1821      	adds	r1, r4, r0
 800a300:	428b      	cmp	r3, r1
 800a302:	bf01      	itttt	eq
 800a304:	6819      	ldreq	r1, [r3, #0]
 800a306:	685b      	ldreq	r3, [r3, #4]
 800a308:	1809      	addeq	r1, r1, r0
 800a30a:	6021      	streq	r1, [r4, #0]
 800a30c:	e7ed      	b.n	800a2ea <_free_r+0x1e>
 800a30e:	461a      	mov	r2, r3
 800a310:	685b      	ldr	r3, [r3, #4]
 800a312:	b10b      	cbz	r3, 800a318 <_free_r+0x4c>
 800a314:	42a3      	cmp	r3, r4
 800a316:	d9fa      	bls.n	800a30e <_free_r+0x42>
 800a318:	6811      	ldr	r1, [r2, #0]
 800a31a:	1850      	adds	r0, r2, r1
 800a31c:	42a0      	cmp	r0, r4
 800a31e:	d10b      	bne.n	800a338 <_free_r+0x6c>
 800a320:	6820      	ldr	r0, [r4, #0]
 800a322:	4401      	add	r1, r0
 800a324:	1850      	adds	r0, r2, r1
 800a326:	4283      	cmp	r3, r0
 800a328:	6011      	str	r1, [r2, #0]
 800a32a:	d1e0      	bne.n	800a2ee <_free_r+0x22>
 800a32c:	6818      	ldr	r0, [r3, #0]
 800a32e:	685b      	ldr	r3, [r3, #4]
 800a330:	6053      	str	r3, [r2, #4]
 800a332:	4408      	add	r0, r1
 800a334:	6010      	str	r0, [r2, #0]
 800a336:	e7da      	b.n	800a2ee <_free_r+0x22>
 800a338:	d902      	bls.n	800a340 <_free_r+0x74>
 800a33a:	230c      	movs	r3, #12
 800a33c:	602b      	str	r3, [r5, #0]
 800a33e:	e7d6      	b.n	800a2ee <_free_r+0x22>
 800a340:	6820      	ldr	r0, [r4, #0]
 800a342:	1821      	adds	r1, r4, r0
 800a344:	428b      	cmp	r3, r1
 800a346:	bf04      	itt	eq
 800a348:	6819      	ldreq	r1, [r3, #0]
 800a34a:	685b      	ldreq	r3, [r3, #4]
 800a34c:	6063      	str	r3, [r4, #4]
 800a34e:	bf04      	itt	eq
 800a350:	1809      	addeq	r1, r1, r0
 800a352:	6021      	streq	r1, [r4, #0]
 800a354:	6054      	str	r4, [r2, #4]
 800a356:	e7ca      	b.n	800a2ee <_free_r+0x22>
 800a358:	bd38      	pop	{r3, r4, r5, pc}
 800a35a:	bf00      	nop
 800a35c:	240003d4 	.word	0x240003d4

0800a360 <sbrk_aligned>:
 800a360:	b570      	push	{r4, r5, r6, lr}
 800a362:	4e0f      	ldr	r6, [pc, #60]	@ (800a3a0 <sbrk_aligned+0x40>)
 800a364:	460c      	mov	r4, r1
 800a366:	6831      	ldr	r1, [r6, #0]
 800a368:	4605      	mov	r5, r0
 800a36a:	b911      	cbnz	r1, 800a372 <sbrk_aligned+0x12>
 800a36c:	f000 fba6 	bl	800aabc <_sbrk_r>
 800a370:	6030      	str	r0, [r6, #0]
 800a372:	4621      	mov	r1, r4
 800a374:	4628      	mov	r0, r5
 800a376:	f000 fba1 	bl	800aabc <_sbrk_r>
 800a37a:	1c43      	adds	r3, r0, #1
 800a37c:	d103      	bne.n	800a386 <sbrk_aligned+0x26>
 800a37e:	f04f 34ff 	mov.w	r4, #4294967295
 800a382:	4620      	mov	r0, r4
 800a384:	bd70      	pop	{r4, r5, r6, pc}
 800a386:	1cc4      	adds	r4, r0, #3
 800a388:	f024 0403 	bic.w	r4, r4, #3
 800a38c:	42a0      	cmp	r0, r4
 800a38e:	d0f8      	beq.n	800a382 <sbrk_aligned+0x22>
 800a390:	1a21      	subs	r1, r4, r0
 800a392:	4628      	mov	r0, r5
 800a394:	f000 fb92 	bl	800aabc <_sbrk_r>
 800a398:	3001      	adds	r0, #1
 800a39a:	d1f2      	bne.n	800a382 <sbrk_aligned+0x22>
 800a39c:	e7ef      	b.n	800a37e <sbrk_aligned+0x1e>
 800a39e:	bf00      	nop
 800a3a0:	240003d0 	.word	0x240003d0

0800a3a4 <_malloc_r>:
 800a3a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3a8:	1ccd      	adds	r5, r1, #3
 800a3aa:	f025 0503 	bic.w	r5, r5, #3
 800a3ae:	3508      	adds	r5, #8
 800a3b0:	2d0c      	cmp	r5, #12
 800a3b2:	bf38      	it	cc
 800a3b4:	250c      	movcc	r5, #12
 800a3b6:	2d00      	cmp	r5, #0
 800a3b8:	4606      	mov	r6, r0
 800a3ba:	db01      	blt.n	800a3c0 <_malloc_r+0x1c>
 800a3bc:	42a9      	cmp	r1, r5
 800a3be:	d904      	bls.n	800a3ca <_malloc_r+0x26>
 800a3c0:	230c      	movs	r3, #12
 800a3c2:	6033      	str	r3, [r6, #0]
 800a3c4:	2000      	movs	r0, #0
 800a3c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a4a0 <_malloc_r+0xfc>
 800a3ce:	f000 f869 	bl	800a4a4 <__malloc_lock>
 800a3d2:	f8d8 3000 	ldr.w	r3, [r8]
 800a3d6:	461c      	mov	r4, r3
 800a3d8:	bb44      	cbnz	r4, 800a42c <_malloc_r+0x88>
 800a3da:	4629      	mov	r1, r5
 800a3dc:	4630      	mov	r0, r6
 800a3de:	f7ff ffbf 	bl	800a360 <sbrk_aligned>
 800a3e2:	1c43      	adds	r3, r0, #1
 800a3e4:	4604      	mov	r4, r0
 800a3e6:	d158      	bne.n	800a49a <_malloc_r+0xf6>
 800a3e8:	f8d8 4000 	ldr.w	r4, [r8]
 800a3ec:	4627      	mov	r7, r4
 800a3ee:	2f00      	cmp	r7, #0
 800a3f0:	d143      	bne.n	800a47a <_malloc_r+0xd6>
 800a3f2:	2c00      	cmp	r4, #0
 800a3f4:	d04b      	beq.n	800a48e <_malloc_r+0xea>
 800a3f6:	6823      	ldr	r3, [r4, #0]
 800a3f8:	4639      	mov	r1, r7
 800a3fa:	4630      	mov	r0, r6
 800a3fc:	eb04 0903 	add.w	r9, r4, r3
 800a400:	f000 fb5c 	bl	800aabc <_sbrk_r>
 800a404:	4581      	cmp	r9, r0
 800a406:	d142      	bne.n	800a48e <_malloc_r+0xea>
 800a408:	6821      	ldr	r1, [r4, #0]
 800a40a:	1a6d      	subs	r5, r5, r1
 800a40c:	4629      	mov	r1, r5
 800a40e:	4630      	mov	r0, r6
 800a410:	f7ff ffa6 	bl	800a360 <sbrk_aligned>
 800a414:	3001      	adds	r0, #1
 800a416:	d03a      	beq.n	800a48e <_malloc_r+0xea>
 800a418:	6823      	ldr	r3, [r4, #0]
 800a41a:	442b      	add	r3, r5
 800a41c:	6023      	str	r3, [r4, #0]
 800a41e:	f8d8 3000 	ldr.w	r3, [r8]
 800a422:	685a      	ldr	r2, [r3, #4]
 800a424:	bb62      	cbnz	r2, 800a480 <_malloc_r+0xdc>
 800a426:	f8c8 7000 	str.w	r7, [r8]
 800a42a:	e00f      	b.n	800a44c <_malloc_r+0xa8>
 800a42c:	6822      	ldr	r2, [r4, #0]
 800a42e:	1b52      	subs	r2, r2, r5
 800a430:	d420      	bmi.n	800a474 <_malloc_r+0xd0>
 800a432:	2a0b      	cmp	r2, #11
 800a434:	d917      	bls.n	800a466 <_malloc_r+0xc2>
 800a436:	1961      	adds	r1, r4, r5
 800a438:	42a3      	cmp	r3, r4
 800a43a:	6025      	str	r5, [r4, #0]
 800a43c:	bf18      	it	ne
 800a43e:	6059      	strne	r1, [r3, #4]
 800a440:	6863      	ldr	r3, [r4, #4]
 800a442:	bf08      	it	eq
 800a444:	f8c8 1000 	streq.w	r1, [r8]
 800a448:	5162      	str	r2, [r4, r5]
 800a44a:	604b      	str	r3, [r1, #4]
 800a44c:	4630      	mov	r0, r6
 800a44e:	f000 f82f 	bl	800a4b0 <__malloc_unlock>
 800a452:	f104 000b 	add.w	r0, r4, #11
 800a456:	1d23      	adds	r3, r4, #4
 800a458:	f020 0007 	bic.w	r0, r0, #7
 800a45c:	1ac2      	subs	r2, r0, r3
 800a45e:	bf1c      	itt	ne
 800a460:	1a1b      	subne	r3, r3, r0
 800a462:	50a3      	strne	r3, [r4, r2]
 800a464:	e7af      	b.n	800a3c6 <_malloc_r+0x22>
 800a466:	6862      	ldr	r2, [r4, #4]
 800a468:	42a3      	cmp	r3, r4
 800a46a:	bf0c      	ite	eq
 800a46c:	f8c8 2000 	streq.w	r2, [r8]
 800a470:	605a      	strne	r2, [r3, #4]
 800a472:	e7eb      	b.n	800a44c <_malloc_r+0xa8>
 800a474:	4623      	mov	r3, r4
 800a476:	6864      	ldr	r4, [r4, #4]
 800a478:	e7ae      	b.n	800a3d8 <_malloc_r+0x34>
 800a47a:	463c      	mov	r4, r7
 800a47c:	687f      	ldr	r7, [r7, #4]
 800a47e:	e7b6      	b.n	800a3ee <_malloc_r+0x4a>
 800a480:	461a      	mov	r2, r3
 800a482:	685b      	ldr	r3, [r3, #4]
 800a484:	42a3      	cmp	r3, r4
 800a486:	d1fb      	bne.n	800a480 <_malloc_r+0xdc>
 800a488:	2300      	movs	r3, #0
 800a48a:	6053      	str	r3, [r2, #4]
 800a48c:	e7de      	b.n	800a44c <_malloc_r+0xa8>
 800a48e:	230c      	movs	r3, #12
 800a490:	6033      	str	r3, [r6, #0]
 800a492:	4630      	mov	r0, r6
 800a494:	f000 f80c 	bl	800a4b0 <__malloc_unlock>
 800a498:	e794      	b.n	800a3c4 <_malloc_r+0x20>
 800a49a:	6005      	str	r5, [r0, #0]
 800a49c:	e7d6      	b.n	800a44c <_malloc_r+0xa8>
 800a49e:	bf00      	nop
 800a4a0:	240003d4 	.word	0x240003d4

0800a4a4 <__malloc_lock>:
 800a4a4:	4801      	ldr	r0, [pc, #4]	@ (800a4ac <__malloc_lock+0x8>)
 800a4a6:	f7ff bf0f 	b.w	800a2c8 <__retarget_lock_acquire_recursive>
 800a4aa:	bf00      	nop
 800a4ac:	240003cc 	.word	0x240003cc

0800a4b0 <__malloc_unlock>:
 800a4b0:	4801      	ldr	r0, [pc, #4]	@ (800a4b8 <__malloc_unlock+0x8>)
 800a4b2:	f7ff bf0a 	b.w	800a2ca <__retarget_lock_release_recursive>
 800a4b6:	bf00      	nop
 800a4b8:	240003cc 	.word	0x240003cc

0800a4bc <__ssputs_r>:
 800a4bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4c0:	688e      	ldr	r6, [r1, #8]
 800a4c2:	461f      	mov	r7, r3
 800a4c4:	42be      	cmp	r6, r7
 800a4c6:	680b      	ldr	r3, [r1, #0]
 800a4c8:	4682      	mov	sl, r0
 800a4ca:	460c      	mov	r4, r1
 800a4cc:	4690      	mov	r8, r2
 800a4ce:	d82d      	bhi.n	800a52c <__ssputs_r+0x70>
 800a4d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a4d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a4d8:	d026      	beq.n	800a528 <__ssputs_r+0x6c>
 800a4da:	6965      	ldr	r5, [r4, #20]
 800a4dc:	6909      	ldr	r1, [r1, #16]
 800a4de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a4e2:	eba3 0901 	sub.w	r9, r3, r1
 800a4e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a4ea:	1c7b      	adds	r3, r7, #1
 800a4ec:	444b      	add	r3, r9
 800a4ee:	106d      	asrs	r5, r5, #1
 800a4f0:	429d      	cmp	r5, r3
 800a4f2:	bf38      	it	cc
 800a4f4:	461d      	movcc	r5, r3
 800a4f6:	0553      	lsls	r3, r2, #21
 800a4f8:	d527      	bpl.n	800a54a <__ssputs_r+0x8e>
 800a4fa:	4629      	mov	r1, r5
 800a4fc:	f7ff ff52 	bl	800a3a4 <_malloc_r>
 800a500:	4606      	mov	r6, r0
 800a502:	b360      	cbz	r0, 800a55e <__ssputs_r+0xa2>
 800a504:	6921      	ldr	r1, [r4, #16]
 800a506:	464a      	mov	r2, r9
 800a508:	f000 fae8 	bl	800aadc <memcpy>
 800a50c:	89a3      	ldrh	r3, [r4, #12]
 800a50e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a512:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a516:	81a3      	strh	r3, [r4, #12]
 800a518:	6126      	str	r6, [r4, #16]
 800a51a:	6165      	str	r5, [r4, #20]
 800a51c:	444e      	add	r6, r9
 800a51e:	eba5 0509 	sub.w	r5, r5, r9
 800a522:	6026      	str	r6, [r4, #0]
 800a524:	60a5      	str	r5, [r4, #8]
 800a526:	463e      	mov	r6, r7
 800a528:	42be      	cmp	r6, r7
 800a52a:	d900      	bls.n	800a52e <__ssputs_r+0x72>
 800a52c:	463e      	mov	r6, r7
 800a52e:	6820      	ldr	r0, [r4, #0]
 800a530:	4632      	mov	r2, r6
 800a532:	4641      	mov	r1, r8
 800a534:	f000 faa8 	bl	800aa88 <memmove>
 800a538:	68a3      	ldr	r3, [r4, #8]
 800a53a:	1b9b      	subs	r3, r3, r6
 800a53c:	60a3      	str	r3, [r4, #8]
 800a53e:	6823      	ldr	r3, [r4, #0]
 800a540:	4433      	add	r3, r6
 800a542:	6023      	str	r3, [r4, #0]
 800a544:	2000      	movs	r0, #0
 800a546:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a54a:	462a      	mov	r2, r5
 800a54c:	f000 fad4 	bl	800aaf8 <_realloc_r>
 800a550:	4606      	mov	r6, r0
 800a552:	2800      	cmp	r0, #0
 800a554:	d1e0      	bne.n	800a518 <__ssputs_r+0x5c>
 800a556:	6921      	ldr	r1, [r4, #16]
 800a558:	4650      	mov	r0, sl
 800a55a:	f7ff feb7 	bl	800a2cc <_free_r>
 800a55e:	230c      	movs	r3, #12
 800a560:	f8ca 3000 	str.w	r3, [sl]
 800a564:	89a3      	ldrh	r3, [r4, #12]
 800a566:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a56a:	81a3      	strh	r3, [r4, #12]
 800a56c:	f04f 30ff 	mov.w	r0, #4294967295
 800a570:	e7e9      	b.n	800a546 <__ssputs_r+0x8a>
	...

0800a574 <_svfiprintf_r>:
 800a574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a578:	4698      	mov	r8, r3
 800a57a:	898b      	ldrh	r3, [r1, #12]
 800a57c:	061b      	lsls	r3, r3, #24
 800a57e:	b09d      	sub	sp, #116	@ 0x74
 800a580:	4607      	mov	r7, r0
 800a582:	460d      	mov	r5, r1
 800a584:	4614      	mov	r4, r2
 800a586:	d510      	bpl.n	800a5aa <_svfiprintf_r+0x36>
 800a588:	690b      	ldr	r3, [r1, #16]
 800a58a:	b973      	cbnz	r3, 800a5aa <_svfiprintf_r+0x36>
 800a58c:	2140      	movs	r1, #64	@ 0x40
 800a58e:	f7ff ff09 	bl	800a3a4 <_malloc_r>
 800a592:	6028      	str	r0, [r5, #0]
 800a594:	6128      	str	r0, [r5, #16]
 800a596:	b930      	cbnz	r0, 800a5a6 <_svfiprintf_r+0x32>
 800a598:	230c      	movs	r3, #12
 800a59a:	603b      	str	r3, [r7, #0]
 800a59c:	f04f 30ff 	mov.w	r0, #4294967295
 800a5a0:	b01d      	add	sp, #116	@ 0x74
 800a5a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5a6:	2340      	movs	r3, #64	@ 0x40
 800a5a8:	616b      	str	r3, [r5, #20]
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5ae:	2320      	movs	r3, #32
 800a5b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a5b4:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5b8:	2330      	movs	r3, #48	@ 0x30
 800a5ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a758 <_svfiprintf_r+0x1e4>
 800a5be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a5c2:	f04f 0901 	mov.w	r9, #1
 800a5c6:	4623      	mov	r3, r4
 800a5c8:	469a      	mov	sl, r3
 800a5ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5ce:	b10a      	cbz	r2, 800a5d4 <_svfiprintf_r+0x60>
 800a5d0:	2a25      	cmp	r2, #37	@ 0x25
 800a5d2:	d1f9      	bne.n	800a5c8 <_svfiprintf_r+0x54>
 800a5d4:	ebba 0b04 	subs.w	fp, sl, r4
 800a5d8:	d00b      	beq.n	800a5f2 <_svfiprintf_r+0x7e>
 800a5da:	465b      	mov	r3, fp
 800a5dc:	4622      	mov	r2, r4
 800a5de:	4629      	mov	r1, r5
 800a5e0:	4638      	mov	r0, r7
 800a5e2:	f7ff ff6b 	bl	800a4bc <__ssputs_r>
 800a5e6:	3001      	adds	r0, #1
 800a5e8:	f000 80a7 	beq.w	800a73a <_svfiprintf_r+0x1c6>
 800a5ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a5ee:	445a      	add	r2, fp
 800a5f0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a5f2:	f89a 3000 	ldrb.w	r3, [sl]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	f000 809f 	beq.w	800a73a <_svfiprintf_r+0x1c6>
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	f04f 32ff 	mov.w	r2, #4294967295
 800a602:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a606:	f10a 0a01 	add.w	sl, sl, #1
 800a60a:	9304      	str	r3, [sp, #16]
 800a60c:	9307      	str	r3, [sp, #28]
 800a60e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a612:	931a      	str	r3, [sp, #104]	@ 0x68
 800a614:	4654      	mov	r4, sl
 800a616:	2205      	movs	r2, #5
 800a618:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a61c:	484e      	ldr	r0, [pc, #312]	@ (800a758 <_svfiprintf_r+0x1e4>)
 800a61e:	f7f5 fe67 	bl	80002f0 <memchr>
 800a622:	9a04      	ldr	r2, [sp, #16]
 800a624:	b9d8      	cbnz	r0, 800a65e <_svfiprintf_r+0xea>
 800a626:	06d0      	lsls	r0, r2, #27
 800a628:	bf44      	itt	mi
 800a62a:	2320      	movmi	r3, #32
 800a62c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a630:	0711      	lsls	r1, r2, #28
 800a632:	bf44      	itt	mi
 800a634:	232b      	movmi	r3, #43	@ 0x2b
 800a636:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a63a:	f89a 3000 	ldrb.w	r3, [sl]
 800a63e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a640:	d015      	beq.n	800a66e <_svfiprintf_r+0xfa>
 800a642:	9a07      	ldr	r2, [sp, #28]
 800a644:	4654      	mov	r4, sl
 800a646:	2000      	movs	r0, #0
 800a648:	f04f 0c0a 	mov.w	ip, #10
 800a64c:	4621      	mov	r1, r4
 800a64e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a652:	3b30      	subs	r3, #48	@ 0x30
 800a654:	2b09      	cmp	r3, #9
 800a656:	d94b      	bls.n	800a6f0 <_svfiprintf_r+0x17c>
 800a658:	b1b0      	cbz	r0, 800a688 <_svfiprintf_r+0x114>
 800a65a:	9207      	str	r2, [sp, #28]
 800a65c:	e014      	b.n	800a688 <_svfiprintf_r+0x114>
 800a65e:	eba0 0308 	sub.w	r3, r0, r8
 800a662:	fa09 f303 	lsl.w	r3, r9, r3
 800a666:	4313      	orrs	r3, r2
 800a668:	9304      	str	r3, [sp, #16]
 800a66a:	46a2      	mov	sl, r4
 800a66c:	e7d2      	b.n	800a614 <_svfiprintf_r+0xa0>
 800a66e:	9b03      	ldr	r3, [sp, #12]
 800a670:	1d19      	adds	r1, r3, #4
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	9103      	str	r1, [sp, #12]
 800a676:	2b00      	cmp	r3, #0
 800a678:	bfbb      	ittet	lt
 800a67a:	425b      	neglt	r3, r3
 800a67c:	f042 0202 	orrlt.w	r2, r2, #2
 800a680:	9307      	strge	r3, [sp, #28]
 800a682:	9307      	strlt	r3, [sp, #28]
 800a684:	bfb8      	it	lt
 800a686:	9204      	strlt	r2, [sp, #16]
 800a688:	7823      	ldrb	r3, [r4, #0]
 800a68a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a68c:	d10a      	bne.n	800a6a4 <_svfiprintf_r+0x130>
 800a68e:	7863      	ldrb	r3, [r4, #1]
 800a690:	2b2a      	cmp	r3, #42	@ 0x2a
 800a692:	d132      	bne.n	800a6fa <_svfiprintf_r+0x186>
 800a694:	9b03      	ldr	r3, [sp, #12]
 800a696:	1d1a      	adds	r2, r3, #4
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	9203      	str	r2, [sp, #12]
 800a69c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a6a0:	3402      	adds	r4, #2
 800a6a2:	9305      	str	r3, [sp, #20]
 800a6a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a768 <_svfiprintf_r+0x1f4>
 800a6a8:	7821      	ldrb	r1, [r4, #0]
 800a6aa:	2203      	movs	r2, #3
 800a6ac:	4650      	mov	r0, sl
 800a6ae:	f7f5 fe1f 	bl	80002f0 <memchr>
 800a6b2:	b138      	cbz	r0, 800a6c4 <_svfiprintf_r+0x150>
 800a6b4:	9b04      	ldr	r3, [sp, #16]
 800a6b6:	eba0 000a 	sub.w	r0, r0, sl
 800a6ba:	2240      	movs	r2, #64	@ 0x40
 800a6bc:	4082      	lsls	r2, r0
 800a6be:	4313      	orrs	r3, r2
 800a6c0:	3401      	adds	r4, #1
 800a6c2:	9304      	str	r3, [sp, #16]
 800a6c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6c8:	4824      	ldr	r0, [pc, #144]	@ (800a75c <_svfiprintf_r+0x1e8>)
 800a6ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a6ce:	2206      	movs	r2, #6
 800a6d0:	f7f5 fe0e 	bl	80002f0 <memchr>
 800a6d4:	2800      	cmp	r0, #0
 800a6d6:	d036      	beq.n	800a746 <_svfiprintf_r+0x1d2>
 800a6d8:	4b21      	ldr	r3, [pc, #132]	@ (800a760 <_svfiprintf_r+0x1ec>)
 800a6da:	bb1b      	cbnz	r3, 800a724 <_svfiprintf_r+0x1b0>
 800a6dc:	9b03      	ldr	r3, [sp, #12]
 800a6de:	3307      	adds	r3, #7
 800a6e0:	f023 0307 	bic.w	r3, r3, #7
 800a6e4:	3308      	adds	r3, #8
 800a6e6:	9303      	str	r3, [sp, #12]
 800a6e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6ea:	4433      	add	r3, r6
 800a6ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6ee:	e76a      	b.n	800a5c6 <_svfiprintf_r+0x52>
 800a6f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a6f4:	460c      	mov	r4, r1
 800a6f6:	2001      	movs	r0, #1
 800a6f8:	e7a8      	b.n	800a64c <_svfiprintf_r+0xd8>
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	3401      	adds	r4, #1
 800a6fe:	9305      	str	r3, [sp, #20]
 800a700:	4619      	mov	r1, r3
 800a702:	f04f 0c0a 	mov.w	ip, #10
 800a706:	4620      	mov	r0, r4
 800a708:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a70c:	3a30      	subs	r2, #48	@ 0x30
 800a70e:	2a09      	cmp	r2, #9
 800a710:	d903      	bls.n	800a71a <_svfiprintf_r+0x1a6>
 800a712:	2b00      	cmp	r3, #0
 800a714:	d0c6      	beq.n	800a6a4 <_svfiprintf_r+0x130>
 800a716:	9105      	str	r1, [sp, #20]
 800a718:	e7c4      	b.n	800a6a4 <_svfiprintf_r+0x130>
 800a71a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a71e:	4604      	mov	r4, r0
 800a720:	2301      	movs	r3, #1
 800a722:	e7f0      	b.n	800a706 <_svfiprintf_r+0x192>
 800a724:	ab03      	add	r3, sp, #12
 800a726:	9300      	str	r3, [sp, #0]
 800a728:	462a      	mov	r2, r5
 800a72a:	4b0e      	ldr	r3, [pc, #56]	@ (800a764 <_svfiprintf_r+0x1f0>)
 800a72c:	a904      	add	r1, sp, #16
 800a72e:	4638      	mov	r0, r7
 800a730:	f3af 8000 	nop.w
 800a734:	1c42      	adds	r2, r0, #1
 800a736:	4606      	mov	r6, r0
 800a738:	d1d6      	bne.n	800a6e8 <_svfiprintf_r+0x174>
 800a73a:	89ab      	ldrh	r3, [r5, #12]
 800a73c:	065b      	lsls	r3, r3, #25
 800a73e:	f53f af2d 	bmi.w	800a59c <_svfiprintf_r+0x28>
 800a742:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a744:	e72c      	b.n	800a5a0 <_svfiprintf_r+0x2c>
 800a746:	ab03      	add	r3, sp, #12
 800a748:	9300      	str	r3, [sp, #0]
 800a74a:	462a      	mov	r2, r5
 800a74c:	4b05      	ldr	r3, [pc, #20]	@ (800a764 <_svfiprintf_r+0x1f0>)
 800a74e:	a904      	add	r1, sp, #16
 800a750:	4638      	mov	r0, r7
 800a752:	f000 f879 	bl	800a848 <_printf_i>
 800a756:	e7ed      	b.n	800a734 <_svfiprintf_r+0x1c0>
 800a758:	0800ac30 	.word	0x0800ac30
 800a75c:	0800ac3a 	.word	0x0800ac3a
 800a760:	00000000 	.word	0x00000000
 800a764:	0800a4bd 	.word	0x0800a4bd
 800a768:	0800ac36 	.word	0x0800ac36

0800a76c <_printf_common>:
 800a76c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a770:	4616      	mov	r6, r2
 800a772:	4698      	mov	r8, r3
 800a774:	688a      	ldr	r2, [r1, #8]
 800a776:	690b      	ldr	r3, [r1, #16]
 800a778:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a77c:	4293      	cmp	r3, r2
 800a77e:	bfb8      	it	lt
 800a780:	4613      	movlt	r3, r2
 800a782:	6033      	str	r3, [r6, #0]
 800a784:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a788:	4607      	mov	r7, r0
 800a78a:	460c      	mov	r4, r1
 800a78c:	b10a      	cbz	r2, 800a792 <_printf_common+0x26>
 800a78e:	3301      	adds	r3, #1
 800a790:	6033      	str	r3, [r6, #0]
 800a792:	6823      	ldr	r3, [r4, #0]
 800a794:	0699      	lsls	r1, r3, #26
 800a796:	bf42      	ittt	mi
 800a798:	6833      	ldrmi	r3, [r6, #0]
 800a79a:	3302      	addmi	r3, #2
 800a79c:	6033      	strmi	r3, [r6, #0]
 800a79e:	6825      	ldr	r5, [r4, #0]
 800a7a0:	f015 0506 	ands.w	r5, r5, #6
 800a7a4:	d106      	bne.n	800a7b4 <_printf_common+0x48>
 800a7a6:	f104 0a19 	add.w	sl, r4, #25
 800a7aa:	68e3      	ldr	r3, [r4, #12]
 800a7ac:	6832      	ldr	r2, [r6, #0]
 800a7ae:	1a9b      	subs	r3, r3, r2
 800a7b0:	42ab      	cmp	r3, r5
 800a7b2:	dc26      	bgt.n	800a802 <_printf_common+0x96>
 800a7b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a7b8:	6822      	ldr	r2, [r4, #0]
 800a7ba:	3b00      	subs	r3, #0
 800a7bc:	bf18      	it	ne
 800a7be:	2301      	movne	r3, #1
 800a7c0:	0692      	lsls	r2, r2, #26
 800a7c2:	d42b      	bmi.n	800a81c <_printf_common+0xb0>
 800a7c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a7c8:	4641      	mov	r1, r8
 800a7ca:	4638      	mov	r0, r7
 800a7cc:	47c8      	blx	r9
 800a7ce:	3001      	adds	r0, #1
 800a7d0:	d01e      	beq.n	800a810 <_printf_common+0xa4>
 800a7d2:	6823      	ldr	r3, [r4, #0]
 800a7d4:	6922      	ldr	r2, [r4, #16]
 800a7d6:	f003 0306 	and.w	r3, r3, #6
 800a7da:	2b04      	cmp	r3, #4
 800a7dc:	bf02      	ittt	eq
 800a7de:	68e5      	ldreq	r5, [r4, #12]
 800a7e0:	6833      	ldreq	r3, [r6, #0]
 800a7e2:	1aed      	subeq	r5, r5, r3
 800a7e4:	68a3      	ldr	r3, [r4, #8]
 800a7e6:	bf0c      	ite	eq
 800a7e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a7ec:	2500      	movne	r5, #0
 800a7ee:	4293      	cmp	r3, r2
 800a7f0:	bfc4      	itt	gt
 800a7f2:	1a9b      	subgt	r3, r3, r2
 800a7f4:	18ed      	addgt	r5, r5, r3
 800a7f6:	2600      	movs	r6, #0
 800a7f8:	341a      	adds	r4, #26
 800a7fa:	42b5      	cmp	r5, r6
 800a7fc:	d11a      	bne.n	800a834 <_printf_common+0xc8>
 800a7fe:	2000      	movs	r0, #0
 800a800:	e008      	b.n	800a814 <_printf_common+0xa8>
 800a802:	2301      	movs	r3, #1
 800a804:	4652      	mov	r2, sl
 800a806:	4641      	mov	r1, r8
 800a808:	4638      	mov	r0, r7
 800a80a:	47c8      	blx	r9
 800a80c:	3001      	adds	r0, #1
 800a80e:	d103      	bne.n	800a818 <_printf_common+0xac>
 800a810:	f04f 30ff 	mov.w	r0, #4294967295
 800a814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a818:	3501      	adds	r5, #1
 800a81a:	e7c6      	b.n	800a7aa <_printf_common+0x3e>
 800a81c:	18e1      	adds	r1, r4, r3
 800a81e:	1c5a      	adds	r2, r3, #1
 800a820:	2030      	movs	r0, #48	@ 0x30
 800a822:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a826:	4422      	add	r2, r4
 800a828:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a82c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a830:	3302      	adds	r3, #2
 800a832:	e7c7      	b.n	800a7c4 <_printf_common+0x58>
 800a834:	2301      	movs	r3, #1
 800a836:	4622      	mov	r2, r4
 800a838:	4641      	mov	r1, r8
 800a83a:	4638      	mov	r0, r7
 800a83c:	47c8      	blx	r9
 800a83e:	3001      	adds	r0, #1
 800a840:	d0e6      	beq.n	800a810 <_printf_common+0xa4>
 800a842:	3601      	adds	r6, #1
 800a844:	e7d9      	b.n	800a7fa <_printf_common+0x8e>
	...

0800a848 <_printf_i>:
 800a848:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a84c:	7e0f      	ldrb	r7, [r1, #24]
 800a84e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a850:	2f78      	cmp	r7, #120	@ 0x78
 800a852:	4691      	mov	r9, r2
 800a854:	4680      	mov	r8, r0
 800a856:	460c      	mov	r4, r1
 800a858:	469a      	mov	sl, r3
 800a85a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a85e:	d807      	bhi.n	800a870 <_printf_i+0x28>
 800a860:	2f62      	cmp	r7, #98	@ 0x62
 800a862:	d80a      	bhi.n	800a87a <_printf_i+0x32>
 800a864:	2f00      	cmp	r7, #0
 800a866:	f000 80d2 	beq.w	800aa0e <_printf_i+0x1c6>
 800a86a:	2f58      	cmp	r7, #88	@ 0x58
 800a86c:	f000 80b9 	beq.w	800a9e2 <_printf_i+0x19a>
 800a870:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a874:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a878:	e03a      	b.n	800a8f0 <_printf_i+0xa8>
 800a87a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a87e:	2b15      	cmp	r3, #21
 800a880:	d8f6      	bhi.n	800a870 <_printf_i+0x28>
 800a882:	a101      	add	r1, pc, #4	@ (adr r1, 800a888 <_printf_i+0x40>)
 800a884:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a888:	0800a8e1 	.word	0x0800a8e1
 800a88c:	0800a8f5 	.word	0x0800a8f5
 800a890:	0800a871 	.word	0x0800a871
 800a894:	0800a871 	.word	0x0800a871
 800a898:	0800a871 	.word	0x0800a871
 800a89c:	0800a871 	.word	0x0800a871
 800a8a0:	0800a8f5 	.word	0x0800a8f5
 800a8a4:	0800a871 	.word	0x0800a871
 800a8a8:	0800a871 	.word	0x0800a871
 800a8ac:	0800a871 	.word	0x0800a871
 800a8b0:	0800a871 	.word	0x0800a871
 800a8b4:	0800a9f5 	.word	0x0800a9f5
 800a8b8:	0800a91f 	.word	0x0800a91f
 800a8bc:	0800a9af 	.word	0x0800a9af
 800a8c0:	0800a871 	.word	0x0800a871
 800a8c4:	0800a871 	.word	0x0800a871
 800a8c8:	0800aa17 	.word	0x0800aa17
 800a8cc:	0800a871 	.word	0x0800a871
 800a8d0:	0800a91f 	.word	0x0800a91f
 800a8d4:	0800a871 	.word	0x0800a871
 800a8d8:	0800a871 	.word	0x0800a871
 800a8dc:	0800a9b7 	.word	0x0800a9b7
 800a8e0:	6833      	ldr	r3, [r6, #0]
 800a8e2:	1d1a      	adds	r2, r3, #4
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	6032      	str	r2, [r6, #0]
 800a8e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a8ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a8f0:	2301      	movs	r3, #1
 800a8f2:	e09d      	b.n	800aa30 <_printf_i+0x1e8>
 800a8f4:	6833      	ldr	r3, [r6, #0]
 800a8f6:	6820      	ldr	r0, [r4, #0]
 800a8f8:	1d19      	adds	r1, r3, #4
 800a8fa:	6031      	str	r1, [r6, #0]
 800a8fc:	0606      	lsls	r6, r0, #24
 800a8fe:	d501      	bpl.n	800a904 <_printf_i+0xbc>
 800a900:	681d      	ldr	r5, [r3, #0]
 800a902:	e003      	b.n	800a90c <_printf_i+0xc4>
 800a904:	0645      	lsls	r5, r0, #25
 800a906:	d5fb      	bpl.n	800a900 <_printf_i+0xb8>
 800a908:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a90c:	2d00      	cmp	r5, #0
 800a90e:	da03      	bge.n	800a918 <_printf_i+0xd0>
 800a910:	232d      	movs	r3, #45	@ 0x2d
 800a912:	426d      	negs	r5, r5
 800a914:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a918:	4859      	ldr	r0, [pc, #356]	@ (800aa80 <_printf_i+0x238>)
 800a91a:	230a      	movs	r3, #10
 800a91c:	e011      	b.n	800a942 <_printf_i+0xfa>
 800a91e:	6821      	ldr	r1, [r4, #0]
 800a920:	6833      	ldr	r3, [r6, #0]
 800a922:	0608      	lsls	r0, r1, #24
 800a924:	f853 5b04 	ldr.w	r5, [r3], #4
 800a928:	d402      	bmi.n	800a930 <_printf_i+0xe8>
 800a92a:	0649      	lsls	r1, r1, #25
 800a92c:	bf48      	it	mi
 800a92e:	b2ad      	uxthmi	r5, r5
 800a930:	2f6f      	cmp	r7, #111	@ 0x6f
 800a932:	4853      	ldr	r0, [pc, #332]	@ (800aa80 <_printf_i+0x238>)
 800a934:	6033      	str	r3, [r6, #0]
 800a936:	bf14      	ite	ne
 800a938:	230a      	movne	r3, #10
 800a93a:	2308      	moveq	r3, #8
 800a93c:	2100      	movs	r1, #0
 800a93e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a942:	6866      	ldr	r6, [r4, #4]
 800a944:	60a6      	str	r6, [r4, #8]
 800a946:	2e00      	cmp	r6, #0
 800a948:	bfa2      	ittt	ge
 800a94a:	6821      	ldrge	r1, [r4, #0]
 800a94c:	f021 0104 	bicge.w	r1, r1, #4
 800a950:	6021      	strge	r1, [r4, #0]
 800a952:	b90d      	cbnz	r5, 800a958 <_printf_i+0x110>
 800a954:	2e00      	cmp	r6, #0
 800a956:	d04b      	beq.n	800a9f0 <_printf_i+0x1a8>
 800a958:	4616      	mov	r6, r2
 800a95a:	fbb5 f1f3 	udiv	r1, r5, r3
 800a95e:	fb03 5711 	mls	r7, r3, r1, r5
 800a962:	5dc7      	ldrb	r7, [r0, r7]
 800a964:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a968:	462f      	mov	r7, r5
 800a96a:	42bb      	cmp	r3, r7
 800a96c:	460d      	mov	r5, r1
 800a96e:	d9f4      	bls.n	800a95a <_printf_i+0x112>
 800a970:	2b08      	cmp	r3, #8
 800a972:	d10b      	bne.n	800a98c <_printf_i+0x144>
 800a974:	6823      	ldr	r3, [r4, #0]
 800a976:	07df      	lsls	r7, r3, #31
 800a978:	d508      	bpl.n	800a98c <_printf_i+0x144>
 800a97a:	6923      	ldr	r3, [r4, #16]
 800a97c:	6861      	ldr	r1, [r4, #4]
 800a97e:	4299      	cmp	r1, r3
 800a980:	bfde      	ittt	le
 800a982:	2330      	movle	r3, #48	@ 0x30
 800a984:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a988:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a98c:	1b92      	subs	r2, r2, r6
 800a98e:	6122      	str	r2, [r4, #16]
 800a990:	f8cd a000 	str.w	sl, [sp]
 800a994:	464b      	mov	r3, r9
 800a996:	aa03      	add	r2, sp, #12
 800a998:	4621      	mov	r1, r4
 800a99a:	4640      	mov	r0, r8
 800a99c:	f7ff fee6 	bl	800a76c <_printf_common>
 800a9a0:	3001      	adds	r0, #1
 800a9a2:	d14a      	bne.n	800aa3a <_printf_i+0x1f2>
 800a9a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9a8:	b004      	add	sp, #16
 800a9aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9ae:	6823      	ldr	r3, [r4, #0]
 800a9b0:	f043 0320 	orr.w	r3, r3, #32
 800a9b4:	6023      	str	r3, [r4, #0]
 800a9b6:	4833      	ldr	r0, [pc, #204]	@ (800aa84 <_printf_i+0x23c>)
 800a9b8:	2778      	movs	r7, #120	@ 0x78
 800a9ba:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a9be:	6823      	ldr	r3, [r4, #0]
 800a9c0:	6831      	ldr	r1, [r6, #0]
 800a9c2:	061f      	lsls	r7, r3, #24
 800a9c4:	f851 5b04 	ldr.w	r5, [r1], #4
 800a9c8:	d402      	bmi.n	800a9d0 <_printf_i+0x188>
 800a9ca:	065f      	lsls	r7, r3, #25
 800a9cc:	bf48      	it	mi
 800a9ce:	b2ad      	uxthmi	r5, r5
 800a9d0:	6031      	str	r1, [r6, #0]
 800a9d2:	07d9      	lsls	r1, r3, #31
 800a9d4:	bf44      	itt	mi
 800a9d6:	f043 0320 	orrmi.w	r3, r3, #32
 800a9da:	6023      	strmi	r3, [r4, #0]
 800a9dc:	b11d      	cbz	r5, 800a9e6 <_printf_i+0x19e>
 800a9de:	2310      	movs	r3, #16
 800a9e0:	e7ac      	b.n	800a93c <_printf_i+0xf4>
 800a9e2:	4827      	ldr	r0, [pc, #156]	@ (800aa80 <_printf_i+0x238>)
 800a9e4:	e7e9      	b.n	800a9ba <_printf_i+0x172>
 800a9e6:	6823      	ldr	r3, [r4, #0]
 800a9e8:	f023 0320 	bic.w	r3, r3, #32
 800a9ec:	6023      	str	r3, [r4, #0]
 800a9ee:	e7f6      	b.n	800a9de <_printf_i+0x196>
 800a9f0:	4616      	mov	r6, r2
 800a9f2:	e7bd      	b.n	800a970 <_printf_i+0x128>
 800a9f4:	6833      	ldr	r3, [r6, #0]
 800a9f6:	6825      	ldr	r5, [r4, #0]
 800a9f8:	6961      	ldr	r1, [r4, #20]
 800a9fa:	1d18      	adds	r0, r3, #4
 800a9fc:	6030      	str	r0, [r6, #0]
 800a9fe:	062e      	lsls	r6, r5, #24
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	d501      	bpl.n	800aa08 <_printf_i+0x1c0>
 800aa04:	6019      	str	r1, [r3, #0]
 800aa06:	e002      	b.n	800aa0e <_printf_i+0x1c6>
 800aa08:	0668      	lsls	r0, r5, #25
 800aa0a:	d5fb      	bpl.n	800aa04 <_printf_i+0x1bc>
 800aa0c:	8019      	strh	r1, [r3, #0]
 800aa0e:	2300      	movs	r3, #0
 800aa10:	6123      	str	r3, [r4, #16]
 800aa12:	4616      	mov	r6, r2
 800aa14:	e7bc      	b.n	800a990 <_printf_i+0x148>
 800aa16:	6833      	ldr	r3, [r6, #0]
 800aa18:	1d1a      	adds	r2, r3, #4
 800aa1a:	6032      	str	r2, [r6, #0]
 800aa1c:	681e      	ldr	r6, [r3, #0]
 800aa1e:	6862      	ldr	r2, [r4, #4]
 800aa20:	2100      	movs	r1, #0
 800aa22:	4630      	mov	r0, r6
 800aa24:	f7f5 fc64 	bl	80002f0 <memchr>
 800aa28:	b108      	cbz	r0, 800aa2e <_printf_i+0x1e6>
 800aa2a:	1b80      	subs	r0, r0, r6
 800aa2c:	6060      	str	r0, [r4, #4]
 800aa2e:	6863      	ldr	r3, [r4, #4]
 800aa30:	6123      	str	r3, [r4, #16]
 800aa32:	2300      	movs	r3, #0
 800aa34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa38:	e7aa      	b.n	800a990 <_printf_i+0x148>
 800aa3a:	6923      	ldr	r3, [r4, #16]
 800aa3c:	4632      	mov	r2, r6
 800aa3e:	4649      	mov	r1, r9
 800aa40:	4640      	mov	r0, r8
 800aa42:	47d0      	blx	sl
 800aa44:	3001      	adds	r0, #1
 800aa46:	d0ad      	beq.n	800a9a4 <_printf_i+0x15c>
 800aa48:	6823      	ldr	r3, [r4, #0]
 800aa4a:	079b      	lsls	r3, r3, #30
 800aa4c:	d413      	bmi.n	800aa76 <_printf_i+0x22e>
 800aa4e:	68e0      	ldr	r0, [r4, #12]
 800aa50:	9b03      	ldr	r3, [sp, #12]
 800aa52:	4298      	cmp	r0, r3
 800aa54:	bfb8      	it	lt
 800aa56:	4618      	movlt	r0, r3
 800aa58:	e7a6      	b.n	800a9a8 <_printf_i+0x160>
 800aa5a:	2301      	movs	r3, #1
 800aa5c:	4632      	mov	r2, r6
 800aa5e:	4649      	mov	r1, r9
 800aa60:	4640      	mov	r0, r8
 800aa62:	47d0      	blx	sl
 800aa64:	3001      	adds	r0, #1
 800aa66:	d09d      	beq.n	800a9a4 <_printf_i+0x15c>
 800aa68:	3501      	adds	r5, #1
 800aa6a:	68e3      	ldr	r3, [r4, #12]
 800aa6c:	9903      	ldr	r1, [sp, #12]
 800aa6e:	1a5b      	subs	r3, r3, r1
 800aa70:	42ab      	cmp	r3, r5
 800aa72:	dcf2      	bgt.n	800aa5a <_printf_i+0x212>
 800aa74:	e7eb      	b.n	800aa4e <_printf_i+0x206>
 800aa76:	2500      	movs	r5, #0
 800aa78:	f104 0619 	add.w	r6, r4, #25
 800aa7c:	e7f5      	b.n	800aa6a <_printf_i+0x222>
 800aa7e:	bf00      	nop
 800aa80:	0800ac41 	.word	0x0800ac41
 800aa84:	0800ac52 	.word	0x0800ac52

0800aa88 <memmove>:
 800aa88:	4288      	cmp	r0, r1
 800aa8a:	b510      	push	{r4, lr}
 800aa8c:	eb01 0402 	add.w	r4, r1, r2
 800aa90:	d902      	bls.n	800aa98 <memmove+0x10>
 800aa92:	4284      	cmp	r4, r0
 800aa94:	4623      	mov	r3, r4
 800aa96:	d807      	bhi.n	800aaa8 <memmove+0x20>
 800aa98:	1e43      	subs	r3, r0, #1
 800aa9a:	42a1      	cmp	r1, r4
 800aa9c:	d008      	beq.n	800aab0 <memmove+0x28>
 800aa9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aaa2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aaa6:	e7f8      	b.n	800aa9a <memmove+0x12>
 800aaa8:	4402      	add	r2, r0
 800aaaa:	4601      	mov	r1, r0
 800aaac:	428a      	cmp	r2, r1
 800aaae:	d100      	bne.n	800aab2 <memmove+0x2a>
 800aab0:	bd10      	pop	{r4, pc}
 800aab2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aab6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aaba:	e7f7      	b.n	800aaac <memmove+0x24>

0800aabc <_sbrk_r>:
 800aabc:	b538      	push	{r3, r4, r5, lr}
 800aabe:	4d06      	ldr	r5, [pc, #24]	@ (800aad8 <_sbrk_r+0x1c>)
 800aac0:	2300      	movs	r3, #0
 800aac2:	4604      	mov	r4, r0
 800aac4:	4608      	mov	r0, r1
 800aac6:	602b      	str	r3, [r5, #0]
 800aac8:	f7f6 fec4 	bl	8001854 <_sbrk>
 800aacc:	1c43      	adds	r3, r0, #1
 800aace:	d102      	bne.n	800aad6 <_sbrk_r+0x1a>
 800aad0:	682b      	ldr	r3, [r5, #0]
 800aad2:	b103      	cbz	r3, 800aad6 <_sbrk_r+0x1a>
 800aad4:	6023      	str	r3, [r4, #0]
 800aad6:	bd38      	pop	{r3, r4, r5, pc}
 800aad8:	240003c8 	.word	0x240003c8

0800aadc <memcpy>:
 800aadc:	440a      	add	r2, r1
 800aade:	4291      	cmp	r1, r2
 800aae0:	f100 33ff 	add.w	r3, r0, #4294967295
 800aae4:	d100      	bne.n	800aae8 <memcpy+0xc>
 800aae6:	4770      	bx	lr
 800aae8:	b510      	push	{r4, lr}
 800aaea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aaee:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aaf2:	4291      	cmp	r1, r2
 800aaf4:	d1f9      	bne.n	800aaea <memcpy+0xe>
 800aaf6:	bd10      	pop	{r4, pc}

0800aaf8 <_realloc_r>:
 800aaf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aafc:	4680      	mov	r8, r0
 800aafe:	4615      	mov	r5, r2
 800ab00:	460c      	mov	r4, r1
 800ab02:	b921      	cbnz	r1, 800ab0e <_realloc_r+0x16>
 800ab04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab08:	4611      	mov	r1, r2
 800ab0a:	f7ff bc4b 	b.w	800a3a4 <_malloc_r>
 800ab0e:	b92a      	cbnz	r2, 800ab1c <_realloc_r+0x24>
 800ab10:	f7ff fbdc 	bl	800a2cc <_free_r>
 800ab14:	2400      	movs	r4, #0
 800ab16:	4620      	mov	r0, r4
 800ab18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab1c:	f000 f81a 	bl	800ab54 <_malloc_usable_size_r>
 800ab20:	4285      	cmp	r5, r0
 800ab22:	4606      	mov	r6, r0
 800ab24:	d802      	bhi.n	800ab2c <_realloc_r+0x34>
 800ab26:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ab2a:	d8f4      	bhi.n	800ab16 <_realloc_r+0x1e>
 800ab2c:	4629      	mov	r1, r5
 800ab2e:	4640      	mov	r0, r8
 800ab30:	f7ff fc38 	bl	800a3a4 <_malloc_r>
 800ab34:	4607      	mov	r7, r0
 800ab36:	2800      	cmp	r0, #0
 800ab38:	d0ec      	beq.n	800ab14 <_realloc_r+0x1c>
 800ab3a:	42b5      	cmp	r5, r6
 800ab3c:	462a      	mov	r2, r5
 800ab3e:	4621      	mov	r1, r4
 800ab40:	bf28      	it	cs
 800ab42:	4632      	movcs	r2, r6
 800ab44:	f7ff ffca 	bl	800aadc <memcpy>
 800ab48:	4621      	mov	r1, r4
 800ab4a:	4640      	mov	r0, r8
 800ab4c:	f7ff fbbe 	bl	800a2cc <_free_r>
 800ab50:	463c      	mov	r4, r7
 800ab52:	e7e0      	b.n	800ab16 <_realloc_r+0x1e>

0800ab54 <_malloc_usable_size_r>:
 800ab54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab58:	1f18      	subs	r0, r3, #4
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	bfbc      	itt	lt
 800ab5e:	580b      	ldrlt	r3, [r1, r0]
 800ab60:	18c0      	addlt	r0, r0, r3
 800ab62:	4770      	bx	lr

0800ab64 <_init>:
 800ab64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab66:	bf00      	nop
 800ab68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab6a:	bc08      	pop	{r3}
 800ab6c:	469e      	mov	lr, r3
 800ab6e:	4770      	bx	lr

0800ab70 <_fini>:
 800ab70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab72:	bf00      	nop
 800ab74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab76:	bc08      	pop	{r3}
 800ab78:	469e      	mov	lr, r3
 800ab7a:	4770      	bx	lr
