Analysis & Synthesis report for ALUversion
Thu Jul 04 16:01:57 2019
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis DSP Block Usage Summary
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Div3
 11. Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Div2
 12. Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Div1
 13. Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Div0
 14. Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Mod0
 15. Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_mult:Mult0
 16. Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_mult:Mult2
 18. Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_mult:Mult1
 19. Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Mod2
 20. Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Mod1
 21. Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div10
 22. Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Mod3
 23. Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div9
 24. Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Mod4
 25. Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div8
 26. Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div7
 27. Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div6
 28. Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div5
 29. Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div4
 30. Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div3
 31. Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div2
 32. Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div1
 33. lpm_mult Parameter Settings by Entity Instance
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 04 16:01:57 2019    ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Full Version ;
; Revision Name                      ; ALUversion                               ;
; Top-level Entity Name              ; Block1                                   ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 6,588                                    ;
;     Total combinational functions  ; 6,588                                    ;
;     Dedicated logic registers      ; 250                                      ;
; Total registers                    ; 250                                      ;
; Total pins                         ; 95                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 2                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C70F896C6       ;                    ;
; Top-level entity name                                          ; Block1             ; ALUversion         ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+
; ALU16.v                          ; yes             ; User Verilog HDL File              ; C:/Users/SOPC/Desktop/Version1/ALU16.v                           ;
; Block1.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/SOPC/Desktop/Version1/Block1.bdf                        ;
; latch_8.v                        ; yes             ; User Verilog HDL File              ; C:/Users/SOPC/Desktop/Version1/latch_8.v                         ;
; mux.v                            ; yes             ; User Verilog HDL File              ; C:/Users/SOPC/Desktop/Version1/mux.v                             ;
; dm.v                             ; yes             ; User Verilog HDL File              ; C:/Users/SOPC/Desktop/Version1/dm.v                              ;
; mux_2x.v                         ; yes             ; User Verilog HDL File              ; C:/Users/SOPC/Desktop/Version1/mux_2x.v                          ;
; dual_hex.v                       ; yes             ; User Verilog HDL File              ; C:/Users/SOPC/Desktop/Version1/dual_hex.v                        ;
; disp_dec.v                       ; yes             ; User Verilog HDL File              ; C:/Users/SOPC/Desktop/Version1/disp_dec.v                        ;
; seg_decoder.v                    ; yes             ; User Verilog HDL File              ; C:/Users/SOPC/Desktop/Version1/seg_decoder.v                     ;
; seg_sign.v                       ; yes             ; User Verilog HDL File              ; C:/Users/SOPC/Desktop/Version1/seg_sign.v                        ;
; decoder2_4.v                     ; yes             ; User Verilog HDL File              ; C:/Users/SOPC/Desktop/Version1/decoder2_4.v                      ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_divide.tdf      ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/abs_divider.inc     ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/sign_div_unsign.inc ;
; aglobal81.inc                    ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/aglobal81.inc       ;
; db/lpm_divide_vfm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/lpm_divide_vfm.tdf             ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_9nh.tdf        ;
; db/alt_u_div_k5f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/alt_u_div_k5f.tdf              ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/add_sub_lkc.tdf                ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/add_sub_mkc.tdf                ;
; db/lpm_divide_rfm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/lpm_divide_rfm.tdf             ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_5nh.tdf        ;
; db/alt_u_div_c5f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/alt_u_div_c5f.tdf              ;
; db/lpm_divide_hem.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/lpm_divide_hem.tdf             ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_rlh.tdf        ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/alt_u_div_o2f.tdf              ;
; db/lpm_divide_eem.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/lpm_divide_eem.tdf             ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_olh.tdf        ;
; db/alt_u_div_i2f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/alt_u_div_i2f.tdf              ;
; db/lpm_divide_i6m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/lpm_divide_i6m.tdf             ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_plh.tdf        ;
; db/alt_u_div_k2f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/alt_u_div_k2f.tdf              ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_mult.tdf        ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.inc     ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/multcore.inc        ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/bypassff.inc        ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/altshift.inc        ;
; db/mult_4v01.tdf                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/mult_4v01.tdf                  ;
; db/lpm_divide_1gm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/lpm_divide_1gm.tdf             ;
; db/sign_div_unsign_cnh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_cnh.tdf        ;
; db/alt_u_div_p5f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/alt_u_div_p5f.tdf              ;
; multcore.tdf                     ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/multcore.tdf        ;
; csa_add.inc                      ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/csa_add.inc         ;
; mpar_add.inc                     ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/mpar_add.inc        ;
; muleabz.inc                      ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/muleabz.inc         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/mul_lfrg.inc        ;
; mul_boothc.inc                   ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/mul_boothc.inc      ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/alt_ded_mult.inc    ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/alt_ded_mult_y.inc  ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/dffpipe.inc         ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/mpar_add.tdf        ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/altshift.tdf        ;
; db/lpm_divide_v7m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/lpm_divide_v7m.tdf             ;
; db/sign_div_unsign_6nh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_6nh.tdf        ;
; db/alt_u_div_e5f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/alt_u_div_e5f.tdf              ;
; db/lpm_divide_l6m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/lpm_divide_l6m.tdf             ;
; db/sign_div_unsign_slh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_slh.tdf        ;
; db/alt_u_div_q2f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/alt_u_div_q2f.tdf              ;
; db/lpm_divide_4gm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/lpm_divide_4gm.tdf             ;
; db/sign_div_unsign_enh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_enh.tdf        ;
; db/alt_u_div_u5f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/alt_u_div_u5f.tdf              ;
; db/lpm_divide_38m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/lpm_divide_38m.tdf             ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_anh.tdf        ;
; db/alt_u_div_m5f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/alt_u_div_m5f.tdf              ;
; db/lpm_divide_68m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/lpm_divide_68m.tdf             ;
; db/sign_div_unsign_fnh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_fnh.tdf        ;
; db/alt_u_div_06f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/alt_u_div_06f.tdf              ;
; db/lpm_divide_6gm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/lpm_divide_6gm.tdf             ;
; db/sign_div_unsign_gnh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_gnh.tdf        ;
; db/alt_u_div_t5f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/SOPC/Desktop/Version1/db/alt_u_div_t5f.tdf              ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 6,588 ;
;                                             ;       ;
; Total combinational functions               ; 6588  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 2405  ;
;     -- 3 input functions                    ; 2842  ;
;     -- <=2 input functions                  ; 1341  ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 3968  ;
;     -- arithmetic mode                      ; 2620  ;
;                                             ;       ;
; Total registers                             ; 250   ;
;     -- Dedicated logic registers            ; 250   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 95    ;
; Embedded Multiplier 9-bit elements          ; 2     ;
; Maximum fan-out node                        ; clk3  ;
; Maximum fan-out                             ; 197   ;
; Total fan-out                               ; 20942 ;
; Average fan-out                             ; 3.02  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                      ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Block1                                   ; 6588 (1)          ; 250 (0)      ; 0           ; 2            ; 0       ; 1         ; 95   ; 0            ; |Block1                                                                                                                                  ; work         ;
;    |ALU16:inst|                           ; 3991 (442)        ; 17 (17)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Block1|ALU16:inst                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                   ; 265 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div0                                                                                                       ; work         ;
;          |lpm_divide_1gm:auto_generated|  ; 265 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div0|lpm_divide_1gm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_cnh:divider| ; 265 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_cnh:divider                                             ; work         ;
;                |alt_u_div_p5f:divider|    ; 265 (263)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_p5f:divider                       ; work         ;
;                   |add_sub_lkc:add_sub_0| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_p5f:divider|add_sub_lkc:add_sub_0 ; work         ;
;                   |add_sub_mkc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_p5f:divider|add_sub_mkc:add_sub_1 ; work         ;
;       |lpm_divide:Div10|                  ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div10                                                                                                      ; work         ;
;          |lpm_divide_4gm:auto_generated|  ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div10|lpm_divide_4gm:auto_generated                                                                        ; work         ;
;             |sign_div_unsign_enh:divider| ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div10|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider                                            ; work         ;
;                |alt_u_div_u5f:divider|    ; 329 (329)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div10|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_u5f:divider                      ; work         ;
;       |lpm_divide:Div1|                   ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div1                                                                                                       ; work         ;
;          |lpm_divide_6gm:auto_generated|  ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div1|lpm_divide_6gm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_gnh:divider| ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div1|lpm_divide_6gm:auto_generated|sign_div_unsign_gnh:divider                                             ; work         ;
;                |alt_u_div_t5f:divider|    ; 323 (323)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div1|lpm_divide_6gm:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_t5f:divider                       ; work         ;
;       |lpm_divide:Div2|                   ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div2                                                                                                       ; work         ;
;          |lpm_divide_4gm:auto_generated|  ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div2|lpm_divide_4gm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_enh:divider| ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div2|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider                                             ; work         ;
;                |alt_u_div_u5f:divider|    ; 329 (329)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div2|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_u5f:divider                       ; work         ;
;       |lpm_divide:Div3|                   ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div3                                                                                                       ; work         ;
;          |lpm_divide_4gm:auto_generated|  ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div3|lpm_divide_4gm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_enh:divider| ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div3|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider                                             ; work         ;
;                |alt_u_div_u5f:divider|    ; 329 (329)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div3|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_u5f:divider                       ; work         ;
;       |lpm_divide:Div4|                   ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div4                                                                                                       ; work         ;
;          |lpm_divide_4gm:auto_generated|  ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div4|lpm_divide_4gm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_enh:divider| ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div4|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider                                             ; work         ;
;                |alt_u_div_u5f:divider|    ; 329 (329)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div4|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_u5f:divider                       ; work         ;
;       |lpm_divide:Div5|                   ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div5                                                                                                       ; work         ;
;          |lpm_divide_4gm:auto_generated|  ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div5|lpm_divide_4gm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_enh:divider| ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div5|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider                                             ; work         ;
;                |alt_u_div_u5f:divider|    ; 329 (329)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div5|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_u5f:divider                       ; work         ;
;       |lpm_divide:Div6|                   ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div6                                                                                                       ; work         ;
;          |lpm_divide_4gm:auto_generated|  ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div6|lpm_divide_4gm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_enh:divider| ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div6|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider                                             ; work         ;
;                |alt_u_div_u5f:divider|    ; 329 (329)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div6|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_u5f:divider                       ; work         ;
;       |lpm_divide:Div7|                   ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div7                                                                                                       ; work         ;
;          |lpm_divide_4gm:auto_generated|  ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div7|lpm_divide_4gm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_enh:divider| ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div7|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider                                             ; work         ;
;                |alt_u_div_u5f:divider|    ; 329 (329)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div7|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_u5f:divider                       ; work         ;
;       |lpm_divide:Div8|                   ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div8                                                                                                       ; work         ;
;          |lpm_divide_4gm:auto_generated|  ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div8|lpm_divide_4gm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_enh:divider| ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div8|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider                                             ; work         ;
;                |alt_u_div_u5f:divider|    ; 329 (329)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div8|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_u5f:divider                       ; work         ;
;       |lpm_divide:Div9|                   ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div9                                                                                                       ; work         ;
;          |lpm_divide_4gm:auto_generated|  ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div9|lpm_divide_4gm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_enh:divider| ; 329 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div9|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider                                             ; work         ;
;                |alt_u_div_u5f:divider|    ; 329 (329)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_divide:Div9|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_u5f:divider                       ; work         ;
;       |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_mult:Mult0                                                                                                        ; work         ;
;          |mult_4v01:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Block1|ALU16:inst|lpm_mult:Mult0|mult_4v01:auto_generated                                                                               ; work         ;
;    |decoder2_4:inst9|                     ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|decoder2_4:inst9                                                                                                                 ; work         ;
;    |disp_dec:inst8|                       ; 2183 (148)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8                                                                                                                   ; work         ;
;       |dual_hex:ul|                       ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|dual_hex:ul                                                                                                       ; work         ;
;          |seg_decoder:u2|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|dual_hex:ul|seg_decoder:u2                                                                                        ; work         ;
;          |seg_decoder:u3|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|dual_hex:ul|seg_decoder:u3                                                                                        ; work         ;
;          |seg_decoder:u4|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|dual_hex:ul|seg_decoder:u4                                                                                        ; work         ;
;          |seg_decoder:u5|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|dual_hex:ul|seg_decoder:u5                                                                                        ; work         ;
;          |seg_decoder:ul|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|dual_hex:ul|seg_decoder:ul                                                                                        ; work         ;
;       |lpm_divide:Div0|                   ; 57 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Div0                                                                                                   ; work         ;
;          |lpm_divide_eem:auto_generated|  ; 57 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Div0|lpm_divide_eem:auto_generated                                                                     ; work         ;
;             |sign_div_unsign_olh:divider| ; 57 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider                                         ; work         ;
;                |alt_u_div_i2f:divider|    ; 57 (57)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider                   ; work         ;
;       |lpm_divide:Div1|                   ; 216 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Div1                                                                                                   ; work         ;
;          |lpm_divide_hem:auto_generated|  ; 216 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Div1|lpm_divide_hem:auto_generated                                                                     ; work         ;
;             |sign_div_unsign_rlh:divider| ; 216 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider                                         ; work         ;
;                |alt_u_div_o2f:divider|    ; 216 (216)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider                   ; work         ;
;       |lpm_divide:Div2|                   ; 381 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Div2                                                                                                   ; work         ;
;          |lpm_divide_rfm:auto_generated|  ; 381 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Div2|lpm_divide_rfm:auto_generated                                                                     ; work         ;
;             |sign_div_unsign_5nh:divider| ; 381 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider                                         ; work         ;
;                |alt_u_div_c5f:divider|    ; 381 (381)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider                   ; work         ;
;       |lpm_divide:Div3|                   ; 754 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Div3                                                                                                   ; work         ;
;          |lpm_divide_vfm:auto_generated|  ; 754 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Div3|lpm_divide_vfm:auto_generated                                                                     ; work         ;
;             |sign_div_unsign_9nh:divider| ; 754 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Div3|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider                                         ; work         ;
;                |alt_u_div_k5f:divider|    ; 754 (754)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Div3|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                   ; work         ;
;       |lpm_divide:Mod0|                   ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Mod0                                                                                                   ; work         ;
;          |lpm_divide_i6m:auto_generated|  ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Mod0|lpm_divide_i6m:auto_generated                                                                     ; work         ;
;             |sign_div_unsign_plh:divider| ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Mod0|lpm_divide_i6m:auto_generated|sign_div_unsign_plh:divider                                         ; work         ;
;                |alt_u_div_k2f:divider|    ; 150 (150)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Mod0|lpm_divide_i6m:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider                   ; work         ;
;       |lpm_divide:Mod1|                   ; 188 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Mod1                                                                                                   ; work         ;
;          |lpm_divide_l6m:auto_generated|  ; 188 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Mod1|lpm_divide_l6m:auto_generated                                                                     ; work         ;
;             |sign_div_unsign_slh:divider| ; 188 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Mod1|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider                                         ; work         ;
;                |alt_u_div_q2f:divider|    ; 188 (188)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Mod1|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider                   ; work         ;
;       |lpm_divide:Mod2|                   ; 172 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Mod2                                                                                                   ; work         ;
;          |lpm_divide_v7m:auto_generated|  ; 172 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Mod2|lpm_divide_v7m:auto_generated                                                                     ; work         ;
;             |sign_div_unsign_6nh:divider| ; 172 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Mod2|lpm_divide_v7m:auto_generated|sign_div_unsign_6nh:divider                                         ; work         ;
;                |alt_u_div_e5f:divider|    ; 172 (172)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Mod2|lpm_divide_v7m:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_e5f:divider                   ; work         ;
;       |lpm_divide:Mod3|                   ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Mod3                                                                                                   ; work         ;
;          |lpm_divide_38m:auto_generated|  ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Mod3|lpm_divide_38m:auto_generated                                                                     ; work         ;
;             |sign_div_unsign_anh:divider| ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Mod3|lpm_divide_38m:auto_generated|sign_div_unsign_anh:divider                                         ; work         ;
;                |alt_u_div_m5f:divider|    ; 67 (67)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_divide:Mod3|lpm_divide_38m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_m5f:divider                   ; work         ;
;       |lpm_mult:Mult1|                    ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_mult:Mult1                                                                                                    ; work         ;
;          |multcore:mult_core|             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_mult:Mult1|multcore:mult_core                                                                                 ; work         ;
;       |lpm_mult:Mult2|                    ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_mult:Mult2                                                                                                    ; work         ;
;          |multcore:mult_core|             ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|disp_dec:inst8|lpm_mult:Mult2|multcore:mult_core                                                                                 ; work         ;
;    |dm:inst10|                            ; 369 (369)         ; 197 (197)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|dm:inst10                                                                                                                        ; work         ;
;    |latch_8:inst1|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|latch_8:inst1                                                                                                                    ; work         ;
;    |latch_8:inst2|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|latch_8:inst2                                                                                                                    ; work         ;
;    |latch_8:inst3|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|latch_8:inst3                                                                                                                    ; work         ;
;    |latch_8:inst5|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|latch_8:inst5                                                                                                                    ; work         ;
;    |mux:inst13|                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|mux:inst13                                                                                                                       ; work         ;
;    |mux:inst14|                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|mux:inst14                                                                                                                       ; work         ;
;    |mux:inst17|                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|mux:inst17                                                                                                                       ; work         ;
;    |mux_2x:inst11|                        ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|mux_2x:inst11                                                                                                                    ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 250   ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 26    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |Block1|dm:inst10|addr[7]   ;
; 11:1               ; 16 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; Yes        ; |Block1|dm:inst10|dout[1]   ;
; 11:1               ; 15 bits   ; 105 LEs       ; 90 LEs               ; 15 LEs                 ; Yes        ; |Block1|ALU16:inst|cout[11] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Block1|dm:inst10|dmem~312  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Block1|dm:inst10|dmem~321  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Block1|dm:inst10|dmem~337  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Block1|dm:inst10|dmem~353  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Block1|dm:inst10|dmem~381  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Block1|dm:inst10|dmem~388  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Block1|dm:inst10|dmem~412  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Block1|dm:inst10|dmem~417  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Block1|dm:inst10|dmem~439  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Block1|dm:inst10|dmem~462  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 14             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_vfm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 10             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_rfm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 7              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_hem ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_eem ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_i6m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_mult:Mult0        ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15         ; Untyped             ;
; LPM_WIDTHB                                     ; 15         ; Untyped             ;
; LPM_WIDTHP                                     ; 30         ; Untyped             ;
; LPM_WIDTHR                                     ; 30         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_4v01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                           ;
; LPM_WIDTHD             ; 15             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_1gm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_mult:Mult2    ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 10         ; Untyped             ;
; LPM_WIDTHP                                     ; 14         ; Untyped             ;
; LPM_WIDTHR                                     ; 14         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_mult:Mult1    ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 7          ; Untyped             ;
; LPM_WIDTHP                                     ; 11         ; Untyped             ;
; LPM_WIDTHR                                     ; 11         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                               ;
; LPM_WIDTHD             ; 10             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_v7m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                               ;
; LPM_WIDTHD             ; 7              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_l6m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div10 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                            ;
; LPM_WIDTHD             ; 16             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_4gm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Mod3 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                               ;
; LPM_WIDTHD             ; 14             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_38m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div9 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                           ;
; LPM_WIDTHD             ; 16             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_4gm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp_dec:inst8|lpm_divide:Mod4 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                               ;
; LPM_WIDTHD             ; 17             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_68m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div8 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                           ;
; LPM_WIDTHD             ; 16             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_4gm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div7 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                           ;
; LPM_WIDTHD             ; 16             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_4gm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div6 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                           ;
; LPM_WIDTHD             ; 16             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_4gm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div5 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                           ;
; LPM_WIDTHD             ; 16             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_4gm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                           ;
; LPM_WIDTHD             ; 16             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_4gm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                           ;
; LPM_WIDTHD             ; 16             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_4gm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                           ;
; LPM_WIDTHD             ; 16             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_4gm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU16:inst|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                           ;
; LPM_WIDTHD             ; 15             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_6gm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 3                             ;
; Entity Instance                       ; ALU16:inst|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 15                            ;
;     -- LPM_WIDTHB                     ; 15                            ;
;     -- LPM_WIDTHP                     ; 30                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; disp_dec:inst8|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 4                             ;
;     -- LPM_WIDTHB                     ; 10                            ;
;     -- LPM_WIDTHP                     ; 14                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                           ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; disp_dec:inst8|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 4                             ;
;     -- LPM_WIDTHB                     ; 7                             ;
;     -- LPM_WIDTHP                     ; 11                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                           ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Thu Jul 04 16:01:20 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALUversion -c ALUversion
Info: Found 1 design units, including 1 entities, in source file ALU16.v
    Info: Found entity 1: ALU16
Info: Found 1 design units, including 1 entities, in source file Block1.bdf
    Info: Found entity 1: Block1
Info: Found 1 design units, including 1 entities, in source file latch_8.v
    Info: Found entity 1: latch_8
Warning: Entity "mux" obtained from "C:/Users/SOPC/Desktop/Version1/mux.v" instead of from Quartus II megafunction library
Info: Found 1 design units, including 1 entities, in source file mux.v
    Info: Found entity 1: mux
Info: Found 1 design units, including 1 entities, in source file dm.v
    Info: Found entity 1: dm
Info: Found 1 design units, including 1 entities, in source file mux_2x.v
    Info: Found entity 1: mux_2x
Info: Found 1 design units, including 1 entities, in source file dual_hex.v
    Info: Found entity 1: dual_hex
Info: Found 1 design units, including 1 entities, in source file disp_dec.v
    Info: Found entity 1: disp_dec
Info: Found 1 design units, including 1 entities, in source file seg_decoder.v
    Info: Found entity 1: seg_decoder
Info: Found 1 design units, including 1 entities, in source file seg_sign.v
    Info: Found entity 1: seg_sign
Info: Found 1 design units, including 1 entities, in source file decoder2_4.v
    Info: Found entity 1: decoder2_4
Info: Elaborating entity "Block1" for the top level hierarchy
Info: Elaborating entity "ALU16" for hierarchy "ALU16:inst"
Warning (10230): Verilog HDL assignment warning at ALU16.v(168): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at ALU16.v(169): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at ALU16.v(170): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at ALU16.v(171): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at ALU16.v(172): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at ALU16.v(173): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at ALU16.v(174): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at ALU16.v(175): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at ALU16.v(176): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at ALU16.v(177): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "mux" for hierarchy "mux:inst13"
Info: Elaborating entity "latch_8" for hierarchy "latch_8:inst1"
Info: Elaborating entity "decoder2_4" for hierarchy "decoder2_4:inst9"
Info: Elaborating entity "dm" for hierarchy "dm:inst10"
Info: Elaborating entity "disp_dec" for hierarchy "disp_dec:inst8"
Warning (10230): Verilog HDL assignment warning at disp_dec.v(11): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at disp_dec.v(12): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at disp_dec.v(13): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at disp_dec.v(14): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at disp_dec.v(15): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "dual_hex" for hierarchy "disp_dec:inst8|dual_hex:ul"
Info: Elaborating entity "seg_decoder" for hierarchy "disp_dec:inst8|dual_hex:ul|seg_decoder:ul"
Info: Elaborating entity "mux_2x" for hierarchy "mux_2x:inst11"
Info: Elaborating entity "seg_sign" for hierarchy "seg_sign:inst12"
Info: Inferred 23 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disp_dec:inst8|Div3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disp_dec:inst8|Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disp_dec:inst8|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disp_dec:inst8|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disp_dec:inst8|Mod0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALU16:inst|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU16:inst|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "disp_dec:inst8|Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "disp_dec:inst8|Mult1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disp_dec:inst8|Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disp_dec:inst8|Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU16:inst|Div10"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disp_dec:inst8|Mod3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU16:inst|Div9"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disp_dec:inst8|Mod4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU16:inst|Div8"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU16:inst|Div7"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU16:inst|Div6"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU16:inst|Div5"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU16:inst|Div4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU16:inst|Div3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU16:inst|Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU16:inst|Div1"
Info: Elaborated megafunction instantiation "disp_dec:inst8|lpm_divide:Div3"
Info: Instantiated megafunction "disp_dec:inst8|lpm_divide:Div3" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "14"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf
    Info: Found entity 1: lpm_divide_vfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info: Found entity 1: sign_div_unsign_9nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info: Found entity 1: alt_u_div_k5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "disp_dec:inst8|lpm_divide:Div2"
Info: Instantiated megafunction "disp_dec:inst8|lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf
    Info: Found entity 1: lpm_divide_rfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info: Found entity 1: sign_div_unsign_5nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf
    Info: Found entity 1: alt_u_div_c5f
Info: Elaborated megafunction instantiation "disp_dec:inst8|lpm_divide:Div1"
Info: Instantiated megafunction "disp_dec:inst8|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf
    Info: Found entity 1: lpm_divide_hem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info: Found entity 1: sign_div_unsign_rlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info: Found entity 1: alt_u_div_o2f
Info: Elaborated megafunction instantiation "disp_dec:inst8|lpm_divide:Div0"
Info: Instantiated megafunction "disp_dec:inst8|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf
    Info: Found entity 1: lpm_divide_eem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info: Found entity 1: sign_div_unsign_olh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info: Found entity 1: alt_u_div_i2f
Info: Elaborated megafunction instantiation "disp_dec:inst8|lpm_divide:Mod0"
Info: Instantiated megafunction "disp_dec:inst8|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "15"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_i6m.tdf
    Info: Found entity 1: lpm_divide_i6m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info: Found entity 1: sign_div_unsign_plh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info: Found entity 1: alt_u_div_k2f
Info: Elaborated megafunction instantiation "ALU16:inst|lpm_mult:Mult0"
Info: Instantiated megafunction "ALU16:inst|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "15"
    Info: Parameter "LPM_WIDTHB" = "15"
    Info: Parameter "LPM_WIDTHP" = "30"
    Info: Parameter "LPM_WIDTHR" = "30"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_4v01.tdf
    Info: Found entity 1: mult_4v01
Info: Elaborated megafunction instantiation "ALU16:inst|lpm_divide:Div0"
Info: Instantiated megafunction "ALU16:inst|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "15"
    Info: Parameter "LPM_WIDTHD" = "15"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1gm.tdf
    Info: Found entity 1: lpm_divide_1gm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info: Found entity 1: sign_div_unsign_cnh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf
    Info: Found entity 1: alt_u_div_p5f
Info: Elaborated megafunction instantiation "disp_dec:inst8|lpm_mult:Mult2"
Info: Instantiated megafunction "disp_dec:inst8|lpm_mult:Mult2" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "4"
    Info: Parameter "LPM_WIDTHB" = "10"
    Info: Parameter "LPM_WIDTHP" = "14"
    Info: Parameter "LPM_WIDTHR" = "14"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Elaborated megafunction instantiation "disp_dec:inst8|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "disp_dec:inst8|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "disp_dec:inst8|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "disp_dec:inst8|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "disp_dec:inst8|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "disp_dec:inst8|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "disp_dec:inst8|lpm_mult:Mult1"
Info: Instantiated megafunction "disp_dec:inst8|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "4"
    Info: Parameter "LPM_WIDTHB" = "7"
    Info: Parameter "LPM_WIDTHP" = "11"
    Info: Parameter "LPM_WIDTHR" = "11"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Elaborated megafunction instantiation "disp_dec:inst8|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "disp_dec:inst8|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "disp_dec:inst8|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "disp_dec:inst8|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "disp_dec:inst8|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "disp_dec:inst8|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "disp_dec:inst8|lpm_divide:Mod2"
Info: Instantiated megafunction "disp_dec:inst8|lpm_divide:Mod2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "15"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_v7m.tdf
    Info: Found entity 1: lpm_divide_v7m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info: Found entity 1: sign_div_unsign_6nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_e5f.tdf
    Info: Found entity 1: alt_u_div_e5f
Info: Elaborated megafunction instantiation "disp_dec:inst8|lpm_divide:Mod1"
Info: Instantiated megafunction "disp_dec:inst8|lpm_divide:Mod1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "15"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_l6m.tdf
    Info: Found entity 1: lpm_divide_l6m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info: Found entity 1: sign_div_unsign_slh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf
    Info: Found entity 1: alt_u_div_q2f
Info: Elaborated megafunction instantiation "ALU16:inst|lpm_divide:Div10"
Info: Instantiated megafunction "ALU16:inst|lpm_divide:Div10" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "17"
    Info: Parameter "LPM_WIDTHD" = "16"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_4gm.tdf
    Info: Found entity 1: lpm_divide_4gm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info: Found entity 1: sign_div_unsign_enh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_u5f.tdf
    Info: Found entity 1: alt_u_div_u5f
Info: Elaborated megafunction instantiation "disp_dec:inst8|lpm_divide:Mod3"
Info: Instantiated megafunction "disp_dec:inst8|lpm_divide:Mod3" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "15"
    Info: Parameter "LPM_WIDTHD" = "14"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_38m.tdf
    Info: Found entity 1: lpm_divide_38m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info: Found entity 1: sign_div_unsign_anh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_m5f.tdf
    Info: Found entity 1: alt_u_div_m5f
Info: Elaborated megafunction instantiation "disp_dec:inst8|lpm_divide:Mod4"
Info: Instantiated megafunction "disp_dec:inst8|lpm_divide:Mod4" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "15"
    Info: Parameter "LPM_WIDTHD" = "17"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_68m.tdf
    Info: Found entity 1: lpm_divide_68m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf
    Info: Found entity 1: sign_div_unsign_fnh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_06f.tdf
    Info: Found entity 1: alt_u_div_06f
Info: Elaborated megafunction instantiation "ALU16:inst|lpm_divide:Div1"
Info: Instantiated megafunction "ALU16:inst|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "17"
    Info: Parameter "LPM_WIDTHD" = "15"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_6gm.tdf
    Info: Found entity 1: lpm_divide_6gm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf
    Info: Found entity 1: sign_div_unsign_gnh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t5f.tdf
    Info: Found entity 1: alt_u_div_t5f
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "SEG7_5[39]" is stuck at VCC
    Warning (13410): Pin "SEG7_5[31]" is stuck at VCC
    Warning (13410): Pin "SEG7_5[23]" is stuck at VCC
    Warning (13410): Pin "SEG7_5[15]" is stuck at VCC
    Warning (13410): Pin "SEG7_5[7]" is stuck at VCC
    Warning (13410): Pin "seg7_6[7]" is stuck at VCC
    Warning (13410): Pin "seg7_6[5]" is stuck at VCC
    Warning (13410): Pin "seg7_6[4]" is stuck at VCC
    Warning (13410): Pin "seg7_6[3]" is stuck at VCC
    Warning (13410): Pin "seg7_6[2]" is stuck at VCC
    Warning (13410): Pin "seg7_6[1]" is stuck at VCC
    Warning (13410): Pin "seg7_6[0]" is stuck at VCC
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "disp_dec:inst8|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_19_result_int[2]~42"
    Info (17048): Logic cell "disp_dec:inst8|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_19_result_int[1]~44"
Info: Generated suppressed messages file C:/Users/SOPC/Desktop/Version1/ALUversion.map.smsg
Info: Implemented 6863 device resources after synthesis - the final resource count might be different
    Info: Implemented 21 input pins
    Info: Implemented 74 output pins
    Info: Implemented 6766 logic cells
    Info: Implemented 2 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 281 megabytes
    Info: Processing ended: Thu Jul 04 16:01:57 2019
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/SOPC/Desktop/Version1/ALUversion.map.smsg.


