
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47 (git sha1 647d61dd9, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Executing script file `design_prep.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module simple_formal.
Found 0 SCCs in module simple.
Found 0 SCCs.

3. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

5. Executing ASYNC2SYNC pass.

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_formal..
Finding unused cells or wires in module \simple..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

7. Executing FORMALFF pass.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple..
Finding unused cells or wires in module \simple_formal..

9. Executing CHECK pass (checking for obvious problems).
Checking module simple...
Checking module simple_formal...
Found and reported 0 problems.

10. Executing SETUNDEF pass (replace undef values with defined constants).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple.
Optimizing module simple_formal.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple'.
Finding identical cells in module `\simple_formal'.
Removed a total of 0 cells.

11.3. Executing OPT_DFF pass (perform DFF optimizations).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple..
Finding unused cells or wires in module \simple_formal..

11.5. Finished fast OPT passes.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple..
Finding unused cells or wires in module \simple_formal..

13. Executing RTLIL backend.
Output filename: ../model/design_prep.il

End of script. Logfile hash: 179ac9d34e, CPU: user 0.01s system 0.01s, MEM: 15.75 MB peak
Yosys 0.47 (git sha1 647d61dd9, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 38% 4x opt_clean (0 sec), 11% 1x opt_expr (0 sec), ...
