#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 3;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffff12892c0 .scope module, "BUF" "BUF" 2 2;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7faddbae0018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7ffff123b910 .functor BUFZ 1, o0x7faddbae0018, C4<0>, C4<0>, C4<0>;
v0x7ffff128f430_0 .net "A", 0 0, o0x7faddbae0018;  0 drivers
v0x7ffff128f970_0 .net "Y", 0 0, L_0x7ffff123b910;  1 drivers
S_0x7ffff126e740 .scope module, "BancoPruebas" "BancoPruebas" 3 8;
 .timescale 0 -3;
v0x7ffff12c2690_0 .net "clk", 0 0, v0x7ffff12c1f30_0;  1 drivers
v0x7ffff12c2750_0 .net "data_conductual", 1 0, v0x7ffff12710a0_0;  1 drivers
v0x7ffff12c2810_0 .net "data_estructural", 1 0, L_0x7ffff12c4520;  1 drivers
v0x7ffff12c2900_0 .net "data_in0", 1 0, v0x7ffff12c21c0_0;  1 drivers
v0x7ffff12c29c0_0 .net "data_in1", 1 0, v0x7ffff12c2260_0;  1 drivers
v0x7ffff12c2ad0_0 .net "reset_L", 0 0, v0x7ffff12c23a0_0;  1 drivers
v0x7ffff12c2b70_0 .net "selector", 0 0, v0x7ffff12c24d0_0;  1 drivers
S_0x7ffff12ac340 .scope module, "p_conductual" "mux" 3 12, 4 1 0, S_0x7ffff126e740;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out"
v0x7ffff12903f0_0 .net "clk", 0 0, v0x7ffff12c1f30_0;  alias, 1 drivers
v0x7ffff12905e0_0 .net "data_in0", 1 0, v0x7ffff12c21c0_0;  alias, 1 drivers
v0x7ffff128b750_0 .net "data_in1", 1 0, v0x7ffff12c2260_0;  alias, 1 drivers
v0x7ffff12710a0_0 .var "data_out", 1 0;
v0x7ffff12ac650_0 .net "reset_L", 0 0, v0x7ffff12c23a0_0;  alias, 1 drivers
v0x7ffff12ac760_0 .var "salMux1", 1 0;
v0x7ffff12ac840_0 .net "selector", 0 0, v0x7ffff12c24d0_0;  alias, 1 drivers
E_0x7ffff1280280 .event posedge, v0x7ffff12903f0_0;
E_0x7ffff123ac50 .event edge, v0x7ffff12ac840_0, v0x7ffff12905e0_0, v0x7ffff128b750_0;
S_0x7ffff12ac9c0 .scope module, "p_nodelay" "mux_nodelay" 3 22, 5 5 0, S_0x7ffff126e740;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out"
v0x7ffff12c0c50_0 .net "_00_", 1 0, L_0x7ffff12c4260;  1 drivers
v0x7ffff12c0f90_0 .net "_01_", 0 0, L_0x7ffff128c730;  1 drivers
v0x7ffff12c10a0_0 .net "_02_", 0 0, L_0x7ffff12c3410;  1 drivers
v0x7ffff12c1190_0 .net "_03_", 0 0, L_0x7ffff12c36e0;  1 drivers
v0x7ffff12c1280_0 .net "_04_", 0 0, L_0x7ffff12c3890;  1 drivers
v0x7ffff12c13c0_0 .net "_05_", 0 0, L_0x7ffff12c3bd0;  1 drivers
v0x7ffff12c14b0_0 .net "_06_", 0 0, L_0x7ffff12c3de0;  1 drivers
v0x7ffff12c15a0_0 .net "_07_", 0 0, L_0x7ffff12c3f90;  1 drivers
v0x7ffff12c1690_0 .net "_08_", 0 0, L_0x7ffff128c6c0;  1 drivers
v0x7ffff12c1730_0 .net "clk", 0 0, v0x7ffff12c1f30_0;  alias, 1 drivers
v0x7ffff12c17d0_0 .net "data_in0", 1 0, v0x7ffff12c21c0_0;  alias, 1 drivers
v0x7ffff12c1890_0 .net "data_in1", 1 0, v0x7ffff12c2260_0;  alias, 1 drivers
v0x7ffff12c1950_0 .net "data_out", 1 0, L_0x7ffff12c4520;  alias, 1 drivers
v0x7ffff12c1a30_0 .net "reset_L", 0 0, v0x7ffff12c23a0_0;  alias, 1 drivers
v0x7ffff12c1af0_0 .net "selector", 0 0, v0x7ffff12c24d0_0;  alias, 1 drivers
L_0x7ffff12c3120 .part v0x7ffff12c2260_0, 0, 1;
L_0x7ffff12c32e0 .part v0x7ffff12c2260_0, 1, 1;
L_0x7ffff12c34d0 .part v0x7ffff12c21c0_0, 1, 1;
L_0x7ffff12c3c40 .part v0x7ffff12c21c0_0, 0, 1;
L_0x7ffff12c4260 .concat8 [ 1 1 0 0], L_0x7ffff12c41d0, L_0x7ffff12c3ad0;
L_0x7ffff12c4350 .part L_0x7ffff12c4260, 0, 1;
L_0x7ffff12c4480 .part L_0x7ffff12c4260, 1, 1;
L_0x7ffff12c4520 .concat8 [ 1 1 0 0], v0x7ffff12c05f0_0, v0x7ffff12c0b30_0;
S_0x7ffff12bcc60 .scope module, "_09_" "NOT" 5 32, 2 8 0, S_0x7ffff12ac9c0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x7ffff128c6c0 .functor NOT 1, L_0x7ffff12c3120, C4<0>, C4<0>, C4<0>;
v0x7ffff12bce90_0 .net "A", 0 0, L_0x7ffff12c3120;  1 drivers
v0x7ffff12bcf70_0 .net "Y", 0 0, L_0x7ffff128c6c0;  alias, 1 drivers
S_0x7ffff12bd090 .scope module, "_10_" "NOT" 5 36, 2 8 0, S_0x7ffff12ac9c0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x7ffff128c730 .functor NOT 1, L_0x7ffff12c32e0, C4<0>, C4<0>, C4<0>;
v0x7ffff12bd2a0_0 .net "A", 0 0, L_0x7ffff12c32e0;  1 drivers
v0x7ffff12bd380_0 .net "Y", 0 0, L_0x7ffff128c730;  alias, 1 drivers
S_0x7ffff12bd4a0 .scope module, "_11_" "NOR" 5 40, 2 20 0, S_0x7ffff12ac9c0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7ffff12c3380 .functor OR 1, v0x7ffff12c24d0_0, L_0x7ffff12c34d0, C4<0>, C4<0>;
L_0x7ffff12c3410 .functor NOT 1, L_0x7ffff12c3380, C4<0>, C4<0>, C4<0>;
v0x7ffff12bd6c0_0 .net "A", 0 0, v0x7ffff12c24d0_0;  alias, 1 drivers
v0x7ffff12bd760_0 .net "B", 0 0, L_0x7ffff12c34d0;  1 drivers
v0x7ffff12bd800_0 .net "Y", 0 0, L_0x7ffff12c3410;  alias, 1 drivers
v0x7ffff12bd8a0_0 .net *"_s0", 0 0, L_0x7ffff12c3380;  1 drivers
S_0x7ffff12bda00 .scope module, "_12_" "NAND" 5 45, 2 14 0, S_0x7ffff12ac9c0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7ffff12c35c0 .functor AND 1, v0x7ffff12c24d0_0, L_0x7ffff128c730, C4<1>, C4<1>;
L_0x7ffff12c36e0 .functor NOT 1, L_0x7ffff12c35c0, C4<0>, C4<0>, C4<0>;
v0x7ffff12bdc20_0 .net "A", 0 0, v0x7ffff12c24d0_0;  alias, 1 drivers
v0x7ffff12bdd30_0 .net "B", 0 0, L_0x7ffff128c730;  alias, 1 drivers
v0x7ffff12bddf0_0 .net "Y", 0 0, L_0x7ffff12c36e0;  alias, 1 drivers
v0x7ffff12bdec0_0 .net *"_s0", 0 0, L_0x7ffff12c35c0;  1 drivers
S_0x7ffff12bdfe0 .scope module, "_13_" "NAND" 5 50, 2 14 0, S_0x7ffff12ac9c0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7ffff12c3770 .functor AND 1, v0x7ffff12c23a0_0, L_0x7ffff12c36e0, C4<1>, C4<1>;
L_0x7ffff12c3890 .functor NOT 1, L_0x7ffff12c3770, C4<0>, C4<0>, C4<0>;
v0x7ffff12be250_0 .net "A", 0 0, v0x7ffff12c23a0_0;  alias, 1 drivers
v0x7ffff12be310_0 .net "B", 0 0, L_0x7ffff12c36e0;  alias, 1 drivers
v0x7ffff12be3e0_0 .net "Y", 0 0, L_0x7ffff12c3890;  alias, 1 drivers
v0x7ffff12be4b0_0 .net *"_s0", 0 0, L_0x7ffff12c3770;  1 drivers
S_0x7ffff12be5d0 .scope module, "_14_" "NOR" 5 55, 2 20 0, S_0x7ffff12ac9c0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7ffff12c3920 .functor OR 1, L_0x7ffff12c3410, L_0x7ffff12c3890, C4<0>, C4<0>;
L_0x7ffff12c3ad0 .functor NOT 1, L_0x7ffff12c3920, C4<0>, C4<0>, C4<0>;
v0x7ffff12be7f0_0 .net "A", 0 0, L_0x7ffff12c3410;  alias, 1 drivers
v0x7ffff12be8e0_0 .net "B", 0 0, L_0x7ffff12c3890;  alias, 1 drivers
v0x7ffff12be9b0_0 .net "Y", 0 0, L_0x7ffff12c3ad0;  1 drivers
v0x7ffff12bea80_0 .net *"_s0", 0 0, L_0x7ffff12c3920;  1 drivers
S_0x7ffff12beba0 .scope module, "_15_" "NOR" 5 60, 2 20 0, S_0x7ffff12ac9c0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7ffff12c3b60 .functor OR 1, L_0x7ffff12c3c40, v0x7ffff12c24d0_0, C4<0>, C4<0>;
L_0x7ffff12c3bd0 .functor NOT 1, L_0x7ffff12c3b60, C4<0>, C4<0>, C4<0>;
v0x7ffff12bedc0_0 .net "A", 0 0, L_0x7ffff12c3c40;  1 drivers
v0x7ffff12beea0_0 .net "B", 0 0, v0x7ffff12c24d0_0;  alias, 1 drivers
v0x7ffff12bef60_0 .net "Y", 0 0, L_0x7ffff12c3bd0;  alias, 1 drivers
v0x7ffff12bf030_0 .net *"_s0", 0 0, L_0x7ffff12c3b60;  1 drivers
S_0x7ffff12bf170 .scope module, "_16_" "NAND" 5 65, 2 14 0, S_0x7ffff12ac9c0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7ffff12c3ce0 .functor AND 1, L_0x7ffff128c6c0, v0x7ffff12c24d0_0, C4<1>, C4<1>;
L_0x7ffff12c3de0 .functor NOT 1, L_0x7ffff12c3ce0, C4<0>, C4<0>, C4<0>;
v0x7ffff12bf390_0 .net "A", 0 0, L_0x7ffff128c6c0;  alias, 1 drivers
v0x7ffff12bf480_0 .net "B", 0 0, v0x7ffff12c24d0_0;  alias, 1 drivers
v0x7ffff12bf520_0 .net "Y", 0 0, L_0x7ffff12c3de0;  alias, 1 drivers
v0x7ffff12bf5f0_0 .net *"_s0", 0 0, L_0x7ffff12c3ce0;  1 drivers
S_0x7ffff12bf730 .scope module, "_17_" "NAND" 5 70, 2 14 0, S_0x7ffff12ac9c0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7ffff12c3e70 .functor AND 1, v0x7ffff12c23a0_0, L_0x7ffff12c3de0, C4<1>, C4<1>;
L_0x7ffff12c3f90 .functor NOT 1, L_0x7ffff12c3e70, C4<0>, C4<0>, C4<0>;
v0x7ffff12bf8b0_0 .net "A", 0 0, v0x7ffff12c23a0_0;  alias, 1 drivers
v0x7ffff12bf9c0_0 .net "B", 0 0, L_0x7ffff12c3de0;  alias, 1 drivers
v0x7ffff12bfa80_0 .net "Y", 0 0, L_0x7ffff12c3f90;  alias, 1 drivers
v0x7ffff12bfb50_0 .net *"_s0", 0 0, L_0x7ffff12c3e70;  1 drivers
S_0x7ffff12bfc70 .scope module, "_18_" "NOR" 5 75, 2 20 0, S_0x7ffff12ac9c0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7ffff12c4020 .functor OR 1, L_0x7ffff12c3bd0, L_0x7ffff12c3f90, C4<0>, C4<0>;
L_0x7ffff12c41d0 .functor NOT 1, L_0x7ffff12c4020, C4<0>, C4<0>, C4<0>;
v0x7ffff12bfe90_0 .net "A", 0 0, L_0x7ffff12c3bd0;  alias, 1 drivers
v0x7ffff12bff80_0 .net "B", 0 0, L_0x7ffff12c3f90;  alias, 1 drivers
v0x7ffff12c0050_0 .net "Y", 0 0, L_0x7ffff12c41d0;  1 drivers
v0x7ffff12c0120_0 .net *"_s0", 0 0, L_0x7ffff12c4020;  1 drivers
S_0x7ffff12c0240 .scope module, "_19_" "DFF" 5 81, 2 26 0, S_0x7ffff12ac9c0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x7ffff12c0460_0 .net "C", 0 0, v0x7ffff12c1f30_0;  alias, 1 drivers
v0x7ffff12c0550_0 .net "D", 0 0, L_0x7ffff12c4350;  1 drivers
v0x7ffff12c05f0_0 .var "Q", 0 0;
S_0x7ffff12c0740 .scope module, "_20_" "DFF" 5 87, 2 26 0, S_0x7ffff12ac9c0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x7ffff12c0960_0 .net "C", 0 0, v0x7ffff12c1f30_0;  alias, 1 drivers
v0x7ffff12c0a70_0 .net "D", 0 0, L_0x7ffff12c4480;  1 drivers
v0x7ffff12c0b30_0 .var "Q", 0 0;
S_0x7ffff12c1cb0 .scope module, "probador" "probador" 3 33, 6 1 0, S_0x7ffff126e740;
 .timescale 0 -3;
    .port_info 0 /INPUT 2 "data_conductual"
    .port_info 1 /INPUT 2 "data_estructural"
    .port_info 2 /OUTPUT 1 "reset_L"
    .port_info 3 /OUTPUT 2 "data_in0"
    .port_info 4 /OUTPUT 2 "data_in1"
    .port_info 5 /OUTPUT 1 "selector"
    .port_info 6 /OUTPUT 1 "clk"
v0x7ffff12c1f30_0 .var "clk", 0 0;
v0x7ffff12c2060_0 .net "data_conductual", 0 1, v0x7ffff12710a0_0;  alias, 1 drivers
v0x7ffff12c2120_0 .net "data_estructural", 0 1, L_0x7ffff12c4520;  alias, 1 drivers
v0x7ffff12c21c0_0 .var "data_in0", 0 1;
v0x7ffff12c2260_0 .var "data_in1", 0 1;
v0x7ffff12c23a0_0 .var "reset_L", 0 0;
v0x7ffff12c24d0_0 .var "selector", 0 0;
S_0x7ffff128bb70 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7faddbae1158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffff12c2c50_0 .net "C", 0 0, o0x7faddbae1158;  0 drivers
o0x7faddbae1188 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffff12c2d30_0 .net "D", 0 0, o0x7faddbae1188;  0 drivers
v0x7ffff12c2df0_0 .var "Q", 0 0;
o0x7faddbae11e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffff12c2e90_0 .net "R", 0 0, o0x7faddbae11e8;  0 drivers
o0x7faddbae1218 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffff12c2f50_0 .net "S", 0 0, o0x7faddbae1218;  0 drivers
E_0x7ffff1291150 .event posedge, v0x7ffff12c2e90_0, v0x7ffff12c2f50_0, v0x7ffff12c2c50_0;
    .scope S_0x7ffff12ac340;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffff12ac760_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x7ffff12ac340;
T_1 ;
    %wait E_0x7ffff123ac50;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffff12ac760_0, 0, 2;
    %load/vec4 v0x7ffff12ac840_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7ffff12905e0_0;
    %store/vec4 v0x7ffff12ac760_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ffff128b750_0;
    %store/vec4 v0x7ffff12ac760_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ffff12ac340;
T_2 ;
    %wait E_0x7ffff1280280;
    %load/vec4 v0x7ffff12ac650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffff12710a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ffff12ac760_0;
    %assign/vec4 v0x7ffff12710a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffff12c0240;
T_3 ;
    %wait E_0x7ffff1280280;
    %load/vec4 v0x7ffff12c0550_0;
    %assign/vec4 v0x7ffff12c05f0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ffff12c0740;
T_4 ;
    %wait E_0x7ffff1280280;
    %load/vec4 v0x7ffff12c0a70_0;
    %assign/vec4 v0x7ffff12c0b30_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ffff12c1cb0;
T_5 ;
    %vpi_call 6 9 "$dumpfile", "mux.vcd" {0 0 0};
    %vpi_call 6 10 "$dumpvars" {0 0 0};
    %vpi_call 6 11 "$display", "\011\011\011clk,\011data_in0,\011data_in1,\011data_conductual,\011reset_L ,\011selector" {0 0 0};
    %vpi_call 6 13 "$monitor", $time, "\011%b\011%b\011\011%b\011\011%b\011\011%b \011\011%b", v0x7ffff12c1f30_0, v0x7ffff12c21c0_0, v0x7ffff12c2260_0, v0x7ffff12c2060_0, v0x7ffff12c23a0_0, v0x7ffff12c24d0_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x7ffff12c23a0_0, 0;
    %assign/vec4 v0x7ffff12c24d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %assign/vec4 v0x7ffff12c2260_0, 0;
    %assign/vec4 v0x7ffff12c21c0_0, 0;
    %wait E_0x7ffff1280280;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff12c23a0_0, 0;
    %wait E_0x7ffff1280280;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7ffff12c21c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ffff12c2260_0, 0;
    %wait E_0x7ffff1280280;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff12c24d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ffff12c21c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffff12c2260_0, 0;
    %wait E_0x7ffff1280280;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffff12c21c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ffff12c2260_0, 0;
    %wait E_0x7ffff1280280;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff12c24d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7ffff12c21c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7ffff12c2260_0, 0;
    %wait E_0x7ffff1280280;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff12c24d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffff12c21c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ffff12c2260_0, 0;
    %wait E_0x7ffff1280280;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff12c24d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ffff12c21c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffff12c2260_0, 0;
    %wait E_0x7ffff1280280;
    %wait E_0x7ffff1280280;
    %vpi_call 6 56 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7ffff12c1cb0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff12c1f30_0, 0;
    %end;
    .thread T_6;
    .scope S_0x7ffff12c1cb0;
T_7 ;
    %delay 4000, 0;
    %load/vec4 v0x7ffff12c1f30_0;
    %inv;
    %assign/vec4 v0x7ffff12c1f30_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ffff128bb70;
T_8 ;
    %wait E_0x7ffff1291150;
    %load/vec4 v0x7ffff12c2f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff12c2df0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7ffff12c2e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff12c2df0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7ffff12c2d30_0;
    %assign/vec4 v0x7ffff12c2df0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "BancoPruebaConductual_nodelay.v";
    "./mux.v";
    "./sintetizado_cmos.v";
    "./probador.v";
