module module_0 (
    output [id_1 : id_1] id_2,
    output [id_2 : id_1] id_3,
    output id_4,
    input logic id_5,
    input id_6,
    output logic [id_5 : id_1] id_7
);
  id_8 id_9 (
      .id_1(1'h0),
      .id_6(id_4)
  );
endmodule
