 
----------------------------- DISCLAIMER ------------------------------
The power reported here is an estimate of the actual power.
The actual power should be obtained using hardware power analysis tools.
The actual power depends on many factors beyond the control of the
estimator. These factors include but are not limited to 
technology process, standard cell library, synthesis tool quality,
synthesis scripts, optimization switches, MHz / performance goal,
and power goal. Furthermore, the power reported here is in pJ/cycle (uW/MHz)
for 0.13 micron lv technology.

Every attempt has been made to provide an accurate estimate, however,
the actual power may vary. TIE developer is advised to rely on the 
power estimate during the early phases of the design and validate the
estimated power using hardware synthesis tool as design attains maturity.
------------------------------ DISCLAIMER ------------------------------

  229731 TIE
            1271 TIE_decoder (0.55%)
               0 TIE_AR_Regfile [additional power] (0.00%)
            2253 TIE_reg_A_State (0.98%)
            2253 TIE_cordic_x_State (0.98%)
            2253 TIE_cordic_y_State (0.98%)
            2253 TIE_cordic_z_State (0.98%)
            2253 TIE_cordic_k_State (0.98%)
            2253 TIE_mask_out_State (0.98%)
            2253 TIE_ydiv2_out_State (0.98%)
            2253 TIE_xdiv2_out_State (0.98%)
              35 TIE_slot0_semantic_RUR_reg_A (0.02%)
              35 TIE_slot0_semantic_WUR_reg_A (0.02%)
              35 TIE_slot0_semantic_RUR_cordic_x (0.02%)
              35 TIE_slot0_semantic_WUR_cordic_x (0.02%)
              35 TIE_slot0_semantic_RUR_cordic_y (0.02%)
              35 TIE_slot0_semantic_WUR_cordic_y (0.02%)
              35 TIE_slot0_semantic_RUR_cordic_z (0.02%)
              35 TIE_slot0_semantic_WUR_cordic_z (0.02%)
              35 TIE_slot0_semantic_RUR_cordic_k (0.02%)
              35 TIE_slot0_semantic_WUR_cordic_k (0.02%)
              35 TIE_slot0_semantic_RUR_mask_out (0.02%)
              35 TIE_slot0_semantic_WUR_mask_out (0.02%)
              35 TIE_slot0_semantic_RUR_ydiv2_out (0.02%)
              35 TIE_slot0_semantic_WUR_ydiv2_out (0.02%)
              35 TIE_slot0_semantic_RUR_xdiv2_out (0.02%)
              35 TIE_slot0_semantic_WUR_xdiv2_out (0.02%)
           15357 TIE_slot0_semantic_tie_getbin (6.68%)
          137413 TIE_slot0_semantic_tie_add (59.81%)
              35 TIE_slot0_semantic_tie_cordic_init (0.02%)
           39291 TIE_slot0_semantic_tie_cordic_iterate (17.10%)
            1003 TIE_slot0_operand_opnd_tie_getbin_bin (0.44%)
            1003 TIE_slot0_operand_opnd_tie_getbin_a (0.44%)
            1003 TIE_slot0_operand_opnd_tie_add_in4 (0.44%)
            1003 TIE_slot0_operand_opnd_tie_add_in3 (0.44%)
            1003 TIE_slot0_operand_opnd_tie_add_in2 (0.44%)
            1003 TIE_slot0_operand_opnd_tie_add_in1 (0.44%)
            1003 TIE_slot0_operand_opnd_tie_cordic_init_y (0.44%)
            1003 TIE_slot0_operand_opnd_tie_cordic_init_x (0.44%)
            9756 TIE toplogic for muxing and pipeline management (4.25%)


  ACTIVATED BLOCK POWER BEGIN

  decoder     1.271 toplogic    9.756
  Instruction                            core semantic    state  regfile
  RUR_reg_A                               nop    0.035    0.000    0.000
  WUR_reg_A                               nop    0.035    2.253    0.000
  RUR_cordic_x                            nop    0.035    0.000    0.000
  WUR_cordic_x                            nop    0.035    2.253    0.000
  RUR_cordic_y                            nop    0.035    0.000    0.000
  WUR_cordic_y                            nop    0.035    2.253    0.000
  RUR_cordic_z                            nop    0.035    0.000    0.000
  WUR_cordic_z                            nop    0.035    2.253    0.000
  RUR_cordic_k                            nop    0.035    0.000    0.000
  WUR_cordic_k                            nop    0.035    2.253    0.000
  RUR_mask_out                            nop    0.035    0.000    0.000
  WUR_mask_out                            nop    0.035    2.253    0.000
  RUR_ydiv2_out                           nop    0.035    0.000    0.000
  WUR_ydiv2_out                           nop    0.035    2.253    0.000
  RUR_xdiv2_out                           nop    0.035    0.000    0.000
  WUR_xdiv2_out                           nop    0.035    2.253    0.000
  tie_getbin                              nop   15.357    0.000    0.000
  tie_add                                 nop  137.413    2.253    0.000
  tie_cordic_init                         nop    0.035    9.012    0.000
  tie_cordic_iterate                      nop   39.291   15.771    0.000


  ACTIVATED BLOCK POWER END



  INSTRUCTION POWER BEGIN

  rur.reg_a                               nop    0.031
  wur.reg_a                               nop    0.144
  rur.cordic_x                            nop    0.031
  wur.cordic_x                            nop    0.144
  rur.cordic_y                            nop    0.031
  wur.cordic_y                            nop    0.144
  rur.cordic_z                            nop    0.031
  wur.cordic_z                            nop    0.144
  rur.cordic_k                            nop    0.031
  wur.cordic_k                            nop    0.144
  rur.mask_out                            nop    0.031
  wur.mask_out                            nop    0.144
  rur.ydiv2_out                           nop    0.031
  wur.ydiv2_out                           nop    0.144
  rur.xdiv2_out                           nop    0.031
  wur.xdiv2_out                           nop    0.144
  tie_getbin                              nop   13.718
  tie_add                                 nop  122.864
  tie_cordic_init                         nop    0.482
  tie_cordic_iterate                      nop   35.887


  INSTRUCTION POWER END



cpu_seconds 0.04
