<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.15.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>scc: scc::memory&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt; Class Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">scc<span id="projectnumber">&#160;2025.09</span>
   </div>
   <div id="projectbrief">SystemC components library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.15.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('classscc_1_1memory.html','','classscc_1_1memory-members'); });
</script>
<div id="container">
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">scc::memory&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt; Class Template Reference</div></div>
</div><!--header-->
<div class="contents">

<p>simple TLM2.0 LT memory model  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="memory_8h_source.html">memory.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for scc::memory&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;:</div>
<div class="dyncontent">
<div class="center"><img src="classscc_1_1memory__inherit__graph.png" border="0" usemap="#ascc_1_1memory_3_01SIZE_00_01BUSWIDTH_00_01PAGE__ADDR__BITS_00_01USE__CYCLES_01_4_inherit__map" loading="lazy" alt="Inheritance graph"/></div>
<map name="ascc_1_1memory_3_01SIZE_00_01BUSWIDTH_00_01PAGE__ADDR__BITS_00_01USE__CYCLES_01_4_inherit__map" id="ascc_1_1memory_3_01SIZE_00_01BUSWIDTH_00_01PAGE__ADDR__BITS_00_01USE__CYCLES_01_4_inherit__map">
<area shape="rect" title="simple TLM2.0 LT memory model" alt="" coords="192,45,377,100"/>
<area shape="rect" href="classscc_1_1ticking__clock.html" title=" " alt="" coords="425,5,631,60"/>
<area shape="poly" title=" " alt="" coords="390,53,425,47,426,52,391,58"/>
<area shape="rect" href="classscc_1_1tickless__clock.html" title=" " alt="" coords="425,84,631,139"/>
<area shape="poly" title=" " alt="" coords="391,87,426,92,425,98,390,92"/>
<area shape="rect" title=" " alt="" coords="5,60,144,85"/>
<area shape="poly" title=" " alt="" coords="158,70,192,70,192,75,158,75"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for scc::memory&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;:</div>
<div class="dyncontent">
<div class="center"><img src="classscc_1_1memory__coll__graph.png" border="0" usemap="#ascc_1_1memory_3_01SIZE_00_01BUSWIDTH_00_01PAGE__ADDR__BITS_00_01USE__CYCLES_01_4_coll__map" loading="lazy" alt="Collaboration graph"/></div>
<map name="ascc_1_1memory_3_01SIZE_00_01BUSWIDTH_00_01PAGE__ADDR__BITS_00_01USE__CYCLES_01_4_coll__map" id="ascc_1_1memory_3_01SIZE_00_01BUSWIDTH_00_01PAGE__ADDR__BITS_00_01USE__CYCLES_01_4_coll__map">
<area shape="rect" title="simple TLM2.0 LT memory model" alt="" coords="633,91,819,145"/>
<area shape="rect" title=" " alt="" coords="330,5,469,31"/>
<area shape="poly" title=" " alt="" coords="479,31,543,47,610,66,666,88,665,93,608,71,542,52,477,36"/>
<area shape="rect" href="classtlm_1_1scc_1_1target__mixin.html" title=" " alt="" coords="318,55,481,109"/>
<area shape="poly" title=" " alt="" coords="494,90,633,105,633,110,494,95"/>
<area shape="rect" title=" " alt="" coords="23,62,173,102"/>
<area shape="poly" title=" " alt="" coords="187,79,318,79,318,85,187,85"/>
<area shape="rect" href="classutil_1_1sparse__array.html" title=" " alt="" coords="328,134,471,174"/>
<area shape="poly" title=" " alt="" coords="484,143,609,130,632,127,633,133,610,135,485,149"/>
<area shape="rect" href="classutil_1_1range__lut.html" title=" " alt="" coords="304,198,495,238"/>
<area shape="poly" title=" " alt="" coords="507,195,608,167,669,143,671,148,610,173,509,200"/>
<area shape="rect" href="structscc_1_1memory_1_1host__map__entry.html" title=" " alt="" coords="5,183,191,253"/>
<area shape="poly" title=" " alt="" coords="205,215,304,215,304,221,205,221"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-nested-classes" class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:host_5Fmap_5Fentry" id="r_host_5Fmap_5Fentry"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscc_1_1memory_1_1host__map__entry.html">host_map_entry</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-pub-types" class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:af09e9383c739cbdcb7773be3857e31a2" id="r_af09e9383c739cbdcb7773be3857e31a2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af09e9383c739cbdcb7773be3857e31a2">delay_type</a> = typename <a class="el" href="structscc_1_1delay__spec__type.html">delay_spec_type</a>&lt;USE_CYCLES&gt;::type</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-pub-methods" class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af75e83ad446e375408b7506def7e6105" id="r_af75e83ad446e375408b7506def7e6105"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af75e83ad446e375408b7506def7e6105">memory</a> (const sc_core::sc_module_name &amp;nm)</td></tr>
<tr class="memitem:a9e95d3ec25322c020273b305aea7242d" id="r_a9e95d3ec25322c020273b305aea7242d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e95d3ec25322c020273b305aea7242d">set_operation_callback</a> (std::function&lt; int(<a class="el" href="#af75e83ad446e375408b7506def7e6105">memory</a>&lt; SIZE, BUSWIDTH &gt; &amp;, tlm::tlm_generic_payload &amp;, sc_core::sc_time &amp;delay)&gt; cb)</td></tr>
<tr class="memdesc:a9e95d3ec25322c020273b305aea7242d"><td class="mdescLeft">&#160;</td><td class="mdescRight">allows to register a callback or functor being invoked upon an access to the memory  <br /></td></tr>
<tr class="memitem:a0109255ac77e8ceeb8c1a3a22bc3373b" id="r_a0109255ac77e8ceeb8c1a3a22bc3373b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0109255ac77e8ceeb8c1a3a22bc3373b">set_dmi_callback</a> (std::function&lt; bool(<a class="el" href="#af75e83ad446e375408b7506def7e6105">memory</a>&lt; SIZE, BUSWIDTH &gt; &amp;, tlm::tlm_generic_payload &amp;, tlm::tlm_dmi &amp;)&gt; cb)</td></tr>
<tr class="memdesc:a0109255ac77e8ceeb8c1a3a22bc3373b"><td class="mdescLeft">&#160;</td><td class="mdescRight">allows to register a callback or functor being invoked upon a direct memory access (DMI) to the memory  <br /></td></tr>
<tr class="memitem:aa53e0821463b77bf9efd099c0d0eb2e9" id="r_aa53e0821463b77bf9efd099c0d0eb2e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa53e0821463b77bf9efd099c0d0eb2e9">map_host_memory</a> (uint64_t base, uint64_t size, uint8_t *ptr)</td></tr>
<tr class="memdesc:aa53e0821463b77bf9efd099c0d0eb2e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">maps a given memory into the address range of the TLM memory  <br /></td></tr>
<tr class="memitem:a60a1a8e55b2b351fa39a6fc6fa4dcbeb" id="r_a60a1a8e55b2b351fa39a6fc6fa4dcbeb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60a1a8e55b2b351fa39a6fc6fa4dcbeb">unmap_host_memory</a> (uint64_t base, uint64_t size)</td></tr>
<tr class="memdesc:a60a1a8e55b2b351fa39a6fc6fa4dcbeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">unmpas a host memory mapped into the address range of the TLM memory  <br /></td></tr>
<tr class="memitem:a1435f2eca492121ef54061cf37841727" id="r_a1435f2eca492121ef54061cf37841727"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1435f2eca492121ef54061cf37841727">handle_operation</a> (tlm::tlm_generic_payload &amp;trans, sc_core::sc_time &amp;delay)</td></tr>
<tr class="memdesc:a1435f2eca492121ef54061cf37841727"><td class="mdescLeft">&#160;</td><td class="mdescRight">! handle the memory operation independent on interface function used  <br /></td></tr>
<tr class="memitem:ada3883568c630164cf8680368ba975f0" id="r_ada3883568c630164cf8680368ba975f0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada3883568c630164cf8680368ba975f0">handle_dmi</a> (tlm::tlm_generic_payload &amp;gp, tlm::tlm_dmi &amp;dmi_data)</td></tr>
<tr class="memdesc:ada3883568c630164cf8680368ba975f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">handle the dmi functionality  <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-pub-static-methods" class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a6dc9968aee3b22a81fb4112b9bf0fc0d" id="r_a6dc9968aee3b22a81fb4112b9bf0fc0d"><td class="memItemLeft" align="right" valign="top">static constexpr unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6dc9968aee3b22a81fb4112b9bf0fc0d">getPageSize</a> ()</td></tr>
<tr class="memitem:a1cbf76da779307e937eb3d2276023f9f" id="r_a1cbf76da779307e937eb3d2276023f9f"><td class="memItemLeft" align="right" valign="top">static constexpr unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cbf76da779307e937eb3d2276023f9f">getSize</a> ()</td></tr>
<tr class="memdesc:a1cbf76da779307e937eb3d2276023f9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">return the size of the array  <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-pub-attribs" class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a42724399568f19d258e75b8ffc8afaf4" id="r_a42724399568f19d258e75b8ffc8afaf4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtlm_1_1scc_1_1target__mixin.html">tlm::scc::target_mixin</a>&lt; tlm::tlm_target_socket&lt; BUSWIDTH &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a42724399568f19d258e75b8ffc8afaf4">target</a> {&quot;ts&quot;}</td></tr>
<tr class="memdesc:a42724399568f19d258e75b8ffc8afaf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">the target socket to connect to TLM  <br /></td></tr>
<tr class="memitem:a1f7662b73f068f2f95eb27fcd4278f5a" id="r_a1f7662b73f068f2f95eb27fcd4278f5a"><td class="memItemLeft" align="right" valign="top">cci::cci_param&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f7662b73f068f2f95eb27fcd4278f5a">allow_dmi</a> {&quot;allow_dmi&quot;, true, &quot;Allow DMI accesses to this <a class="el" href="#af75e83ad446e375408b7506def7e6105">memory</a> if set&quot;}</td></tr>
<tr class="memdesc:a1f7662b73f068f2f95eb27fcd4278f5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">allow DMI accesses  <br /></td></tr>
<tr class="memitem:a92625153fa99f37f97cd115a40fed337" id="r_a92625153fa99f37f97cd115a40fed337"><td class="memItemLeft" align="right" valign="top">cci::cci_param&lt; delay_type &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a92625153fa99f37f97cd115a40fed337">rd_resp_delay</a> {&quot;rd_resp_delay&quot;, <a class="el" href="structscc_1_1delay__spec__type.html">delay_spec_type</a>&lt;USE_CYCLES&gt;::get_default_val()}</td></tr>
<tr class="memdesc:a92625153fa99f37f97cd115a40fed337"><td class="mdescLeft">&#160;</td><td class="mdescRight">read response delay in cycles if USE_CYCLES==true else in sc_core::sc_time  <br /></td></tr>
<tr class="memitem:ac77708eadfbe7887bf4c192e5c53d101" id="r_ac77708eadfbe7887bf4c192e5c53d101"><td class="memItemLeft" align="right" valign="top">cci::cci_param&lt; delay_type &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac77708eadfbe7887bf4c192e5c53d101">wr_resp_delay</a> {&quot;wr_resp_delay&quot;, <a class="el" href="structscc_1_1delay__spec__type.html">delay_spec_type</a>&lt;USE_CYCLES&gt;::get_default_val()}</td></tr>
<tr class="memdesc:ac77708eadfbe7887bf4c192e5c53d101"><td class="mdescLeft">&#160;</td><td class="mdescRight">write response delay in cycles if USE_CYCLES==true else in sc_core::sc_time  <br /></td></tr>
<tr class="memitem:adde04b9e35595c07a40829bd48f40f2c" id="r_adde04b9e35595c07a40829bd48f40f2c"><td class="memItemLeft" align="right" valign="top">std::function&lt; int(<a class="el" href="#af75e83ad446e375408b7506def7e6105">memory</a>&lt; SIZE, BUSWIDTH &gt; &amp;, tlm::tlm_generic_payload &amp;, sc_core::sc_time &amp;delay)&gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adde04b9e35595c07a40829bd48f40f2c">operation_cb</a></td></tr>
<tr class="memitem:a10110832129f1d98c7c8609d87015da5" id="r_a10110832129f1d98c7c8609d87015da5"><td class="memItemLeft" align="right" valign="top">std::function&lt; bool(<a class="el" href="#af75e83ad446e375408b7506def7e6105">memory</a>&lt; SIZE, BUSWIDTH &gt; &amp;, tlm::tlm_generic_payload &amp;, tlm::tlm_dmi &amp;)&gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10110832129f1d98c7c8609d87015da5">dmi_cb</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-pro-methods" class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:ab602a90240740b09936b2ad4295e2eee" id="r_ab602a90240740b09936b2ad4295e2eee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab602a90240740b09936b2ad4295e2eee">set_clock_period</a> (sc_core::sc_time period)</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-pro-attribs" class="groupheader"><a id="pro-attribs" name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a24e59ce53906b572c2a6280faf941bf6" id="r_a24e59ce53906b572c2a6280faf941bf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classutil_1_1sparse__array.html">util::sparse_array</a>&lt; uint8_t, SIZE, PAGE_ADDR_BITS &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24e59ce53906b572c2a6280faf941bf6">mem</a></td></tr>
<tr class="memdesc:a24e59ce53906b572c2a6280faf941bf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">the real memory structure  <br /></td></tr>
<tr class="memitem:aa81912512aab378026ed6cfc1c24429e" id="r_aa81912512aab378026ed6cfc1c24429e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classutil_1_1range__lut.html">util::range_lut</a>&lt; <a class="el" href="structscc_1_1memory_1_1host__map__entry.html">host_map_entry</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa81912512aab378026ed6cfc1c24429e">host_mem_lut</a> {<a class="el" href="structscc_1_1memory_1_1host__map__entry.html">host_map_entry</a>{nullptr, 0, 0}}</td></tr>
<tr class="memitem:a6740ec33aa4a52002b6f1d9f03b471ae" id="r_a6740ec33aa4a52002b6f1d9f03b471ae"><td class="memItemLeft" align="right" valign="top">sc_core::sc_time&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6740ec33aa4a52002b6f1d9f03b471ae">clk_period</a></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock"><div class="compoundTemplParams">template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt;<br />
class scc::memory&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;</div><p>simple TLM2.0 LT memory model </p>
<p>This model uses the <a class="el" href="classutil_1_1sparse__array.html">util::sparse_array</a> as backing store. Therefore it can have an arbitrary size since only pages for accessed addresses are allocated. it is possible to map specific host memory ranges to a target memory range. For this the <a class="el" href="structscc_1_1host__mem__map__extension.html">scc::host_mem_map_extension</a> hs to be used in conjunction with the TLM_IGNORE_COMMAND. The extension carries the pointer to the host memory to be used while the generic payload address and length indicate the size of the memory block</p>
<p>TODO: add some more parameters to configure allowed access types (rw, read only)</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">SIZE</td><td>size of the memery </td></tr>
    <tr><td class="paramname">BUSWIDTH</td><td>bus width of the socket </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00070">70</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>
</div><a name="doc-typedef-members" id="doc-typedef-members"></a><h2 id="header-doc-typedef-members" class="groupheader">Member Typedef Documentation</h2>
<a id="af09e9383c739cbdcb7773be3857e31a2" name="af09e9383c739cbdcb7773be3857e31a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af09e9383c739cbdcb7773be3857e31a2">&#9670;&#160;</a></span>delay_type</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::delay_type = typename <a class="el" href="structscc_1_1delay__spec__type.html">delay_spec_type</a>&lt;USE_CYCLES&gt;::type</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00072">72</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a name="doc-constructors" id="doc-constructors"></a><h2 id="header-doc-constructors" class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="af75e83ad446e375408b7506def7e6105" name="af75e83ad446e375408b7506def7e6105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af75e83ad446e375408b7506def7e6105">&#9670;&#160;</a></span>memory()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH, unsigned PAGE_ADDR_BITS, bool USE_CYCLES&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::memory </td>
          <td>(</td>
          <td class="paramtype">const sc_core::sc_module_name &amp;</td>          <td class="paramname"><span class="paramname"><em>nm</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>constructor with explicit instance name</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">nm</td><td></td></tr>
  </table>
  </dd>
</dl>
<p>implementation details /////////////////////////////////////////////////////////////////////////// </p>

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00197">197</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a name="doc-func-members" id="doc-func-members"></a><h2 id="header-doc-func-members" class="groupheader">Member Function Documentation</h2>
<a id="a6dc9968aee3b22a81fb4112b9bf0fc0d" name="a6dc9968aee3b22a81fb4112b9bf0fc0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dc9968aee3b22a81fb4112b9bf0fc0d">&#9670;&#160;</a></span>getPageSize()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr unsigned long long <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::getPageSize </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span><span class="mlabel constexpr">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00087">87</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a id="a1cbf76da779307e937eb3d2276023f9f" name="a1cbf76da779307e937eb3d2276023f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cbf76da779307e937eb3d2276023f9f">&#9670;&#160;</a></span>getSize()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr unsigned long long <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::getSize </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span><span class="mlabel constexpr">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>return the size of the array </p>

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00093">93</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a id="ada3883568c630164cf8680368ba975f0" name="ada3883568c630164cf8680368ba975f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada3883568c630164cf8680368ba975f0">&#9670;&#160;</a></span>handle_dmi()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH, unsigned PAGE_ADDR_BITS, bool USE_CYCLES&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::handle_dmi </td>
          <td>(</td>
          <td class="paramtype">tlm::tlm_generic_payload &amp;</td>          <td class="paramname"><span class="paramname"><em>gp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">tlm::tlm_dmi &amp;</td>          <td class="paramname"><span class="paramname"><em>dmi_data</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>handle the dmi functionality </p>

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00312">312</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a id="a1435f2eca492121ef54061cf37841727" name="a1435f2eca492121ef54061cf37841727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1435f2eca492121ef54061cf37841727">&#9670;&#160;</a></span>handle_operation()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH, unsigned PAGE_ADDR_BITS, bool USE_CYCLES&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::handle_operation </td>
          <td>(</td>
          <td class="paramtype">tlm::tlm_generic_payload &amp;</td>          <td class="paramname"><span class="paramname"><em>trans</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">sc_core::sc_time &amp;</td>          <td class="paramname"><span class="paramname"><em>delay</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>! handle the memory operation independent on interface function used </p>

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00221">221</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a id="aa53e0821463b77bf9efd099c0d0eb2e9" name="aa53e0821463b77bf9efd099c0d0eb2e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53e0821463b77bf9efd099c0d0eb2e9">&#9670;&#160;</a></span>map_host_memory()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::map_host_memory </td>
          <td>(</td>
          <td class="paramtype">uint64_t</td>          <td class="paramname"><span class="paramname"><em>base</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t</td>          <td class="paramname"><span class="paramname"><em>size</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *</td>          <td class="paramname"><span class="paramname"><em>ptr</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>maps a given memory into the address range of the TLM memory </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>base address where the memory shall be mapped </td></tr>
    <tr><td class="paramname">size</td><td>size of the memory range to map </td></tr>
    <tr><td class="paramname">ptr</td><td>pointer to the mapped host memory </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00131">131</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a id="ab602a90240740b09936b2ad4295e2eee" name="ab602a90240740b09936b2ad4295e2eee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab602a90240740b09936b2ad4295e2eee">&#9670;&#160;</a></span>set_clock_period()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::set_clock_period </td>
          <td>(</td>
          <td class="paramtype">sc_core::sc_time</td>          <td class="paramname"><span class="paramname"><em>period</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel protected">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00163">163</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a id="a0109255ac77e8ceeb8c1a3a22bc3373b" name="a0109255ac77e8ceeb8c1a3a22bc3373b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0109255ac77e8ceeb8c1a3a22bc3373b">&#9670;&#160;</a></span>set_dmi_callback()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::set_dmi_callback </td>
          <td>(</td>
          <td class="paramtype">std::function&lt; bool(<a class="el" href="#af75e83ad446e375408b7506def7e6105">memory</a>&lt; SIZE, BUSWIDTH &gt; &amp;, tlm::tlm_generic_payload &amp;, tlm::tlm_dmi &amp;)&gt;</td>          <td class="paramname"><span class="paramname"><em>cb</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>allows to register a callback or functor being invoked upon a direct memory access (DMI) to the memory </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cb</td><td>the callback function or functor </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00109">109</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a id="a9e95d3ec25322c020273b305aea7242d" name="a9e95d3ec25322c020273b305aea7242d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e95d3ec25322c020273b305aea7242d">&#9670;&#160;</a></span>set_operation_callback()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::set_operation_callback </td>
          <td>(</td>
          <td class="paramtype">std::function&lt; int(<a class="el" href="#af75e83ad446e375408b7506def7e6105">memory</a>&lt; SIZE, BUSWIDTH &gt; &amp;, tlm::tlm_generic_payload &amp;, sc_core::sc_time &amp;delay)&gt;</td>          <td class="paramname"><span class="paramname"><em>cb</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>allows to register a callback or functor being invoked upon an access to the memory </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cb</td><td>the callback function or functor </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00100">100</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a id="a60a1a8e55b2b351fa39a6fc6fa4dcbeb" name="a60a1a8e55b2b351fa39a6fc6fa4dcbeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a1a8e55b2b351fa39a6fc6fa4dcbeb">&#9670;&#160;</a></span>unmap_host_memory()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::unmap_host_memory </td>
          <td>(</td>
          <td class="paramtype">uint64_t</td>          <td class="paramname"><span class="paramname"><em>base</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t</td>          <td class="paramname"><span class="paramname"><em>size</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>unmpas a host memory mapped into the address range of the TLM memory </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>base address where the memory shall be mapped </td></tr>
    <tr><td class="paramname">size</td><td>size of the memory range to map </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00145">145</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a name="doc-variable-members" id="doc-variable-members"></a><h2 id="header-doc-variable-members" class="groupheader">Member Data Documentation</h2>
<a id="a1f7662b73f068f2f95eb27fcd4278f5a" name="a1f7662b73f068f2f95eb27fcd4278f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f7662b73f068f2f95eb27fcd4278f5a">&#9670;&#160;</a></span>allow_dmi</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">cci::cci_param&lt;bool&gt; <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::allow_dmi {&quot;allow_dmi&quot;, true, &quot;Allow DMI accesses to this <a class="el" href="#af75e83ad446e375408b7506def7e6105">memory</a> if set&quot;}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>allow DMI accesses </p>

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00114">114</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a id="a6740ec33aa4a52002b6f1d9f03b471ae" name="a6740ec33aa4a52002b6f1d9f03b471ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6740ec33aa4a52002b6f1d9f03b471ae">&#9670;&#160;</a></span>clk_period</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">sc_core::sc_time <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::clk_period</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel protected">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00164">164</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a id="a10110832129f1d98c7c8609d87015da5" name="a10110832129f1d98c7c8609d87015da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10110832129f1d98c7c8609d87015da5">&#9670;&#160;</a></span>dmi_cb</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::function&lt;bool(<a class="el" href="#af75e83ad446e375408b7506def7e6105">memory</a>&lt;SIZE, BUSWIDTH&gt;&amp;, tlm::tlm_generic_payload&amp;, tlm::tlm_dmi&amp;)&gt; <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::dmi_cb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00172">172</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a id="aa81912512aab378026ed6cfc1c24429e" name="aa81912512aab378026ed6cfc1c24429e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa81912512aab378026ed6cfc1c24429e">&#9670;&#160;</a></span>host_mem_lut</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classutil_1_1range__lut.html">util::range_lut</a>&lt;<a class="el" href="structscc_1_1memory_1_1host__map__entry.html">host_map_entry</a>&gt; <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::host_mem_lut {<a class="el" href="structscc_1_1memory_1_1host__map__entry.html">host_map_entry</a>{nullptr, 0, 0}}</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel protected">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00161">161</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a id="a24e59ce53906b572c2a6280faf941bf6" name="a24e59ce53906b572c2a6280faf941bf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24e59ce53906b572c2a6280faf941bf6">&#9670;&#160;</a></span>mem</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classutil_1_1sparse__array.html">util::sparse_array</a>&lt;uint8_t, SIZE, PAGE_ADDR_BITS&gt; <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::mem</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel protected">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>the real memory structure </p>

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00153">153</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a id="adde04b9e35595c07a40829bd48f40f2c" name="adde04b9e35595c07a40829bd48f40f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adde04b9e35595c07a40829bd48f40f2c">&#9670;&#160;</a></span>operation_cb</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">std::function&lt;int(<a class="el" href="#af75e83ad446e375408b7506def7e6105">memory</a>&lt;SIZE, BUSWIDTH&gt;&amp;, tlm::tlm_generic_payload&amp;, sc_core::sc_time&amp; delay)&gt; <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::operation_cb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00171">171</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a id="a92625153fa99f37f97cd115a40fed337" name="a92625153fa99f37f97cd115a40fed337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92625153fa99f37f97cd115a40fed337">&#9670;&#160;</a></span>rd_resp_delay</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">cci::cci_param&lt;delay_type&gt; <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::rd_resp_delay {&quot;rd_resp_delay&quot;, <a class="el" href="structscc_1_1delay__spec__type.html">delay_spec_type</a>&lt;USE_CYCLES&gt;::get_default_val()}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>read response delay in cycles if USE_CYCLES==true else in sc_core::sc_time </p>

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00118">118</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a id="a42724399568f19d258e75b8ffc8afaf4" name="a42724399568f19d258e75b8ffc8afaf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42724399568f19d258e75b8ffc8afaf4">&#9670;&#160;</a></span>target</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtlm_1_1scc_1_1target__mixin.html">tlm::scc::target_mixin</a>&lt;tlm::tlm_target_socket&lt;BUSWIDTH&gt; &gt; <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::target {&quot;ts&quot;}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>the target socket to connect to TLM </p>

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00075">75</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<a id="ac77708eadfbe7887bf4c192e5c53d101" name="ac77708eadfbe7887bf4c192e5c53d101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac77708eadfbe7887bf4c192e5c53d101">&#9670;&#160;</a></span>wr_resp_delay</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned long long SIZE, unsigned BUSWIDTH = LT, unsigned PAGE_ADDR_BITS = 24, bool USE_CYCLES = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">cci::cci_param&lt;delay_type&gt; <a class="el" href="classscc_1_1memory.html">scc::memory</a>&lt; SIZE, BUSWIDTH, PAGE_ADDR_BITS, USE_CYCLES &gt;::wr_resp_delay {&quot;wr_resp_delay&quot;, <a class="el" href="structscc_1_1delay__spec__type.html">delay_spec_type</a>&lt;USE_CYCLES&gt;::get_default_val()}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>write response delay in cycles if USE_CYCLES==true else in sc_core::sc_time </p>

<p class="definition">Definition at line <a class="el" href="memory_8h_source.html#l00122">122</a> of file <a class="el" href="memory_8h_source.html">memory.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/home/eyck/Projects/MINRES/SystemC-Components/src/components/scc/<a class="el" href="memory_8h_source.html">memory.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="page-nav" class="page-nav-panel">
<div id="page-nav-resize-handle"></div>
<div id="page-nav-tree">
<div id="page-nav-contents">
</div><!-- page-nav-contents -->
</div><!-- page-nav-tree -->
</div><!-- page-nav -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="namespacescc.html">scc</a></li><li class="navelem"><a href="classscc_1_1memory.html">memory</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.15.0 </li>
  </ul>
</div>
</body>
</html>
