// Seed: 4292806202
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri0 id_3
    , id_6,
    output wire id_4
);
endmodule
module module_1 (
    output supply1 id_0
);
  tri id_2, id_3;
  module_0(
      id_3, id_2, id_2, id_2, id_3
  ); id_4(
      1, id_0, id_2, id_3 && id_0 - 1, 1
  );
  supply0 id_5;
  wire id_6;
  assign id_5 = 1;
  wire id_7, id_8, id_9, id_10, id_11;
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    output tri id_2,
    input wire id_3,
    input supply1 id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input tri id_8,
    input tri0 id_9
);
  wire id_11;
  assign id_6 = id_1;
  module_0(
      id_0, id_2, id_1, id_9, id_2
  );
endmodule
