Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 24 11:34:21 2021
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      6 |            1 |
|      8 |            1 |
|     10 |            1 |
|     15 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            8 |
| No           | No                    | Yes                    |              15 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+-----------------------------+------------------+----------------+
|         Clock Signal         | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------------+---------------+-----------------------------+------------------+----------------+
|  row1/clk_scaled_reg_i_2_n_0 |               |                             |                1 |              1 |
|  clk_8ns_IBUF_BUFG           |               |                             |                1 |              6 |
|  timer1/clk                  |               |                             |                2 |              8 |
|  row1/clk_scaled             |               |                             |                4 |             10 |
|  clk_8ns_IBUF_BUFG           |               | row1/clk_scaled_reg_i_2_n_0 |                4 |             15 |
+------------------------------+---------------+-----------------------------+------------------+----------------+


