Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Nov 11 12:49:47 2020
| Host         : DJ00308 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file gen_clk_wrapper_timing_summary_routed.rpt -pb gen_clk_wrapper_timing_summary_routed.pb -rpx gen_clk_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : gen_clk_wrapper
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (17009)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (17009)
----------------------------------
 There are 17009 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.190        0.000                      0               165849        0.036        0.000                      0               165849        3.000        0.000                       0                 17015  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                             ------------       ----------      --------------
sys_clk_pin                       {0.000 5.000}      10.000          100.000         
  clk_out1_gen_clk_clk_wiz_0_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_gen_clk_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         
sysclk                            {0.000 5.000}      10.000          100.000         
  clk_out1_gen_clk_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_gen_clk_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_gen_clk_clk_wiz_0_0_1        0.192        0.000                      0               165849        0.119        0.000                      0               165849        8.750        0.000                       0                 17011  
  clkfbout_gen_clk_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  
sysclk                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_gen_clk_clk_wiz_0_0          0.190        0.000                      0               165849        0.119        0.000                      0               165849        8.750        0.000                       0                 17011  
  clkfbout_gen_clk_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_gen_clk_clk_wiz_0_0    clk_out1_gen_clk_clk_wiz_0_0_1        0.190        0.000                      0               165849        0.036        0.000                      0               165849  
clk_out1_gen_clk_clk_wiz_0_0_1  clk_out1_gen_clk_clk_wiz_0_0          0.190        0.000                      0               165849        0.036        0.000                      0               165849  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0_1
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[10]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.615ns  (logic 4.494ns (22.913%)  route 15.121ns (77.087%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 18.260 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.602 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.721    15.323    cpu0/decoder0/data1[10]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.625 r  cpu0/decoder0/branch_pc[10]_i_3/O
                         net (fo=2, routed)           0.732    16.357    cpu0/decoder0/branch_pc[10]_i_3_n_0
    SLICE_X130Y99        LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  cpu0/decoder0/alu_result[10]_i_3/O
                         net (fo=10, routed)          1.030    17.510    cpu0/decoder0/alu_result[10]_i_3_n_0
    SLICE_X127Y114       LUT6 (Prop_lut6_I2_O)        0.124    17.634 r  cpu0/decoder0/alu_result[10]_rep_i_1__2/O
                         net (fo=1, routed)           0.838    18.472    cpu0/execute0/alu_result_reg[10]_rep__2_3
    SLICE_X127Y125       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.552    18.260    cpu0/execute0/cpuclk
    SLICE_X127Y125       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__2/C
                         clock pessimism              0.554    18.813    
                         clock uncertainty           -0.082    18.732    
    SLICE_X127Y125       FDRE (Setup_fdre_C_D)       -0.067    18.665    cpu0/execute0/alu_result_reg[10]_rep__2
  -------------------------------------------------------------------
                         required time                         18.665    
                         arrival time                         -18.472    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.504ns  (logic 4.704ns (24.120%)  route 14.800ns (75.880%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 18.259 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.477 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.477    cpu0/execute0/alu0/ans0_inferred__0/i__carry__1_n_0
    SLICE_X126Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.811 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.763    15.574    cpu0/decoder0/data1[13]
    SLICE_X127Y106       LUT5 (Prop_lut5_I1_O)        0.303    15.877 r  cpu0/decoder0/branch_pc[13]_i_3/O
                         net (fo=1, routed)           0.919    16.795    cpu0/decoder0/branch_pc[13]_i_3_n_0
    SLICE_X127Y111       LUT6 (Prop_lut6_I2_O)        0.124    16.919 r  cpu0/decoder0/branch_pc[13]_i_1/O
                         net (fo=4, routed)           0.707    17.626    cpu0/decoder0/alucode_reg[3]_1[13]
    SLICE_X121Y121       LUT5 (Prop_lut5_I0_O)        0.124    17.750 r  cpu0/decoder0/alu_result[13]_i_1/O
                         net (fo=1, routed)           0.611    18.361    cpu0/execute0/alu_result_reg[31]_1[13]
    SLICE_X121Y124       FDRE                                         r  cpu0/execute0/alu_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.551    18.259    cpu0/execute0/cpuclk
    SLICE_X121Y124       FDRE                                         r  cpu0/execute0/alu_result_reg[13]/C
                         clock pessimism              0.554    18.812    
                         clock uncertainty           -0.082    18.731    
    SLICE_X121Y124       FDRE (Setup_fdre_C_D)       -0.067    18.664    cpu0/execute0/alu_result_reg[13]
  -------------------------------------------------------------------
                         required time                         18.664    
                         arrival time                         -18.361    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.392ns  (logic 4.360ns (22.485%)  route 15.032ns (77.515%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.736ns = ( 18.264 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.470 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.417    14.887    cpu0/decoder0/data1[4]
    SLICE_X129Y99        LUT5 (Prop_lut5_I1_O)        0.299    15.186 r  cpu0/decoder0/branch_pc[4]_i_3/O
                         net (fo=2, routed)           0.726    15.912    cpu0/decoder0/branch_pc[4]_i_3_n_0
    SLICE_X130Y112       LUT6 (Prop_lut6_I0_O)        0.124    16.036 r  cpu0/decoder0/alu_result[4]_i_3/O
                         net (fo=1, routed)           0.158    16.194    cpu0/decoder0/alu_result[4]_i_3_n_0
    SLICE_X130Y112       LUT6 (Prop_lut6_I2_O)        0.124    16.318 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=5, routed)           1.931    18.250    cpu0/execute0/alu_result_reg[31]_1[4]
    SLICE_X129Y161       FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.557    18.264    cpu0/execute0/cpuclk
    SLICE_X129Y161       FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_2/C
                         clock pessimism              0.474    18.738    
                         clock uncertainty           -0.082    18.656    
    SLICE_X129Y161       FDRE (Setup_fdre_C_D)       -0.067    18.589    cpu0/execute0/alu_result_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                         -18.250    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[10]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.465ns  (logic 4.494ns (23.090%)  route 14.970ns (76.910%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 18.265 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.602 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.721    15.323    cpu0/decoder0/data1[10]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.625 r  cpu0/decoder0/branch_pc[10]_i_3/O
                         net (fo=2, routed)           0.732    16.357    cpu0/decoder0/branch_pc[10]_i_3_n_0
    SLICE_X130Y99        LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  cpu0/decoder0/alu_result[10]_i_3/O
                         net (fo=10, routed)          1.085    17.565    cpu0/decoder0/alu_result[10]_i_3_n_0
    SLICE_X126Y116       LUT6 (Prop_lut6_I2_O)        0.124    17.689 r  cpu0/decoder0/alu_result[10]_rep_i_1__0/O
                         net (fo=1, routed)           0.632    18.322    cpu0/execute0/alu_result_reg[10]_rep__0_5
    SLICE_X122Y120       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.557    18.265    cpu0/execute0/cpuclk
    SLICE_X122Y120       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__0/C
                         clock pessimism              0.554    18.818    
                         clock uncertainty           -0.082    18.737    
    SLICE_X122Y120       FDRE (Setup_fdre_C_D)       -0.067    18.670    cpu0/execute0/alu_result_reg[10]_rep__0
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -18.322    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[13]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.354ns  (logic 4.704ns (24.306%)  route 14.650ns (75.694%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.736ns = ( 18.264 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.477 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.477    cpu0/execute0/alu0/ans0_inferred__0/i__carry__1_n_0
    SLICE_X126Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.811 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.763    15.574    cpu0/decoder0/data1[13]
    SLICE_X127Y106       LUT5 (Prop_lut5_I1_O)        0.303    15.877 r  cpu0/decoder0/branch_pc[13]_i_3/O
                         net (fo=1, routed)           0.919    16.795    cpu0/decoder0/branch_pc[13]_i_3_n_0
    SLICE_X127Y111       LUT6 (Prop_lut6_I2_O)        0.124    16.919 r  cpu0/decoder0/branch_pc[13]_i_1/O
                         net (fo=4, routed)           0.828    17.747    cpu0/decoder0/alucode_reg[3]_1[13]
    SLICE_X123Y121       LUT5 (Prop_lut5_I0_O)        0.124    17.871 r  cpu0/decoder0/alu_result[13]_rep_i_1/O
                         net (fo=1, routed)           0.340    18.212    cpu0/execute0/alu_result_reg[13]_rep_1
    SLICE_X123Y121       FDRE                                         r  cpu0/execute0/alu_result_reg[13]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.556    18.264    cpu0/execute0/cpuclk
    SLICE_X123Y121       FDRE                                         r  cpu0/execute0/alu_result_reg[13]_rep/C
                         clock pessimism              0.554    18.817    
                         clock uncertainty           -0.082    18.736    
    SLICE_X123Y121       FDRE (Setup_fdre_C_D)       -0.067    18.669    cpu0/execute0/alu_result_reg[13]_rep
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -18.212    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[10]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.345ns  (logic 4.494ns (23.232%)  route 14.851ns (76.768%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.729ns = ( 18.271 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.602 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.721    15.323    cpu0/decoder0/data1[10]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.625 r  cpu0/decoder0/branch_pc[10]_i_3/O
                         net (fo=2, routed)           0.732    16.357    cpu0/decoder0/branch_pc[10]_i_3_n_0
    SLICE_X130Y99        LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  cpu0/decoder0/alu_result[10]_i_3/O
                         net (fo=10, routed)          1.078    17.558    cpu0/decoder0/alu_result[10]_i_3_n_0
    SLICE_X130Y115       LUT6 (Prop_lut6_I2_O)        0.124    17.682 r  cpu0/decoder0/alu_result[10]_rep_i_1__6/O
                         net (fo=1, routed)           0.520    18.202    cpu0/execute0/alu_result_reg[10]_rep__6_2
    SLICE_X130Y116       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.563    18.271    cpu0/execute0/cpuclk
    SLICE_X130Y116       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__6/C
                         clock pessimism              0.554    18.824    
                         clock uncertainty           -0.082    18.743    
    SLICE_X130Y116       FDRE (Setup_fdre_C_D)       -0.067    18.676    cpu0/execute0/alu_result_reg[10]_rep__6
  -------------------------------------------------------------------
                         required time                         18.676    
                         arrival time                         -18.202    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[12]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.345ns  (logic 4.588ns (23.719%)  route 14.757ns (76.281%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 18.277 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.477 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.477    cpu0/execute0/alu0/ans0_inferred__0/i__carry__1_n_0
    SLICE_X126Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.699 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.848    15.547    cpu0/decoder0/data1[12]
    SLICE_X135Y101       LUT5 (Prop_lut5_I1_O)        0.299    15.846 r  cpu0/decoder0/branch_pc[12]_i_3/O
                         net (fo=2, routed)           0.724    16.570    cpu0/decoder0/branch_pc[12]_i_3_n_0
    SLICE_X135Y103       LUT6 (Prop_lut6_I0_O)        0.124    16.694 r  cpu0/decoder0/alu_result[12]_i_3/O
                         net (fo=5, routed)           0.914    17.608    cpu0/decoder0/alu_result[12]_i_3_n_0
    SLICE_X131Y106       LUT6 (Prop_lut6_I2_O)        0.124    17.732 r  cpu0/decoder0/alu_result[12]_rep_i_1/O
                         net (fo=1, routed)           0.470    18.202    cpu0/execute0/alu_result_reg[12]_rep_1
    SLICE_X131Y107       FDRE                                         r  cpu0/execute0/alu_result_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.569    18.277    cpu0/execute0/cpuclk
    SLICE_X131Y107       FDRE                                         r  cpu0/execute0/alu_result_reg[12]_rep/C
                         clock pessimism              0.554    18.830    
                         clock uncertainty           -0.082    18.749    
    SLICE_X131Y107       FDRE (Setup_fdre_C_D)       -0.058    18.691    cpu0/execute0/alu_result_reg[12]_rep
  -------------------------------------------------------------------
                         required time                         18.691    
                         arrival time                         -18.202    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[10]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.309ns  (logic 4.494ns (23.276%)  route 14.815ns (76.724%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 18.266 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.602 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.721    15.323    cpu0/decoder0/data1[10]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.625 r  cpu0/decoder0/branch_pc[10]_i_3/O
                         net (fo=2, routed)           0.732    16.357    cpu0/decoder0/branch_pc[10]_i_3_n_0
    SLICE_X130Y99        LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  cpu0/decoder0/alu_result[10]_i_3/O
                         net (fo=10, routed)          1.082    17.562    cpu0/decoder0/alu_result[10]_i_3_n_0
    SLICE_X126Y116       LUT6 (Prop_lut6_I2_O)        0.124    17.686 r  cpu0/decoder0/alu_result[10]_rep_i_1__1/O
                         net (fo=1, routed)           0.480    18.166    cpu0/execute0/alu_result_reg[10]_rep__1_5
    SLICE_X126Y120       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.558    18.266    cpu0/execute0/cpuclk
    SLICE_X126Y120       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__1/C
                         clock pessimism              0.554    18.819    
                         clock uncertainty           -0.082    18.738    
    SLICE_X126Y120       FDRE (Setup_fdre_C_D)       -0.067    18.671    cpu0/execute0/alu_result_reg[10]_rep__1
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -18.166    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.273ns  (logic 4.171ns (21.644%)  route 15.101ns (78.356%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 18.257 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.278 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.454    14.733    cpu0/decoder0/data1[2]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.035 r  cpu0/decoder0/branch_pc[2]_i_3/O
                         net (fo=2, routed)           0.990    16.024    cpu0/decoder0/branch_pc[2]_i_3_n_0
    SLICE_X123Y97        LUT6 (Prop_lut6_I0_O)        0.124    16.148 r  cpu0/decoder0/alu_result[2]_i_3/O
                         net (fo=1, routed)           0.974    17.123    cpu0/decoder0/alu_result[2]_i_3_n_0
    SLICE_X117Y111       LUT6 (Prop_lut6_I2_O)        0.124    17.247 r  cpu0/decoder0/alu_result[2]_i_1/O
                         net (fo=1, routed)           0.883    18.130    cpu0/execute0/alu_result_reg[31]_1[2]
    SLICE_X111Y123       FDRE                                         r  cpu0/execute0/alu_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.549    18.257    cpu0/execute0/cpuclk
    SLICE_X111Y123       FDRE                                         r  cpu0/execute0/alu_result_reg[2]/C
                         clock pessimism              0.554    18.810    
                         clock uncertainty           -0.082    18.729    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.067    18.662    cpu0/execute0/alu_result_reg[2]
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -18.130    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_4608_4863_1_1/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.514ns  (logic 0.704ns (3.803%)  route 17.810ns (96.197%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 18.258 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.865    -0.954    cpu0/execute0/cpuclk
    SLICE_X137Y96        FDRE                                         r  cpu0/execute0/alu_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  cpu0/execute0/alu_result_reg[1]/Q
                         net (fo=164, routed)         6.688     6.190    cpu0/execute0/alu_result[1]
    SLICE_X130Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.314 r  cpu0/execute0/datamem_reg_1280_1535_0_0_i_2/O
                         net (fo=8, routed)           1.408     7.722    cpu0/execute0/datamem_reg_1280_1535_0_0_i_2_n_0
    SLICE_X130Y135       LUT6 (Prop_lut6_I1_O)        0.124     7.846 r  cpu0/execute0/datamem_reg_4608_4863_0_0_i_1/O
                         net (fo=128, routed)         9.714    17.560    cpu0/datamem0/datamem_reg_4608_4863_1_1/WE
    SLICE_X42Y105        RAMS64E                                      r  cpu0/datamem0/datamem_reg_4608_4863_1_1/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.550    18.258    cpu0/datamem0/datamem_reg_4608_4863_1_1/WCLK
    SLICE_X42Y105        RAMS64E                                      r  cpu0/datamem0/datamem_reg_4608_4863_1_1/RAMS64E_A/CLK
                         clock pessimism              0.482    18.739    
                         clock uncertainty           -0.082    18.658    
    SLICE_X42Y105        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.125    cpu0/datamem0/datamem_reg_4608_4863_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.125    
                         arrival time                         -17.560    
  -------------------------------------------------------------------
                         slack                                  0.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.277    -0.603    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.294    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.277    -0.603    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.294    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.277    -0.603    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.294    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.277    -0.603    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.294    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.277    -0.603    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.294    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.277    -0.603    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.294    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMS32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMS32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD/CLK
                         clock pessimism              0.277    -0.603    
    SLICE_X116Y93        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.294    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMS32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMS32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD_D1/CLK
                         clock pessimism              0.277    -0.603    
    SLICE_X116Y93        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.294    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.659    -0.640    cpu0/decoder0/cpuclk
    SLICE_X117Y93        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  cpu0/decoder0/dstreg_num_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.443    cpu0/execute0/dstreg_addrE_reg[4]_1[1]
    SLICE_X117Y93        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/execute0/cpuclk
    SLICE_X117Y93        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[1]/C
                         clock pessimism              0.240    -0.640    
    SLICE_X117Y93        FDRE (Hold_fdre_C_D)         0.075    -0.565    cpu0/execute0/dstreg_addrE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.659    -0.640    cpu0/decoder0/cpuclk
    SLICE_X117Y94        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  cpu0/decoder0/dstreg_num_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.443    cpu0/execute0/dstreg_addrE_reg[4]_1[3]
    SLICE_X117Y94        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/execute0/cpuclk
    SLICE_X117Y94        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[3]/C
                         clock pessimism              0.240    -0.640    
    SLICE_X117Y94        FDRE (Hold_fdre_C_D)         0.075    -0.565    cpu0/execute0/dstreg_addrE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_gen_clk_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y11     cpu0/fetch0/ir_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y20     cpu0/fetch0/ir_reg_0_28/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y15     cpu0/fetch0/ir_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y18     cpu0/fetch0/ir_reg_0_29/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11     cpu0/fetch0/ir_reg_0_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y14     cpu0/fetch0/ir_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y16     cpu0/fetch0/ir_reg_0_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y19     cpu0/fetch0/ir_reg_0_30/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7      cpu0/fetch0/ir_reg_0_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y13     cpu0/fetch0/ir_reg_0_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y127   cpu0/datamem0/datamem_reg_14080_14335_12_12/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y127   cpu0/datamem0/datamem_reg_14080_14335_12_12/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y127   cpu0/datamem0/datamem_reg_14080_14335_12_12/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y127   cpu0/datamem0/datamem_reg_14080_14335_12_12/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y127   cpu0/datamem0/datamem_reg_14080_14335_12_12/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y127   cpu0/datamem0/datamem_reg_14080_14335_12_12/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y127   cpu0/datamem0/datamem_reg_14080_14335_12_12/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y127   cpu0/datamem0/datamem_reg_14080_14335_12_12/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X128Y147   cpu0/datamem0/datamem_reg_16128_16383_9_9/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X128Y147   cpu0/datamem0/datamem_reg_16128_16383_9_9/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X108Y120   cpu0/datamem0/datamem_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X108Y120   cpu0/datamem0/datamem_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y188   cpu0/datamem0/datamem_reg_29952_30207_22_22/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y188   cpu0/datamem0/datamem_reg_29952_30207_22_22/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y188   cpu0/datamem0/datamem_reg_29952_30207_22_22/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y188   cpu0/datamem0/datamem_reg_29952_30207_22_22/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X146Y173   cpu0/datamem0/datamem_reg_32256_32511_19_19/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X146Y173   cpu0/datamem0/datamem_reg_32256_32511_19_19/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y153    cpu0/datamem0/datamem_reg_32256_32511_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y153    cpu0/datamem0/datamem_reg_32256_32511_1_1/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_gen_clk_clk_wiz_0_0_1
  To Clock:  clkfbout_gen_clk_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_gen_clk_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    gen_clk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[10]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.615ns  (logic 4.494ns (22.913%)  route 15.121ns (77.087%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 18.260 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.602 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.721    15.323    cpu0/decoder0/data1[10]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.625 r  cpu0/decoder0/branch_pc[10]_i_3/O
                         net (fo=2, routed)           0.732    16.357    cpu0/decoder0/branch_pc[10]_i_3_n_0
    SLICE_X130Y99        LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  cpu0/decoder0/alu_result[10]_i_3/O
                         net (fo=10, routed)          1.030    17.510    cpu0/decoder0/alu_result[10]_i_3_n_0
    SLICE_X127Y114       LUT6 (Prop_lut6_I2_O)        0.124    17.634 r  cpu0/decoder0/alu_result[10]_rep_i_1__2/O
                         net (fo=1, routed)           0.838    18.472    cpu0/execute0/alu_result_reg[10]_rep__2_3
    SLICE_X127Y125       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.552    18.260    cpu0/execute0/cpuclk
    SLICE_X127Y125       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__2/C
                         clock pessimism              0.554    18.813    
                         clock uncertainty           -0.084    18.730    
    SLICE_X127Y125       FDRE (Setup_fdre_C_D)       -0.067    18.663    cpu0/execute0/alu_result_reg[10]_rep__2
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -18.472    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.504ns  (logic 4.704ns (24.120%)  route 14.800ns (75.880%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 18.259 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.477 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.477    cpu0/execute0/alu0/ans0_inferred__0/i__carry__1_n_0
    SLICE_X126Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.811 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.763    15.574    cpu0/decoder0/data1[13]
    SLICE_X127Y106       LUT5 (Prop_lut5_I1_O)        0.303    15.877 r  cpu0/decoder0/branch_pc[13]_i_3/O
                         net (fo=1, routed)           0.919    16.795    cpu0/decoder0/branch_pc[13]_i_3_n_0
    SLICE_X127Y111       LUT6 (Prop_lut6_I2_O)        0.124    16.919 r  cpu0/decoder0/branch_pc[13]_i_1/O
                         net (fo=4, routed)           0.707    17.626    cpu0/decoder0/alucode_reg[3]_1[13]
    SLICE_X121Y121       LUT5 (Prop_lut5_I0_O)        0.124    17.750 r  cpu0/decoder0/alu_result[13]_i_1/O
                         net (fo=1, routed)           0.611    18.361    cpu0/execute0/alu_result_reg[31]_1[13]
    SLICE_X121Y124       FDRE                                         r  cpu0/execute0/alu_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.551    18.259    cpu0/execute0/cpuclk
    SLICE_X121Y124       FDRE                                         r  cpu0/execute0/alu_result_reg[13]/C
                         clock pessimism              0.554    18.812    
                         clock uncertainty           -0.084    18.729    
    SLICE_X121Y124       FDRE (Setup_fdre_C_D)       -0.067    18.662    cpu0/execute0/alu_result_reg[13]
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -18.361    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.392ns  (logic 4.360ns (22.485%)  route 15.032ns (77.515%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.736ns = ( 18.264 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.470 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.417    14.887    cpu0/decoder0/data1[4]
    SLICE_X129Y99        LUT5 (Prop_lut5_I1_O)        0.299    15.186 r  cpu0/decoder0/branch_pc[4]_i_3/O
                         net (fo=2, routed)           0.726    15.912    cpu0/decoder0/branch_pc[4]_i_3_n_0
    SLICE_X130Y112       LUT6 (Prop_lut6_I0_O)        0.124    16.036 r  cpu0/decoder0/alu_result[4]_i_3/O
                         net (fo=1, routed)           0.158    16.194    cpu0/decoder0/alu_result[4]_i_3_n_0
    SLICE_X130Y112       LUT6 (Prop_lut6_I2_O)        0.124    16.318 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=5, routed)           1.931    18.250    cpu0/execute0/alu_result_reg[31]_1[4]
    SLICE_X129Y161       FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.557    18.264    cpu0/execute0/cpuclk
    SLICE_X129Y161       FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_2/C
                         clock pessimism              0.474    18.738    
                         clock uncertainty           -0.084    18.654    
    SLICE_X129Y161       FDRE (Setup_fdre_C_D)       -0.067    18.587    cpu0/execute0/alu_result_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                         18.587    
                         arrival time                         -18.250    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[10]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.465ns  (logic 4.494ns (23.090%)  route 14.970ns (76.910%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 18.265 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.602 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.721    15.323    cpu0/decoder0/data1[10]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.625 r  cpu0/decoder0/branch_pc[10]_i_3/O
                         net (fo=2, routed)           0.732    16.357    cpu0/decoder0/branch_pc[10]_i_3_n_0
    SLICE_X130Y99        LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  cpu0/decoder0/alu_result[10]_i_3/O
                         net (fo=10, routed)          1.085    17.565    cpu0/decoder0/alu_result[10]_i_3_n_0
    SLICE_X126Y116       LUT6 (Prop_lut6_I2_O)        0.124    17.689 r  cpu0/decoder0/alu_result[10]_rep_i_1__0/O
                         net (fo=1, routed)           0.632    18.322    cpu0/execute0/alu_result_reg[10]_rep__0_5
    SLICE_X122Y120       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.557    18.265    cpu0/execute0/cpuclk
    SLICE_X122Y120       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__0/C
                         clock pessimism              0.554    18.818    
                         clock uncertainty           -0.084    18.735    
    SLICE_X122Y120       FDRE (Setup_fdre_C_D)       -0.067    18.668    cpu0/execute0/alu_result_reg[10]_rep__0
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -18.322    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[13]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.354ns  (logic 4.704ns (24.306%)  route 14.650ns (75.694%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.736ns = ( 18.264 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.477 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.477    cpu0/execute0/alu0/ans0_inferred__0/i__carry__1_n_0
    SLICE_X126Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.811 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.763    15.574    cpu0/decoder0/data1[13]
    SLICE_X127Y106       LUT5 (Prop_lut5_I1_O)        0.303    15.877 r  cpu0/decoder0/branch_pc[13]_i_3/O
                         net (fo=1, routed)           0.919    16.795    cpu0/decoder0/branch_pc[13]_i_3_n_0
    SLICE_X127Y111       LUT6 (Prop_lut6_I2_O)        0.124    16.919 r  cpu0/decoder0/branch_pc[13]_i_1/O
                         net (fo=4, routed)           0.828    17.747    cpu0/decoder0/alucode_reg[3]_1[13]
    SLICE_X123Y121       LUT5 (Prop_lut5_I0_O)        0.124    17.871 r  cpu0/decoder0/alu_result[13]_rep_i_1/O
                         net (fo=1, routed)           0.340    18.212    cpu0/execute0/alu_result_reg[13]_rep_1
    SLICE_X123Y121       FDRE                                         r  cpu0/execute0/alu_result_reg[13]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.556    18.264    cpu0/execute0/cpuclk
    SLICE_X123Y121       FDRE                                         r  cpu0/execute0/alu_result_reg[13]_rep/C
                         clock pessimism              0.554    18.817    
                         clock uncertainty           -0.084    18.734    
    SLICE_X123Y121       FDRE (Setup_fdre_C_D)       -0.067    18.667    cpu0/execute0/alu_result_reg[13]_rep
  -------------------------------------------------------------------
                         required time                         18.667    
                         arrival time                         -18.212    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[10]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.345ns  (logic 4.494ns (23.232%)  route 14.851ns (76.768%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.729ns = ( 18.271 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.602 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.721    15.323    cpu0/decoder0/data1[10]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.625 r  cpu0/decoder0/branch_pc[10]_i_3/O
                         net (fo=2, routed)           0.732    16.357    cpu0/decoder0/branch_pc[10]_i_3_n_0
    SLICE_X130Y99        LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  cpu0/decoder0/alu_result[10]_i_3/O
                         net (fo=10, routed)          1.078    17.558    cpu0/decoder0/alu_result[10]_i_3_n_0
    SLICE_X130Y115       LUT6 (Prop_lut6_I2_O)        0.124    17.682 r  cpu0/decoder0/alu_result[10]_rep_i_1__6/O
                         net (fo=1, routed)           0.520    18.202    cpu0/execute0/alu_result_reg[10]_rep__6_2
    SLICE_X130Y116       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.563    18.271    cpu0/execute0/cpuclk
    SLICE_X130Y116       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__6/C
                         clock pessimism              0.554    18.824    
                         clock uncertainty           -0.084    18.741    
    SLICE_X130Y116       FDRE (Setup_fdre_C_D)       -0.067    18.674    cpu0/execute0/alu_result_reg[10]_rep__6
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -18.202    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[12]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.345ns  (logic 4.588ns (23.719%)  route 14.757ns (76.281%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 18.277 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.477 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.477    cpu0/execute0/alu0/ans0_inferred__0/i__carry__1_n_0
    SLICE_X126Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.699 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.848    15.547    cpu0/decoder0/data1[12]
    SLICE_X135Y101       LUT5 (Prop_lut5_I1_O)        0.299    15.846 r  cpu0/decoder0/branch_pc[12]_i_3/O
                         net (fo=2, routed)           0.724    16.570    cpu0/decoder0/branch_pc[12]_i_3_n_0
    SLICE_X135Y103       LUT6 (Prop_lut6_I0_O)        0.124    16.694 r  cpu0/decoder0/alu_result[12]_i_3/O
                         net (fo=5, routed)           0.914    17.608    cpu0/decoder0/alu_result[12]_i_3_n_0
    SLICE_X131Y106       LUT6 (Prop_lut6_I2_O)        0.124    17.732 r  cpu0/decoder0/alu_result[12]_rep_i_1/O
                         net (fo=1, routed)           0.470    18.202    cpu0/execute0/alu_result_reg[12]_rep_1
    SLICE_X131Y107       FDRE                                         r  cpu0/execute0/alu_result_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.569    18.277    cpu0/execute0/cpuclk
    SLICE_X131Y107       FDRE                                         r  cpu0/execute0/alu_result_reg[12]_rep/C
                         clock pessimism              0.554    18.830    
                         clock uncertainty           -0.084    18.747    
    SLICE_X131Y107       FDRE (Setup_fdre_C_D)       -0.058    18.689    cpu0/execute0/alu_result_reg[12]_rep
  -------------------------------------------------------------------
                         required time                         18.689    
                         arrival time                         -18.202    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[10]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.309ns  (logic 4.494ns (23.276%)  route 14.815ns (76.724%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 18.266 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.602 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.721    15.323    cpu0/decoder0/data1[10]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.625 r  cpu0/decoder0/branch_pc[10]_i_3/O
                         net (fo=2, routed)           0.732    16.357    cpu0/decoder0/branch_pc[10]_i_3_n_0
    SLICE_X130Y99        LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  cpu0/decoder0/alu_result[10]_i_3/O
                         net (fo=10, routed)          1.082    17.562    cpu0/decoder0/alu_result[10]_i_3_n_0
    SLICE_X126Y116       LUT6 (Prop_lut6_I2_O)        0.124    17.686 r  cpu0/decoder0/alu_result[10]_rep_i_1__1/O
                         net (fo=1, routed)           0.480    18.166    cpu0/execute0/alu_result_reg[10]_rep__1_5
    SLICE_X126Y120       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.558    18.266    cpu0/execute0/cpuclk
    SLICE_X126Y120       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__1/C
                         clock pessimism              0.554    18.819    
                         clock uncertainty           -0.084    18.736    
    SLICE_X126Y120       FDRE (Setup_fdre_C_D)       -0.067    18.669    cpu0/execute0/alu_result_reg[10]_rep__1
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -18.166    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.273ns  (logic 4.171ns (21.644%)  route 15.101ns (78.356%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 18.257 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.278 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.454    14.733    cpu0/decoder0/data1[2]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.035 r  cpu0/decoder0/branch_pc[2]_i_3/O
                         net (fo=2, routed)           0.990    16.024    cpu0/decoder0/branch_pc[2]_i_3_n_0
    SLICE_X123Y97        LUT6 (Prop_lut6_I0_O)        0.124    16.148 r  cpu0/decoder0/alu_result[2]_i_3/O
                         net (fo=1, routed)           0.974    17.123    cpu0/decoder0/alu_result[2]_i_3_n_0
    SLICE_X117Y111       LUT6 (Prop_lut6_I2_O)        0.124    17.247 r  cpu0/decoder0/alu_result[2]_i_1/O
                         net (fo=1, routed)           0.883    18.130    cpu0/execute0/alu_result_reg[31]_1[2]
    SLICE_X111Y123       FDRE                                         r  cpu0/execute0/alu_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.549    18.257    cpu0/execute0/cpuclk
    SLICE_X111Y123       FDRE                                         r  cpu0/execute0/alu_result_reg[2]/C
                         clock pessimism              0.554    18.810    
                         clock uncertainty           -0.084    18.727    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.067    18.660    cpu0/execute0/alu_result_reg[2]
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -18.130    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_4608_4863_1_1/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.514ns  (logic 0.704ns (3.803%)  route 17.810ns (96.197%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 18.258 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.865    -0.954    cpu0/execute0/cpuclk
    SLICE_X137Y96        FDRE                                         r  cpu0/execute0/alu_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  cpu0/execute0/alu_result_reg[1]/Q
                         net (fo=164, routed)         6.688     6.190    cpu0/execute0/alu_result[1]
    SLICE_X130Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.314 r  cpu0/execute0/datamem_reg_1280_1535_0_0_i_2/O
                         net (fo=8, routed)           1.408     7.722    cpu0/execute0/datamem_reg_1280_1535_0_0_i_2_n_0
    SLICE_X130Y135       LUT6 (Prop_lut6_I1_O)        0.124     7.846 r  cpu0/execute0/datamem_reg_4608_4863_0_0_i_1/O
                         net (fo=128, routed)         9.714    17.560    cpu0/datamem0/datamem_reg_4608_4863_1_1/WE
    SLICE_X42Y105        RAMS64E                                      r  cpu0/datamem0/datamem_reg_4608_4863_1_1/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.550    18.258    cpu0/datamem0/datamem_reg_4608_4863_1_1/WCLK
    SLICE_X42Y105        RAMS64E                                      r  cpu0/datamem0/datamem_reg_4608_4863_1_1/RAMS64E_A/CLK
                         clock pessimism              0.482    18.739    
                         clock uncertainty           -0.084    18.656    
    SLICE_X42Y105        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.123    cpu0/datamem0/datamem_reg_4608_4863_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.123    
                         arrival time                         -17.560    
  -------------------------------------------------------------------
                         slack                                  0.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.277    -0.603    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.294    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.277    -0.603    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.294    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.277    -0.603    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.294    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.277    -0.603    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.294    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.277    -0.603    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.294    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.277    -0.603    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.294    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMS32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMS32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD/CLK
                         clock pessimism              0.277    -0.603    
    SLICE_X116Y93        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.294    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMS32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMS32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD_D1/CLK
                         clock pessimism              0.277    -0.603    
    SLICE_X116Y93        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.294    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.659    -0.640    cpu0/decoder0/cpuclk
    SLICE_X117Y93        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  cpu0/decoder0/dstreg_num_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.443    cpu0/execute0/dstreg_addrE_reg[4]_1[1]
    SLICE_X117Y93        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/execute0/cpuclk
    SLICE_X117Y93        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[1]/C
                         clock pessimism              0.240    -0.640    
    SLICE_X117Y93        FDRE (Hold_fdre_C_D)         0.075    -0.565    cpu0/execute0/dstreg_addrE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.659    -0.640    cpu0/decoder0/cpuclk
    SLICE_X117Y94        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  cpu0/decoder0/dstreg_num_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.443    cpu0/execute0/dstreg_addrE_reg[4]_1[3]
    SLICE_X117Y94        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/execute0/cpuclk
    SLICE_X117Y94        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[3]/C
                         clock pessimism              0.240    -0.640    
    SLICE_X117Y94        FDRE (Hold_fdre_C_D)         0.075    -0.565    cpu0/execute0/dstreg_addrE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y11     cpu0/fetch0/ir_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y20     cpu0/fetch0/ir_reg_0_28/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y15     cpu0/fetch0/ir_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y18     cpu0/fetch0/ir_reg_0_29/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11     cpu0/fetch0/ir_reg_0_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y14     cpu0/fetch0/ir_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y16     cpu0/fetch0/ir_reg_0_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y19     cpu0/fetch0/ir_reg_0_30/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7      cpu0/fetch0/ir_reg_0_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y13     cpu0/fetch0/ir_reg_0_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y127   cpu0/datamem0/datamem_reg_14080_14335_12_12/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y127   cpu0/datamem0/datamem_reg_14080_14335_12_12/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y127   cpu0/datamem0/datamem_reg_14080_14335_12_12/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y127   cpu0/datamem0/datamem_reg_14080_14335_12_12/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y127   cpu0/datamem0/datamem_reg_14080_14335_12_12/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y127   cpu0/datamem0/datamem_reg_14080_14335_12_12/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y127   cpu0/datamem0/datamem_reg_14080_14335_12_12/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y127   cpu0/datamem0/datamem_reg_14080_14335_12_12/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X128Y147   cpu0/datamem0/datamem_reg_16128_16383_9_9/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X128Y147   cpu0/datamem0/datamem_reg_16128_16383_9_9/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X108Y120   cpu0/datamem0/datamem_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X108Y120   cpu0/datamem0/datamem_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y188   cpu0/datamem0/datamem_reg_29952_30207_22_22/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y188   cpu0/datamem0/datamem_reg_29952_30207_22_22/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y188   cpu0/datamem0/datamem_reg_29952_30207_22_22/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X104Y188   cpu0/datamem0/datamem_reg_29952_30207_22_22/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X146Y173   cpu0/datamem0/datamem_reg_32256_32511_19_19/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X146Y173   cpu0/datamem0/datamem_reg_32256_32511_19_19/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y153    cpu0/datamem0/datamem_reg_32256_32511_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y153    cpu0/datamem0/datamem_reg_32256_32511_1_1/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_gen_clk_clk_wiz_0_0
  To Clock:  clkfbout_gen_clk_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    gen_clk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[10]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.615ns  (logic 4.494ns (22.913%)  route 15.121ns (77.087%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 18.260 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.602 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.721    15.323    cpu0/decoder0/data1[10]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.625 r  cpu0/decoder0/branch_pc[10]_i_3/O
                         net (fo=2, routed)           0.732    16.357    cpu0/decoder0/branch_pc[10]_i_3_n_0
    SLICE_X130Y99        LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  cpu0/decoder0/alu_result[10]_i_3/O
                         net (fo=10, routed)          1.030    17.510    cpu0/decoder0/alu_result[10]_i_3_n_0
    SLICE_X127Y114       LUT6 (Prop_lut6_I2_O)        0.124    17.634 r  cpu0/decoder0/alu_result[10]_rep_i_1__2/O
                         net (fo=1, routed)           0.838    18.472    cpu0/execute0/alu_result_reg[10]_rep__2_3
    SLICE_X127Y125       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.552    18.260    cpu0/execute0/cpuclk
    SLICE_X127Y125       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__2/C
                         clock pessimism              0.554    18.813    
                         clock uncertainty           -0.084    18.730    
    SLICE_X127Y125       FDRE (Setup_fdre_C_D)       -0.067    18.663    cpu0/execute0/alu_result_reg[10]_rep__2
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -18.472    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.504ns  (logic 4.704ns (24.120%)  route 14.800ns (75.880%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 18.259 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.477 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.477    cpu0/execute0/alu0/ans0_inferred__0/i__carry__1_n_0
    SLICE_X126Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.811 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.763    15.574    cpu0/decoder0/data1[13]
    SLICE_X127Y106       LUT5 (Prop_lut5_I1_O)        0.303    15.877 r  cpu0/decoder0/branch_pc[13]_i_3/O
                         net (fo=1, routed)           0.919    16.795    cpu0/decoder0/branch_pc[13]_i_3_n_0
    SLICE_X127Y111       LUT6 (Prop_lut6_I2_O)        0.124    16.919 r  cpu0/decoder0/branch_pc[13]_i_1/O
                         net (fo=4, routed)           0.707    17.626    cpu0/decoder0/alucode_reg[3]_1[13]
    SLICE_X121Y121       LUT5 (Prop_lut5_I0_O)        0.124    17.750 r  cpu0/decoder0/alu_result[13]_i_1/O
                         net (fo=1, routed)           0.611    18.361    cpu0/execute0/alu_result_reg[31]_1[13]
    SLICE_X121Y124       FDRE                                         r  cpu0/execute0/alu_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.551    18.259    cpu0/execute0/cpuclk
    SLICE_X121Y124       FDRE                                         r  cpu0/execute0/alu_result_reg[13]/C
                         clock pessimism              0.554    18.812    
                         clock uncertainty           -0.084    18.729    
    SLICE_X121Y124       FDRE (Setup_fdre_C_D)       -0.067    18.662    cpu0/execute0/alu_result_reg[13]
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -18.361    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.392ns  (logic 4.360ns (22.485%)  route 15.032ns (77.515%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.736ns = ( 18.264 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.470 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.417    14.887    cpu0/decoder0/data1[4]
    SLICE_X129Y99        LUT5 (Prop_lut5_I1_O)        0.299    15.186 r  cpu0/decoder0/branch_pc[4]_i_3/O
                         net (fo=2, routed)           0.726    15.912    cpu0/decoder0/branch_pc[4]_i_3_n_0
    SLICE_X130Y112       LUT6 (Prop_lut6_I0_O)        0.124    16.036 r  cpu0/decoder0/alu_result[4]_i_3/O
                         net (fo=1, routed)           0.158    16.194    cpu0/decoder0/alu_result[4]_i_3_n_0
    SLICE_X130Y112       LUT6 (Prop_lut6_I2_O)        0.124    16.318 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=5, routed)           1.931    18.250    cpu0/execute0/alu_result_reg[31]_1[4]
    SLICE_X129Y161       FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.557    18.264    cpu0/execute0/cpuclk
    SLICE_X129Y161       FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_2/C
                         clock pessimism              0.474    18.738    
                         clock uncertainty           -0.084    18.654    
    SLICE_X129Y161       FDRE (Setup_fdre_C_D)       -0.067    18.587    cpu0/execute0/alu_result_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                         18.587    
                         arrival time                         -18.250    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[10]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.465ns  (logic 4.494ns (23.090%)  route 14.970ns (76.910%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 18.265 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.602 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.721    15.323    cpu0/decoder0/data1[10]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.625 r  cpu0/decoder0/branch_pc[10]_i_3/O
                         net (fo=2, routed)           0.732    16.357    cpu0/decoder0/branch_pc[10]_i_3_n_0
    SLICE_X130Y99        LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  cpu0/decoder0/alu_result[10]_i_3/O
                         net (fo=10, routed)          1.085    17.565    cpu0/decoder0/alu_result[10]_i_3_n_0
    SLICE_X126Y116       LUT6 (Prop_lut6_I2_O)        0.124    17.689 r  cpu0/decoder0/alu_result[10]_rep_i_1__0/O
                         net (fo=1, routed)           0.632    18.322    cpu0/execute0/alu_result_reg[10]_rep__0_5
    SLICE_X122Y120       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.557    18.265    cpu0/execute0/cpuclk
    SLICE_X122Y120       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__0/C
                         clock pessimism              0.554    18.818    
                         clock uncertainty           -0.084    18.735    
    SLICE_X122Y120       FDRE (Setup_fdre_C_D)       -0.067    18.668    cpu0/execute0/alu_result_reg[10]_rep__0
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -18.322    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[13]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.354ns  (logic 4.704ns (24.306%)  route 14.650ns (75.694%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.736ns = ( 18.264 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.477 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.477    cpu0/execute0/alu0/ans0_inferred__0/i__carry__1_n_0
    SLICE_X126Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.811 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.763    15.574    cpu0/decoder0/data1[13]
    SLICE_X127Y106       LUT5 (Prop_lut5_I1_O)        0.303    15.877 r  cpu0/decoder0/branch_pc[13]_i_3/O
                         net (fo=1, routed)           0.919    16.795    cpu0/decoder0/branch_pc[13]_i_3_n_0
    SLICE_X127Y111       LUT6 (Prop_lut6_I2_O)        0.124    16.919 r  cpu0/decoder0/branch_pc[13]_i_1/O
                         net (fo=4, routed)           0.828    17.747    cpu0/decoder0/alucode_reg[3]_1[13]
    SLICE_X123Y121       LUT5 (Prop_lut5_I0_O)        0.124    17.871 r  cpu0/decoder0/alu_result[13]_rep_i_1/O
                         net (fo=1, routed)           0.340    18.212    cpu0/execute0/alu_result_reg[13]_rep_1
    SLICE_X123Y121       FDRE                                         r  cpu0/execute0/alu_result_reg[13]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.556    18.264    cpu0/execute0/cpuclk
    SLICE_X123Y121       FDRE                                         r  cpu0/execute0/alu_result_reg[13]_rep/C
                         clock pessimism              0.554    18.817    
                         clock uncertainty           -0.084    18.734    
    SLICE_X123Y121       FDRE (Setup_fdre_C_D)       -0.067    18.667    cpu0/execute0/alu_result_reg[13]_rep
  -------------------------------------------------------------------
                         required time                         18.667    
                         arrival time                         -18.212    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[10]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.345ns  (logic 4.494ns (23.232%)  route 14.851ns (76.768%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.729ns = ( 18.271 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.602 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.721    15.323    cpu0/decoder0/data1[10]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.625 r  cpu0/decoder0/branch_pc[10]_i_3/O
                         net (fo=2, routed)           0.732    16.357    cpu0/decoder0/branch_pc[10]_i_3_n_0
    SLICE_X130Y99        LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  cpu0/decoder0/alu_result[10]_i_3/O
                         net (fo=10, routed)          1.078    17.558    cpu0/decoder0/alu_result[10]_i_3_n_0
    SLICE_X130Y115       LUT6 (Prop_lut6_I2_O)        0.124    17.682 r  cpu0/decoder0/alu_result[10]_rep_i_1__6/O
                         net (fo=1, routed)           0.520    18.202    cpu0/execute0/alu_result_reg[10]_rep__6_2
    SLICE_X130Y116       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.563    18.271    cpu0/execute0/cpuclk
    SLICE_X130Y116       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__6/C
                         clock pessimism              0.554    18.824    
                         clock uncertainty           -0.084    18.741    
    SLICE_X130Y116       FDRE (Setup_fdre_C_D)       -0.067    18.674    cpu0/execute0/alu_result_reg[10]_rep__6
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -18.202    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[12]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.345ns  (logic 4.588ns (23.719%)  route 14.757ns (76.281%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 18.277 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.477 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.477    cpu0/execute0/alu0/ans0_inferred__0/i__carry__1_n_0
    SLICE_X126Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.699 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.848    15.547    cpu0/decoder0/data1[12]
    SLICE_X135Y101       LUT5 (Prop_lut5_I1_O)        0.299    15.846 r  cpu0/decoder0/branch_pc[12]_i_3/O
                         net (fo=2, routed)           0.724    16.570    cpu0/decoder0/branch_pc[12]_i_3_n_0
    SLICE_X135Y103       LUT6 (Prop_lut6_I0_O)        0.124    16.694 r  cpu0/decoder0/alu_result[12]_i_3/O
                         net (fo=5, routed)           0.914    17.608    cpu0/decoder0/alu_result[12]_i_3_n_0
    SLICE_X131Y106       LUT6 (Prop_lut6_I2_O)        0.124    17.732 r  cpu0/decoder0/alu_result[12]_rep_i_1/O
                         net (fo=1, routed)           0.470    18.202    cpu0/execute0/alu_result_reg[12]_rep_1
    SLICE_X131Y107       FDRE                                         r  cpu0/execute0/alu_result_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.569    18.277    cpu0/execute0/cpuclk
    SLICE_X131Y107       FDRE                                         r  cpu0/execute0/alu_result_reg[12]_rep/C
                         clock pessimism              0.554    18.830    
                         clock uncertainty           -0.084    18.747    
    SLICE_X131Y107       FDRE (Setup_fdre_C_D)       -0.058    18.689    cpu0/execute0/alu_result_reg[12]_rep
  -------------------------------------------------------------------
                         required time                         18.689    
                         arrival time                         -18.202    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[10]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.309ns  (logic 4.494ns (23.276%)  route 14.815ns (76.724%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 18.266 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.602 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.721    15.323    cpu0/decoder0/data1[10]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.625 r  cpu0/decoder0/branch_pc[10]_i_3/O
                         net (fo=2, routed)           0.732    16.357    cpu0/decoder0/branch_pc[10]_i_3_n_0
    SLICE_X130Y99        LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  cpu0/decoder0/alu_result[10]_i_3/O
                         net (fo=10, routed)          1.082    17.562    cpu0/decoder0/alu_result[10]_i_3_n_0
    SLICE_X126Y116       LUT6 (Prop_lut6_I2_O)        0.124    17.686 r  cpu0/decoder0/alu_result[10]_rep_i_1__1/O
                         net (fo=1, routed)           0.480    18.166    cpu0/execute0/alu_result_reg[10]_rep__1_5
    SLICE_X126Y120       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.558    18.266    cpu0/execute0/cpuclk
    SLICE_X126Y120       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__1/C
                         clock pessimism              0.554    18.819    
                         clock uncertainty           -0.084    18.736    
    SLICE_X126Y120       FDRE (Setup_fdre_C_D)       -0.067    18.669    cpu0/execute0/alu_result_reg[10]_rep__1
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -18.166    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.273ns  (logic 4.171ns (21.644%)  route 15.101ns (78.356%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 18.257 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.278 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.454    14.733    cpu0/decoder0/data1[2]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.035 r  cpu0/decoder0/branch_pc[2]_i_3/O
                         net (fo=2, routed)           0.990    16.024    cpu0/decoder0/branch_pc[2]_i_3_n_0
    SLICE_X123Y97        LUT6 (Prop_lut6_I0_O)        0.124    16.148 r  cpu0/decoder0/alu_result[2]_i_3/O
                         net (fo=1, routed)           0.974    17.123    cpu0/decoder0/alu_result[2]_i_3_n_0
    SLICE_X117Y111       LUT6 (Prop_lut6_I2_O)        0.124    17.247 r  cpu0/decoder0/alu_result[2]_i_1/O
                         net (fo=1, routed)           0.883    18.130    cpu0/execute0/alu_result_reg[31]_1[2]
    SLICE_X111Y123       FDRE                                         r  cpu0/execute0/alu_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.549    18.257    cpu0/execute0/cpuclk
    SLICE_X111Y123       FDRE                                         r  cpu0/execute0/alu_result_reg[2]/C
                         clock pessimism              0.554    18.810    
                         clock uncertainty           -0.084    18.727    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.067    18.660    cpu0/execute0/alu_result_reg[2]
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -18.130    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_4608_4863_1_1/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.514ns  (logic 0.704ns (3.803%)  route 17.810ns (96.197%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 18.258 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.865    -0.954    cpu0/execute0/cpuclk
    SLICE_X137Y96        FDRE                                         r  cpu0/execute0/alu_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  cpu0/execute0/alu_result_reg[1]/Q
                         net (fo=164, routed)         6.688     6.190    cpu0/execute0/alu_result[1]
    SLICE_X130Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.314 r  cpu0/execute0/datamem_reg_1280_1535_0_0_i_2/O
                         net (fo=8, routed)           1.408     7.722    cpu0/execute0/datamem_reg_1280_1535_0_0_i_2_n_0
    SLICE_X130Y135       LUT6 (Prop_lut6_I1_O)        0.124     7.846 r  cpu0/execute0/datamem_reg_4608_4863_0_0_i_1/O
                         net (fo=128, routed)         9.714    17.560    cpu0/datamem0/datamem_reg_4608_4863_1_1/WE
    SLICE_X42Y105        RAMS64E                                      r  cpu0/datamem0/datamem_reg_4608_4863_1_1/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.550    18.258    cpu0/datamem0/datamem_reg_4608_4863_1_1/WCLK
    SLICE_X42Y105        RAMS64E                                      r  cpu0/datamem0/datamem_reg_4608_4863_1_1/RAMS64E_A/CLK
                         clock pessimism              0.482    18.739    
                         clock uncertainty           -0.084    18.656    
    SLICE_X42Y105        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.123    cpu0/datamem0/datamem_reg_4608_4863_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.123    
                         arrival time                         -17.560    
  -------------------------------------------------------------------
                         slack                                  0.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.277    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.211    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.277    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.211    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.277    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.211    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.277    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.211    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.277    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.211    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.277    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.211    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMS32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMS32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD/CLK
                         clock pessimism              0.277    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X116Y93        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.211    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMS32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMS32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD_D1/CLK
                         clock pessimism              0.277    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X116Y93        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.211    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.659    -0.640    cpu0/decoder0/cpuclk
    SLICE_X117Y93        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  cpu0/decoder0/dstreg_num_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.443    cpu0/execute0/dstreg_addrE_reg[4]_1[1]
    SLICE_X117Y93        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/execute0/cpuclk
    SLICE_X117Y93        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[1]/C
                         clock pessimism              0.240    -0.640    
                         clock uncertainty            0.084    -0.557    
    SLICE_X117Y93        FDRE (Hold_fdre_C_D)         0.075    -0.482    cpu0/execute0/dstreg_addrE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.659    -0.640    cpu0/decoder0/cpuclk
    SLICE_X117Y94        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  cpu0/decoder0/dstreg_num_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.443    cpu0/execute0/dstreg_addrE_reg[4]_1[3]
    SLICE_X117Y94        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/execute0/cpuclk
    SLICE_X117Y94        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[3]/C
                         clock pessimism              0.240    -0.640    
                         clock uncertainty            0.084    -0.557    
    SLICE_X117Y94        FDRE (Hold_fdre_C_D)         0.075    -0.482    cpu0/execute0/dstreg_addrE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.038    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0_1
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[10]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.615ns  (logic 4.494ns (22.913%)  route 15.121ns (77.087%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 18.260 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.602 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.721    15.323    cpu0/decoder0/data1[10]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.625 r  cpu0/decoder0/branch_pc[10]_i_3/O
                         net (fo=2, routed)           0.732    16.357    cpu0/decoder0/branch_pc[10]_i_3_n_0
    SLICE_X130Y99        LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  cpu0/decoder0/alu_result[10]_i_3/O
                         net (fo=10, routed)          1.030    17.510    cpu0/decoder0/alu_result[10]_i_3_n_0
    SLICE_X127Y114       LUT6 (Prop_lut6_I2_O)        0.124    17.634 r  cpu0/decoder0/alu_result[10]_rep_i_1__2/O
                         net (fo=1, routed)           0.838    18.472    cpu0/execute0/alu_result_reg[10]_rep__2_3
    SLICE_X127Y125       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.552    18.260    cpu0/execute0/cpuclk
    SLICE_X127Y125       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__2/C
                         clock pessimism              0.554    18.813    
                         clock uncertainty           -0.084    18.730    
    SLICE_X127Y125       FDRE (Setup_fdre_C_D)       -0.067    18.663    cpu0/execute0/alu_result_reg[10]_rep__2
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -18.472    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.504ns  (logic 4.704ns (24.120%)  route 14.800ns (75.880%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 18.259 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.477 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.477    cpu0/execute0/alu0/ans0_inferred__0/i__carry__1_n_0
    SLICE_X126Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.811 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.763    15.574    cpu0/decoder0/data1[13]
    SLICE_X127Y106       LUT5 (Prop_lut5_I1_O)        0.303    15.877 r  cpu0/decoder0/branch_pc[13]_i_3/O
                         net (fo=1, routed)           0.919    16.795    cpu0/decoder0/branch_pc[13]_i_3_n_0
    SLICE_X127Y111       LUT6 (Prop_lut6_I2_O)        0.124    16.919 r  cpu0/decoder0/branch_pc[13]_i_1/O
                         net (fo=4, routed)           0.707    17.626    cpu0/decoder0/alucode_reg[3]_1[13]
    SLICE_X121Y121       LUT5 (Prop_lut5_I0_O)        0.124    17.750 r  cpu0/decoder0/alu_result[13]_i_1/O
                         net (fo=1, routed)           0.611    18.361    cpu0/execute0/alu_result_reg[31]_1[13]
    SLICE_X121Y124       FDRE                                         r  cpu0/execute0/alu_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.551    18.259    cpu0/execute0/cpuclk
    SLICE_X121Y124       FDRE                                         r  cpu0/execute0/alu_result_reg[13]/C
                         clock pessimism              0.554    18.812    
                         clock uncertainty           -0.084    18.729    
    SLICE_X121Y124       FDRE (Setup_fdre_C_D)       -0.067    18.662    cpu0/execute0/alu_result_reg[13]
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -18.361    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.392ns  (logic 4.360ns (22.485%)  route 15.032ns (77.515%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.736ns = ( 18.264 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.470 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.417    14.887    cpu0/decoder0/data1[4]
    SLICE_X129Y99        LUT5 (Prop_lut5_I1_O)        0.299    15.186 r  cpu0/decoder0/branch_pc[4]_i_3/O
                         net (fo=2, routed)           0.726    15.912    cpu0/decoder0/branch_pc[4]_i_3_n_0
    SLICE_X130Y112       LUT6 (Prop_lut6_I0_O)        0.124    16.036 r  cpu0/decoder0/alu_result[4]_i_3/O
                         net (fo=1, routed)           0.158    16.194    cpu0/decoder0/alu_result[4]_i_3_n_0
    SLICE_X130Y112       LUT6 (Prop_lut6_I2_O)        0.124    16.318 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=5, routed)           1.931    18.250    cpu0/execute0/alu_result_reg[31]_1[4]
    SLICE_X129Y161       FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.557    18.264    cpu0/execute0/cpuclk
    SLICE_X129Y161       FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_2/C
                         clock pessimism              0.474    18.738    
                         clock uncertainty           -0.084    18.654    
    SLICE_X129Y161       FDRE (Setup_fdre_C_D)       -0.067    18.587    cpu0/execute0/alu_result_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                         18.587    
                         arrival time                         -18.250    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[10]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.465ns  (logic 4.494ns (23.090%)  route 14.970ns (76.910%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 18.265 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.602 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.721    15.323    cpu0/decoder0/data1[10]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.625 r  cpu0/decoder0/branch_pc[10]_i_3/O
                         net (fo=2, routed)           0.732    16.357    cpu0/decoder0/branch_pc[10]_i_3_n_0
    SLICE_X130Y99        LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  cpu0/decoder0/alu_result[10]_i_3/O
                         net (fo=10, routed)          1.085    17.565    cpu0/decoder0/alu_result[10]_i_3_n_0
    SLICE_X126Y116       LUT6 (Prop_lut6_I2_O)        0.124    17.689 r  cpu0/decoder0/alu_result[10]_rep_i_1__0/O
                         net (fo=1, routed)           0.632    18.322    cpu0/execute0/alu_result_reg[10]_rep__0_5
    SLICE_X122Y120       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.557    18.265    cpu0/execute0/cpuclk
    SLICE_X122Y120       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__0/C
                         clock pessimism              0.554    18.818    
                         clock uncertainty           -0.084    18.735    
    SLICE_X122Y120       FDRE (Setup_fdre_C_D)       -0.067    18.668    cpu0/execute0/alu_result_reg[10]_rep__0
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -18.322    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[13]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.354ns  (logic 4.704ns (24.306%)  route 14.650ns (75.694%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.736ns = ( 18.264 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.477 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.477    cpu0/execute0/alu0/ans0_inferred__0/i__carry__1_n_0
    SLICE_X126Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.811 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.763    15.574    cpu0/decoder0/data1[13]
    SLICE_X127Y106       LUT5 (Prop_lut5_I1_O)        0.303    15.877 r  cpu0/decoder0/branch_pc[13]_i_3/O
                         net (fo=1, routed)           0.919    16.795    cpu0/decoder0/branch_pc[13]_i_3_n_0
    SLICE_X127Y111       LUT6 (Prop_lut6_I2_O)        0.124    16.919 r  cpu0/decoder0/branch_pc[13]_i_1/O
                         net (fo=4, routed)           0.828    17.747    cpu0/decoder0/alucode_reg[3]_1[13]
    SLICE_X123Y121       LUT5 (Prop_lut5_I0_O)        0.124    17.871 r  cpu0/decoder0/alu_result[13]_rep_i_1/O
                         net (fo=1, routed)           0.340    18.212    cpu0/execute0/alu_result_reg[13]_rep_1
    SLICE_X123Y121       FDRE                                         r  cpu0/execute0/alu_result_reg[13]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.556    18.264    cpu0/execute0/cpuclk
    SLICE_X123Y121       FDRE                                         r  cpu0/execute0/alu_result_reg[13]_rep/C
                         clock pessimism              0.554    18.817    
                         clock uncertainty           -0.084    18.734    
    SLICE_X123Y121       FDRE (Setup_fdre_C_D)       -0.067    18.667    cpu0/execute0/alu_result_reg[13]_rep
  -------------------------------------------------------------------
                         required time                         18.667    
                         arrival time                         -18.212    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[10]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.345ns  (logic 4.494ns (23.232%)  route 14.851ns (76.768%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.729ns = ( 18.271 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.602 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.721    15.323    cpu0/decoder0/data1[10]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.625 r  cpu0/decoder0/branch_pc[10]_i_3/O
                         net (fo=2, routed)           0.732    16.357    cpu0/decoder0/branch_pc[10]_i_3_n_0
    SLICE_X130Y99        LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  cpu0/decoder0/alu_result[10]_i_3/O
                         net (fo=10, routed)          1.078    17.558    cpu0/decoder0/alu_result[10]_i_3_n_0
    SLICE_X130Y115       LUT6 (Prop_lut6_I2_O)        0.124    17.682 r  cpu0/decoder0/alu_result[10]_rep_i_1__6/O
                         net (fo=1, routed)           0.520    18.202    cpu0/execute0/alu_result_reg[10]_rep__6_2
    SLICE_X130Y116       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.563    18.271    cpu0/execute0/cpuclk
    SLICE_X130Y116       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__6/C
                         clock pessimism              0.554    18.824    
                         clock uncertainty           -0.084    18.741    
    SLICE_X130Y116       FDRE (Setup_fdre_C_D)       -0.067    18.674    cpu0/execute0/alu_result_reg[10]_rep__6
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -18.202    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[12]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.345ns  (logic 4.588ns (23.719%)  route 14.757ns (76.281%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 18.277 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.477 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.477    cpu0/execute0/alu0/ans0_inferred__0/i__carry__1_n_0
    SLICE_X126Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.699 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.848    15.547    cpu0/decoder0/data1[12]
    SLICE_X135Y101       LUT5 (Prop_lut5_I1_O)        0.299    15.846 r  cpu0/decoder0/branch_pc[12]_i_3/O
                         net (fo=2, routed)           0.724    16.570    cpu0/decoder0/branch_pc[12]_i_3_n_0
    SLICE_X135Y103       LUT6 (Prop_lut6_I0_O)        0.124    16.694 r  cpu0/decoder0/alu_result[12]_i_3/O
                         net (fo=5, routed)           0.914    17.608    cpu0/decoder0/alu_result[12]_i_3_n_0
    SLICE_X131Y106       LUT6 (Prop_lut6_I2_O)        0.124    17.732 r  cpu0/decoder0/alu_result[12]_rep_i_1/O
                         net (fo=1, routed)           0.470    18.202    cpu0/execute0/alu_result_reg[12]_rep_1
    SLICE_X131Y107       FDRE                                         r  cpu0/execute0/alu_result_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.569    18.277    cpu0/execute0/cpuclk
    SLICE_X131Y107       FDRE                                         r  cpu0/execute0/alu_result_reg[12]_rep/C
                         clock pessimism              0.554    18.830    
                         clock uncertainty           -0.084    18.747    
    SLICE_X131Y107       FDRE (Setup_fdre_C_D)       -0.058    18.689    cpu0/execute0/alu_result_reg[12]_rep
  -------------------------------------------------------------------
                         required time                         18.689    
                         arrival time                         -18.202    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[10]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.309ns  (logic 4.494ns (23.276%)  route 14.815ns (76.724%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 18.266 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.248 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.248    cpu0/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X126Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    14.363    cpu0/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X126Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.602 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.721    15.323    cpu0/decoder0/data1[10]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.625 r  cpu0/decoder0/branch_pc[10]_i_3/O
                         net (fo=2, routed)           0.732    16.357    cpu0/decoder0/branch_pc[10]_i_3_n_0
    SLICE_X130Y99        LUT6 (Prop_lut6_I0_O)        0.124    16.481 r  cpu0/decoder0/alu_result[10]_i_3/O
                         net (fo=10, routed)          1.082    17.562    cpu0/decoder0/alu_result[10]_i_3_n_0
    SLICE_X126Y116       LUT6 (Prop_lut6_I2_O)        0.124    17.686 r  cpu0/decoder0/alu_result[10]_rep_i_1__1/O
                         net (fo=1, routed)           0.480    18.166    cpu0/execute0/alu_result_reg[10]_rep__1_5
    SLICE_X126Y120       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.558    18.266    cpu0/execute0/cpuclk
    SLICE_X126Y120       FDRE                                         r  cpu0/execute0/alu_result_reg[10]_rep__1/C
                         clock pessimism              0.554    18.819    
                         clock uncertainty           -0.084    18.736    
    SLICE_X126Y120       FDRE (Setup_fdre_C_D)       -0.067    18.669    cpu0/execute0/alu_result_reg[10]_rep__1
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -18.166    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.273ns  (logic 4.171ns (21.644%)  route 15.101ns (78.356%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 18.257 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.676    -1.143    cpu0/execute0/cpuclk
    SLICE_X105Y115       FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.687 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16419, routed)       3.907     3.221    cpu0/datamem0/datamem_reg_30720_30975_1_1/A1
    SLICE_X76Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.598     3.819 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.819    cpu0/datamem0/datamem_reg_30720_30975_1_1/OA
    SLICE_X76Y185        MUXF7 (Prop_muxf7_I1_O)      0.214     4.033 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F7.A/O
                         net (fo=1, routed)           0.000     4.033    cpu0/datamem0/datamem_reg_30720_30975_1_1/O1
    SLICE_X76Y185        MUXF8 (Prop_muxf8_I1_O)      0.088     4.121 r  cpu0/datamem0/datamem_reg_30720_30975_1_1/F8/O
                         net (fo=1, routed)           1.609     5.730    cpu0/datamem0/datamem_reg_30720_30975_1_1_n_0
    SLICE_X85Y162        LUT6 (Prop_lut6_I5_O)        0.319     6.049 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_41/O
                         net (fo=1, routed)           0.000     6.049    cpu0/datamem0/datamem_reg_0_255_1_1_i_41_n_0
    SLICE_X85Y162        MUXF7 (Prop_muxf7_I0_O)      0.212     6.261 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.000     6.261    cpu0/datamem0/datamem_reg_0_255_1_1_i_18_n_0
    SLICE_X85Y162        MUXF8 (Prop_muxf8_I1_O)      0.094     6.355 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_7/O
                         net (fo=1, routed)           2.248     8.602    cpu0/datamem0/datamem_reg_0_255_1_1_i_7_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I0_O)        0.316     8.918 r  cpu0/datamem0/datamem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.426     9.344    cpu0/execute0/datamem_reg_4096_4351_1_1_i_1_0
    SLICE_X106Y120       LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  cpu0/execute0/datamem_reg_0_255_1_1_i_2/O
                         net (fo=8, routed)           1.302    10.771    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2_0
    SLICE_X115Y103       LUT5 (Prop_lut5_I4_O)        0.124    10.895 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7/O
                         net (fo=1, routed)           0.953    11.847    cpu0/execute0/gen_branch_signal0/rs2E[1]_i_7_n_0
    SLICE_X114Y102       LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  cpu0/execute0/gen_branch_signal0/rs2E[1]_i_2/O
                         net (fo=4, routed)           0.323    12.295    cpu0/decoder0/load_data[1]
    SLICE_X114Y101       LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  cpu0/decoder0/rs2E[1]_i_1/O
                         net (fo=5, routed)           0.182    12.601    cpu0/decoder0/D[1]
    SLICE_X114Y101       LUT3 (Prop_lut3_I0_O)        0.124    12.725 r  cpu0/decoder0/ans0_carry_i_15/O
                         net (fo=145, routed)         0.849    13.574    cpu0/decoder0/ans0_carry_i_15_n_0
    SLICE_X126Y98        LUT2 (Prop_lut2_I1_O)        0.124    13.698 r  cpu0/decoder0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    13.698    cpu0/execute0/alu0/alu_result[0]_i_7_0[1]
    SLICE_X126Y98        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.278 r  cpu0/execute0/alu0/ans0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.454    14.733    cpu0/decoder0/data1[2]
    SLICE_X127Y97        LUT5 (Prop_lut5_I1_O)        0.302    15.035 r  cpu0/decoder0/branch_pc[2]_i_3/O
                         net (fo=2, routed)           0.990    16.024    cpu0/decoder0/branch_pc[2]_i_3_n_0
    SLICE_X123Y97        LUT6 (Prop_lut6_I0_O)        0.124    16.148 r  cpu0/decoder0/alu_result[2]_i_3/O
                         net (fo=1, routed)           0.974    17.123    cpu0/decoder0/alu_result[2]_i_3_n_0
    SLICE_X117Y111       LUT6 (Prop_lut6_I2_O)        0.124    17.247 r  cpu0/decoder0/alu_result[2]_i_1/O
                         net (fo=1, routed)           0.883    18.130    cpu0/execute0/alu_result_reg[31]_1[2]
    SLICE_X111Y123       FDRE                                         r  cpu0/execute0/alu_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.549    18.257    cpu0/execute0/cpuclk
    SLICE_X111Y123       FDRE                                         r  cpu0/execute0/alu_result_reg[2]/C
                         clock pessimism              0.554    18.810    
                         clock uncertainty           -0.084    18.727    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.067    18.660    cpu0/execute0/alu_result_reg[2]
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -18.130    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_4608_4863_1_1/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.514ns  (logic 0.704ns (3.803%)  route 17.810ns (96.197%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 18.258 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.865    -0.954    cpu0/execute0/cpuclk
    SLICE_X137Y96        FDRE                                         r  cpu0/execute0/alu_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  cpu0/execute0/alu_result_reg[1]/Q
                         net (fo=164, routed)         6.688     6.190    cpu0/execute0/alu_result[1]
    SLICE_X130Y148       LUT6 (Prop_lut6_I1_O)        0.124     6.314 r  cpu0/execute0/datamem_reg_1280_1535_0_0_i_2/O
                         net (fo=8, routed)           1.408     7.722    cpu0/execute0/datamem_reg_1280_1535_0_0_i_2_n_0
    SLICE_X130Y135       LUT6 (Prop_lut6_I1_O)        0.124     7.846 r  cpu0/execute0/datamem_reg_4608_4863_0_0_i_1/O
                         net (fo=128, routed)         9.714    17.560    cpu0/datamem0/datamem_reg_4608_4863_1_1/WE
    SLICE_X42Y105        RAMS64E                                      r  cpu0/datamem0/datamem_reg_4608_4863_1_1/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       1.550    18.258    cpu0/datamem0/datamem_reg_4608_4863_1_1/WCLK
    SLICE_X42Y105        RAMS64E                                      r  cpu0/datamem0/datamem_reg_4608_4863_1_1/RAMS64E_A/CLK
                         clock pessimism              0.482    18.739    
                         clock uncertainty           -0.084    18.656    
    SLICE_X42Y105        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.123    cpu0/datamem0/datamem_reg_4608_4863_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.123    
                         arrival time                         -17.560    
  -------------------------------------------------------------------
                         slack                                  0.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.277    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.211    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.277    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.211    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.277    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.211    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.277    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.211    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.277    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.211    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMD32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.277    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X116Y93        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.211    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMS32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMS32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD/CLK
                         clock pessimism              0.277    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X116Y93        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.211    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu0/datamem0/dst_addrD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.658    -0.641    cpu0/datamem0/cpuclk
    SLICE_X115Y93        FDRE                                         r  cpu0/datamem0/dst_addrD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  cpu0/datamem0/dst_addrD_reg[1]/Q
                         net (fo=103, routed)         0.325    -0.175    cpu0/regfile0/register_reg_r1_0_31_12_17/ADDRD1
    SLICE_X116Y93        RAMS32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X116Y93        RAMS32                                       r  cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD_D1/CLK
                         clock pessimism              0.277    -0.603    
                         clock uncertainty            0.084    -0.520    
    SLICE_X116Y93        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.211    cpu0/regfile0/register_reg_r1_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.659    -0.640    cpu0/decoder0/cpuclk
    SLICE_X117Y93        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  cpu0/decoder0/dstreg_num_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.443    cpu0/execute0/dstreg_addrE_reg[4]_1[1]
    SLICE_X117Y93        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/execute0/cpuclk
    SLICE_X117Y93        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[1]/C
                         clock pessimism              0.240    -0.640    
                         clock uncertainty            0.084    -0.557    
    SLICE_X117Y93        FDRE (Hold_fdre_C_D)         0.075    -0.482    cpu0/execute0/dstreg_addrE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.659    -0.640    cpu0/decoder0/cpuclk
    SLICE_X117Y94        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  cpu0/decoder0/dstreg_num_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.443    cpu0/execute0/dstreg_addrE_reg[4]_1[3]
    SLICE_X117Y94        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17009, routed)       0.934    -0.880    cpu0/execute0/cpuclk
    SLICE_X117Y94        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[3]/C
                         clock pessimism              0.240    -0.640    
                         clock uncertainty            0.084    -0.557    
    SLICE_X117Y94        FDRE (Hold_fdre_C_D)         0.075    -0.482    cpu0/execute0/dstreg_addrE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.038    





