Alle, M., Varadarajan, K., Fell, A., Nandy, S. K., and Narayan, R. 2008. Compiling techniques for coarse grained runtime reconfigurable architectures. In Proceedings of the 5th IEEE International Workshop on Applied Reconfigurable Computing (ARC'09). IEEE, Los Alamitos, CA.
Ambric Inc. 2007. Am2000 massively parallel processor array. http://www.ambric.info/products.
Asanovic, K., Bodik, R., Catanzaro, B. C., Gebis, J. J., Husbands, P., Keutzer, K., Patterson, D. A., Plishker, W. L., Shalf, J., et al. 2006. The landscape of parallel computing research: A view from Berkeley. Tech. rep. UCB/EECS-2006-183, EECS Department, University of California, Berkeley. http://www.eecs.berkeley.edu/Pubs/TechRpts/2006/EECS-2006-183.html
Lars Bauer , Muhammad Shafique , Simon Kramer , Jörg Henkel, RISPP: rotating instruction set processing platform, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278678]
Michael Chu , Kevin Fan , Scott Mahlke, Region-based hierarchical operation partitioning for multicluster processors, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781165]
Cooley, J. W. and Tukey, J. W. 1965. An algorithm for the machine calculation of complex fourier series. Math. Comput. 19, 90, 297--301.
CoWare Inc. 2007. Processor designer. http://www.coware.com/products/signalprocessing.php.
Ron Cytron , Jeanne Ferrante , Barry K. Rosen , Mark N. Wegman , F. Kenneth Zadeck, Efficiently computing static single assignment form and the control dependence graph, ACM Transactions on Programming Languages and Systems (TOPLAS), v.13 n.4, p.451-490, Oct. 1991[doi>10.1145/115372.115320]
W. J. Dally, Virtual-Channel Flow Control, IEEE Transactions on Parallel and Distributed Systems, v.3 n.2, p.194-205, March 1992[doi>10.1109/71.127260]
Element CXI. 2008. ECA 64. http://www.elementcxi.com/.
Faraday. 2008. UMC Free Library. http://freelibrary.faraday-tech.com/
Kees Goossens , John Dielissen , Andrei Radulescu, Æthereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005[doi>10.1109/MDT.2005.99]
James Hicks , Derek Chiou , Boon Seong Ang , Arvind, Performance studies of Id on the Monsoon dataflow system, Journal of Parallel and Distributed Computing, v.18 n.3, p.273-300, July 1993[doi>10.1006/jpdc.1993.1065]
Yasuhiro Inagami , John F. Foley, The specification of a new Manchester Dataflow machine, Proceedings of the 3rd international conference on Supercomputing, p.371-380, June 05-09, 1989, Crete, Greece[doi>10.1145/318789.318830]
Joseph Nimmy , C. Ramesh Reddy , Keshavan Varadarajan , Mythri Alle , Alexander Fell , S. K. Nandy , Ranjani Narayan, RECONNECT: A NoC for polymorphic ASICs using a low overhead single cycle router, Proceedings of the 2008 International Conference on Application-Specific Systems, Architectures and Processors, p.251-256, July 02-04, 2008[doi>10.1109/ASAP.2008.4580187]
Martha Mercaldi Kim , John D. Davis , Mark Oskin , Todd Austin, Polymorphic On-Chip Networks, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.101-112, June 21-25, 2008[doi>10.1109/ISCA.2008.25]
Ian Kuon , Jonathan Rose, Measuring the gap between FPGAs and ASICs, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA[doi>10.1145/1117201.1117205]
Chris Lattner , Vikram Adve, LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.75, March 20-24, 2004, Palo Alto, California
Scott A. Mahlke , David C. Lin , William Y. Chen , Richard E. Hank , Roger A. Bringmann, Effective compiler support for predicated execution using the hyperblock, Proceedings of the 25th annual international symposium on Microarchitecture, p.45-54, December 01-04, 1992, Portland, Oregon, USA
Mathstar. 2008. FPOA. http://www.mathstar.com
Mentor Graphics. 2008. Modelsim SE. http://www.mentor.com/products/fv/digitalverification/modelsim se
Mikael Millberg , Erland Nilsson , Rikard Thid , Axel Jantsch, Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20890, February 16-20, 2004
Chrysostomos A. Nicopoulos , Dongkook Park , Jongman Kim , N. Vijaykrishnan , Mazin S. Yousif , Chita R. Das, ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.333-346, December 09-13, 2006[doi>10.1109/MICRO.2006.50]
Andrew Petersen , Andrew Putnam , Martha Mercaldi , Andrew Schwerin , Susan Eggers , Steve Swanson , Mark Oskin, Reducing control overhead in dataflow architectures, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA[doi>10.1145/1152154.1152184]
Poseidon Design Systems Inc. 2007. Triton builder. http://www.poseidon-systems.com/tbuilder.htm.
Quicksilver Technology. 2008. Adapt2400 http://qstech.com
Hongbo Rong , Zhizhong Tang , R. Govindarajan , Alban Douillet , Guang R. Gao, Single-dimension software pipelining for multidimensional loops, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.1, p.7-es, March 2007[doi>10.1145/1216544.1216550]
S. B. Akers, Binary Decision Diagrams, IEEE Transactions on Computers, v.27 n.6, p.509-516, June 1978[doi>10.1109/TC.1978.1675141]
Karthikeyan Sankaralingam , Ramadass Nagarajan , Haiming Liu , Changkyu Kim , Jaehyuk Huh , Doug Burger , Stephen W. Keckler , Charles R. Moore, Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859667]
Satrawala, A. N., Varadarajan, K., Alle, M., Nandy, S. K., and Narayan, R. 2007. REDEFINE: Architecture of a SOC fabric for runtime composition of computation structures. In Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL'07). Springer, Berlin.
Steven Swanson , Andrew Schwerin , Martha Mercaldi , Andrew Petersen , Andrew Putnam , Ken Michelson , Mark Oskin , Susan J. Eggers, The WaveScalar architecture, ACM Transactions on Computer Systems (TOCS), v.25 n.2, p.1-54, May 2007[doi>10.1145/1233307.1233308]
Synfora Inc. 2007. Aspen. http://www.synfora.com/news/press/ASPEN_PR_FINAL_42605.pdf
Michael Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , Albert Ma , Arvind Saraf , Mark Seneski , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, v.22 n.2, p.25-35, March 2002[doi>10.1109/MM.2002.997877]
Tensilica, Inc. 2007. Xtensa configurable processors. http://www.tensilica.com/products/xtensa-customizable/configurable.htm
Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Iyer, P., Singh, A., et al. 2007. An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS. In Proceedings of the IEEE International Conference on Solid-State Circuits. IEEE, Los Alamitos, CA, 98--589.
Girish Varatkar , Radu Marculescu, Traffic analysis for on-chip networks design of multimedia applications, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514116]
Vinod, K., Arvind, and Pingali, K. 1980. A dataflow architecture with tagged tokens. Tech. rep. MIT/LCS/TM-174, Laboratory for Computer Science. Massachusetts Institute of Technology. http://publications.csail.mit.edu/lcs/viewpubs.php?cat=tm&sort;=docnum&count;=50&currentpage;=9
