<stg><name>dut_pad</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="2">
<condition id="22">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="4">
<condition id="26">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="3">
<condition id="28">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="4" to="5">
<condition id="30">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="5" to="4">
<condition id="32">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="5" to="6">
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="6" to="7">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="7" to="5">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

]]></node>
<StgValue><ssdm name="I_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)

]]></node>
<StgValue><ssdm name="M_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="5" op_0_bw="6">
<![CDATA[
:2  %tmp_3 = trunc i6 %I_read to i5

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %tmp_s = add i5 2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="13" op_0_bw="5">
<![CDATA[
:4  %tmp_cast6_cast = zext i5 %tmp_s to i13

]]></node>
<StgValue><ssdm name="tmp_cast6_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="9" op_0_bw="5">
<![CDATA[
:5  %tmp_cast_cast = zext i5 %tmp_s to i9

]]></node>
<StgValue><ssdm name="tmp_cast_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0  %i = phi i13 [ 0, %0 ], [ %i_1, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %exitcond1 = icmp eq i13 %i, -3008

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5184, i64 5184, i64 5184)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %i_1 = add i13 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader3.preheader, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="64" op_0_bw="13">
<![CDATA[
:0  %tmp_1 = zext i13 %i to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr = getelementptr [5184 x i1]* %output_r, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
:2  store i1 false, i1* %output_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="6" op_0_bw="7">
<![CDATA[
.preheader3.preheader:0  %tmp_6 = trunc i7 %M_read to i6

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="6">
<![CDATA[
.preheader3.preheader:1  %I_cast7 = zext i6 %I_read to i8

]]></node>
<StgValue><ssdm name="I_cast7"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="13" op_0_bw="6">
<![CDATA[
.preheader3.preheader:2  %I_cast = zext i6 %I_read to i13

]]></node>
<StgValue><ssdm name="I_cast"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:3  br label %.preheader3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader3:0  %m = phi i5 [ 0, %.preheader3.preheader ], [ %m_1, %.preheader2 ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader3:1  %phi_mul = phi i8 [ 0, %.preheader3.preheader ], [ %next_mul, %.preheader2 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3:2  %next_mul = add i8 %phi_mul, %I_cast7

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="9" op_0_bw="5">
<![CDATA[
.preheader3:3  %m_cast4_cast = zext i5 %m to i9

]]></node>
<StgValue><ssdm name="m_cast4_cast"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="6" op_0_bw="5">
<![CDATA[
.preheader3:4  %m_cast = zext i5 %m to i6

]]></node>
<StgValue><ssdm name="m_cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3:5  %tmp_2 = icmp slt i6 %m_cast, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:6  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:7  %m_1 = add i5 %m, 1

]]></node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:8  br i1 %tmp_2, label %.preheader2.preheader, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader2.preheader:0  %tmp_4 = mul i9 %m_cast4_cast, %tmp_cast_cast

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:1  br label %.preheader2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader2:0  %x = phi i5 [ 0, %.preheader2.preheader ], [ %x_2, %.preheader ]

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="13" op_0_bw="5">
<![CDATA[
.preheader2:1  %x_cast2 = zext i5 %x to i13

]]></node>
<StgValue><ssdm name="x_cast2"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="6" op_0_bw="5">
<![CDATA[
.preheader2:2  %x_cast = zext i5 %x to i6

]]></node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:3  %tmp_5 = icmp slt i6 %x_cast, %I_read

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:5  %x_2 = add i5 %x, 1

]]></node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:6  br i1 %tmp_5, label %.preheader.preheader, label %.preheader3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="13" op_0_bw="5">
<![CDATA[
.preheader.preheader:0  %tmp_6_cast = zext i5 %x_2 to i13

]]></node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %y = phi i5 [ %y_2, %3 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="5">
<![CDATA[
.preheader:1  %y_cast1 = zext i5 %y to i8

]]></node>
<StgValue><ssdm name="y_cast1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="6" op_0_bw="5">
<![CDATA[
.preheader:2  %y_cast = zext i5 %y to i6

]]></node>
<StgValue><ssdm name="y_cast"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %exitcond = icmp eq i6 %y_cast, %I_read

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:5  %y_2 = add i5 %y, 1

]]></node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %exitcond, label %.preheader2, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp = add i8 %y_cast1, %phi_mul

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="13" op_0_bw="8">
<![CDATA[
:1  %tmp_cast = zext i8 %tmp to i13

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp4 = mul i13 %I_cast, %tmp_cast

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="9" op_0_bw="5">
<![CDATA[
:4  %y_2_cast = zext i5 %y_2 to i9

]]></node>
<StgValue><ssdm name="y_2_cast"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp5 = add i9 %y_2_cast, %tmp_4

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %i_index = add i13 %tmp4, %x_cast2

]]></node>
<StgValue><ssdm name="i_index"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="13" op_0_bw="9">
<![CDATA[
:6  %tmp5_cast_cast = zext i9 %tmp5 to i13

]]></node>
<StgValue><ssdm name="tmp5_cast_cast"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %tmp6 = mul i13 %tmp5_cast_cast, %tmp_cast6_cast

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:8  %o_index = add i13 %tmp_6_cast, %tmp6

]]></node>
<StgValue><ssdm name="o_index"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="13">
<![CDATA[
:9  %tmp_7 = zext i13 %i_index to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %input_addr = getelementptr [5184 x i1]* %input_r, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="13">
<![CDATA[
:11  %input_load = load i1* %input_addr, align 1

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="13">
<![CDATA[
:11  %input_load = load i1* %input_addr, align 1

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="13">
<![CDATA[
:12  %tmp_8 = zext i13 %o_index to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %output_addr_1 = getelementptr [5184 x i1]* %output_r, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
:14  store i1 %input_load, i1* %output_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="84" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="M" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="M"/></StgValue>
</port>
<port id="87" name="I" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="I"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="89" from="_ssdm_op_Read.ap_auto.i6" to="I_read" fromId="88" toId="8">
</dataflow>
<dataflow id="90" from="I" to="I_read" fromId="87" toId="8">
</dataflow>
<dataflow id="92" from="_ssdm_op_Read.ap_auto.i7" to="M_read" fromId="91" toId="9">
</dataflow>
<dataflow id="93" from="M" to="M_read" fromId="86" toId="9">
</dataflow>
<dataflow id="94" from="I_read" to="tmp_3" fromId="8" toId="10">
</dataflow>
<dataflow id="96" from="stg_95" to="tmp_s" fromId="95" toId="11">
</dataflow>
<dataflow id="97" from="tmp_3" to="tmp_s" fromId="10" toId="11">
</dataflow>
<dataflow id="98" from="tmp_s" to="tmp_cast6_cast" fromId="11" toId="12">
</dataflow>
<dataflow id="99" from="tmp_s" to="tmp_cast_cast" fromId="11" toId="13">
</dataflow>
<dataflow id="101" from="stg_100" to="i" fromId="100" toId="15">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="102" from="stg_14" to="i" fromId="14" toId="15">
</dataflow>
<dataflow id="103" from="i_1" to="i" fromId="18" toId="15">
<BackEdge/>
<condition id="46">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="104" from="stg_23" to="i" fromId="23" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="105" from="i" to="exitcond1" fromId="15" toId="16">
</dataflow>
<dataflow id="107" from="stg_106" to="exitcond1" fromId="106" toId="16">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="108" toId="17">
</dataflow>
<dataflow id="111" from="stg_110" to="empty" fromId="110" toId="17">
</dataflow>
<dataflow id="112" from="stg_110" to="empty" fromId="110" toId="17">
</dataflow>
<dataflow id="113" from="stg_110" to="empty" fromId="110" toId="17">
</dataflow>
<dataflow id="114" from="i" to="i_1" fromId="15" toId="18">
</dataflow>
<dataflow id="116" from="stg_115" to="i_1" fromId="115" toId="18">
</dataflow>
<dataflow id="117" from="exitcond1" to="stg_19" fromId="16" toId="19">
</dataflow>
<dataflow id="118" from="i" to="tmp_1" fromId="15" toId="20">
</dataflow>
<dataflow id="119" from="output_r" to="output_addr" fromId="85" toId="21">
</dataflow>
<dataflow id="121" from="stg_120" to="output_addr" fromId="120" toId="21">
</dataflow>
<dataflow id="122" from="tmp_1" to="output_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="124" from="stg_123" to="stg_22" fromId="123" toId="22">
</dataflow>
<dataflow id="125" from="output_addr" to="stg_22" fromId="21" toId="22">
</dataflow>
<dataflow id="126" from="M_read" to="tmp_6" fromId="9" toId="24">
</dataflow>
<dataflow id="127" from="I_read" to="I_cast7" fromId="8" toId="25">
</dataflow>
<dataflow id="128" from="I_read" to="I_cast" fromId="8" toId="26">
</dataflow>
<dataflow id="130" from="stg_129" to="m" fromId="129" toId="28">
<condition id="47">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="stg_27" to="m" fromId="27" toId="28">
</dataflow>
<dataflow id="132" from="m_1" to="m" fromId="35" toId="28">
<BackEdge/>
<condition id="48">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="stg_46" to="m" fromId="46" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="135" from="stg_134" to="phi_mul" fromId="134" toId="29">
<condition id="49">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="stg_27" to="phi_mul" fromId="27" toId="29">
</dataflow>
<dataflow id="137" from="next_mul" to="phi_mul" fromId="30" toId="29">
<BackEdge/>
<condition id="50">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="138" from="stg_46" to="phi_mul" fromId="46" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="139" from="phi_mul" to="next_mul" fromId="29" toId="30">
</dataflow>
<dataflow id="140" from="I_cast7" to="next_mul" fromId="25" toId="30">
</dataflow>
<dataflow id="141" from="m" to="m_cast4_cast" fromId="28" toId="31">
</dataflow>
<dataflow id="142" from="m" to="m_cast" fromId="28" toId="32">
</dataflow>
<dataflow id="143" from="m_cast" to="tmp_2" fromId="32" toId="33">
</dataflow>
<dataflow id="144" from="tmp_6" to="tmp_2" fromId="24" toId="33">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecLoopTripCount" to="empty_10" fromId="108" toId="34">
</dataflow>
<dataflow id="147" from="stg_146" to="empty_10" fromId="146" toId="34">
</dataflow>
<dataflow id="149" from="stg_148" to="empty_10" fromId="148" toId="34">
</dataflow>
<dataflow id="150" from="stg_120" to="empty_10" fromId="120" toId="34">
</dataflow>
<dataflow id="151" from="m" to="m_1" fromId="28" toId="35">
</dataflow>
<dataflow id="153" from="stg_152" to="m_1" fromId="152" toId="35">
</dataflow>
<dataflow id="154" from="tmp_2" to="stg_36" fromId="33" toId="36">
</dataflow>
<dataflow id="155" from="m_cast4_cast" to="tmp_4" fromId="31" toId="37">
</dataflow>
<dataflow id="156" from="tmp_cast_cast" to="tmp_4" fromId="13" toId="37">
</dataflow>
<dataflow id="157" from="stg_129" to="x" fromId="129" toId="40">
<condition id="51">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="158" from="stg_38" to="x" fromId="38" toId="40">
</dataflow>
<dataflow id="159" from="x_2" to="x" fromId="45" toId="40">
<BackEdge/>
<condition id="52">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="160" from="stg_55" to="x" fromId="55" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="161" from="x" to="x_cast2" fromId="40" toId="41">
</dataflow>
<dataflow id="162" from="x" to="x_cast" fromId="40" toId="42">
</dataflow>
<dataflow id="163" from="x_cast" to="tmp_5" fromId="42" toId="43">
</dataflow>
<dataflow id="164" from="I_read" to="tmp_5" fromId="8" toId="43">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecLoopTripCount" to="empty_11" fromId="108" toId="44">
</dataflow>
<dataflow id="167" from="stg_166" to="empty_11" fromId="166" toId="44">
</dataflow>
<dataflow id="168" from="stg_148" to="empty_11" fromId="148" toId="44">
</dataflow>
<dataflow id="169" from="stg_120" to="empty_11" fromId="120" toId="44">
</dataflow>
<dataflow id="170" from="x" to="x_2" fromId="40" toId="45">
</dataflow>
<dataflow id="171" from="stg_152" to="x_2" fromId="152" toId="45">
</dataflow>
<dataflow id="172" from="tmp_5" to="stg_46" fromId="43" toId="46">
</dataflow>
<dataflow id="173" from="x_2" to="tmp_6_cast" fromId="45" toId="47">
</dataflow>
<dataflow id="174" from="y_2" to="y" fromId="54" toId="49">
<BackEdge/>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="175" from="stg_72" to="y" fromId="72" toId="49">
<BackEdge/>
</dataflow>
<dataflow id="176" from="stg_129" to="y" fromId="129" toId="49">
<condition id="54">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="177" from="stg_48" to="y" fromId="48" toId="49">
</dataflow>
<dataflow id="178" from="y" to="y_cast1" fromId="49" toId="50">
</dataflow>
<dataflow id="179" from="y" to="y_cast" fromId="49" toId="51">
</dataflow>
<dataflow id="180" from="y_cast" to="exitcond" fromId="51" toId="52">
</dataflow>
<dataflow id="181" from="I_read" to="exitcond" fromId="8" toId="52">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecLoopTripCount" to="empty_12" fromId="108" toId="53">
</dataflow>
<dataflow id="183" from="stg_166" to="empty_12" fromId="166" toId="53">
</dataflow>
<dataflow id="184" from="stg_148" to="empty_12" fromId="148" toId="53">
</dataflow>
<dataflow id="185" from="stg_120" to="empty_12" fromId="120" toId="53">
</dataflow>
<dataflow id="186" from="y" to="y_2" fromId="49" toId="54">
</dataflow>
<dataflow id="187" from="stg_152" to="y_2" fromId="152" toId="54">
</dataflow>
<dataflow id="188" from="exitcond" to="stg_55" fromId="52" toId="55">
</dataflow>
<dataflow id="189" from="y_cast1" to="tmp" fromId="50" toId="56">
</dataflow>
<dataflow id="190" from="phi_mul" to="tmp" fromId="29" toId="56">
</dataflow>
<dataflow id="191" from="tmp" to="tmp_cast" fromId="56" toId="57">
</dataflow>
<dataflow id="192" from="I_cast" to="tmp4" fromId="26" toId="58">
</dataflow>
<dataflow id="193" from="tmp_cast" to="tmp4" fromId="57" toId="58">
</dataflow>
<dataflow id="194" from="y_2" to="y_2_cast" fromId="54" toId="59">
</dataflow>
<dataflow id="195" from="y_2_cast" to="tmp5" fromId="59" toId="60">
</dataflow>
<dataflow id="196" from="tmp_4" to="tmp5" fromId="37" toId="60">
</dataflow>
<dataflow id="197" from="tmp4" to="i_index" fromId="58" toId="61">
</dataflow>
<dataflow id="198" from="x_cast2" to="i_index" fromId="41" toId="61">
</dataflow>
<dataflow id="199" from="tmp5" to="tmp5_cast_cast" fromId="60" toId="62">
</dataflow>
<dataflow id="200" from="tmp5_cast_cast" to="tmp6" fromId="62" toId="63">
</dataflow>
<dataflow id="201" from="tmp_cast6_cast" to="tmp6" fromId="12" toId="63">
</dataflow>
<dataflow id="202" from="tmp_6_cast" to="o_index" fromId="47" toId="64">
</dataflow>
<dataflow id="203" from="tmp6" to="o_index" fromId="63" toId="64">
</dataflow>
<dataflow id="204" from="i_index" to="tmp_7" fromId="61" toId="65">
</dataflow>
<dataflow id="205" from="input_r" to="input_addr" fromId="84" toId="66">
</dataflow>
<dataflow id="206" from="stg_120" to="input_addr" fromId="120" toId="66">
</dataflow>
<dataflow id="207" from="tmp_7" to="input_addr" fromId="65" toId="66">
</dataflow>
<dataflow id="208" from="input_addr" to="input_load" fromId="66" toId="67">
</dataflow>
<dataflow id="209" from="input_addr" to="input_load" fromId="66" toId="68">
</dataflow>
<dataflow id="210" from="o_index" to="tmp_8" fromId="64" toId="69">
</dataflow>
<dataflow id="211" from="output_r" to="output_addr_1" fromId="85" toId="70">
</dataflow>
<dataflow id="212" from="stg_120" to="output_addr_1" fromId="120" toId="70">
</dataflow>
<dataflow id="213" from="tmp_8" to="output_addr_1" fromId="69" toId="70">
</dataflow>
<dataflow id="214" from="input_load" to="stg_71" fromId="68" toId="71">
</dataflow>
<dataflow id="215" from="output_addr_1" to="stg_71" fromId="70" toId="71">
</dataflow>
<dataflow id="216" from="exitcond1" to="stg_2" fromId="16" toId="2">
</dataflow>
<dataflow id="217" from="tmp_2" to="stg_3" fromId="33" toId="3">
</dataflow>
<dataflow id="218" from="tmp_5" to="stg_4" fromId="43" toId="4">
</dataflow>
<dataflow id="219" from="exitcond" to="stg_5" fromId="52" toId="5">
</dataflow>
</dataflows>


</stg>
