
IO_Tile_1_31

 (15 14)  (91 511)  (91 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (90 510)  (90 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IO_Tile_2_31

 (15 14)  (145 511)  (145 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (144 510)  (144 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_3_31

 (15 14)  (199 511)  (199 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (198 510)  (198 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_4_31

 (15 14)  (253 511)  (253 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (252 510)  (252 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_5_31

 (15 14)  (307 511)  (307 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (306 510)  (306 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_6_31

 (15 14)  (361 511)  (361 511)  IO control bit: GIOLEFT0_extra_padeb_test_1

 (14 15)  (360 510)  (360 510)  IO control bit: GIOLEFT0_extra_padeb_test_0



IO_Tile_7_31

 (15 14)  (403 511)  (403 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (402 510)  (402 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_8_31

 (15 14)  (457 511)  (457 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (456 510)  (456 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_9_31

 (15 14)  (511 511)  (511 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (510 510)  (510 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_10_31

 (15 14)  (565 511)  (565 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (564 510)  (564 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_11_31

 (15 14)  (619 511)  (619 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (618 510)  (618 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_12_31

 (2 6)  (662 503)  (662 503)  IO control bit: GIOUP1_REN_1

 (3 9)  (663 505)  (663 505)  IO control bit: GIOUP1_IE_1

 (15 12)  (673 508)  (673 508)  IO control bit: GIOUP1_cf_bit_39

 (17 13)  (641 509)  (641 509)  IOB_1 IO Functioning bit
 (15 14)  (673 511)  (673 511)  IO control bit: GIOUP1_extra_padeb_test_1

 (14 15)  (672 510)  (672 510)  IO control bit: GIOUP1_extra_padeb_test_0



IO_Tile_13_31

 (15 14)  (731 511)  (731 511)  IO control bit: GIOUP0_extra_padeb_test_1

 (14 15)  (730 510)  (730 510)  IO control bit: GIOUP0_extra_padeb_test_0



IO_Tile_14_31

 (15 14)  (785 511)  (785 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (784 510)  (784 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_15_31

 (15 14)  (839 511)  (839 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (838 510)  (838 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_16_31

 (15 14)  (893 511)  (893 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (892 510)  (892 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_17_31

 (15 14)  (947 511)  (947 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (946 510)  (946 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_18_31

 (17 0)  (969 496)  (969 496)  IOB_0 IO Functioning bit
 (3 1)  (991 497)  (991 497)  IO control bit: BIOUP_REN_0

 (4 2)  (980 499)  (980 499)  routing T_18_31.span4_vert_10 <X> T_18_31.lc_trk_g0_2
 (4 3)  (980 498)  (980 498)  routing T_18_31.span4_vert_10 <X> T_18_31.lc_trk_g0_2
 (6 3)  (982 498)  (982 498)  routing T_18_31.span4_vert_10 <X> T_18_31.lc_trk_g0_2
 (7 3)  (983 498)  (983 498)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (13 3)  (999 498)  (999 498)  routing T_18_31.span4_vert_7 <X> T_18_31.span4_horz_r_1
 (14 3)  (1000 498)  (1000 498)  routing T_18_31.span4_vert_7 <X> T_18_31.span4_horz_r_1
 (17 3)  (969 498)  (969 498)  IOB_0 IO Functioning bit
 (4 4)  (980 500)  (980 500)  routing T_18_31.span4_horz_r_12 <X> T_18_31.lc_trk_g0_4
 (5 4)  (981 500)  (981 500)  routing T_18_31.span4_vert_21 <X> T_18_31.lc_trk_g0_5
 (6 4)  (982 500)  (982 500)  routing T_18_31.span4_vert_21 <X> T_18_31.lc_trk_g0_5
 (7 4)  (983 500)  (983 500)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_21 lc_trk_g0_5
 (13 4)  (999 500)  (999 500)  routing T_18_31.lc_trk_g0_4 <X> T_18_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (968 500)  (968 500)  IOB_0 IO Functioning bit
 (5 5)  (981 501)  (981 501)  routing T_18_31.span4_horz_r_12 <X> T_18_31.lc_trk_g0_4
 (7 5)  (983 501)  (983 501)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (999 501)  (999 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (990 503)  (990 503)  IO control bit: BIOUP_REN_1

 (15 6)  (1001 503)  (1001 503)  IO control bit: BIOUP_cf_bit_35

 (13 10)  (999 507)  (999 507)  routing T_18_31.lc_trk_g0_5 <X> T_18_31.wire_io_cluster/io_1/D_OUT_0
 (15 10)  (1001 507)  (1001 507)  Enable bit of Mux _clock_links/ceb_mux => lc_trk_g0_2 wire_io_cluster/io_1/cen
 (17 10)  (969 507)  (969 507)  IOB_1 IO Functioning bit
 (13 11)  (999 506)  (999 506)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (14 11)  (1000 506)  (1000 506)  routing T_18_31.lc_trk_g0_2 <X> T_18_31.wire_io_cluster/io_1/cen
 (15 12)  (1001 508)  (1001 508)  IO control bit: BIOUP_cf_bit_39

 (17 13)  (969 509)  (969 509)  IOB_1 IO Functioning bit
 (12 14)  (998 511)  (998 511)  routing T_18_31.glb_netwk_7 <X> T_18_31.wire_io_cluster/io_1/outclk
 (14 14)  (1000 511)  (1000 511)  routing T_18_31.glb_netwk_7 <X> T_18_31.wire_io_cluster/io_1/outclk
 (16 14)  (968 511)  (968 511)  IOB_1 IO Functioning bit
 (12 15)  (998 510)  (998 510)  routing T_18_31.glb_netwk_7 <X> T_18_31.wire_io_cluster/io_1/outclk
 (15 15)  (1001 510)  (1001 510)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_7 wire_io_cluster/io_1/outclk


IO_Tile_19_31

 (11 0)  (1051 496)  (1051 496)  routing T_19_31.span4_vert_1 <X> T_19_31.span4_horz_l_12
 (12 0)  (1052 496)  (1052 496)  routing T_19_31.span4_vert_1 <X> T_19_31.span4_horz_l_12
 (17 0)  (1023 496)  (1023 496)  IOB_0 IO Functioning bit
 (3 1)  (1045 497)  (1045 497)  IO control bit: GIORIGHT0_REN_0

 (17 3)  (1023 498)  (1023 498)  IOB_0 IO Functioning bit
 (5 4)  (1035 500)  (1035 500)  routing T_19_31.span4_horz_r_5 <X> T_19_31.lc_trk_g0_5
 (7 4)  (1037 500)  (1037 500)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (13 4)  (1053 500)  (1053 500)  routing T_19_31.lc_trk_g0_4 <X> T_19_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1022 500)  (1022 500)  IOB_0 IO Functioning bit
 (6 5)  (1036 501)  (1036 501)  routing T_19_31.span12_vert_12 <X> T_19_31.lc_trk_g0_4
 (7 5)  (1037 501)  (1037 501)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_12 lc_trk_g0_4
 (8 5)  (1038 501)  (1038 501)  routing T_19_31.span4_horz_r_5 <X> T_19_31.lc_trk_g0_5
 (13 5)  (1053 501)  (1053 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1044 503)  (1044 503)  IO control bit: GIORIGHT0_REN_1

 (5 6)  (1035 503)  (1035 503)  routing T_19_31.span4_vert_39 <X> T_19_31.lc_trk_g0_7
 (6 6)  (1036 503)  (1036 503)  routing T_19_31.span4_vert_39 <X> T_19_31.lc_trk_g0_7
 (7 6)  (1037 503)  (1037 503)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (1038 503)  (1038 503)  routing T_19_31.span4_vert_39 <X> T_19_31.lc_trk_g0_7
 (15 6)  (1055 503)  (1055 503)  IO control bit: GIORIGHT0_cf_bit_35

 (13 10)  (1053 507)  (1053 507)  routing T_19_31.lc_trk_g0_7 <X> T_19_31.wire_io_cluster/io_1/D_OUT_0
 (14 10)  (1054 507)  (1054 507)  routing T_19_31.lc_trk_g0_5 <X> T_19_31.wire_io_cluster/io_1/cen
 (15 10)  (1055 507)  (1055 507)  Enable bit of Mux _clock_links/ceb_mux => lc_trk_g0_5 wire_io_cluster/io_1/cen
 (16 10)  (1022 507)  (1022 507)  IOB_1 IO Functioning bit
 (12 11)  (1052 506)  (1052 506)  routing T_19_31.lc_trk_g0_7 <X> T_19_31.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1053 506)  (1053 506)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (14 11)  (1054 506)  (1054 506)  routing T_19_31.lc_trk_g0_5 <X> T_19_31.wire_io_cluster/io_1/cen
 (15 12)  (1055 508)  (1055 508)  IO control bit: GIORIGHT0_cf_bit_39

 (17 13)  (1023 509)  (1023 509)  IOB_1 IO Functioning bit
 (12 14)  (1052 511)  (1052 511)  routing T_19_31.glb_netwk_7 <X> T_19_31.wire_io_cluster/io_1/outclk
 (14 14)  (1054 511)  (1054 511)  routing T_19_31.glb_netwk_7 <X> T_19_31.wire_io_cluster/io_1/outclk
 (16 14)  (1022 511)  (1022 511)  IOB_1 IO Functioning bit
 (12 15)  (1052 510)  (1052 510)  routing T_19_31.glb_netwk_7 <X> T_19_31.wire_io_cluster/io_1/outclk
 (15 15)  (1055 510)  (1055 510)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_7 wire_io_cluster/io_1/outclk


IO_Tile_20_31

 (15 14)  (1097 511)  (1097 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1096 510)  (1096 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_21_31

 (15 14)  (1151 511)  (1151 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1150 510)  (1150 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_22_31

 (15 14)  (1205 511)  (1205 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1204 510)  (1204 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_23_31

 (15 14)  (1259 511)  (1259 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1258 510)  (1258 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_24_31

 (15 14)  (1313 511)  (1313 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (1312 510)  (1312 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IpCon_Tile_0_30

 (36 0)  (36 480)  (36 480)  LC_0 Logic Functioning bit
 (37 0)  (37 480)  (37 480)  LC_0 Logic Functioning bit
 (42 0)  (42 480)  (42 480)  LC_0 Logic Functioning bit
 (43 0)  (43 480)  (43 480)  LC_0 Logic Functioning bit
 (50 0)  (50 480)  (50 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 481)  (36 481)  LC_0 Logic Functioning bit
 (37 1)  (37 481)  (37 481)  LC_0 Logic Functioning bit
 (42 1)  (42 481)  (42 481)  LC_0 Logic Functioning bit
 (43 1)  (43 481)  (43 481)  LC_0 Logic Functioning bit
 (36 2)  (36 482)  (36 482)  LC_1 Logic Functioning bit
 (37 2)  (37 482)  (37 482)  LC_1 Logic Functioning bit
 (42 2)  (42 482)  (42 482)  LC_1 Logic Functioning bit
 (43 2)  (43 482)  (43 482)  LC_1 Logic Functioning bit
 (50 2)  (50 482)  (50 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 483)  (36 483)  LC_1 Logic Functioning bit
 (37 3)  (37 483)  (37 483)  LC_1 Logic Functioning bit
 (42 3)  (42 483)  (42 483)  LC_1 Logic Functioning bit
 (43 3)  (43 483)  (43 483)  LC_1 Logic Functioning bit
 (36 4)  (36 484)  (36 484)  LC_2 Logic Functioning bit
 (37 4)  (37 484)  (37 484)  LC_2 Logic Functioning bit
 (42 4)  (42 484)  (42 484)  LC_2 Logic Functioning bit
 (43 4)  (43 484)  (43 484)  LC_2 Logic Functioning bit
 (50 4)  (50 484)  (50 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 485)  (36 485)  LC_2 Logic Functioning bit
 (37 5)  (37 485)  (37 485)  LC_2 Logic Functioning bit
 (42 5)  (42 485)  (42 485)  LC_2 Logic Functioning bit
 (43 5)  (43 485)  (43 485)  LC_2 Logic Functioning bit
 (36 6)  (36 486)  (36 486)  LC_3 Logic Functioning bit
 (37 6)  (37 486)  (37 486)  LC_3 Logic Functioning bit
 (42 6)  (42 486)  (42 486)  LC_3 Logic Functioning bit
 (43 6)  (43 486)  (43 486)  LC_3 Logic Functioning bit
 (50 6)  (50 486)  (50 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 487)  (36 487)  LC_3 Logic Functioning bit
 (37 7)  (37 487)  (37 487)  LC_3 Logic Functioning bit
 (42 7)  (42 487)  (42 487)  LC_3 Logic Functioning bit
 (43 7)  (43 487)  (43 487)  LC_3 Logic Functioning bit
 (36 8)  (36 488)  (36 488)  LC_4 Logic Functioning bit
 (37 8)  (37 488)  (37 488)  LC_4 Logic Functioning bit
 (42 8)  (42 488)  (42 488)  LC_4 Logic Functioning bit
 (43 8)  (43 488)  (43 488)  LC_4 Logic Functioning bit
 (50 8)  (50 488)  (50 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 489)  (36 489)  LC_4 Logic Functioning bit
 (37 9)  (37 489)  (37 489)  LC_4 Logic Functioning bit
 (42 9)  (42 489)  (42 489)  LC_4 Logic Functioning bit
 (43 9)  (43 489)  (43 489)  LC_4 Logic Functioning bit
 (36 10)  (36 490)  (36 490)  LC_5 Logic Functioning bit
 (37 10)  (37 490)  (37 490)  LC_5 Logic Functioning bit
 (42 10)  (42 490)  (42 490)  LC_5 Logic Functioning bit
 (43 10)  (43 490)  (43 490)  LC_5 Logic Functioning bit
 (50 10)  (50 490)  (50 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 491)  (36 491)  LC_5 Logic Functioning bit
 (37 11)  (37 491)  (37 491)  LC_5 Logic Functioning bit
 (42 11)  (42 491)  (42 491)  LC_5 Logic Functioning bit
 (43 11)  (43 491)  (43 491)  LC_5 Logic Functioning bit
 (36 12)  (36 492)  (36 492)  LC_6 Logic Functioning bit
 (37 12)  (37 492)  (37 492)  LC_6 Logic Functioning bit
 (42 12)  (42 492)  (42 492)  LC_6 Logic Functioning bit
 (43 12)  (43 492)  (43 492)  LC_6 Logic Functioning bit
 (50 12)  (50 492)  (50 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 493)  (36 493)  LC_6 Logic Functioning bit
 (37 13)  (37 493)  (37 493)  LC_6 Logic Functioning bit
 (42 13)  (42 493)  (42 493)  LC_6 Logic Functioning bit
 (43 13)  (43 493)  (43 493)  LC_6 Logic Functioning bit
 (36 14)  (36 494)  (36 494)  LC_7 Logic Functioning bit
 (37 14)  (37 494)  (37 494)  LC_7 Logic Functioning bit
 (42 14)  (42 494)  (42 494)  LC_7 Logic Functioning bit
 (43 14)  (43 494)  (43 494)  LC_7 Logic Functioning bit
 (50 14)  (50 494)  (50 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 495)  (36 495)  LC_7 Logic Functioning bit
 (37 15)  (37 495)  (37 495)  LC_7 Logic Functioning bit
 (42 15)  (42 495)  (42 495)  LC_7 Logic Functioning bit
 (43 15)  (43 495)  (43 495)  LC_7 Logic Functioning bit


LogicTile_13_30

 (8 0)  (702 480)  (702 480)  routing T_13_30.sp4_v_b_1 <X> T_13_30.sp4_h_r_1
 (9 0)  (703 480)  (703 480)  routing T_13_30.sp4_v_b_1 <X> T_13_30.sp4_h_r_1
 (5 4)  (699 484)  (699 484)  routing T_13_30.sp4_v_b_9 <X> T_13_30.sp4_h_r_3
 (4 5)  (698 485)  (698 485)  routing T_13_30.sp4_v_b_9 <X> T_13_30.sp4_h_r_3
 (6 5)  (700 485)  (700 485)  routing T_13_30.sp4_v_b_9 <X> T_13_30.sp4_h_r_3


LogicTile_15_30

 (3 4)  (805 484)  (805 484)  routing T_15_30.sp12_v_b_0 <X> T_15_30.sp12_h_r_0
 (3 5)  (805 485)  (805 485)  routing T_15_30.sp12_v_b_0 <X> T_15_30.sp12_h_r_0


LogicTile_17_30

 (8 0)  (918 480)  (918 480)  routing T_17_30.sp4_h_l_36 <X> T_17_30.sp4_h_r_1
 (3 4)  (913 484)  (913 484)  routing T_17_30.sp12_v_b_0 <X> T_17_30.sp12_h_r_0
 (8 4)  (918 484)  (918 484)  routing T_17_30.sp4_v_b_4 <X> T_17_30.sp4_h_r_4
 (9 4)  (919 484)  (919 484)  routing T_17_30.sp4_v_b_4 <X> T_17_30.sp4_h_r_4
 (3 5)  (913 485)  (913 485)  routing T_17_30.sp12_v_b_0 <X> T_17_30.sp12_h_r_0
 (3 12)  (913 492)  (913 492)  routing T_17_30.sp12_v_b_1 <X> T_17_30.sp12_h_r_1
 (3 13)  (913 493)  (913 493)  routing T_17_30.sp12_v_b_1 <X> T_17_30.sp12_h_r_1
 (11 13)  (921 493)  (921 493)  routing T_17_30.sp4_h_l_38 <X> T_17_30.sp4_h_r_11
 (13 13)  (923 493)  (923 493)  routing T_17_30.sp4_h_l_38 <X> T_17_30.sp4_h_r_11


LogicTile_18_30

 (16 0)  (980 480)  (980 480)  routing T_18_30.sp4_v_b_9 <X> T_18_30.lc_trk_g0_1
 (17 0)  (981 480)  (981 480)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (982 480)  (982 480)  routing T_18_30.sp4_v_b_9 <X> T_18_30.lc_trk_g0_1
 (18 1)  (982 481)  (982 481)  routing T_18_30.sp4_v_b_9 <X> T_18_30.lc_trk_g0_1
 (21 2)  (985 482)  (985 482)  routing T_18_30.sp12_h_l_4 <X> T_18_30.lc_trk_g0_7
 (22 2)  (986 482)  (986 482)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (988 482)  (988 482)  routing T_18_30.sp12_h_l_4 <X> T_18_30.lc_trk_g0_7
 (21 3)  (985 483)  (985 483)  routing T_18_30.sp12_h_l_4 <X> T_18_30.lc_trk_g0_7
 (5 4)  (969 484)  (969 484)  routing T_18_30.sp4_v_b_9 <X> T_18_30.sp4_h_r_3
 (21 4)  (985 484)  (985 484)  routing T_18_30.sp4_v_b_3 <X> T_18_30.lc_trk_g1_3
 (22 4)  (986 484)  (986 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (987 484)  (987 484)  routing T_18_30.sp4_v_b_3 <X> T_18_30.lc_trk_g1_3
 (29 4)  (993 484)  (993 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (995 484)  (995 484)  routing T_18_30.lc_trk_g3_4 <X> T_18_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (996 484)  (996 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (997 484)  (997 484)  routing T_18_30.lc_trk_g3_4 <X> T_18_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (998 484)  (998 484)  routing T_18_30.lc_trk_g3_4 <X> T_18_30.wire_logic_cluster/lc_2/in_3
 (4 5)  (968 485)  (968 485)  routing T_18_30.sp4_v_b_9 <X> T_18_30.sp4_h_r_3
 (6 5)  (970 485)  (970 485)  routing T_18_30.sp4_v_b_9 <X> T_18_30.sp4_h_r_3
 (26 5)  (990 485)  (990 485)  routing T_18_30.lc_trk_g1_3 <X> T_18_30.wire_logic_cluster/lc_2/in_0
 (27 5)  (991 485)  (991 485)  routing T_18_30.lc_trk_g1_3 <X> T_18_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (993 485)  (993 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (1000 485)  (1000 485)  LC_2 Logic Functioning bit
 (38 5)  (1002 485)  (1002 485)  LC_2 Logic Functioning bit
 (52 5)  (1016 485)  (1016 485)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (5 12)  (969 492)  (969 492)  routing T_18_30.sp4_v_b_3 <X> T_18_30.sp4_h_r_9
 (29 12)  (993 492)  (993 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (995 492)  (995 492)  routing T_18_30.lc_trk_g0_7 <X> T_18_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (996 492)  (996 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (53 12)  (1017 492)  (1017 492)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (4 13)  (968 493)  (968 493)  routing T_18_30.sp4_v_b_3 <X> T_18_30.sp4_h_r_9
 (6 13)  (970 493)  (970 493)  routing T_18_30.sp4_v_b_3 <X> T_18_30.sp4_h_r_9
 (26 13)  (990 493)  (990 493)  routing T_18_30.lc_trk_g1_3 <X> T_18_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (991 493)  (991 493)  routing T_18_30.lc_trk_g1_3 <X> T_18_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (993 493)  (993 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (995 493)  (995 493)  routing T_18_30.lc_trk_g0_7 <X> T_18_30.wire_logic_cluster/lc_6/in_3
 (36 13)  (1000 493)  (1000 493)  LC_6 Logic Functioning bit
 (38 13)  (1002 493)  (1002 493)  LC_6 Logic Functioning bit
 (15 15)  (979 495)  (979 495)  routing T_18_30.sp4_v_t_33 <X> T_18_30.lc_trk_g3_4
 (16 15)  (980 495)  (980 495)  routing T_18_30.sp4_v_t_33 <X> T_18_30.lc_trk_g3_4
 (17 15)  (981 495)  (981 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


RAM_Tile_19_30

 (7 0)  (1025 480)  (1025 480)  Ram config bit: MEMT_bram_cbit_1

 (14 0)  (1032 480)  (1032 480)  routing T_19_30.sp4_v_b_8 <X> T_19_30.lc_trk_g0_0
 (26 0)  (1044 480)  (1044 480)  routing T_19_30.lc_trk_g1_5 <X> T_19_30.input0_0
 (14 1)  (1032 481)  (1032 481)  routing T_19_30.sp4_v_b_8 <X> T_19_30.lc_trk_g0_0
 (16 1)  (1034 481)  (1034 481)  routing T_19_30.sp4_v_b_8 <X> T_19_30.lc_trk_g0_0
 (17 1)  (1035 481)  (1035 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (1040 481)  (1040 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1043 481)  (1043 481)  routing T_19_30.sp4_r_v_b_33 <X> T_19_30.lc_trk_g0_2
 (27 1)  (1045 481)  (1045 481)  routing T_19_30.lc_trk_g1_5 <X> T_19_30.input0_0
 (29 1)  (1047 481)  (1047 481)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_5 input0_0
 (0 2)  (1018 482)  (1018 482)  routing T_19_30.glb_netwk_7 <X> T_19_30.wire_bram/ram/WCLK
 (1 2)  (1019 482)  (1019 482)  routing T_19_30.glb_netwk_7 <X> T_19_30.wire_bram/ram/WCLK
 (2 2)  (1020 482)  (1020 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/WCLK
 (7 2)  (1025 482)  (1025 482)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1029 482)  (1029 482)  routing T_19_30.sp4_v_b_11 <X> T_19_30.sp4_v_t_39
 (26 2)  (1044 482)  (1044 482)  routing T_19_30.lc_trk_g1_6 <X> T_19_30.input0_1
 (0 3)  (1018 483)  (1018 483)  routing T_19_30.glb_netwk_7 <X> T_19_30.wire_bram/ram/WCLK
 (12 3)  (1030 483)  (1030 483)  routing T_19_30.sp4_v_b_11 <X> T_19_30.sp4_v_t_39
 (26 3)  (1044 483)  (1044 483)  routing T_19_30.lc_trk_g1_6 <X> T_19_30.input0_1
 (27 3)  (1045 483)  (1045 483)  routing T_19_30.lc_trk_g1_6 <X> T_19_30.input0_1
 (29 3)  (1047 483)  (1047 483)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (1 4)  (1019 484)  (1019 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1025 484)  (1025 484)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (22 4)  (1040 484)  (1040 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1041 484)  (1041 484)  routing T_19_30.sp4_v_b_19 <X> T_19_30.lc_trk_g1_3
 (24 4)  (1042 484)  (1042 484)  routing T_19_30.sp4_v_b_19 <X> T_19_30.lc_trk_g1_3
 (28 4)  (1046 484)  (1046 484)  routing T_19_30.lc_trk_g2_1 <X> T_19_30.wire_bram/ram/WDATA_5
 (29 4)  (1047 484)  (1047 484)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_1 wire_bram/ram/WDATA_5
 (39 4)  (1057 484)  (1057 484)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_5 sp12_v_t_3
 (0 5)  (1018 485)  (1018 485)  routing T_19_30.lc_trk_g1_3 <X> T_19_30.wire_bram/ram/WCLKE
 (1 5)  (1019 485)  (1019 485)  routing T_19_30.lc_trk_g1_3 <X> T_19_30.wire_bram/ram/WCLKE
 (27 5)  (1045 485)  (1045 485)  routing T_19_30.lc_trk_g3_1 <X> T_19_30.input0_2
 (28 5)  (1046 485)  (1046 485)  routing T_19_30.lc_trk_g3_1 <X> T_19_30.input0_2
 (29 5)  (1047 485)  (1047 485)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (7 6)  (1025 486)  (1025 486)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (15 6)  (1033 486)  (1033 486)  routing T_19_30.sp12_h_r_5 <X> T_19_30.lc_trk_g1_5
 (17 6)  (1035 486)  (1035 486)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (1036 486)  (1036 486)  routing T_19_30.sp12_h_r_5 <X> T_19_30.lc_trk_g1_5
 (18 7)  (1036 487)  (1036 487)  routing T_19_30.sp12_h_r_5 <X> T_19_30.lc_trk_g1_5
 (22 7)  (1040 487)  (1040 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1041 487)  (1041 487)  routing T_19_30.sp4_v_b_22 <X> T_19_30.lc_trk_g1_6
 (24 7)  (1042 487)  (1042 487)  routing T_19_30.sp4_v_b_22 <X> T_19_30.lc_trk_g1_6
 (26 7)  (1044 487)  (1044 487)  routing T_19_30.lc_trk_g3_2 <X> T_19_30.input0_3
 (27 7)  (1045 487)  (1045 487)  routing T_19_30.lc_trk_g3_2 <X> T_19_30.input0_3
 (28 7)  (1046 487)  (1046 487)  routing T_19_30.lc_trk_g3_2 <X> T_19_30.input0_3
 (29 7)  (1047 487)  (1047 487)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (15 8)  (1033 488)  (1033 488)  routing T_19_30.sp4_h_r_25 <X> T_19_30.lc_trk_g2_1
 (16 8)  (1034 488)  (1034 488)  routing T_19_30.sp4_h_r_25 <X> T_19_30.lc_trk_g2_1
 (17 8)  (1035 488)  (1035 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (1039 488)  (1039 488)  routing T_19_30.sp4_h_r_35 <X> T_19_30.lc_trk_g2_3
 (22 8)  (1040 488)  (1040 488)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1041 488)  (1041 488)  routing T_19_30.sp4_h_r_35 <X> T_19_30.lc_trk_g2_3
 (24 8)  (1042 488)  (1042 488)  routing T_19_30.sp4_h_r_35 <X> T_19_30.lc_trk_g2_3
 (18 9)  (1036 489)  (1036 489)  routing T_19_30.sp4_h_r_25 <X> T_19_30.lc_trk_g2_1
 (26 9)  (1044 489)  (1044 489)  routing T_19_30.lc_trk_g0_2 <X> T_19_30.input0_4
 (29 9)  (1047 489)  (1047 489)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (14 10)  (1032 490)  (1032 490)  routing T_19_30.sp4_v_t_25 <X> T_19_30.lc_trk_g2_4
 (14 11)  (1032 491)  (1032 491)  routing T_19_30.sp4_v_t_25 <X> T_19_30.lc_trk_g2_4
 (16 11)  (1034 491)  (1034 491)  routing T_19_30.sp4_v_t_25 <X> T_19_30.lc_trk_g2_4
 (17 11)  (1035 491)  (1035 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (22 11)  (1040 491)  (1040 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (1045 491)  (1045 491)  routing T_19_30.lc_trk_g3_0 <X> T_19_30.input0_5
 (28 11)  (1046 491)  (1046 491)  routing T_19_30.lc_trk_g3_0 <X> T_19_30.input0_5
 (29 11)  (1047 491)  (1047 491)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (16 12)  (1034 492)  (1034 492)  routing T_19_30.sp4_v_b_33 <X> T_19_30.lc_trk_g3_1
 (17 12)  (1035 492)  (1035 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1036 492)  (1036 492)  routing T_19_30.sp4_v_b_33 <X> T_19_30.lc_trk_g3_1
 (25 12)  (1043 492)  (1043 492)  routing T_19_30.sp12_v_b_2 <X> T_19_30.lc_trk_g3_2
 (28 12)  (1046 492)  (1046 492)  routing T_19_30.lc_trk_g2_3 <X> T_19_30.wire_bram/ram/WDATA_1
 (29 12)  (1047 492)  (1047 492)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_1
 (35 12)  (1053 492)  (1053 492)  routing T_19_30.lc_trk_g2_6 <X> T_19_30.input2_6
 (38 12)  (1056 492)  (1056 492)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_1 sp4_v_b_28
 (17 13)  (1035 493)  (1035 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1036 493)  (1036 493)  routing T_19_30.sp4_v_b_33 <X> T_19_30.lc_trk_g3_1
 (22 13)  (1040 493)  (1040 493)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_2 lc_trk_g3_2
 (24 13)  (1042 493)  (1042 493)  routing T_19_30.sp12_v_b_2 <X> T_19_30.lc_trk_g3_2
 (25 13)  (1043 493)  (1043 493)  routing T_19_30.sp12_v_b_2 <X> T_19_30.lc_trk_g3_2
 (29 13)  (1047 493)  (1047 493)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_0 input0_6
 (30 13)  (1048 493)  (1048 493)  routing T_19_30.lc_trk_g2_3 <X> T_19_30.wire_bram/ram/WDATA_1
 (32 13)  (1050 493)  (1050 493)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (1051 493)  (1051 493)  routing T_19_30.lc_trk_g2_6 <X> T_19_30.input2_6
 (35 13)  (1053 493)  (1053 493)  routing T_19_30.lc_trk_g2_6 <X> T_19_30.input2_6
 (0 14)  (1018 494)  (1018 494)  routing T_19_30.lc_trk_g2_4 <X> T_19_30.wire_bram/ram/WE
 (1 14)  (1019 494)  (1019 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (26 14)  (1044 494)  (1044 494)  routing T_19_30.lc_trk_g3_4 <X> T_19_30.input0_7
 (35 14)  (1053 494)  (1053 494)  routing T_19_30.lc_trk_g3_6 <X> T_19_30.input2_7
 (1 15)  (1019 495)  (1019 495)  routing T_19_30.lc_trk_g2_4 <X> T_19_30.wire_bram/ram/WE
 (14 15)  (1032 495)  (1032 495)  routing T_19_30.sp4_h_l_17 <X> T_19_30.lc_trk_g3_4
 (15 15)  (1033 495)  (1033 495)  routing T_19_30.sp4_h_l_17 <X> T_19_30.lc_trk_g3_4
 (16 15)  (1034 495)  (1034 495)  routing T_19_30.sp4_h_l_17 <X> T_19_30.lc_trk_g3_4
 (17 15)  (1035 495)  (1035 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (1040 495)  (1040 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (1045 495)  (1045 495)  routing T_19_30.lc_trk_g3_4 <X> T_19_30.input0_7
 (28 15)  (1046 495)  (1046 495)  routing T_19_30.lc_trk_g3_4 <X> T_19_30.input0_7
 (29 15)  (1047 495)  (1047 495)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1050 495)  (1050 495)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_6 input2_7
 (33 15)  (1051 495)  (1051 495)  routing T_19_30.lc_trk_g3_6 <X> T_19_30.input2_7
 (34 15)  (1052 495)  (1052 495)  routing T_19_30.lc_trk_g3_6 <X> T_19_30.input2_7
 (35 15)  (1053 495)  (1053 495)  routing T_19_30.lc_trk_g3_6 <X> T_19_30.input2_7


LogicTile_20_30

 (21 6)  (1081 486)  (1081 486)  routing T_20_30.sp12_h_l_4 <X> T_20_30.lc_trk_g1_7
 (22 6)  (1082 486)  (1082 486)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1084 486)  (1084 486)  routing T_20_30.sp12_h_l_4 <X> T_20_30.lc_trk_g1_7
 (21 7)  (1081 487)  (1081 487)  routing T_20_30.sp12_h_l_4 <X> T_20_30.lc_trk_g1_7
 (15 8)  (1075 488)  (1075 488)  routing T_20_30.sp4_h_r_33 <X> T_20_30.lc_trk_g2_1
 (16 8)  (1076 488)  (1076 488)  routing T_20_30.sp4_h_r_33 <X> T_20_30.lc_trk_g2_1
 (17 8)  (1077 488)  (1077 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1078 488)  (1078 488)  routing T_20_30.sp4_h_r_33 <X> T_20_30.lc_trk_g2_1
 (22 12)  (1082 492)  (1082 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1083 492)  (1083 492)  routing T_20_30.sp4_h_r_27 <X> T_20_30.lc_trk_g3_3
 (24 12)  (1084 492)  (1084 492)  routing T_20_30.sp4_h_r_27 <X> T_20_30.lc_trk_g3_3
 (21 13)  (1081 493)  (1081 493)  routing T_20_30.sp4_h_r_27 <X> T_20_30.lc_trk_g3_3
 (27 14)  (1087 494)  (1087 494)  routing T_20_30.lc_trk_g1_7 <X> T_20_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (1089 494)  (1089 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1090 494)  (1090 494)  routing T_20_30.lc_trk_g1_7 <X> T_20_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (1092 494)  (1092 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1093 494)  (1093 494)  routing T_20_30.lc_trk_g3_3 <X> T_20_30.wire_logic_cluster/lc_7/in_3
 (34 14)  (1094 494)  (1094 494)  routing T_20_30.lc_trk_g3_3 <X> T_20_30.wire_logic_cluster/lc_7/in_3
 (28 15)  (1088 495)  (1088 495)  routing T_20_30.lc_trk_g2_1 <X> T_20_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (1089 495)  (1089 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1090 495)  (1090 495)  routing T_20_30.lc_trk_g1_7 <X> T_20_30.wire_logic_cluster/lc_7/in_1
 (31 15)  (1091 495)  (1091 495)  routing T_20_30.lc_trk_g3_3 <X> T_20_30.wire_logic_cluster/lc_7/in_3
 (36 15)  (1096 495)  (1096 495)  LC_7 Logic Functioning bit
 (38 15)  (1098 495)  (1098 495)  LC_7 Logic Functioning bit


IpCon_Tile_25_30

 (36 0)  (1366 480)  (1366 480)  LC_0 Logic Functioning bit
 (37 0)  (1367 480)  (1367 480)  LC_0 Logic Functioning bit
 (42 0)  (1372 480)  (1372 480)  LC_0 Logic Functioning bit
 (43 0)  (1373 480)  (1373 480)  LC_0 Logic Functioning bit
 (50 0)  (1380 480)  (1380 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 481)  (1366 481)  LC_0 Logic Functioning bit
 (37 1)  (1367 481)  (1367 481)  LC_0 Logic Functioning bit
 (42 1)  (1372 481)  (1372 481)  LC_0 Logic Functioning bit
 (43 1)  (1373 481)  (1373 481)  LC_0 Logic Functioning bit
 (36 2)  (1366 482)  (1366 482)  LC_1 Logic Functioning bit
 (37 2)  (1367 482)  (1367 482)  LC_1 Logic Functioning bit
 (42 2)  (1372 482)  (1372 482)  LC_1 Logic Functioning bit
 (43 2)  (1373 482)  (1373 482)  LC_1 Logic Functioning bit
 (50 2)  (1380 482)  (1380 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 483)  (1366 483)  LC_1 Logic Functioning bit
 (37 3)  (1367 483)  (1367 483)  LC_1 Logic Functioning bit
 (42 3)  (1372 483)  (1372 483)  LC_1 Logic Functioning bit
 (43 3)  (1373 483)  (1373 483)  LC_1 Logic Functioning bit
 (36 4)  (1366 484)  (1366 484)  LC_2 Logic Functioning bit
 (37 4)  (1367 484)  (1367 484)  LC_2 Logic Functioning bit
 (42 4)  (1372 484)  (1372 484)  LC_2 Logic Functioning bit
 (43 4)  (1373 484)  (1373 484)  LC_2 Logic Functioning bit
 (50 4)  (1380 484)  (1380 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 485)  (1366 485)  LC_2 Logic Functioning bit
 (37 5)  (1367 485)  (1367 485)  LC_2 Logic Functioning bit
 (42 5)  (1372 485)  (1372 485)  LC_2 Logic Functioning bit
 (43 5)  (1373 485)  (1373 485)  LC_2 Logic Functioning bit
 (36 6)  (1366 486)  (1366 486)  LC_3 Logic Functioning bit
 (37 6)  (1367 486)  (1367 486)  LC_3 Logic Functioning bit
 (42 6)  (1372 486)  (1372 486)  LC_3 Logic Functioning bit
 (43 6)  (1373 486)  (1373 486)  LC_3 Logic Functioning bit
 (50 6)  (1380 486)  (1380 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 487)  (1366 487)  LC_3 Logic Functioning bit
 (37 7)  (1367 487)  (1367 487)  LC_3 Logic Functioning bit
 (42 7)  (1372 487)  (1372 487)  LC_3 Logic Functioning bit
 (43 7)  (1373 487)  (1373 487)  LC_3 Logic Functioning bit
 (36 8)  (1366 488)  (1366 488)  LC_4 Logic Functioning bit
 (37 8)  (1367 488)  (1367 488)  LC_4 Logic Functioning bit
 (42 8)  (1372 488)  (1372 488)  LC_4 Logic Functioning bit
 (43 8)  (1373 488)  (1373 488)  LC_4 Logic Functioning bit
 (50 8)  (1380 488)  (1380 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 489)  (1366 489)  LC_4 Logic Functioning bit
 (37 9)  (1367 489)  (1367 489)  LC_4 Logic Functioning bit
 (42 9)  (1372 489)  (1372 489)  LC_4 Logic Functioning bit
 (43 9)  (1373 489)  (1373 489)  LC_4 Logic Functioning bit
 (36 10)  (1366 490)  (1366 490)  LC_5 Logic Functioning bit
 (37 10)  (1367 490)  (1367 490)  LC_5 Logic Functioning bit
 (42 10)  (1372 490)  (1372 490)  LC_5 Logic Functioning bit
 (43 10)  (1373 490)  (1373 490)  LC_5 Logic Functioning bit
 (50 10)  (1380 490)  (1380 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 491)  (1366 491)  LC_5 Logic Functioning bit
 (37 11)  (1367 491)  (1367 491)  LC_5 Logic Functioning bit
 (42 11)  (1372 491)  (1372 491)  LC_5 Logic Functioning bit
 (43 11)  (1373 491)  (1373 491)  LC_5 Logic Functioning bit
 (36 12)  (1366 492)  (1366 492)  LC_6 Logic Functioning bit
 (37 12)  (1367 492)  (1367 492)  LC_6 Logic Functioning bit
 (42 12)  (1372 492)  (1372 492)  LC_6 Logic Functioning bit
 (43 12)  (1373 492)  (1373 492)  LC_6 Logic Functioning bit
 (50 12)  (1380 492)  (1380 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 493)  (1366 493)  LC_6 Logic Functioning bit
 (37 13)  (1367 493)  (1367 493)  LC_6 Logic Functioning bit
 (42 13)  (1372 493)  (1372 493)  LC_6 Logic Functioning bit
 (43 13)  (1373 493)  (1373 493)  LC_6 Logic Functioning bit
 (36 14)  (1366 494)  (1366 494)  LC_7 Logic Functioning bit
 (37 14)  (1367 494)  (1367 494)  LC_7 Logic Functioning bit
 (42 14)  (1372 494)  (1372 494)  LC_7 Logic Functioning bit
 (43 14)  (1373 494)  (1373 494)  LC_7 Logic Functioning bit
 (50 14)  (1380 494)  (1380 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 495)  (1366 495)  LC_7 Logic Functioning bit
 (37 15)  (1367 495)  (1367 495)  LC_7 Logic Functioning bit
 (42 15)  (1372 495)  (1372 495)  LC_7 Logic Functioning bit
 (43 15)  (1373 495)  (1373 495)  LC_7 Logic Functioning bit


IpCon_Tile_0_29

 (36 0)  (36 464)  (36 464)  LC_0 Logic Functioning bit
 (37 0)  (37 464)  (37 464)  LC_0 Logic Functioning bit
 (42 0)  (42 464)  (42 464)  LC_0 Logic Functioning bit
 (43 0)  (43 464)  (43 464)  LC_0 Logic Functioning bit
 (50 0)  (50 464)  (50 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 465)  (36 465)  LC_0 Logic Functioning bit
 (37 1)  (37 465)  (37 465)  LC_0 Logic Functioning bit
 (42 1)  (42 465)  (42 465)  LC_0 Logic Functioning bit
 (43 1)  (43 465)  (43 465)  LC_0 Logic Functioning bit
 (36 2)  (36 466)  (36 466)  LC_1 Logic Functioning bit
 (37 2)  (37 466)  (37 466)  LC_1 Logic Functioning bit
 (42 2)  (42 466)  (42 466)  LC_1 Logic Functioning bit
 (43 2)  (43 466)  (43 466)  LC_1 Logic Functioning bit
 (50 2)  (50 466)  (50 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 467)  (36 467)  LC_1 Logic Functioning bit
 (37 3)  (37 467)  (37 467)  LC_1 Logic Functioning bit
 (42 3)  (42 467)  (42 467)  LC_1 Logic Functioning bit
 (43 3)  (43 467)  (43 467)  LC_1 Logic Functioning bit
 (36 4)  (36 468)  (36 468)  LC_2 Logic Functioning bit
 (37 4)  (37 468)  (37 468)  LC_2 Logic Functioning bit
 (42 4)  (42 468)  (42 468)  LC_2 Logic Functioning bit
 (43 4)  (43 468)  (43 468)  LC_2 Logic Functioning bit
 (50 4)  (50 468)  (50 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 469)  (36 469)  LC_2 Logic Functioning bit
 (37 5)  (37 469)  (37 469)  LC_2 Logic Functioning bit
 (42 5)  (42 469)  (42 469)  LC_2 Logic Functioning bit
 (43 5)  (43 469)  (43 469)  LC_2 Logic Functioning bit
 (36 6)  (36 470)  (36 470)  LC_3 Logic Functioning bit
 (37 6)  (37 470)  (37 470)  LC_3 Logic Functioning bit
 (42 6)  (42 470)  (42 470)  LC_3 Logic Functioning bit
 (43 6)  (43 470)  (43 470)  LC_3 Logic Functioning bit
 (50 6)  (50 470)  (50 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 471)  (36 471)  LC_3 Logic Functioning bit
 (37 7)  (37 471)  (37 471)  LC_3 Logic Functioning bit
 (42 7)  (42 471)  (42 471)  LC_3 Logic Functioning bit
 (43 7)  (43 471)  (43 471)  LC_3 Logic Functioning bit
 (36 8)  (36 472)  (36 472)  LC_4 Logic Functioning bit
 (37 8)  (37 472)  (37 472)  LC_4 Logic Functioning bit
 (42 8)  (42 472)  (42 472)  LC_4 Logic Functioning bit
 (43 8)  (43 472)  (43 472)  LC_4 Logic Functioning bit
 (50 8)  (50 472)  (50 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 473)  (36 473)  LC_4 Logic Functioning bit
 (37 9)  (37 473)  (37 473)  LC_4 Logic Functioning bit
 (42 9)  (42 473)  (42 473)  LC_4 Logic Functioning bit
 (43 9)  (43 473)  (43 473)  LC_4 Logic Functioning bit
 (36 10)  (36 474)  (36 474)  LC_5 Logic Functioning bit
 (37 10)  (37 474)  (37 474)  LC_5 Logic Functioning bit
 (42 10)  (42 474)  (42 474)  LC_5 Logic Functioning bit
 (43 10)  (43 474)  (43 474)  LC_5 Logic Functioning bit
 (50 10)  (50 474)  (50 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 475)  (36 475)  LC_5 Logic Functioning bit
 (37 11)  (37 475)  (37 475)  LC_5 Logic Functioning bit
 (42 11)  (42 475)  (42 475)  LC_5 Logic Functioning bit
 (43 11)  (43 475)  (43 475)  LC_5 Logic Functioning bit
 (36 12)  (36 476)  (36 476)  LC_6 Logic Functioning bit
 (37 12)  (37 476)  (37 476)  LC_6 Logic Functioning bit
 (42 12)  (42 476)  (42 476)  LC_6 Logic Functioning bit
 (43 12)  (43 476)  (43 476)  LC_6 Logic Functioning bit
 (50 12)  (50 476)  (50 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 477)  (36 477)  LC_6 Logic Functioning bit
 (37 13)  (37 477)  (37 477)  LC_6 Logic Functioning bit
 (42 13)  (42 477)  (42 477)  LC_6 Logic Functioning bit
 (43 13)  (43 477)  (43 477)  LC_6 Logic Functioning bit
 (36 14)  (36 478)  (36 478)  LC_7 Logic Functioning bit
 (37 14)  (37 478)  (37 478)  LC_7 Logic Functioning bit
 (42 14)  (42 478)  (42 478)  LC_7 Logic Functioning bit
 (43 14)  (43 478)  (43 478)  LC_7 Logic Functioning bit
 (50 14)  (50 478)  (50 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 479)  (36 479)  LC_7 Logic Functioning bit
 (37 15)  (37 479)  (37 479)  LC_7 Logic Functioning bit
 (42 15)  (42 479)  (42 479)  LC_7 Logic Functioning bit
 (43 15)  (43 479)  (43 479)  LC_7 Logic Functioning bit


LogicTile_11_29

 (3 4)  (585 468)  (585 468)  routing T_11_29.sp12_v_b_0 <X> T_11_29.sp12_h_r_0
 (3 5)  (585 469)  (585 469)  routing T_11_29.sp12_v_b_0 <X> T_11_29.sp12_h_r_0


LogicTile_14_29

 (5 12)  (753 476)  (753 476)  routing T_14_29.sp4_v_b_9 <X> T_14_29.sp4_h_r_9
 (6 13)  (754 477)  (754 477)  routing T_14_29.sp4_v_b_9 <X> T_14_29.sp4_h_r_9


LogicTile_15_29

 (8 8)  (810 472)  (810 472)  routing T_15_29.sp4_v_b_7 <X> T_15_29.sp4_h_r_7
 (9 8)  (811 472)  (811 472)  routing T_15_29.sp4_v_b_7 <X> T_15_29.sp4_h_r_7


LogicTile_16_29

 (5 13)  (861 477)  (861 477)  routing T_16_29.sp4_h_r_9 <X> T_16_29.sp4_v_b_9


LogicTile_17_29

 (12 4)  (922 468)  (922 468)  routing T_17_29.sp4_v_b_5 <X> T_17_29.sp4_h_r_5
 (11 5)  (921 469)  (921 469)  routing T_17_29.sp4_v_b_5 <X> T_17_29.sp4_h_r_5


LogicTile_18_29

 (22 2)  (986 466)  (986 466)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (987 466)  (987 466)  routing T_18_29.sp12_h_l_12 <X> T_18_29.lc_trk_g0_7
 (25 2)  (989 466)  (989 466)  routing T_18_29.sp4_v_t_3 <X> T_18_29.lc_trk_g0_6
 (22 3)  (986 467)  (986 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (987 467)  (987 467)  routing T_18_29.sp4_v_t_3 <X> T_18_29.lc_trk_g0_6
 (25 3)  (989 467)  (989 467)  routing T_18_29.sp4_v_t_3 <X> T_18_29.lc_trk_g0_6
 (17 4)  (981 468)  (981 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (15 7)  (979 471)  (979 471)  routing T_18_29.sp4_v_t_9 <X> T_18_29.lc_trk_g1_4
 (16 7)  (980 471)  (980 471)  routing T_18_29.sp4_v_t_9 <X> T_18_29.lc_trk_g1_4
 (17 7)  (981 471)  (981 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (26 8)  (990 472)  (990 472)  routing T_18_29.lc_trk_g0_6 <X> T_18_29.wire_logic_cluster/lc_4/in_0
 (27 8)  (991 472)  (991 472)  routing T_18_29.lc_trk_g1_4 <X> T_18_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 472)  (993 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (994 472)  (994 472)  routing T_18_29.lc_trk_g1_4 <X> T_18_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (996 472)  (996 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (997 472)  (997 472)  routing T_18_29.lc_trk_g3_2 <X> T_18_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (998 472)  (998 472)  routing T_18_29.lc_trk_g3_2 <X> T_18_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (1000 472)  (1000 472)  LC_4 Logic Functioning bit
 (38 8)  (1002 472)  (1002 472)  LC_4 Logic Functioning bit
 (22 9)  (986 473)  (986 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (987 473)  (987 473)  routing T_18_29.sp4_v_b_42 <X> T_18_29.lc_trk_g2_2
 (24 9)  (988 473)  (988 473)  routing T_18_29.sp4_v_b_42 <X> T_18_29.lc_trk_g2_2
 (26 9)  (990 473)  (990 473)  routing T_18_29.lc_trk_g0_6 <X> T_18_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (993 473)  (993 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (995 473)  (995 473)  routing T_18_29.lc_trk_g3_2 <X> T_18_29.wire_logic_cluster/lc_4/in_3
 (32 9)  (996 473)  (996 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (997 473)  (997 473)  routing T_18_29.lc_trk_g2_2 <X> T_18_29.input_2_4
 (35 9)  (999 473)  (999 473)  routing T_18_29.lc_trk_g2_2 <X> T_18_29.input_2_4
 (36 9)  (1000 473)  (1000 473)  LC_4 Logic Functioning bit
 (37 9)  (1001 473)  (1001 473)  LC_4 Logic Functioning bit
 (38 9)  (1002 473)  (1002 473)  LC_4 Logic Functioning bit
 (41 9)  (1005 473)  (1005 473)  LC_4 Logic Functioning bit
 (42 9)  (1006 473)  (1006 473)  LC_4 Logic Functioning bit
 (43 9)  (1007 473)  (1007 473)  LC_4 Logic Functioning bit
 (25 12)  (989 476)  (989 476)  routing T_18_29.sp4_h_r_42 <X> T_18_29.lc_trk_g3_2
 (26 12)  (990 476)  (990 476)  routing T_18_29.lc_trk_g0_6 <X> T_18_29.wire_logic_cluster/lc_6/in_0
 (29 12)  (993 476)  (993 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (994 476)  (994 476)  routing T_18_29.lc_trk_g0_7 <X> T_18_29.wire_logic_cluster/lc_6/in_1
 (31 12)  (995 476)  (995 476)  routing T_18_29.lc_trk_g3_4 <X> T_18_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (996 476)  (996 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (997 476)  (997 476)  routing T_18_29.lc_trk_g3_4 <X> T_18_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (998 476)  (998 476)  routing T_18_29.lc_trk_g3_4 <X> T_18_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (1000 476)  (1000 476)  LC_6 Logic Functioning bit
 (38 12)  (1002 476)  (1002 476)  LC_6 Logic Functioning bit
 (42 12)  (1006 476)  (1006 476)  LC_6 Logic Functioning bit
 (22 13)  (986 477)  (986 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (987 477)  (987 477)  routing T_18_29.sp4_h_r_42 <X> T_18_29.lc_trk_g3_2
 (24 13)  (988 477)  (988 477)  routing T_18_29.sp4_h_r_42 <X> T_18_29.lc_trk_g3_2
 (25 13)  (989 477)  (989 477)  routing T_18_29.sp4_h_r_42 <X> T_18_29.lc_trk_g3_2
 (26 13)  (990 477)  (990 477)  routing T_18_29.lc_trk_g0_6 <X> T_18_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (993 477)  (993 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (994 477)  (994 477)  routing T_18_29.lc_trk_g0_7 <X> T_18_29.wire_logic_cluster/lc_6/in_1
 (32 13)  (996 477)  (996 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (998 477)  (998 477)  routing T_18_29.lc_trk_g1_1 <X> T_18_29.input_2_6
 (36 13)  (1000 477)  (1000 477)  LC_6 Logic Functioning bit
 (37 13)  (1001 477)  (1001 477)  LC_6 Logic Functioning bit
 (38 13)  (1002 477)  (1002 477)  LC_6 Logic Functioning bit
 (39 13)  (1003 477)  (1003 477)  LC_6 Logic Functioning bit
 (43 13)  (1007 477)  (1007 477)  LC_6 Logic Functioning bit
 (14 14)  (978 478)  (978 478)  routing T_18_29.wire_logic_cluster/lc_4/out <X> T_18_29.lc_trk_g3_4
 (5 15)  (969 479)  (969 479)  routing T_18_29.sp4_h_l_44 <X> T_18_29.sp4_v_t_44
 (17 15)  (981 479)  (981 479)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


RAM_Tile_19_29

 (7 1)  (1025 465)  (1025 465)  Ram config bit: MEMB_Power_Up_Control

 (28 1)  (1046 465)  (1046 465)  routing T_19_29.lc_trk_g2_0 <X> T_19_29.input0_0
 (29 1)  (1047 465)  (1047 465)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1018 466)  (1018 466)  routing T_19_29.glb_netwk_7 <X> T_19_29.wire_bram/ram/RCLK
 (1 2)  (1019 466)  (1019 466)  routing T_19_29.glb_netwk_7 <X> T_19_29.wire_bram/ram/RCLK
 (2 2)  (1020 466)  (1020 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/RCLK
 (21 2)  (1039 466)  (1039 466)  routing T_19_29.bnr_op_7 <X> T_19_29.lc_trk_g0_7
 (22 2)  (1040 466)  (1040 466)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (0 3)  (1018 467)  (1018 467)  routing T_19_29.glb_netwk_7 <X> T_19_29.wire_bram/ram/RCLK
 (9 3)  (1027 467)  (1027 467)  routing T_19_29.sp4_v_b_5 <X> T_19_29.sp4_v_t_36
 (10 3)  (1028 467)  (1028 467)  routing T_19_29.sp4_v_b_5 <X> T_19_29.sp4_v_t_36
 (21 3)  (1039 467)  (1039 467)  routing T_19_29.bnr_op_7 <X> T_19_29.lc_trk_g0_7
 (27 3)  (1045 467)  (1045 467)  routing T_19_29.lc_trk_g1_0 <X> T_19_29.input0_1
 (29 3)  (1047 467)  (1047 467)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (26 4)  (1044 468)  (1044 468)  routing T_19_29.lc_trk_g3_7 <X> T_19_29.input0_2
 (27 4)  (1045 468)  (1045 468)  routing T_19_29.lc_trk_g1_4 <X> T_19_29.wire_bram/ram/WDATA_13
 (29 4)  (1047 468)  (1047 468)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_4 wire_bram/ram/WDATA_13
 (30 4)  (1048 468)  (1048 468)  routing T_19_29.lc_trk_g1_4 <X> T_19_29.wire_bram/ram/WDATA_13
 (39 4)  (1057 468)  (1057 468)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_13 sp12_v_b_4
 (15 5)  (1033 469)  (1033 469)  routing T_19_29.sp4_v_b_16 <X> T_19_29.lc_trk_g1_0
 (16 5)  (1034 469)  (1034 469)  routing T_19_29.sp4_v_b_16 <X> T_19_29.lc_trk_g1_0
 (17 5)  (1035 469)  (1035 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (26 5)  (1044 469)  (1044 469)  routing T_19_29.lc_trk_g3_7 <X> T_19_29.input0_2
 (27 5)  (1045 469)  (1045 469)  routing T_19_29.lc_trk_g3_7 <X> T_19_29.input0_2
 (28 5)  (1046 469)  (1046 469)  routing T_19_29.lc_trk_g3_7 <X> T_19_29.input0_2
 (29 5)  (1047 469)  (1047 469)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (39 5)  (1057 469)  (1057 469)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_13 sp4_v_b_20
 (14 6)  (1032 470)  (1032 470)  routing T_19_29.sp4_v_b_4 <X> T_19_29.lc_trk_g1_4
 (16 6)  (1034 470)  (1034 470)  routing T_19_29.sp4_v_b_5 <X> T_19_29.lc_trk_g1_5
 (17 6)  (1035 470)  (1035 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1036 470)  (1036 470)  routing T_19_29.sp4_v_b_5 <X> T_19_29.lc_trk_g1_5
 (25 6)  (1043 470)  (1043 470)  routing T_19_29.lft_op_6 <X> T_19_29.lc_trk_g1_6
 (26 6)  (1044 470)  (1044 470)  routing T_19_29.lc_trk_g0_7 <X> T_19_29.input0_3
 (16 7)  (1034 471)  (1034 471)  routing T_19_29.sp4_v_b_4 <X> T_19_29.lc_trk_g1_4
 (17 7)  (1035 471)  (1035 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (1040 471)  (1040 471)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1042 471)  (1042 471)  routing T_19_29.lft_op_6 <X> T_19_29.lc_trk_g1_6
 (26 7)  (1044 471)  (1044 471)  routing T_19_29.lc_trk_g0_7 <X> T_19_29.input0_3
 (29 7)  (1047 471)  (1047 471)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_7 input0_3
 (26 8)  (1044 472)  (1044 472)  routing T_19_29.lc_trk_g3_5 <X> T_19_29.input0_4
 (15 9)  (1033 473)  (1033 473)  routing T_19_29.sp4_v_b_40 <X> T_19_29.lc_trk_g2_0
 (16 9)  (1034 473)  (1034 473)  routing T_19_29.sp4_v_b_40 <X> T_19_29.lc_trk_g2_0
 (17 9)  (1035 473)  (1035 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_40 lc_trk_g2_0
 (27 9)  (1045 473)  (1045 473)  routing T_19_29.lc_trk_g3_5 <X> T_19_29.input0_4
 (28 9)  (1046 473)  (1046 473)  routing T_19_29.lc_trk_g3_5 <X> T_19_29.input0_4
 (29 9)  (1047 473)  (1047 473)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_5 input0_4
 (14 10)  (1032 474)  (1032 474)  routing T_19_29.bnl_op_4 <X> T_19_29.lc_trk_g2_4
 (15 10)  (1033 474)  (1033 474)  routing T_19_29.sp4_h_r_29 <X> T_19_29.lc_trk_g2_5
 (16 10)  (1034 474)  (1034 474)  routing T_19_29.sp4_h_r_29 <X> T_19_29.lc_trk_g2_5
 (17 10)  (1035 474)  (1035 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_29 lc_trk_g2_5
 (25 10)  (1043 474)  (1043 474)  routing T_19_29.bnl_op_6 <X> T_19_29.lc_trk_g2_6
 (14 11)  (1032 475)  (1032 475)  routing T_19_29.bnl_op_4 <X> T_19_29.lc_trk_g2_4
 (17 11)  (1035 475)  (1035 475)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (1036 475)  (1036 475)  routing T_19_29.sp4_h_r_29 <X> T_19_29.lc_trk_g2_5
 (22 11)  (1040 475)  (1040 475)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1043 475)  (1043 475)  routing T_19_29.bnl_op_6 <X> T_19_29.lc_trk_g2_6
 (27 11)  (1045 475)  (1045 475)  routing T_19_29.lc_trk_g3_0 <X> T_19_29.input0_5
 (28 11)  (1046 475)  (1046 475)  routing T_19_29.lc_trk_g3_0 <X> T_19_29.input0_5
 (29 11)  (1047 475)  (1047 475)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (14 12)  (1032 476)  (1032 476)  routing T_19_29.bnl_op_0 <X> T_19_29.lc_trk_g3_0
 (25 12)  (1043 476)  (1043 476)  routing T_19_29.bnl_op_2 <X> T_19_29.lc_trk_g3_2
 (26 12)  (1044 476)  (1044 476)  routing T_19_29.lc_trk_g2_6 <X> T_19_29.input0_6
 (28 12)  (1046 476)  (1046 476)  routing T_19_29.lc_trk_g2_5 <X> T_19_29.wire_bram/ram/WDATA_9
 (29 12)  (1047 476)  (1047 476)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_9
 (30 12)  (1048 476)  (1048 476)  routing T_19_29.lc_trk_g2_5 <X> T_19_29.wire_bram/ram/WDATA_9
 (35 12)  (1053 476)  (1053 476)  routing T_19_29.lc_trk_g2_4 <X> T_19_29.input2_6
 (36 12)  (1054 476)  (1054 476)  Enable bit of Mux _out_links/OutMux8_6 => wire_bram/ram/RDATA_9 sp4_h_r_44
 (14 13)  (1032 477)  (1032 477)  routing T_19_29.bnl_op_0 <X> T_19_29.lc_trk_g3_0
 (17 13)  (1035 477)  (1035 477)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (1040 477)  (1040 477)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1043 477)  (1043 477)  routing T_19_29.bnl_op_2 <X> T_19_29.lc_trk_g3_2
 (26 13)  (1044 477)  (1044 477)  routing T_19_29.lc_trk_g2_6 <X> T_19_29.input0_6
 (28 13)  (1046 477)  (1046 477)  routing T_19_29.lc_trk_g2_6 <X> T_19_29.input0_6
 (29 13)  (1047 477)  (1047 477)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (1050 477)  (1050 477)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_4 input2_6
 (33 13)  (1051 477)  (1051 477)  routing T_19_29.lc_trk_g2_4 <X> T_19_29.input2_6
 (1 14)  (1019 478)  (1019 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (17 14)  (1035 478)  (1035 478)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1036 478)  (1036 478)  routing T_19_29.bnl_op_5 <X> T_19_29.lc_trk_g3_5
 (22 14)  (1040 478)  (1040 478)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1042 478)  (1042 478)  routing T_19_29.tnr_op_7 <X> T_19_29.lc_trk_g3_7
 (26 14)  (1044 478)  (1044 478)  routing T_19_29.lc_trk_g1_6 <X> T_19_29.input0_7
 (0 15)  (1018 479)  (1018 479)  routing T_19_29.lc_trk_g1_5 <X> T_19_29.wire_bram/ram/RE
 (1 15)  (1019 479)  (1019 479)  routing T_19_29.lc_trk_g1_5 <X> T_19_29.wire_bram/ram/RE
 (18 15)  (1036 479)  (1036 479)  routing T_19_29.bnl_op_5 <X> T_19_29.lc_trk_g3_5
 (26 15)  (1044 479)  (1044 479)  routing T_19_29.lc_trk_g1_6 <X> T_19_29.input0_7
 (27 15)  (1045 479)  (1045 479)  routing T_19_29.lc_trk_g1_6 <X> T_19_29.input0_7
 (29 15)  (1047 479)  (1047 479)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_6 input0_7
 (32 15)  (1050 479)  (1050 479)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (1051 479)  (1051 479)  routing T_19_29.lc_trk_g3_2 <X> T_19_29.input2_7
 (34 15)  (1052 479)  (1052 479)  routing T_19_29.lc_trk_g3_2 <X> T_19_29.input2_7
 (35 15)  (1053 479)  (1053 479)  routing T_19_29.lc_trk_g3_2 <X> T_19_29.input2_7


IpCon_Tile_25_29

 (36 0)  (1366 464)  (1366 464)  LC_0 Logic Functioning bit
 (37 0)  (1367 464)  (1367 464)  LC_0 Logic Functioning bit
 (42 0)  (1372 464)  (1372 464)  LC_0 Logic Functioning bit
 (43 0)  (1373 464)  (1373 464)  LC_0 Logic Functioning bit
 (50 0)  (1380 464)  (1380 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 465)  (1366 465)  LC_0 Logic Functioning bit
 (37 1)  (1367 465)  (1367 465)  LC_0 Logic Functioning bit
 (42 1)  (1372 465)  (1372 465)  LC_0 Logic Functioning bit
 (43 1)  (1373 465)  (1373 465)  LC_0 Logic Functioning bit
 (36 2)  (1366 466)  (1366 466)  LC_1 Logic Functioning bit
 (37 2)  (1367 466)  (1367 466)  LC_1 Logic Functioning bit
 (42 2)  (1372 466)  (1372 466)  LC_1 Logic Functioning bit
 (43 2)  (1373 466)  (1373 466)  LC_1 Logic Functioning bit
 (50 2)  (1380 466)  (1380 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 467)  (1366 467)  LC_1 Logic Functioning bit
 (37 3)  (1367 467)  (1367 467)  LC_1 Logic Functioning bit
 (42 3)  (1372 467)  (1372 467)  LC_1 Logic Functioning bit
 (43 3)  (1373 467)  (1373 467)  LC_1 Logic Functioning bit
 (36 4)  (1366 468)  (1366 468)  LC_2 Logic Functioning bit
 (37 4)  (1367 468)  (1367 468)  LC_2 Logic Functioning bit
 (42 4)  (1372 468)  (1372 468)  LC_2 Logic Functioning bit
 (43 4)  (1373 468)  (1373 468)  LC_2 Logic Functioning bit
 (50 4)  (1380 468)  (1380 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 469)  (1366 469)  LC_2 Logic Functioning bit
 (37 5)  (1367 469)  (1367 469)  LC_2 Logic Functioning bit
 (42 5)  (1372 469)  (1372 469)  LC_2 Logic Functioning bit
 (43 5)  (1373 469)  (1373 469)  LC_2 Logic Functioning bit
 (36 6)  (1366 470)  (1366 470)  LC_3 Logic Functioning bit
 (37 6)  (1367 470)  (1367 470)  LC_3 Logic Functioning bit
 (42 6)  (1372 470)  (1372 470)  LC_3 Logic Functioning bit
 (43 6)  (1373 470)  (1373 470)  LC_3 Logic Functioning bit
 (50 6)  (1380 470)  (1380 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 471)  (1366 471)  LC_3 Logic Functioning bit
 (37 7)  (1367 471)  (1367 471)  LC_3 Logic Functioning bit
 (42 7)  (1372 471)  (1372 471)  LC_3 Logic Functioning bit
 (43 7)  (1373 471)  (1373 471)  LC_3 Logic Functioning bit
 (36 8)  (1366 472)  (1366 472)  LC_4 Logic Functioning bit
 (37 8)  (1367 472)  (1367 472)  LC_4 Logic Functioning bit
 (42 8)  (1372 472)  (1372 472)  LC_4 Logic Functioning bit
 (43 8)  (1373 472)  (1373 472)  LC_4 Logic Functioning bit
 (50 8)  (1380 472)  (1380 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 473)  (1366 473)  LC_4 Logic Functioning bit
 (37 9)  (1367 473)  (1367 473)  LC_4 Logic Functioning bit
 (42 9)  (1372 473)  (1372 473)  LC_4 Logic Functioning bit
 (43 9)  (1373 473)  (1373 473)  LC_4 Logic Functioning bit
 (36 10)  (1366 474)  (1366 474)  LC_5 Logic Functioning bit
 (37 10)  (1367 474)  (1367 474)  LC_5 Logic Functioning bit
 (42 10)  (1372 474)  (1372 474)  LC_5 Logic Functioning bit
 (43 10)  (1373 474)  (1373 474)  LC_5 Logic Functioning bit
 (50 10)  (1380 474)  (1380 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 475)  (1366 475)  LC_5 Logic Functioning bit
 (37 11)  (1367 475)  (1367 475)  LC_5 Logic Functioning bit
 (42 11)  (1372 475)  (1372 475)  LC_5 Logic Functioning bit
 (43 11)  (1373 475)  (1373 475)  LC_5 Logic Functioning bit
 (36 12)  (1366 476)  (1366 476)  LC_6 Logic Functioning bit
 (37 12)  (1367 476)  (1367 476)  LC_6 Logic Functioning bit
 (42 12)  (1372 476)  (1372 476)  LC_6 Logic Functioning bit
 (43 12)  (1373 476)  (1373 476)  LC_6 Logic Functioning bit
 (50 12)  (1380 476)  (1380 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 477)  (1366 477)  LC_6 Logic Functioning bit
 (37 13)  (1367 477)  (1367 477)  LC_6 Logic Functioning bit
 (42 13)  (1372 477)  (1372 477)  LC_6 Logic Functioning bit
 (43 13)  (1373 477)  (1373 477)  LC_6 Logic Functioning bit
 (36 14)  (1366 478)  (1366 478)  LC_7 Logic Functioning bit
 (37 14)  (1367 478)  (1367 478)  LC_7 Logic Functioning bit
 (42 14)  (1372 478)  (1372 478)  LC_7 Logic Functioning bit
 (43 14)  (1373 478)  (1373 478)  LC_7 Logic Functioning bit
 (50 14)  (1380 478)  (1380 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 479)  (1366 479)  LC_7 Logic Functioning bit
 (37 15)  (1367 479)  (1367 479)  LC_7 Logic Functioning bit
 (42 15)  (1372 479)  (1372 479)  LC_7 Logic Functioning bit
 (43 15)  (1373 479)  (1373 479)  LC_7 Logic Functioning bit


IpCon_Tile_0_28

 (36 0)  (36 448)  (36 448)  LC_0 Logic Functioning bit
 (37 0)  (37 448)  (37 448)  LC_0 Logic Functioning bit
 (42 0)  (42 448)  (42 448)  LC_0 Logic Functioning bit
 (43 0)  (43 448)  (43 448)  LC_0 Logic Functioning bit
 (50 0)  (50 448)  (50 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 449)  (36 449)  LC_0 Logic Functioning bit
 (37 1)  (37 449)  (37 449)  LC_0 Logic Functioning bit
 (42 1)  (42 449)  (42 449)  LC_0 Logic Functioning bit
 (43 1)  (43 449)  (43 449)  LC_0 Logic Functioning bit
 (36 2)  (36 450)  (36 450)  LC_1 Logic Functioning bit
 (37 2)  (37 450)  (37 450)  LC_1 Logic Functioning bit
 (42 2)  (42 450)  (42 450)  LC_1 Logic Functioning bit
 (43 2)  (43 450)  (43 450)  LC_1 Logic Functioning bit
 (50 2)  (50 450)  (50 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 451)  (36 451)  LC_1 Logic Functioning bit
 (37 3)  (37 451)  (37 451)  LC_1 Logic Functioning bit
 (42 3)  (42 451)  (42 451)  LC_1 Logic Functioning bit
 (43 3)  (43 451)  (43 451)  LC_1 Logic Functioning bit
 (36 4)  (36 452)  (36 452)  LC_2 Logic Functioning bit
 (37 4)  (37 452)  (37 452)  LC_2 Logic Functioning bit
 (42 4)  (42 452)  (42 452)  LC_2 Logic Functioning bit
 (43 4)  (43 452)  (43 452)  LC_2 Logic Functioning bit
 (50 4)  (50 452)  (50 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 453)  (36 453)  LC_2 Logic Functioning bit
 (37 5)  (37 453)  (37 453)  LC_2 Logic Functioning bit
 (42 5)  (42 453)  (42 453)  LC_2 Logic Functioning bit
 (43 5)  (43 453)  (43 453)  LC_2 Logic Functioning bit
 (36 6)  (36 454)  (36 454)  LC_3 Logic Functioning bit
 (37 6)  (37 454)  (37 454)  LC_3 Logic Functioning bit
 (42 6)  (42 454)  (42 454)  LC_3 Logic Functioning bit
 (43 6)  (43 454)  (43 454)  LC_3 Logic Functioning bit
 (50 6)  (50 454)  (50 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 455)  (36 455)  LC_3 Logic Functioning bit
 (37 7)  (37 455)  (37 455)  LC_3 Logic Functioning bit
 (42 7)  (42 455)  (42 455)  LC_3 Logic Functioning bit
 (43 7)  (43 455)  (43 455)  LC_3 Logic Functioning bit
 (36 8)  (36 456)  (36 456)  LC_4 Logic Functioning bit
 (37 8)  (37 456)  (37 456)  LC_4 Logic Functioning bit
 (42 8)  (42 456)  (42 456)  LC_4 Logic Functioning bit
 (43 8)  (43 456)  (43 456)  LC_4 Logic Functioning bit
 (50 8)  (50 456)  (50 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 457)  (36 457)  LC_4 Logic Functioning bit
 (37 9)  (37 457)  (37 457)  LC_4 Logic Functioning bit
 (42 9)  (42 457)  (42 457)  LC_4 Logic Functioning bit
 (43 9)  (43 457)  (43 457)  LC_4 Logic Functioning bit
 (36 10)  (36 458)  (36 458)  LC_5 Logic Functioning bit
 (37 10)  (37 458)  (37 458)  LC_5 Logic Functioning bit
 (42 10)  (42 458)  (42 458)  LC_5 Logic Functioning bit
 (43 10)  (43 458)  (43 458)  LC_5 Logic Functioning bit
 (50 10)  (50 458)  (50 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 459)  (36 459)  LC_5 Logic Functioning bit
 (37 11)  (37 459)  (37 459)  LC_5 Logic Functioning bit
 (42 11)  (42 459)  (42 459)  LC_5 Logic Functioning bit
 (43 11)  (43 459)  (43 459)  LC_5 Logic Functioning bit
 (36 12)  (36 460)  (36 460)  LC_6 Logic Functioning bit
 (37 12)  (37 460)  (37 460)  LC_6 Logic Functioning bit
 (42 12)  (42 460)  (42 460)  LC_6 Logic Functioning bit
 (43 12)  (43 460)  (43 460)  LC_6 Logic Functioning bit
 (50 12)  (50 460)  (50 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 461)  (36 461)  LC_6 Logic Functioning bit
 (37 13)  (37 461)  (37 461)  LC_6 Logic Functioning bit
 (42 13)  (42 461)  (42 461)  LC_6 Logic Functioning bit
 (43 13)  (43 461)  (43 461)  LC_6 Logic Functioning bit
 (36 14)  (36 462)  (36 462)  LC_7 Logic Functioning bit
 (37 14)  (37 462)  (37 462)  LC_7 Logic Functioning bit
 (42 14)  (42 462)  (42 462)  LC_7 Logic Functioning bit
 (43 14)  (43 462)  (43 462)  LC_7 Logic Functioning bit
 (50 14)  (50 462)  (50 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 463)  (36 463)  LC_7 Logic Functioning bit
 (37 15)  (37 463)  (37 463)  LC_7 Logic Functioning bit
 (42 15)  (42 463)  (42 463)  LC_7 Logic Functioning bit
 (43 15)  (43 463)  (43 463)  LC_7 Logic Functioning bit


LogicTile_13_28

 (8 0)  (702 448)  (702 448)  routing T_13_28.sp4_v_b_1 <X> T_13_28.sp4_h_r_1
 (9 0)  (703 448)  (703 448)  routing T_13_28.sp4_v_b_1 <X> T_13_28.sp4_h_r_1
 (3 4)  (697 452)  (697 452)  routing T_13_28.sp12_v_b_0 <X> T_13_28.sp12_h_r_0
 (3 5)  (697 453)  (697 453)  routing T_13_28.sp12_v_b_0 <X> T_13_28.sp12_h_r_0
 (5 12)  (699 460)  (699 460)  routing T_13_28.sp4_v_b_3 <X> T_13_28.sp4_h_r_9
 (4 13)  (698 461)  (698 461)  routing T_13_28.sp4_v_b_3 <X> T_13_28.sp4_h_r_9
 (6 13)  (700 461)  (700 461)  routing T_13_28.sp4_v_b_3 <X> T_13_28.sp4_h_r_9


LogicTile_15_28

 (8 4)  (810 452)  (810 452)  routing T_15_28.sp4_v_b_4 <X> T_15_28.sp4_h_r_4
 (9 4)  (811 452)  (811 452)  routing T_15_28.sp4_v_b_4 <X> T_15_28.sp4_h_r_4


LogicTile_16_28

 (8 8)  (864 456)  (864 456)  routing T_16_28.sp4_v_b_7 <X> T_16_28.sp4_h_r_7
 (9 8)  (865 456)  (865 456)  routing T_16_28.sp4_v_b_7 <X> T_16_28.sp4_h_r_7


LogicTile_17_28

 (8 0)  (918 448)  (918 448)  routing T_17_28.sp4_h_l_36 <X> T_17_28.sp4_h_r_1
 (11 5)  (921 453)  (921 453)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_h_r_5
 (13 5)  (923 453)  (923 453)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_h_r_5


LogicTile_18_28

 (21 0)  (985 448)  (985 448)  routing T_18_28.sp4_v_b_11 <X> T_18_28.lc_trk_g0_3
 (22 0)  (986 448)  (986 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (987 448)  (987 448)  routing T_18_28.sp4_v_b_11 <X> T_18_28.lc_trk_g0_3
 (27 0)  (991 448)  (991 448)  routing T_18_28.lc_trk_g1_4 <X> T_18_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 448)  (993 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (994 448)  (994 448)  routing T_18_28.lc_trk_g1_4 <X> T_18_28.wire_logic_cluster/lc_0/in_1
 (31 0)  (995 448)  (995 448)  routing T_18_28.lc_trk_g0_5 <X> T_18_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (996 448)  (996 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1000 448)  (1000 448)  LC_0 Logic Functioning bit
 (38 0)  (1002 448)  (1002 448)  LC_0 Logic Functioning bit
 (42 0)  (1006 448)  (1006 448)  LC_0 Logic Functioning bit
 (21 1)  (985 449)  (985 449)  routing T_18_28.sp4_v_b_11 <X> T_18_28.lc_trk_g0_3
 (26 1)  (990 449)  (990 449)  routing T_18_28.lc_trk_g3_3 <X> T_18_28.wire_logic_cluster/lc_0/in_0
 (27 1)  (991 449)  (991 449)  routing T_18_28.lc_trk_g3_3 <X> T_18_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (992 449)  (992 449)  routing T_18_28.lc_trk_g3_3 <X> T_18_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (993 449)  (993 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (1000 449)  (1000 449)  LC_0 Logic Functioning bit
 (37 1)  (1001 449)  (1001 449)  LC_0 Logic Functioning bit
 (38 1)  (1002 449)  (1002 449)  LC_0 Logic Functioning bit
 (39 1)  (1003 449)  (1003 449)  LC_0 Logic Functioning bit
 (43 1)  (1007 449)  (1007 449)  LC_0 Logic Functioning bit
 (15 2)  (979 450)  (979 450)  routing T_18_28.bot_op_5 <X> T_18_28.lc_trk_g0_5
 (17 2)  (981 450)  (981 450)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (986 450)  (986 450)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (988 450)  (988 450)  routing T_18_28.bot_op_7 <X> T_18_28.lc_trk_g0_7
 (22 4)  (986 452)  (986 452)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (987 452)  (987 452)  routing T_18_28.sp12_h_r_11 <X> T_18_28.lc_trk_g1_3
 (26 4)  (990 452)  (990 452)  routing T_18_28.lc_trk_g1_5 <X> T_18_28.wire_logic_cluster/lc_2/in_0
 (28 4)  (992 452)  (992 452)  routing T_18_28.lc_trk_g2_3 <X> T_18_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 452)  (993 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (995 452)  (995 452)  routing T_18_28.lc_trk_g0_7 <X> T_18_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (996 452)  (996 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 452)  (1000 452)  LC_2 Logic Functioning bit
 (37 4)  (1001 452)  (1001 452)  LC_2 Logic Functioning bit
 (38 4)  (1002 452)  (1002 452)  LC_2 Logic Functioning bit
 (41 4)  (1005 452)  (1005 452)  LC_2 Logic Functioning bit
 (15 5)  (979 453)  (979 453)  routing T_18_28.bot_op_0 <X> T_18_28.lc_trk_g1_0
 (17 5)  (981 453)  (981 453)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (986 453)  (986 453)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (988 453)  (988 453)  routing T_18_28.bot_op_2 <X> T_18_28.lc_trk_g1_2
 (27 5)  (991 453)  (991 453)  routing T_18_28.lc_trk_g1_5 <X> T_18_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (993 453)  (993 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (994 453)  (994 453)  routing T_18_28.lc_trk_g2_3 <X> T_18_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (995 453)  (995 453)  routing T_18_28.lc_trk_g0_7 <X> T_18_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (996 453)  (996 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (997 453)  (997 453)  routing T_18_28.lc_trk_g3_3 <X> T_18_28.input_2_2
 (34 5)  (998 453)  (998 453)  routing T_18_28.lc_trk_g3_3 <X> T_18_28.input_2_2
 (35 5)  (999 453)  (999 453)  routing T_18_28.lc_trk_g3_3 <X> T_18_28.input_2_2
 (36 5)  (1000 453)  (1000 453)  LC_2 Logic Functioning bit
 (37 5)  (1001 453)  (1001 453)  LC_2 Logic Functioning bit
 (39 5)  (1003 453)  (1003 453)  LC_2 Logic Functioning bit
 (41 5)  (1005 453)  (1005 453)  LC_2 Logic Functioning bit
 (14 6)  (978 454)  (978 454)  routing T_18_28.sp4_h_l_1 <X> T_18_28.lc_trk_g1_4
 (16 6)  (980 454)  (980 454)  routing T_18_28.sp4_v_b_5 <X> T_18_28.lc_trk_g1_5
 (17 6)  (981 454)  (981 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (982 454)  (982 454)  routing T_18_28.sp4_v_b_5 <X> T_18_28.lc_trk_g1_5
 (15 7)  (979 455)  (979 455)  routing T_18_28.sp4_h_l_1 <X> T_18_28.lc_trk_g1_4
 (16 7)  (980 455)  (980 455)  routing T_18_28.sp4_h_l_1 <X> T_18_28.lc_trk_g1_4
 (17 7)  (981 455)  (981 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (986 455)  (986 455)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (988 455)  (988 455)  routing T_18_28.bot_op_6 <X> T_18_28.lc_trk_g1_6
 (6 8)  (970 456)  (970 456)  routing T_18_28.sp4_h_r_1 <X> T_18_28.sp4_v_b_6
 (8 8)  (972 456)  (972 456)  routing T_18_28.sp4_v_b_1 <X> T_18_28.sp4_h_r_7
 (9 8)  (973 456)  (973 456)  routing T_18_28.sp4_v_b_1 <X> T_18_28.sp4_h_r_7
 (10 8)  (974 456)  (974 456)  routing T_18_28.sp4_v_b_1 <X> T_18_28.sp4_h_r_7
 (22 8)  (986 456)  (986 456)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (987 456)  (987 456)  routing T_18_28.sp12_v_b_19 <X> T_18_28.lc_trk_g2_3
 (29 8)  (993 456)  (993 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (996 456)  (996 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (998 456)  (998 456)  routing T_18_28.lc_trk_g1_0 <X> T_18_28.wire_logic_cluster/lc_4/in_3
 (35 8)  (999 456)  (999 456)  routing T_18_28.lc_trk_g2_6 <X> T_18_28.input_2_4
 (36 8)  (1000 456)  (1000 456)  LC_4 Logic Functioning bit
 (38 8)  (1002 456)  (1002 456)  LC_4 Logic Functioning bit
 (42 8)  (1006 456)  (1006 456)  LC_4 Logic Functioning bit
 (21 9)  (985 457)  (985 457)  routing T_18_28.sp12_v_b_19 <X> T_18_28.lc_trk_g2_3
 (26 9)  (990 457)  (990 457)  routing T_18_28.lc_trk_g3_3 <X> T_18_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (991 457)  (991 457)  routing T_18_28.lc_trk_g3_3 <X> T_18_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (992 457)  (992 457)  routing T_18_28.lc_trk_g3_3 <X> T_18_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (993 457)  (993 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (994 457)  (994 457)  routing T_18_28.lc_trk_g0_3 <X> T_18_28.wire_logic_cluster/lc_4/in_1
 (32 9)  (996 457)  (996 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (997 457)  (997 457)  routing T_18_28.lc_trk_g2_6 <X> T_18_28.input_2_4
 (35 9)  (999 457)  (999 457)  routing T_18_28.lc_trk_g2_6 <X> T_18_28.input_2_4
 (36 9)  (1000 457)  (1000 457)  LC_4 Logic Functioning bit
 (37 9)  (1001 457)  (1001 457)  LC_4 Logic Functioning bit
 (38 9)  (1002 457)  (1002 457)  LC_4 Logic Functioning bit
 (39 9)  (1003 457)  (1003 457)  LC_4 Logic Functioning bit
 (43 9)  (1007 457)  (1007 457)  LC_4 Logic Functioning bit
 (11 10)  (975 458)  (975 458)  routing T_18_28.sp4_v_b_0 <X> T_18_28.sp4_v_t_45
 (13 10)  (977 458)  (977 458)  routing T_18_28.sp4_v_b_0 <X> T_18_28.sp4_v_t_45
 (25 10)  (989 458)  (989 458)  routing T_18_28.sp4_h_r_46 <X> T_18_28.lc_trk_g2_6
 (26 10)  (990 458)  (990 458)  routing T_18_28.lc_trk_g1_6 <X> T_18_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (991 458)  (991 458)  routing T_18_28.lc_trk_g1_3 <X> T_18_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (993 458)  (993 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (996 458)  (996 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (997 458)  (997 458)  routing T_18_28.lc_trk_g3_3 <X> T_18_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (998 458)  (998 458)  routing T_18_28.lc_trk_g3_3 <X> T_18_28.wire_logic_cluster/lc_5/in_3
 (40 10)  (1004 458)  (1004 458)  LC_5 Logic Functioning bit
 (41 10)  (1005 458)  (1005 458)  LC_5 Logic Functioning bit
 (42 10)  (1006 458)  (1006 458)  LC_5 Logic Functioning bit
 (43 10)  (1007 458)  (1007 458)  LC_5 Logic Functioning bit
 (8 11)  (972 459)  (972 459)  routing T_18_28.sp4_v_b_4 <X> T_18_28.sp4_v_t_42
 (10 11)  (974 459)  (974 459)  routing T_18_28.sp4_v_b_4 <X> T_18_28.sp4_v_t_42
 (22 11)  (986 459)  (986 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (987 459)  (987 459)  routing T_18_28.sp4_h_r_46 <X> T_18_28.lc_trk_g2_6
 (24 11)  (988 459)  (988 459)  routing T_18_28.sp4_h_r_46 <X> T_18_28.lc_trk_g2_6
 (25 11)  (989 459)  (989 459)  routing T_18_28.sp4_h_r_46 <X> T_18_28.lc_trk_g2_6
 (26 11)  (990 459)  (990 459)  routing T_18_28.lc_trk_g1_6 <X> T_18_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (991 459)  (991 459)  routing T_18_28.lc_trk_g1_6 <X> T_18_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (993 459)  (993 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (994 459)  (994 459)  routing T_18_28.lc_trk_g1_3 <X> T_18_28.wire_logic_cluster/lc_5/in_1
 (31 11)  (995 459)  (995 459)  routing T_18_28.lc_trk_g3_3 <X> T_18_28.wire_logic_cluster/lc_5/in_3
 (41 11)  (1005 459)  (1005 459)  LC_5 Logic Functioning bit
 (43 11)  (1007 459)  (1007 459)  LC_5 Logic Functioning bit
 (14 12)  (978 460)  (978 460)  routing T_18_28.sp4_v_t_21 <X> T_18_28.lc_trk_g3_0
 (21 12)  (985 460)  (985 460)  routing T_18_28.sp4_v_t_14 <X> T_18_28.lc_trk_g3_3
 (22 12)  (986 460)  (986 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (987 460)  (987 460)  routing T_18_28.sp4_v_t_14 <X> T_18_28.lc_trk_g3_3
 (26 12)  (990 460)  (990 460)  routing T_18_28.lc_trk_g3_5 <X> T_18_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (991 460)  (991 460)  routing T_18_28.lc_trk_g3_0 <X> T_18_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (992 460)  (992 460)  routing T_18_28.lc_trk_g3_0 <X> T_18_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (993 460)  (993 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (996 460)  (996 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (998 460)  (998 460)  routing T_18_28.lc_trk_g1_2 <X> T_18_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (1000 460)  (1000 460)  LC_6 Logic Functioning bit
 (37 12)  (1001 460)  (1001 460)  LC_6 Logic Functioning bit
 (38 12)  (1002 460)  (1002 460)  LC_6 Logic Functioning bit
 (41 12)  (1005 460)  (1005 460)  LC_6 Logic Functioning bit
 (14 13)  (978 461)  (978 461)  routing T_18_28.sp4_v_t_21 <X> T_18_28.lc_trk_g3_0
 (16 13)  (980 461)  (980 461)  routing T_18_28.sp4_v_t_21 <X> T_18_28.lc_trk_g3_0
 (17 13)  (981 461)  (981 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (27 13)  (991 461)  (991 461)  routing T_18_28.lc_trk_g3_5 <X> T_18_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (992 461)  (992 461)  routing T_18_28.lc_trk_g3_5 <X> T_18_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (993 461)  (993 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (995 461)  (995 461)  routing T_18_28.lc_trk_g1_2 <X> T_18_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (996 461)  (996 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (997 461)  (997 461)  routing T_18_28.lc_trk_g3_3 <X> T_18_28.input_2_6
 (34 13)  (998 461)  (998 461)  routing T_18_28.lc_trk_g3_3 <X> T_18_28.input_2_6
 (35 13)  (999 461)  (999 461)  routing T_18_28.lc_trk_g3_3 <X> T_18_28.input_2_6
 (36 13)  (1000 461)  (1000 461)  LC_6 Logic Functioning bit
 (37 13)  (1001 461)  (1001 461)  LC_6 Logic Functioning bit
 (38 13)  (1002 461)  (1002 461)  LC_6 Logic Functioning bit
 (40 13)  (1004 461)  (1004 461)  LC_6 Logic Functioning bit
 (15 14)  (979 462)  (979 462)  routing T_18_28.sp12_v_t_2 <X> T_18_28.lc_trk_g3_5
 (17 14)  (981 462)  (981 462)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (982 462)  (982 462)  routing T_18_28.sp12_v_t_2 <X> T_18_28.lc_trk_g3_5
 (18 15)  (982 463)  (982 463)  routing T_18_28.sp12_v_t_2 <X> T_18_28.lc_trk_g3_5


RAM_Tile_19_28

 (4 0)  (1022 448)  (1022 448)  routing T_19_28.sp4_v_t_41 <X> T_19_28.sp4_v_b_0
 (6 0)  (1024 448)  (1024 448)  routing T_19_28.sp4_v_t_41 <X> T_19_28.sp4_v_b_0
 (7 0)  (1025 448)  (1025 448)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1018 450)  (1018 450)  routing T_19_28.glb_netwk_7 <X> T_19_28.wire_bram/ram/WCLK
 (1 2)  (1019 450)  (1019 450)  routing T_19_28.glb_netwk_7 <X> T_19_28.wire_bram/ram/WCLK
 (2 2)  (1020 450)  (1020 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/WCLK
 (7 2)  (1025 450)  (1025 450)  Ram config bit: MEMT_bram_cbit_3

 (16 2)  (1034 450)  (1034 450)  routing T_19_28.sp4_v_b_5 <X> T_19_28.lc_trk_g0_5
 (17 2)  (1035 450)  (1035 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1036 450)  (1036 450)  routing T_19_28.sp4_v_b_5 <X> T_19_28.lc_trk_g0_5
 (0 3)  (1018 451)  (1018 451)  routing T_19_28.glb_netwk_7 <X> T_19_28.wire_bram/ram/WCLK
 (0 4)  (1018 452)  (1018 452)  routing T_19_28.lc_trk_g3_3 <X> T_19_28.wire_bram/ram/WCLKE
 (1 4)  (1019 452)  (1019 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1025 452)  (1025 452)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (19 4)  (1037 452)  (1037 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (29 4)  (1047 452)  (1047 452)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_5
 (30 4)  (1048 452)  (1048 452)  routing T_19_28.lc_trk_g0_5 <X> T_19_28.wire_bram/ram/WDATA_5
 (0 5)  (1018 453)  (1018 453)  routing T_19_28.lc_trk_g3_3 <X> T_19_28.wire_bram/ram/WCLKE
 (1 5)  (1019 453)  (1019 453)  routing T_19_28.lc_trk_g3_3 <X> T_19_28.wire_bram/ram/WCLKE
 (7 5)  (1025 453)  (1025 453)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (38 5)  (1056 453)  (1056 453)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_5 sp4_v_b_4
 (7 6)  (1025 454)  (1025 454)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (15 6)  (1033 454)  (1033 454)  routing T_19_28.sp4_v_t_8 <X> T_19_28.lc_trk_g1_5
 (16 6)  (1034 454)  (1034 454)  routing T_19_28.sp4_v_t_8 <X> T_19_28.lc_trk_g1_5
 (17 6)  (1035 454)  (1035 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (7 7)  (1025 455)  (1025 455)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (8 12)  (1026 460)  (1026 460)  routing T_19_28.sp4_v_b_10 <X> T_19_28.sp4_h_r_10
 (9 12)  (1027 460)  (1027 460)  routing T_19_28.sp4_v_b_10 <X> T_19_28.sp4_h_r_10
 (22 12)  (1040 460)  (1040 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1041 460)  (1041 460)  routing T_19_28.sp4_v_t_30 <X> T_19_28.lc_trk_g3_3
 (24 12)  (1042 460)  (1042 460)  routing T_19_28.sp4_v_t_30 <X> T_19_28.lc_trk_g3_3
 (25 12)  (1043 460)  (1043 460)  routing T_19_28.sp4_h_r_42 <X> T_19_28.lc_trk_g3_2
 (27 12)  (1045 460)  (1045 460)  routing T_19_28.lc_trk_g3_2 <X> T_19_28.wire_bram/ram/WDATA_1
 (28 12)  (1046 460)  (1046 460)  routing T_19_28.lc_trk_g3_2 <X> T_19_28.wire_bram/ram/WDATA_1
 (29 12)  (1047 460)  (1047 460)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_2 wire_bram/ram/WDATA_1
 (22 13)  (1040 461)  (1040 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1041 461)  (1041 461)  routing T_19_28.sp4_h_r_42 <X> T_19_28.lc_trk_g3_2
 (24 13)  (1042 461)  (1042 461)  routing T_19_28.sp4_h_r_42 <X> T_19_28.lc_trk_g3_2
 (25 13)  (1043 461)  (1043 461)  routing T_19_28.sp4_h_r_42 <X> T_19_28.lc_trk_g3_2
 (30 13)  (1048 461)  (1048 461)  routing T_19_28.lc_trk_g3_2 <X> T_19_28.wire_bram/ram/WDATA_1
 (36 13)  (1054 461)  (1054 461)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_1 sp4_h_r_12
 (1 14)  (1019 462)  (1019 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (6 14)  (1024 462)  (1024 462)  routing T_19_28.sp4_h_l_41 <X> T_19_28.sp4_v_t_44
 (0 15)  (1018 463)  (1018 463)  routing T_19_28.lc_trk_g1_5 <X> T_19_28.wire_bram/ram/WE
 (1 15)  (1019 463)  (1019 463)  routing T_19_28.lc_trk_g1_5 <X> T_19_28.wire_bram/ram/WE
 (13 15)  (1031 463)  (1031 463)  routing T_19_28.sp4_v_b_6 <X> T_19_28.sp4_h_l_46


LogicTile_20_28

 (21 2)  (1081 450)  (1081 450)  routing T_20_28.sp4_h_l_10 <X> T_20_28.lc_trk_g0_7
 (22 2)  (1082 450)  (1082 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1083 450)  (1083 450)  routing T_20_28.sp4_h_l_10 <X> T_20_28.lc_trk_g0_7
 (24 2)  (1084 450)  (1084 450)  routing T_20_28.sp4_h_l_10 <X> T_20_28.lc_trk_g0_7
 (21 3)  (1081 451)  (1081 451)  routing T_20_28.sp4_h_l_10 <X> T_20_28.lc_trk_g0_7
 (14 8)  (1074 456)  (1074 456)  routing T_20_28.sp4_h_r_40 <X> T_20_28.lc_trk_g2_0
 (14 9)  (1074 457)  (1074 457)  routing T_20_28.sp4_h_r_40 <X> T_20_28.lc_trk_g2_0
 (15 9)  (1075 457)  (1075 457)  routing T_20_28.sp4_h_r_40 <X> T_20_28.lc_trk_g2_0
 (16 9)  (1076 457)  (1076 457)  routing T_20_28.sp4_h_r_40 <X> T_20_28.lc_trk_g2_0
 (17 9)  (1077 457)  (1077 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (4 14)  (1064 462)  (1064 462)  routing T_20_28.sp4_v_b_1 <X> T_20_28.sp4_v_t_44
 (6 14)  (1066 462)  (1066 462)  routing T_20_28.sp4_v_b_1 <X> T_20_28.sp4_v_t_44
 (22 14)  (1082 462)  (1082 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1083 462)  (1083 462)  routing T_20_28.sp4_h_r_31 <X> T_20_28.lc_trk_g3_7
 (24 14)  (1084 462)  (1084 462)  routing T_20_28.sp4_h_r_31 <X> T_20_28.lc_trk_g3_7
 (26 14)  (1086 462)  (1086 462)  routing T_20_28.lc_trk_g0_7 <X> T_20_28.wire_logic_cluster/lc_7/in_0
 (28 14)  (1088 462)  (1088 462)  routing T_20_28.lc_trk_g2_0 <X> T_20_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (1089 462)  (1089 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1091 462)  (1091 462)  routing T_20_28.lc_trk_g3_7 <X> T_20_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (1092 462)  (1092 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1093 462)  (1093 462)  routing T_20_28.lc_trk_g3_7 <X> T_20_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (1094 462)  (1094 462)  routing T_20_28.lc_trk_g3_7 <X> T_20_28.wire_logic_cluster/lc_7/in_3
 (21 15)  (1081 463)  (1081 463)  routing T_20_28.sp4_h_r_31 <X> T_20_28.lc_trk_g3_7
 (26 15)  (1086 463)  (1086 463)  routing T_20_28.lc_trk_g0_7 <X> T_20_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (1089 463)  (1089 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1091 463)  (1091 463)  routing T_20_28.lc_trk_g3_7 <X> T_20_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (1096 463)  (1096 463)  LC_7 Logic Functioning bit
 (38 15)  (1098 463)  (1098 463)  LC_7 Logic Functioning bit


IpCon_Tile_25_28

 (36 0)  (1366 448)  (1366 448)  LC_0 Logic Functioning bit
 (37 0)  (1367 448)  (1367 448)  LC_0 Logic Functioning bit
 (42 0)  (1372 448)  (1372 448)  LC_0 Logic Functioning bit
 (43 0)  (1373 448)  (1373 448)  LC_0 Logic Functioning bit
 (50 0)  (1380 448)  (1380 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 449)  (1366 449)  LC_0 Logic Functioning bit
 (37 1)  (1367 449)  (1367 449)  LC_0 Logic Functioning bit
 (42 1)  (1372 449)  (1372 449)  LC_0 Logic Functioning bit
 (43 1)  (1373 449)  (1373 449)  LC_0 Logic Functioning bit
 (36 2)  (1366 450)  (1366 450)  LC_1 Logic Functioning bit
 (37 2)  (1367 450)  (1367 450)  LC_1 Logic Functioning bit
 (42 2)  (1372 450)  (1372 450)  LC_1 Logic Functioning bit
 (43 2)  (1373 450)  (1373 450)  LC_1 Logic Functioning bit
 (50 2)  (1380 450)  (1380 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 451)  (1366 451)  LC_1 Logic Functioning bit
 (37 3)  (1367 451)  (1367 451)  LC_1 Logic Functioning bit
 (42 3)  (1372 451)  (1372 451)  LC_1 Logic Functioning bit
 (43 3)  (1373 451)  (1373 451)  LC_1 Logic Functioning bit
 (36 4)  (1366 452)  (1366 452)  LC_2 Logic Functioning bit
 (37 4)  (1367 452)  (1367 452)  LC_2 Logic Functioning bit
 (42 4)  (1372 452)  (1372 452)  LC_2 Logic Functioning bit
 (43 4)  (1373 452)  (1373 452)  LC_2 Logic Functioning bit
 (50 4)  (1380 452)  (1380 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 453)  (1366 453)  LC_2 Logic Functioning bit
 (37 5)  (1367 453)  (1367 453)  LC_2 Logic Functioning bit
 (42 5)  (1372 453)  (1372 453)  LC_2 Logic Functioning bit
 (43 5)  (1373 453)  (1373 453)  LC_2 Logic Functioning bit
 (36 6)  (1366 454)  (1366 454)  LC_3 Logic Functioning bit
 (37 6)  (1367 454)  (1367 454)  LC_3 Logic Functioning bit
 (42 6)  (1372 454)  (1372 454)  LC_3 Logic Functioning bit
 (43 6)  (1373 454)  (1373 454)  LC_3 Logic Functioning bit
 (50 6)  (1380 454)  (1380 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 455)  (1366 455)  LC_3 Logic Functioning bit
 (37 7)  (1367 455)  (1367 455)  LC_3 Logic Functioning bit
 (42 7)  (1372 455)  (1372 455)  LC_3 Logic Functioning bit
 (43 7)  (1373 455)  (1373 455)  LC_3 Logic Functioning bit
 (36 8)  (1366 456)  (1366 456)  LC_4 Logic Functioning bit
 (37 8)  (1367 456)  (1367 456)  LC_4 Logic Functioning bit
 (42 8)  (1372 456)  (1372 456)  LC_4 Logic Functioning bit
 (43 8)  (1373 456)  (1373 456)  LC_4 Logic Functioning bit
 (50 8)  (1380 456)  (1380 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 457)  (1366 457)  LC_4 Logic Functioning bit
 (37 9)  (1367 457)  (1367 457)  LC_4 Logic Functioning bit
 (42 9)  (1372 457)  (1372 457)  LC_4 Logic Functioning bit
 (43 9)  (1373 457)  (1373 457)  LC_4 Logic Functioning bit
 (36 10)  (1366 458)  (1366 458)  LC_5 Logic Functioning bit
 (37 10)  (1367 458)  (1367 458)  LC_5 Logic Functioning bit
 (42 10)  (1372 458)  (1372 458)  LC_5 Logic Functioning bit
 (43 10)  (1373 458)  (1373 458)  LC_5 Logic Functioning bit
 (50 10)  (1380 458)  (1380 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 459)  (1366 459)  LC_5 Logic Functioning bit
 (37 11)  (1367 459)  (1367 459)  LC_5 Logic Functioning bit
 (42 11)  (1372 459)  (1372 459)  LC_5 Logic Functioning bit
 (43 11)  (1373 459)  (1373 459)  LC_5 Logic Functioning bit
 (36 12)  (1366 460)  (1366 460)  LC_6 Logic Functioning bit
 (37 12)  (1367 460)  (1367 460)  LC_6 Logic Functioning bit
 (42 12)  (1372 460)  (1372 460)  LC_6 Logic Functioning bit
 (43 12)  (1373 460)  (1373 460)  LC_6 Logic Functioning bit
 (50 12)  (1380 460)  (1380 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 461)  (1366 461)  LC_6 Logic Functioning bit
 (37 13)  (1367 461)  (1367 461)  LC_6 Logic Functioning bit
 (42 13)  (1372 461)  (1372 461)  LC_6 Logic Functioning bit
 (43 13)  (1373 461)  (1373 461)  LC_6 Logic Functioning bit
 (36 14)  (1366 462)  (1366 462)  LC_7 Logic Functioning bit
 (37 14)  (1367 462)  (1367 462)  LC_7 Logic Functioning bit
 (42 14)  (1372 462)  (1372 462)  LC_7 Logic Functioning bit
 (43 14)  (1373 462)  (1373 462)  LC_7 Logic Functioning bit
 (50 14)  (1380 462)  (1380 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 463)  (1366 463)  LC_7 Logic Functioning bit
 (37 15)  (1367 463)  (1367 463)  LC_7 Logic Functioning bit
 (42 15)  (1372 463)  (1372 463)  LC_7 Logic Functioning bit
 (43 15)  (1373 463)  (1373 463)  LC_7 Logic Functioning bit


IpCon_Tile_0_27

 (36 0)  (36 432)  (36 432)  LC_0 Logic Functioning bit
 (37 0)  (37 432)  (37 432)  LC_0 Logic Functioning bit
 (42 0)  (42 432)  (42 432)  LC_0 Logic Functioning bit
 (43 0)  (43 432)  (43 432)  LC_0 Logic Functioning bit
 (50 0)  (50 432)  (50 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 433)  (36 433)  LC_0 Logic Functioning bit
 (37 1)  (37 433)  (37 433)  LC_0 Logic Functioning bit
 (42 1)  (42 433)  (42 433)  LC_0 Logic Functioning bit
 (43 1)  (43 433)  (43 433)  LC_0 Logic Functioning bit
 (36 2)  (36 434)  (36 434)  LC_1 Logic Functioning bit
 (37 2)  (37 434)  (37 434)  LC_1 Logic Functioning bit
 (42 2)  (42 434)  (42 434)  LC_1 Logic Functioning bit
 (43 2)  (43 434)  (43 434)  LC_1 Logic Functioning bit
 (50 2)  (50 434)  (50 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 435)  (36 435)  LC_1 Logic Functioning bit
 (37 3)  (37 435)  (37 435)  LC_1 Logic Functioning bit
 (42 3)  (42 435)  (42 435)  LC_1 Logic Functioning bit
 (43 3)  (43 435)  (43 435)  LC_1 Logic Functioning bit
 (36 4)  (36 436)  (36 436)  LC_2 Logic Functioning bit
 (37 4)  (37 436)  (37 436)  LC_2 Logic Functioning bit
 (42 4)  (42 436)  (42 436)  LC_2 Logic Functioning bit
 (43 4)  (43 436)  (43 436)  LC_2 Logic Functioning bit
 (50 4)  (50 436)  (50 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 437)  (36 437)  LC_2 Logic Functioning bit
 (37 5)  (37 437)  (37 437)  LC_2 Logic Functioning bit
 (42 5)  (42 437)  (42 437)  LC_2 Logic Functioning bit
 (43 5)  (43 437)  (43 437)  LC_2 Logic Functioning bit
 (36 6)  (36 438)  (36 438)  LC_3 Logic Functioning bit
 (37 6)  (37 438)  (37 438)  LC_3 Logic Functioning bit
 (42 6)  (42 438)  (42 438)  LC_3 Logic Functioning bit
 (43 6)  (43 438)  (43 438)  LC_3 Logic Functioning bit
 (50 6)  (50 438)  (50 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 439)  (36 439)  LC_3 Logic Functioning bit
 (37 7)  (37 439)  (37 439)  LC_3 Logic Functioning bit
 (42 7)  (42 439)  (42 439)  LC_3 Logic Functioning bit
 (43 7)  (43 439)  (43 439)  LC_3 Logic Functioning bit
 (36 8)  (36 440)  (36 440)  LC_4 Logic Functioning bit
 (37 8)  (37 440)  (37 440)  LC_4 Logic Functioning bit
 (42 8)  (42 440)  (42 440)  LC_4 Logic Functioning bit
 (43 8)  (43 440)  (43 440)  LC_4 Logic Functioning bit
 (50 8)  (50 440)  (50 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 441)  (36 441)  LC_4 Logic Functioning bit
 (37 9)  (37 441)  (37 441)  LC_4 Logic Functioning bit
 (42 9)  (42 441)  (42 441)  LC_4 Logic Functioning bit
 (43 9)  (43 441)  (43 441)  LC_4 Logic Functioning bit
 (36 10)  (36 442)  (36 442)  LC_5 Logic Functioning bit
 (37 10)  (37 442)  (37 442)  LC_5 Logic Functioning bit
 (42 10)  (42 442)  (42 442)  LC_5 Logic Functioning bit
 (43 10)  (43 442)  (43 442)  LC_5 Logic Functioning bit
 (50 10)  (50 442)  (50 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 443)  (36 443)  LC_5 Logic Functioning bit
 (37 11)  (37 443)  (37 443)  LC_5 Logic Functioning bit
 (42 11)  (42 443)  (42 443)  LC_5 Logic Functioning bit
 (43 11)  (43 443)  (43 443)  LC_5 Logic Functioning bit
 (36 12)  (36 444)  (36 444)  LC_6 Logic Functioning bit
 (37 12)  (37 444)  (37 444)  LC_6 Logic Functioning bit
 (42 12)  (42 444)  (42 444)  LC_6 Logic Functioning bit
 (43 12)  (43 444)  (43 444)  LC_6 Logic Functioning bit
 (50 12)  (50 444)  (50 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 445)  (36 445)  LC_6 Logic Functioning bit
 (37 13)  (37 445)  (37 445)  LC_6 Logic Functioning bit
 (42 13)  (42 445)  (42 445)  LC_6 Logic Functioning bit
 (43 13)  (43 445)  (43 445)  LC_6 Logic Functioning bit
 (36 14)  (36 446)  (36 446)  LC_7 Logic Functioning bit
 (37 14)  (37 446)  (37 446)  LC_7 Logic Functioning bit
 (42 14)  (42 446)  (42 446)  LC_7 Logic Functioning bit
 (43 14)  (43 446)  (43 446)  LC_7 Logic Functioning bit
 (50 14)  (50 446)  (50 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 447)  (36 447)  LC_7 Logic Functioning bit
 (37 15)  (37 447)  (37 447)  LC_7 Logic Functioning bit
 (42 15)  (42 447)  (42 447)  LC_7 Logic Functioning bit
 (43 15)  (43 447)  (43 447)  LC_7 Logic Functioning bit


LogicTile_1_27



LogicTile_2_27



LogicTile_3_27



LogicTile_4_27



LogicTile_5_27



RAM_Tile_6_27



LogicTile_7_27



LogicTile_8_27



LogicTile_9_27



LogicTile_10_27



LogicTile_11_27



LogicTile_12_27



LogicTile_13_27

 (5 0)  (699 432)  (699 432)  routing T_13_27.sp4_v_b_0 <X> T_13_27.sp4_h_r_0
 (8 0)  (702 432)  (702 432)  routing T_13_27.sp4_v_b_7 <X> T_13_27.sp4_h_r_1
 (9 0)  (703 432)  (703 432)  routing T_13_27.sp4_v_b_7 <X> T_13_27.sp4_h_r_1
 (10 0)  (704 432)  (704 432)  routing T_13_27.sp4_v_b_7 <X> T_13_27.sp4_h_r_1
 (6 1)  (700 433)  (700 433)  routing T_13_27.sp4_v_b_0 <X> T_13_27.sp4_h_r_0
 (19 1)  (713 433)  (713 433)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (19 3)  (713 435)  (713 435)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_14_27



LogicTile_15_27



LogicTile_16_27

 (8 12)  (864 444)  (864 444)  routing T_16_27.sp4_v_b_10 <X> T_16_27.sp4_h_r_10
 (9 12)  (865 444)  (865 444)  routing T_16_27.sp4_v_b_10 <X> T_16_27.sp4_h_r_10


LogicTile_17_27

 (8 0)  (918 432)  (918 432)  routing T_17_27.sp4_h_l_36 <X> T_17_27.sp4_h_r_1
 (6 1)  (916 433)  (916 433)  routing T_17_27.sp4_h_l_37 <X> T_17_27.sp4_h_r_0
 (3 4)  (913 436)  (913 436)  routing T_17_27.sp12_v_b_0 <X> T_17_27.sp12_h_r_0
 (3 5)  (913 437)  (913 437)  routing T_17_27.sp12_v_b_0 <X> T_17_27.sp12_h_r_0


LogicTile_18_27

 (14 0)  (978 432)  (978 432)  routing T_18_27.sp4_v_b_0 <X> T_18_27.lc_trk_g0_0
 (16 0)  (980 432)  (980 432)  routing T_18_27.sp4_v_b_9 <X> T_18_27.lc_trk_g0_1
 (17 0)  (981 432)  (981 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (982 432)  (982 432)  routing T_18_27.sp4_v_b_9 <X> T_18_27.lc_trk_g0_1
 (21 0)  (985 432)  (985 432)  routing T_18_27.wire_logic_cluster/lc_3/out <X> T_18_27.lc_trk_g0_3
 (22 0)  (986 432)  (986 432)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (990 432)  (990 432)  routing T_18_27.lc_trk_g2_6 <X> T_18_27.wire_logic_cluster/lc_0/in_0
 (29 0)  (993 432)  (993 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (996 432)  (996 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (997 432)  (997 432)  routing T_18_27.lc_trk_g3_0 <X> T_18_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (998 432)  (998 432)  routing T_18_27.lc_trk_g3_0 <X> T_18_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (999 432)  (999 432)  routing T_18_27.lc_trk_g1_5 <X> T_18_27.input_2_0
 (36 0)  (1000 432)  (1000 432)  LC_0 Logic Functioning bit
 (38 0)  (1002 432)  (1002 432)  LC_0 Logic Functioning bit
 (16 1)  (980 433)  (980 433)  routing T_18_27.sp4_v_b_0 <X> T_18_27.lc_trk_g0_0
 (17 1)  (981 433)  (981 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (18 1)  (982 433)  (982 433)  routing T_18_27.sp4_v_b_9 <X> T_18_27.lc_trk_g0_1
 (22 1)  (986 433)  (986 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (989 433)  (989 433)  routing T_18_27.sp4_r_v_b_33 <X> T_18_27.lc_trk_g0_2
 (26 1)  (990 433)  (990 433)  routing T_18_27.lc_trk_g2_6 <X> T_18_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (992 433)  (992 433)  routing T_18_27.lc_trk_g2_6 <X> T_18_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (993 433)  (993 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (994 433)  (994 433)  routing T_18_27.lc_trk_g0_3 <X> T_18_27.wire_logic_cluster/lc_0/in_1
 (32 1)  (996 433)  (996 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (998 433)  (998 433)  routing T_18_27.lc_trk_g1_5 <X> T_18_27.input_2_0
 (36 1)  (1000 433)  (1000 433)  LC_0 Logic Functioning bit
 (37 1)  (1001 433)  (1001 433)  LC_0 Logic Functioning bit
 (39 1)  (1003 433)  (1003 433)  LC_0 Logic Functioning bit
 (40 1)  (1004 433)  (1004 433)  LC_0 Logic Functioning bit
 (42 1)  (1006 433)  (1006 433)  LC_0 Logic Functioning bit
 (43 1)  (1007 433)  (1007 433)  LC_0 Logic Functioning bit
 (17 4)  (981 436)  (981 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (985 436)  (985 436)  routing T_18_27.sp4_v_b_3 <X> T_18_27.lc_trk_g1_3
 (22 4)  (986 436)  (986 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (987 436)  (987 436)  routing T_18_27.sp4_v_b_3 <X> T_18_27.lc_trk_g1_3
 (26 4)  (990 436)  (990 436)  routing T_18_27.lc_trk_g2_6 <X> T_18_27.wire_logic_cluster/lc_2/in_0
 (29 4)  (993 436)  (993 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (996 436)  (996 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (997 436)  (997 436)  routing T_18_27.lc_trk_g2_3 <X> T_18_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 436)  (1000 436)  LC_2 Logic Functioning bit
 (43 4)  (1007 436)  (1007 436)  LC_2 Logic Functioning bit
 (26 5)  (990 437)  (990 437)  routing T_18_27.lc_trk_g2_6 <X> T_18_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (992 437)  (992 437)  routing T_18_27.lc_trk_g2_6 <X> T_18_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (993 437)  (993 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (994 437)  (994 437)  routing T_18_27.lc_trk_g0_3 <X> T_18_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (995 437)  (995 437)  routing T_18_27.lc_trk_g2_3 <X> T_18_27.wire_logic_cluster/lc_2/in_3
 (32 5)  (996 437)  (996 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1000 437)  (1000 437)  LC_2 Logic Functioning bit
 (37 5)  (1001 437)  (1001 437)  LC_2 Logic Functioning bit
 (38 5)  (1002 437)  (1002 437)  LC_2 Logic Functioning bit
 (39 5)  (1003 437)  (1003 437)  LC_2 Logic Functioning bit
 (40 5)  (1004 437)  (1004 437)  LC_2 Logic Functioning bit
 (42 5)  (1006 437)  (1006 437)  LC_2 Logic Functioning bit
 (15 6)  (979 438)  (979 438)  routing T_18_27.sp4_v_b_21 <X> T_18_27.lc_trk_g1_5
 (16 6)  (980 438)  (980 438)  routing T_18_27.sp4_v_b_21 <X> T_18_27.lc_trk_g1_5
 (17 6)  (981 438)  (981 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (990 438)  (990 438)  routing T_18_27.lc_trk_g3_6 <X> T_18_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (991 438)  (991 438)  routing T_18_27.lc_trk_g3_3 <X> T_18_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (992 438)  (992 438)  routing T_18_27.lc_trk_g3_3 <X> T_18_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 438)  (993 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (996 438)  (996 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 438)  (1000 438)  LC_3 Logic Functioning bit
 (38 6)  (1002 438)  (1002 438)  LC_3 Logic Functioning bit
 (53 6)  (1017 438)  (1017 438)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (990 439)  (990 439)  routing T_18_27.lc_trk_g3_6 <X> T_18_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (991 439)  (991 439)  routing T_18_27.lc_trk_g3_6 <X> T_18_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (992 439)  (992 439)  routing T_18_27.lc_trk_g3_6 <X> T_18_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (993 439)  (993 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (994 439)  (994 439)  routing T_18_27.lc_trk_g3_3 <X> T_18_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (995 439)  (995 439)  routing T_18_27.lc_trk_g0_2 <X> T_18_27.wire_logic_cluster/lc_3/in_3
 (51 7)  (1015 439)  (1015 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (986 440)  (986 440)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (987 440)  (987 440)  routing T_18_27.sp12_v_b_11 <X> T_18_27.lc_trk_g2_3
 (25 10)  (989 442)  (989 442)  routing T_18_27.wire_logic_cluster/lc_6/out <X> T_18_27.lc_trk_g2_6
 (28 10)  (992 442)  (992 442)  routing T_18_27.lc_trk_g2_6 <X> T_18_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (993 442)  (993 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (994 442)  (994 442)  routing T_18_27.lc_trk_g2_6 <X> T_18_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (996 442)  (996 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (998 442)  (998 442)  routing T_18_27.lc_trk_g1_1 <X> T_18_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (1000 442)  (1000 442)  LC_5 Logic Functioning bit
 (38 10)  (1002 442)  (1002 442)  LC_5 Logic Functioning bit
 (9 11)  (973 443)  (973 443)  routing T_18_27.sp4_v_b_7 <X> T_18_27.sp4_v_t_42
 (22 11)  (986 443)  (986 443)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (990 443)  (990 443)  routing T_18_27.lc_trk_g0_3 <X> T_18_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (993 443)  (993 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (994 443)  (994 443)  routing T_18_27.lc_trk_g2_6 <X> T_18_27.wire_logic_cluster/lc_5/in_1
 (32 11)  (996 443)  (996 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (1000 443)  (1000 443)  LC_5 Logic Functioning bit
 (37 11)  (1001 443)  (1001 443)  LC_5 Logic Functioning bit
 (38 11)  (1002 443)  (1002 443)  LC_5 Logic Functioning bit
 (41 11)  (1005 443)  (1005 443)  LC_5 Logic Functioning bit
 (42 11)  (1006 443)  (1006 443)  LC_5 Logic Functioning bit
 (43 11)  (1007 443)  (1007 443)  LC_5 Logic Functioning bit
 (22 12)  (986 444)  (986 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (989 444)  (989 444)  routing T_18_27.sp4_h_r_34 <X> T_18_27.lc_trk_g3_2
 (27 12)  (991 444)  (991 444)  routing T_18_27.lc_trk_g3_6 <X> T_18_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (992 444)  (992 444)  routing T_18_27.lc_trk_g3_6 <X> T_18_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (993 444)  (993 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (994 444)  (994 444)  routing T_18_27.lc_trk_g3_6 <X> T_18_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (995 444)  (995 444)  routing T_18_27.lc_trk_g3_4 <X> T_18_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (996 444)  (996 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (997 444)  (997 444)  routing T_18_27.lc_trk_g3_4 <X> T_18_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (998 444)  (998 444)  routing T_18_27.lc_trk_g3_4 <X> T_18_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (1000 444)  (1000 444)  LC_6 Logic Functioning bit
 (38 12)  (1002 444)  (1002 444)  LC_6 Logic Functioning bit
 (51 12)  (1015 444)  (1015 444)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (16 13)  (980 445)  (980 445)  routing T_18_27.sp12_v_b_8 <X> T_18_27.lc_trk_g3_0
 (17 13)  (981 445)  (981 445)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (986 445)  (986 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (987 445)  (987 445)  routing T_18_27.sp4_h_r_34 <X> T_18_27.lc_trk_g3_2
 (24 13)  (988 445)  (988 445)  routing T_18_27.sp4_h_r_34 <X> T_18_27.lc_trk_g3_2
 (26 13)  (990 445)  (990 445)  routing T_18_27.lc_trk_g0_2 <X> T_18_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (993 445)  (993 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (994 445)  (994 445)  routing T_18_27.lc_trk_g3_6 <X> T_18_27.wire_logic_cluster/lc_6/in_1
 (48 13)  (1012 445)  (1012 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (7 14)  (971 446)  (971 446)  Column buffer control bit: LH_colbuf_cntl_7

 (25 14)  (989 446)  (989 446)  routing T_18_27.sp12_v_b_6 <X> T_18_27.lc_trk_g3_6
 (28 14)  (992 446)  (992 446)  routing T_18_27.lc_trk_g2_6 <X> T_18_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (993 446)  (993 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (994 446)  (994 446)  routing T_18_27.lc_trk_g2_6 <X> T_18_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (996 446)  (996 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (998 446)  (998 446)  routing T_18_27.lc_trk_g1_3 <X> T_18_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (1000 446)  (1000 446)  LC_7 Logic Functioning bit
 (38 14)  (1002 446)  (1002 446)  LC_7 Logic Functioning bit
 (8 15)  (972 447)  (972 447)  routing T_18_27.sp4_v_b_7 <X> T_18_27.sp4_v_t_47
 (10 15)  (974 447)  (974 447)  routing T_18_27.sp4_v_b_7 <X> T_18_27.sp4_v_t_47
 (14 15)  (978 447)  (978 447)  routing T_18_27.sp12_v_b_20 <X> T_18_27.lc_trk_g3_4
 (16 15)  (980 447)  (980 447)  routing T_18_27.sp12_v_b_20 <X> T_18_27.lc_trk_g3_4
 (17 15)  (981 447)  (981 447)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (986 447)  (986 447)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (988 447)  (988 447)  routing T_18_27.sp12_v_b_6 <X> T_18_27.lc_trk_g3_6
 (25 15)  (989 447)  (989 447)  routing T_18_27.sp12_v_b_6 <X> T_18_27.lc_trk_g3_6
 (26 15)  (990 447)  (990 447)  routing T_18_27.lc_trk_g0_3 <X> T_18_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (993 447)  (993 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (994 447)  (994 447)  routing T_18_27.lc_trk_g2_6 <X> T_18_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (995 447)  (995 447)  routing T_18_27.lc_trk_g1_3 <X> T_18_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (996 447)  (996 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (997 447)  (997 447)  routing T_18_27.lc_trk_g3_2 <X> T_18_27.input_2_7
 (34 15)  (998 447)  (998 447)  routing T_18_27.lc_trk_g3_2 <X> T_18_27.input_2_7
 (35 15)  (999 447)  (999 447)  routing T_18_27.lc_trk_g3_2 <X> T_18_27.input_2_7
 (36 15)  (1000 447)  (1000 447)  LC_7 Logic Functioning bit
 (37 15)  (1001 447)  (1001 447)  LC_7 Logic Functioning bit
 (38 15)  (1002 447)  (1002 447)  LC_7 Logic Functioning bit
 (41 15)  (1005 447)  (1005 447)  LC_7 Logic Functioning bit
 (42 15)  (1006 447)  (1006 447)  LC_7 Logic Functioning bit
 (43 15)  (1007 447)  (1007 447)  LC_7 Logic Functioning bit


RAM_Tile_19_27

 (7 1)  (1025 433)  (1025 433)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1018 434)  (1018 434)  routing T_19_27.glb_netwk_7 <X> T_19_27.wire_bram/ram/RCLK
 (1 2)  (1019 434)  (1019 434)  routing T_19_27.glb_netwk_7 <X> T_19_27.wire_bram/ram/RCLK
 (2 2)  (1020 434)  (1020 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/RCLK
 (0 3)  (1018 435)  (1018 435)  routing T_19_27.glb_netwk_7 <X> T_19_27.wire_bram/ram/RCLK
 (9 3)  (1027 435)  (1027 435)  routing T_19_27.sp4_v_b_5 <X> T_19_27.sp4_v_t_36
 (10 3)  (1028 435)  (1028 435)  routing T_19_27.sp4_v_b_5 <X> T_19_27.sp4_v_t_36
 (27 4)  (1045 436)  (1045 436)  routing T_19_27.lc_trk_g3_0 <X> T_19_27.wire_bram/ram/WDATA_13
 (28 4)  (1046 436)  (1046 436)  routing T_19_27.lc_trk_g3_0 <X> T_19_27.wire_bram/ram/WDATA_13
 (29 4)  (1047 436)  (1047 436)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_13
 (39 5)  (1057 437)  (1057 437)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_13 sp4_v_b_20
 (15 8)  (1033 440)  (1033 440)  routing T_19_27.sp4_h_r_25 <X> T_19_27.lc_trk_g2_1
 (16 8)  (1034 440)  (1034 440)  routing T_19_27.sp4_h_r_25 <X> T_19_27.lc_trk_g2_1
 (17 8)  (1035 440)  (1035 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (1036 441)  (1036 441)  routing T_19_27.sp4_h_r_25 <X> T_19_27.lc_trk_g2_1
 (4 10)  (1022 442)  (1022 442)  routing T_19_27.sp4_v_b_10 <X> T_19_27.sp4_v_t_43
 (6 10)  (1024 442)  (1024 442)  routing T_19_27.sp4_v_b_10 <X> T_19_27.sp4_v_t_43
 (28 12)  (1046 444)  (1046 444)  routing T_19_27.lc_trk_g2_1 <X> T_19_27.wire_bram/ram/WDATA_9
 (29 12)  (1047 444)  (1047 444)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_9
 (14 13)  (1032 445)  (1032 445)  routing T_19_27.sp4_h_r_24 <X> T_19_27.lc_trk_g3_0
 (15 13)  (1033 445)  (1033 445)  routing T_19_27.sp4_h_r_24 <X> T_19_27.lc_trk_g3_0
 (16 13)  (1034 445)  (1034 445)  routing T_19_27.sp4_h_r_24 <X> T_19_27.lc_trk_g3_0
 (17 13)  (1035 445)  (1035 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (39 13)  (1057 445)  (1057 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_9 sp4_v_b_12
 (0 14)  (1018 446)  (1018 446)  routing T_19_27.lc_trk_g3_5 <X> T_19_27.wire_bram/ram/RE
 (1 14)  (1019 446)  (1019 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (7 14)  (1025 446)  (1025 446)  Column buffer control bit: MEMB_colbuf_cntl_7

 (11 14)  (1029 446)  (1029 446)  routing T_19_27.sp4_v_b_3 <X> T_19_27.sp4_v_t_46
 (13 14)  (1031 446)  (1031 446)  routing T_19_27.sp4_v_b_3 <X> T_19_27.sp4_v_t_46
 (16 14)  (1034 446)  (1034 446)  routing T_19_27.sp4_v_b_29 <X> T_19_27.lc_trk_g3_5
 (17 14)  (1035 446)  (1035 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1036 446)  (1036 446)  routing T_19_27.sp4_v_b_29 <X> T_19_27.lc_trk_g3_5
 (0 15)  (1018 447)  (1018 447)  routing T_19_27.lc_trk_g3_5 <X> T_19_27.wire_bram/ram/RE
 (1 15)  (1019 447)  (1019 447)  routing T_19_27.lc_trk_g3_5 <X> T_19_27.wire_bram/ram/RE


LogicTile_20_27

 (19 1)  (1079 433)  (1079 433)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (4 6)  (1064 438)  (1064 438)  routing T_20_27.sp4_v_b_3 <X> T_20_27.sp4_v_t_38
 (13 6)  (1073 438)  (1073 438)  routing T_20_27.sp4_h_r_5 <X> T_20_27.sp4_v_t_40
 (12 7)  (1072 439)  (1072 439)  routing T_20_27.sp4_h_r_5 <X> T_20_27.sp4_v_t_40
 (11 14)  (1071 446)  (1071 446)  routing T_20_27.sp4_v_b_8 <X> T_20_27.sp4_v_t_46
 (12 15)  (1072 447)  (1072 447)  routing T_20_27.sp4_v_b_8 <X> T_20_27.sp4_v_t_46


LogicTile_21_27

 (2 0)  (1116 432)  (1116 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_22_27



LogicTile_23_27



LogicTile_24_27



IpCon_Tile_25_27

 (36 0)  (1366 432)  (1366 432)  LC_0 Logic Functioning bit
 (37 0)  (1367 432)  (1367 432)  LC_0 Logic Functioning bit
 (42 0)  (1372 432)  (1372 432)  LC_0 Logic Functioning bit
 (43 0)  (1373 432)  (1373 432)  LC_0 Logic Functioning bit
 (50 0)  (1380 432)  (1380 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 433)  (1366 433)  LC_0 Logic Functioning bit
 (37 1)  (1367 433)  (1367 433)  LC_0 Logic Functioning bit
 (42 1)  (1372 433)  (1372 433)  LC_0 Logic Functioning bit
 (43 1)  (1373 433)  (1373 433)  LC_0 Logic Functioning bit
 (36 2)  (1366 434)  (1366 434)  LC_1 Logic Functioning bit
 (37 2)  (1367 434)  (1367 434)  LC_1 Logic Functioning bit
 (42 2)  (1372 434)  (1372 434)  LC_1 Logic Functioning bit
 (43 2)  (1373 434)  (1373 434)  LC_1 Logic Functioning bit
 (50 2)  (1380 434)  (1380 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 435)  (1366 435)  LC_1 Logic Functioning bit
 (37 3)  (1367 435)  (1367 435)  LC_1 Logic Functioning bit
 (42 3)  (1372 435)  (1372 435)  LC_1 Logic Functioning bit
 (43 3)  (1373 435)  (1373 435)  LC_1 Logic Functioning bit
 (36 4)  (1366 436)  (1366 436)  LC_2 Logic Functioning bit
 (37 4)  (1367 436)  (1367 436)  LC_2 Logic Functioning bit
 (42 4)  (1372 436)  (1372 436)  LC_2 Logic Functioning bit
 (43 4)  (1373 436)  (1373 436)  LC_2 Logic Functioning bit
 (50 4)  (1380 436)  (1380 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 437)  (1366 437)  LC_2 Logic Functioning bit
 (37 5)  (1367 437)  (1367 437)  LC_2 Logic Functioning bit
 (42 5)  (1372 437)  (1372 437)  LC_2 Logic Functioning bit
 (43 5)  (1373 437)  (1373 437)  LC_2 Logic Functioning bit
 (36 6)  (1366 438)  (1366 438)  LC_3 Logic Functioning bit
 (37 6)  (1367 438)  (1367 438)  LC_3 Logic Functioning bit
 (42 6)  (1372 438)  (1372 438)  LC_3 Logic Functioning bit
 (43 6)  (1373 438)  (1373 438)  LC_3 Logic Functioning bit
 (50 6)  (1380 438)  (1380 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 439)  (1366 439)  LC_3 Logic Functioning bit
 (37 7)  (1367 439)  (1367 439)  LC_3 Logic Functioning bit
 (42 7)  (1372 439)  (1372 439)  LC_3 Logic Functioning bit
 (43 7)  (1373 439)  (1373 439)  LC_3 Logic Functioning bit
 (36 8)  (1366 440)  (1366 440)  LC_4 Logic Functioning bit
 (37 8)  (1367 440)  (1367 440)  LC_4 Logic Functioning bit
 (42 8)  (1372 440)  (1372 440)  LC_4 Logic Functioning bit
 (43 8)  (1373 440)  (1373 440)  LC_4 Logic Functioning bit
 (50 8)  (1380 440)  (1380 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 441)  (1366 441)  LC_4 Logic Functioning bit
 (37 9)  (1367 441)  (1367 441)  LC_4 Logic Functioning bit
 (42 9)  (1372 441)  (1372 441)  LC_4 Logic Functioning bit
 (43 9)  (1373 441)  (1373 441)  LC_4 Logic Functioning bit
 (36 10)  (1366 442)  (1366 442)  LC_5 Logic Functioning bit
 (37 10)  (1367 442)  (1367 442)  LC_5 Logic Functioning bit
 (42 10)  (1372 442)  (1372 442)  LC_5 Logic Functioning bit
 (43 10)  (1373 442)  (1373 442)  LC_5 Logic Functioning bit
 (50 10)  (1380 442)  (1380 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 443)  (1366 443)  LC_5 Logic Functioning bit
 (37 11)  (1367 443)  (1367 443)  LC_5 Logic Functioning bit
 (42 11)  (1372 443)  (1372 443)  LC_5 Logic Functioning bit
 (43 11)  (1373 443)  (1373 443)  LC_5 Logic Functioning bit
 (36 12)  (1366 444)  (1366 444)  LC_6 Logic Functioning bit
 (37 12)  (1367 444)  (1367 444)  LC_6 Logic Functioning bit
 (42 12)  (1372 444)  (1372 444)  LC_6 Logic Functioning bit
 (43 12)  (1373 444)  (1373 444)  LC_6 Logic Functioning bit
 (50 12)  (1380 444)  (1380 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 445)  (1366 445)  LC_6 Logic Functioning bit
 (37 13)  (1367 445)  (1367 445)  LC_6 Logic Functioning bit
 (42 13)  (1372 445)  (1372 445)  LC_6 Logic Functioning bit
 (43 13)  (1373 445)  (1373 445)  LC_6 Logic Functioning bit
 (36 14)  (1366 446)  (1366 446)  LC_7 Logic Functioning bit
 (37 14)  (1367 446)  (1367 446)  LC_7 Logic Functioning bit
 (42 14)  (1372 446)  (1372 446)  LC_7 Logic Functioning bit
 (43 14)  (1373 446)  (1373 446)  LC_7 Logic Functioning bit
 (50 14)  (1380 446)  (1380 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 447)  (1366 447)  LC_7 Logic Functioning bit
 (37 15)  (1367 447)  (1367 447)  LC_7 Logic Functioning bit
 (42 15)  (1372 447)  (1372 447)  LC_7 Logic Functioning bit
 (43 15)  (1373 447)  (1373 447)  LC_7 Logic Functioning bit


DSP_Tile_0_26



LogicTile_1_26



LogicTile_2_26



LogicTile_3_26



LogicTile_4_26



LogicTile_5_26



RAM_Tile_6_26



LogicTile_7_26



LogicTile_8_26



LogicTile_9_26



LogicTile_10_26



LogicTile_11_26



LogicTile_12_26



LogicTile_13_26

 (8 0)  (702 416)  (702 416)  routing T_13_26.sp4_v_b_7 <X> T_13_26.sp4_h_r_1
 (9 0)  (703 416)  (703 416)  routing T_13_26.sp4_v_b_7 <X> T_13_26.sp4_h_r_1
 (10 0)  (704 416)  (704 416)  routing T_13_26.sp4_v_b_7 <X> T_13_26.sp4_h_r_1
 (9 3)  (703 419)  (703 419)  routing T_13_26.sp4_v_b_5 <X> T_13_26.sp4_v_t_36
 (10 3)  (704 419)  (704 419)  routing T_13_26.sp4_v_b_5 <X> T_13_26.sp4_v_t_36
 (3 4)  (697 420)  (697 420)  routing T_13_26.sp12_v_b_0 <X> T_13_26.sp12_h_r_0
 (3 5)  (697 421)  (697 421)  routing T_13_26.sp12_v_b_0 <X> T_13_26.sp12_h_r_0
 (8 12)  (702 428)  (702 428)  routing T_13_26.sp4_v_b_4 <X> T_13_26.sp4_h_r_10
 (9 12)  (703 428)  (703 428)  routing T_13_26.sp4_v_b_4 <X> T_13_26.sp4_h_r_10
 (10 12)  (704 428)  (704 428)  routing T_13_26.sp4_v_b_4 <X> T_13_26.sp4_h_r_10
 (6 14)  (700 430)  (700 430)  routing T_13_26.sp4_v_b_6 <X> T_13_26.sp4_v_t_44
 (7 14)  (701 430)  (701 430)  Column buffer control bit: LH_colbuf_cntl_7

 (5 15)  (699 431)  (699 431)  routing T_13_26.sp4_v_b_6 <X> T_13_26.sp4_v_t_44


LogicTile_14_26

 (7 14)  (755 430)  (755 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_15_26

 (19 15)  (821 431)  (821 431)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_16_26

 (11 0)  (867 416)  (867 416)  routing T_16_26.sp4_h_r_9 <X> T_16_26.sp4_v_b_2


LogicTile_17_26

 (9 4)  (919 420)  (919 420)  routing T_17_26.sp4_h_l_36 <X> T_17_26.sp4_h_r_4
 (10 4)  (920 420)  (920 420)  routing T_17_26.sp4_h_l_36 <X> T_17_26.sp4_h_r_4
 (9 7)  (919 423)  (919 423)  routing T_17_26.sp4_v_b_4 <X> T_17_26.sp4_v_t_41
 (3 12)  (913 428)  (913 428)  routing T_17_26.sp12_v_b_1 <X> T_17_26.sp12_h_r_1
 (8 12)  (918 428)  (918 428)  routing T_17_26.sp4_h_l_47 <X> T_17_26.sp4_h_r_10
 (3 13)  (913 429)  (913 429)  routing T_17_26.sp12_v_b_1 <X> T_17_26.sp12_h_r_1
 (7 14)  (917 430)  (917 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_18_26

 (11 10)  (975 426)  (975 426)  routing T_18_26.sp4_h_l_38 <X> T_18_26.sp4_v_t_45


RAM_Tile_19_26

 (7 0)  (1025 416)  (1025 416)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1018 418)  (1018 418)  routing T_19_26.glb_netwk_7 <X> T_19_26.wire_bram/ram/WCLK
 (1 2)  (1019 418)  (1019 418)  routing T_19_26.glb_netwk_7 <X> T_19_26.wire_bram/ram/WCLK
 (2 2)  (1020 418)  (1020 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/WCLK
 (7 2)  (1025 418)  (1025 418)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1018 419)  (1018 419)  routing T_19_26.glb_netwk_7 <X> T_19_26.wire_bram/ram/WCLK
 (0 4)  (1018 420)  (1018 420)  routing T_19_26.lc_trk_g2_2 <X> T_19_26.wire_bram/ram/WCLKE
 (1 4)  (1019 420)  (1019 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1025 420)  (1025 420)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (11 4)  (1029 420)  (1029 420)  routing T_19_26.sp4_v_t_44 <X> T_19_26.sp4_v_b_5
 (13 4)  (1031 420)  (1031 420)  routing T_19_26.sp4_v_t_44 <X> T_19_26.sp4_v_b_5
 (27 4)  (1045 420)  (1045 420)  routing T_19_26.lc_trk_g3_2 <X> T_19_26.wire_bram/ram/WDATA_5
 (28 4)  (1046 420)  (1046 420)  routing T_19_26.lc_trk_g3_2 <X> T_19_26.wire_bram/ram/WDATA_5
 (29 4)  (1047 420)  (1047 420)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (1 5)  (1019 421)  (1019 421)  routing T_19_26.lc_trk_g2_2 <X> T_19_26.wire_bram/ram/WCLKE
 (7 5)  (1025 421)  (1025 421)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (30 5)  (1048 421)  (1048 421)  routing T_19_26.lc_trk_g3_2 <X> T_19_26.wire_bram/ram/WDATA_5
 (38 5)  (1056 421)  (1056 421)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_5 sp4_v_b_4
 (7 6)  (1025 422)  (1025 422)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (7 7)  (1025 423)  (1025 423)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (25 8)  (1043 424)  (1043 424)  routing T_19_26.sp4_v_b_26 <X> T_19_26.lc_trk_g2_2
 (22 9)  (1040 425)  (1040 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1041 425)  (1041 425)  routing T_19_26.sp4_v_b_26 <X> T_19_26.lc_trk_g2_2
 (11 10)  (1029 426)  (1029 426)  routing T_19_26.sp4_h_r_2 <X> T_19_26.sp4_v_t_45
 (13 10)  (1031 426)  (1031 426)  routing T_19_26.sp4_h_r_2 <X> T_19_26.sp4_v_t_45
 (12 11)  (1030 427)  (1030 427)  routing T_19_26.sp4_h_r_2 <X> T_19_26.sp4_v_t_45
 (25 12)  (1043 428)  (1043 428)  routing T_19_26.sp4_h_r_34 <X> T_19_26.lc_trk_g3_2
 (27 12)  (1045 428)  (1045 428)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_bram/ram/WDATA_1
 (28 12)  (1046 428)  (1046 428)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_bram/ram/WDATA_1
 (29 12)  (1047 428)  (1047 428)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_4 wire_bram/ram/WDATA_1
 (30 12)  (1048 428)  (1048 428)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_bram/ram/WDATA_1
 (36 12)  (1054 428)  (1054 428)  Enable bit of Mux _out_links/OutMux8_6 => wire_bram/ram/RDATA_1 sp4_h_r_44
 (22 13)  (1040 429)  (1040 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1041 429)  (1041 429)  routing T_19_26.sp4_h_r_34 <X> T_19_26.lc_trk_g3_2
 (24 13)  (1042 429)  (1042 429)  routing T_19_26.sp4_h_r_34 <X> T_19_26.lc_trk_g3_2
 (0 14)  (1018 430)  (1018 430)  routing T_19_26.lc_trk_g3_5 <X> T_19_26.wire_bram/ram/WE
 (1 14)  (1019 430)  (1019 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (7 14)  (1025 430)  (1025 430)  Column buffer control bit: MEMT_colbuf_cntl_7

 (13 14)  (1031 430)  (1031 430)  routing T_19_26.sp4_v_b_11 <X> T_19_26.sp4_v_t_46
 (15 14)  (1033 430)  (1033 430)  routing T_19_26.sp4_v_b_45 <X> T_19_26.lc_trk_g3_5
 (16 14)  (1034 430)  (1034 430)  routing T_19_26.sp4_v_b_45 <X> T_19_26.lc_trk_g3_5
 (17 14)  (1035 430)  (1035 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1018 431)  (1018 431)  routing T_19_26.lc_trk_g3_5 <X> T_19_26.wire_bram/ram/WE
 (1 15)  (1019 431)  (1019 431)  routing T_19_26.lc_trk_g3_5 <X> T_19_26.wire_bram/ram/WE
 (14 15)  (1032 431)  (1032 431)  routing T_19_26.sp4_h_l_17 <X> T_19_26.lc_trk_g3_4
 (15 15)  (1033 431)  (1033 431)  routing T_19_26.sp4_h_l_17 <X> T_19_26.lc_trk_g3_4
 (16 15)  (1034 431)  (1034 431)  routing T_19_26.sp4_h_l_17 <X> T_19_26.lc_trk_g3_4
 (17 15)  (1035 431)  (1035 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_20_26

 (19 14)  (1079 430)  (1079 430)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_21_26



LogicTile_22_26



LogicTile_23_26



LogicTile_24_26



DSP_Tile_25_26



LogicTile_13_25

 (5 0)  (699 400)  (699 400)  routing T_13_25.sp4_v_b_0 <X> T_13_25.sp4_h_r_0
 (8 0)  (702 400)  (702 400)  routing T_13_25.sp4_v_b_7 <X> T_13_25.sp4_h_r_1
 (9 0)  (703 400)  (703 400)  routing T_13_25.sp4_v_b_7 <X> T_13_25.sp4_h_r_1
 (10 0)  (704 400)  (704 400)  routing T_13_25.sp4_v_b_7 <X> T_13_25.sp4_h_r_1
 (6 1)  (700 401)  (700 401)  routing T_13_25.sp4_v_b_0 <X> T_13_25.sp4_h_r_0


LogicTile_14_25

 (6 14)  (754 414)  (754 414)  routing T_14_25.sp4_v_b_6 <X> T_14_25.sp4_v_t_44
 (5 15)  (753 415)  (753 415)  routing T_14_25.sp4_v_b_6 <X> T_14_25.sp4_v_t_44


LogicTile_15_25

 (8 11)  (810 411)  (810 411)  routing T_15_25.sp4_v_b_4 <X> T_15_25.sp4_v_t_42
 (10 11)  (812 411)  (812 411)  routing T_15_25.sp4_v_b_4 <X> T_15_25.sp4_v_t_42


LogicTile_16_25

 (6 0)  (862 400)  (862 400)  routing T_16_25.sp4_v_t_44 <X> T_16_25.sp4_v_b_0
 (5 1)  (861 401)  (861 401)  routing T_16_25.sp4_v_t_44 <X> T_16_25.sp4_v_b_0


LogicTile_17_25

 (8 0)  (918 400)  (918 400)  routing T_17_25.sp4_h_l_36 <X> T_17_25.sp4_h_r_1
 (6 1)  (916 401)  (916 401)  routing T_17_25.sp4_h_l_37 <X> T_17_25.sp4_h_r_0
 (11 6)  (921 406)  (921 406)  routing T_17_25.sp4_v_b_2 <X> T_17_25.sp4_v_t_40
 (12 7)  (922 407)  (922 407)  routing T_17_25.sp4_v_b_2 <X> T_17_25.sp4_v_t_40


LogicTile_18_25

 (3 6)  (967 406)  (967 406)  routing T_18_25.sp12_v_b_0 <X> T_18_25.sp12_v_t_23


RAM_Tile_19_25

 (7 1)  (1025 401)  (1025 401)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1018 402)  (1018 402)  routing T_19_25.glb_netwk_7 <X> T_19_25.wire_bram/ram/RCLK
 (1 2)  (1019 402)  (1019 402)  routing T_19_25.glb_netwk_7 <X> T_19_25.wire_bram/ram/RCLK
 (2 2)  (1020 402)  (1020 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/RCLK
 (0 3)  (1018 403)  (1018 403)  routing T_19_25.glb_netwk_7 <X> T_19_25.wire_bram/ram/RCLK
 (9 3)  (1027 403)  (1027 403)  routing T_19_25.sp4_v_b_1 <X> T_19_25.sp4_v_t_36
 (27 4)  (1045 404)  (1045 404)  routing T_19_25.lc_trk_g3_0 <X> T_19_25.wire_bram/ram/WDATA_13
 (28 4)  (1046 404)  (1046 404)  routing T_19_25.lc_trk_g3_0 <X> T_19_25.wire_bram/ram/WDATA_13
 (29 4)  (1047 404)  (1047 404)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_13
 (39 5)  (1057 405)  (1057 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_13 sp4_v_b_20
 (3 6)  (1021 406)  (1021 406)  routing T_19_25.sp12_v_b_0 <X> T_19_25.sp12_v_t_23
 (13 6)  (1031 406)  (1031 406)  routing T_19_25.sp4_v_b_5 <X> T_19_25.sp4_v_t_40
 (16 6)  (1034 406)  (1034 406)  routing T_19_25.sp4_v_b_5 <X> T_19_25.lc_trk_g1_5
 (17 6)  (1035 406)  (1035 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1036 406)  (1036 406)  routing T_19_25.sp4_v_b_5 <X> T_19_25.lc_trk_g1_5
 (15 8)  (1033 408)  (1033 408)  routing T_19_25.sp4_h_r_25 <X> T_19_25.lc_trk_g2_1
 (16 8)  (1034 408)  (1034 408)  routing T_19_25.sp4_h_r_25 <X> T_19_25.lc_trk_g2_1
 (17 8)  (1035 408)  (1035 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (1036 409)  (1036 409)  routing T_19_25.sp4_h_r_25 <X> T_19_25.lc_trk_g2_1
 (11 10)  (1029 410)  (1029 410)  routing T_19_25.sp4_v_b_5 <X> T_19_25.sp4_v_t_45
 (12 11)  (1030 411)  (1030 411)  routing T_19_25.sp4_v_b_5 <X> T_19_25.sp4_v_t_45
 (28 12)  (1046 412)  (1046 412)  routing T_19_25.lc_trk_g2_1 <X> T_19_25.wire_bram/ram/WDATA_9
 (29 12)  (1047 412)  (1047 412)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_9
 (14 13)  (1032 413)  (1032 413)  routing T_19_25.sp4_h_r_24 <X> T_19_25.lc_trk_g3_0
 (15 13)  (1033 413)  (1033 413)  routing T_19_25.sp4_h_r_24 <X> T_19_25.lc_trk_g3_0
 (16 13)  (1034 413)  (1034 413)  routing T_19_25.sp4_h_r_24 <X> T_19_25.lc_trk_g3_0
 (17 13)  (1035 413)  (1035 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (39 13)  (1057 413)  (1057 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_9 sp4_v_b_12
 (1 14)  (1019 414)  (1019 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (4 14)  (1022 414)  (1022 414)  routing T_19_25.sp4_v_b_1 <X> T_19_25.sp4_v_t_44
 (6 14)  (1024 414)  (1024 414)  routing T_19_25.sp4_v_b_1 <X> T_19_25.sp4_v_t_44
 (0 15)  (1018 415)  (1018 415)  routing T_19_25.lc_trk_g1_5 <X> T_19_25.wire_bram/ram/RE
 (1 15)  (1019 415)  (1019 415)  routing T_19_25.lc_trk_g1_5 <X> T_19_25.wire_bram/ram/RE


LogicTile_13_24

 (8 0)  (702 384)  (702 384)  routing T_13_24.sp4_v_b_7 <X> T_13_24.sp4_h_r_1
 (9 0)  (703 384)  (703 384)  routing T_13_24.sp4_v_b_7 <X> T_13_24.sp4_h_r_1
 (10 0)  (704 384)  (704 384)  routing T_13_24.sp4_v_b_7 <X> T_13_24.sp4_h_r_1


LogicTile_14_24

 (5 0)  (753 384)  (753 384)  routing T_14_24.sp4_v_b_0 <X> T_14_24.sp4_h_r_0
 (6 1)  (754 385)  (754 385)  routing T_14_24.sp4_v_b_0 <X> T_14_24.sp4_h_r_0
 (5 8)  (753 392)  (753 392)  routing T_14_24.sp4_v_b_6 <X> T_14_24.sp4_h_r_6
 (6 9)  (754 393)  (754 393)  routing T_14_24.sp4_v_b_6 <X> T_14_24.sp4_h_r_6


LogicTile_15_24

 (5 0)  (807 384)  (807 384)  routing T_15_24.sp4_v_b_0 <X> T_15_24.sp4_h_r_0
 (6 1)  (808 385)  (808 385)  routing T_15_24.sp4_v_b_0 <X> T_15_24.sp4_h_r_0
 (9 7)  (811 391)  (811 391)  routing T_15_24.sp4_v_b_8 <X> T_15_24.sp4_v_t_41
 (10 7)  (812 391)  (812 391)  routing T_15_24.sp4_v_b_8 <X> T_15_24.sp4_v_t_41


LogicTile_16_24

 (8 11)  (864 395)  (864 395)  routing T_16_24.sp4_v_b_4 <X> T_16_24.sp4_v_t_42
 (10 11)  (866 395)  (866 395)  routing T_16_24.sp4_v_b_4 <X> T_16_24.sp4_v_t_42


LogicTile_17_24

 (8 0)  (918 384)  (918 384)  routing T_17_24.sp4_h_l_36 <X> T_17_24.sp4_h_r_1


LogicTile_18_24

 (6 2)  (970 386)  (970 386)  routing T_18_24.sp4_v_b_9 <X> T_18_24.sp4_v_t_37
 (5 3)  (969 387)  (969 387)  routing T_18_24.sp4_v_b_9 <X> T_18_24.sp4_v_t_37
 (11 6)  (975 390)  (975 390)  routing T_18_24.sp4_h_l_37 <X> T_18_24.sp4_v_t_40
 (9 7)  (973 391)  (973 391)  routing T_18_24.sp4_v_b_4 <X> T_18_24.sp4_v_t_41
 (4 8)  (968 392)  (968 392)  routing T_18_24.sp4_v_t_43 <X> T_18_24.sp4_v_b_6
 (11 10)  (975 394)  (975 394)  routing T_18_24.sp4_v_b_5 <X> T_18_24.sp4_v_t_45
 (12 11)  (976 395)  (976 395)  routing T_18_24.sp4_v_b_5 <X> T_18_24.sp4_v_t_45
 (11 14)  (975 398)  (975 398)  routing T_18_24.sp4_h_l_43 <X> T_18_24.sp4_v_t_46


RAM_Tile_19_24

 (6 0)  (1024 384)  (1024 384)  routing T_19_24.sp4_v_t_44 <X> T_19_24.sp4_v_b_0
 (7 0)  (1025 384)  (1025 384)  Ram config bit: MEMT_bram_cbit_1

 (5 1)  (1023 385)  (1023 385)  routing T_19_24.sp4_v_t_44 <X> T_19_24.sp4_v_b_0
 (0 2)  (1018 386)  (1018 386)  routing T_19_24.glb_netwk_7 <X> T_19_24.wire_bram/ram/WCLK
 (1 2)  (1019 386)  (1019 386)  routing T_19_24.glb_netwk_7 <X> T_19_24.wire_bram/ram/WCLK
 (2 2)  (1020 386)  (1020 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/WCLK
 (7 2)  (1025 386)  (1025 386)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1029 386)  (1029 386)  routing T_19_24.sp4_v_b_11 <X> T_19_24.sp4_v_t_39
 (0 3)  (1018 387)  (1018 387)  routing T_19_24.glb_netwk_7 <X> T_19_24.wire_bram/ram/WCLK
 (12 3)  (1030 387)  (1030 387)  routing T_19_24.sp4_v_b_11 <X> T_19_24.sp4_v_t_39
 (1 4)  (1019 388)  (1019 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (6 4)  (1024 388)  (1024 388)  routing T_19_24.sp4_v_t_37 <X> T_19_24.sp4_v_b_3
 (7 4)  (1025 388)  (1025 388)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (21 4)  (1039 388)  (1039 388)  routing T_19_24.sp4_v_b_11 <X> T_19_24.lc_trk_g1_3
 (22 4)  (1040 388)  (1040 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1041 388)  (1041 388)  routing T_19_24.sp4_v_b_11 <X> T_19_24.lc_trk_g1_3
 (28 4)  (1046 388)  (1046 388)  routing T_19_24.lc_trk_g2_5 <X> T_19_24.wire_bram/ram/WDATA_5
 (29 4)  (1047 388)  (1047 388)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_5 wire_bram/ram/WDATA_5
 (30 4)  (1048 388)  (1048 388)  routing T_19_24.lc_trk_g2_5 <X> T_19_24.wire_bram/ram/WDATA_5
 (40 4)  (1058 388)  (1058 388)  Enable bit of Mux _out_links/OutMuxa_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_21
 (0 5)  (1018 389)  (1018 389)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_bram/ram/WCLKE
 (1 5)  (1019 389)  (1019 389)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_bram/ram/WCLKE
 (5 5)  (1023 389)  (1023 389)  routing T_19_24.sp4_v_t_37 <X> T_19_24.sp4_v_b_3
 (7 5)  (1025 389)  (1025 389)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (8 5)  (1026 389)  (1026 389)  routing T_19_24.sp4_v_t_36 <X> T_19_24.sp4_v_b_4
 (10 5)  (1028 389)  (1028 389)  routing T_19_24.sp4_v_t_36 <X> T_19_24.sp4_v_b_4
 (21 5)  (1039 389)  (1039 389)  routing T_19_24.sp4_v_b_11 <X> T_19_24.lc_trk_g1_3
 (7 6)  (1025 390)  (1025 390)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (11 6)  (1029 390)  (1029 390)  routing T_19_24.sp4_h_l_37 <X> T_19_24.sp4_v_t_40
 (16 6)  (1034 390)  (1034 390)  routing T_19_24.sp4_v_b_13 <X> T_19_24.lc_trk_g1_5
 (17 6)  (1035 390)  (1035 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1036 390)  (1036 390)  routing T_19_24.sp4_v_b_13 <X> T_19_24.lc_trk_g1_5
 (7 7)  (1025 391)  (1025 391)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (18 7)  (1036 391)  (1036 391)  routing T_19_24.sp4_v_b_13 <X> T_19_24.lc_trk_g1_5
 (15 8)  (1033 392)  (1033 392)  routing T_19_24.sp4_h_r_25 <X> T_19_24.lc_trk_g2_1
 (16 8)  (1034 392)  (1034 392)  routing T_19_24.sp4_h_r_25 <X> T_19_24.lc_trk_g2_1
 (17 8)  (1035 392)  (1035 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (8 9)  (1026 393)  (1026 393)  routing T_19_24.sp4_v_t_41 <X> T_19_24.sp4_v_b_7
 (10 9)  (1028 393)  (1028 393)  routing T_19_24.sp4_v_t_41 <X> T_19_24.sp4_v_b_7
 (18 9)  (1036 393)  (1036 393)  routing T_19_24.sp4_h_r_25 <X> T_19_24.lc_trk_g2_1
 (4 10)  (1022 394)  (1022 394)  routing T_19_24.sp4_v_b_10 <X> T_19_24.sp4_v_t_43
 (6 10)  (1024 394)  (1024 394)  routing T_19_24.sp4_v_b_10 <X> T_19_24.sp4_v_t_43
 (16 10)  (1034 394)  (1034 394)  routing T_19_24.sp4_v_b_37 <X> T_19_24.lc_trk_g2_5
 (17 10)  (1035 394)  (1035 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1036 394)  (1036 394)  routing T_19_24.sp4_v_b_37 <X> T_19_24.lc_trk_g2_5
 (18 11)  (1036 395)  (1036 395)  routing T_19_24.sp4_v_b_37 <X> T_19_24.lc_trk_g2_5
 (28 12)  (1046 396)  (1046 396)  routing T_19_24.lc_trk_g2_1 <X> T_19_24.wire_bram/ram/WDATA_1
 (29 12)  (1047 396)  (1047 396)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_1
 (39 12)  (1057 396)  (1057 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (1 14)  (1019 398)  (1019 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1018 399)  (1018 399)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.wire_bram/ram/WE
 (1 15)  (1019 399)  (1019 399)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.wire_bram/ram/WE


LogicTile_12_23

 (3 4)  (639 372)  (639 372)  routing T_12_23.sp12_v_b_0 <X> T_12_23.sp12_h_r_0
 (3 5)  (639 373)  (639 373)  routing T_12_23.sp12_v_b_0 <X> T_12_23.sp12_h_r_0


LogicTile_13_23

 (6 2)  (700 370)  (700 370)  routing T_13_23.sp4_v_b_9 <X> T_13_23.sp4_v_t_37
 (5 3)  (699 371)  (699 371)  routing T_13_23.sp4_v_b_9 <X> T_13_23.sp4_v_t_37
 (9 11)  (703 379)  (703 379)  routing T_13_23.sp4_v_b_7 <X> T_13_23.sp4_v_t_42


LogicTile_14_23

 (5 12)  (753 380)  (753 380)  routing T_14_23.sp4_v_b_9 <X> T_14_23.sp4_h_r_9
 (6 13)  (754 381)  (754 381)  routing T_14_23.sp4_v_b_9 <X> T_14_23.sp4_h_r_9


LogicTile_15_23

 (5 0)  (807 368)  (807 368)  routing T_15_23.sp4_v_b_0 <X> T_15_23.sp4_h_r_0
 (6 1)  (808 369)  (808 369)  routing T_15_23.sp4_v_b_0 <X> T_15_23.sp4_h_r_0


LogicTile_16_23

 (8 8)  (864 376)  (864 376)  routing T_16_23.sp4_v_b_1 <X> T_16_23.sp4_h_r_7
 (9 8)  (865 376)  (865 376)  routing T_16_23.sp4_v_b_1 <X> T_16_23.sp4_h_r_7
 (10 8)  (866 376)  (866 376)  routing T_16_23.sp4_v_b_1 <X> T_16_23.sp4_h_r_7
 (9 15)  (865 383)  (865 383)  routing T_16_23.sp4_v_b_2 <X> T_16_23.sp4_v_t_47
 (10 15)  (866 383)  (866 383)  routing T_16_23.sp4_v_b_2 <X> T_16_23.sp4_v_t_47


LogicTile_18_23

 (8 1)  (972 369)  (972 369)  routing T_18_23.sp4_h_r_1 <X> T_18_23.sp4_v_b_1
 (6 2)  (970 370)  (970 370)  routing T_18_23.sp4_v_b_9 <X> T_18_23.sp4_v_t_37
 (5 3)  (969 371)  (969 371)  routing T_18_23.sp4_v_b_9 <X> T_18_23.sp4_v_t_37
 (4 4)  (968 372)  (968 372)  routing T_18_23.sp4_h_l_44 <X> T_18_23.sp4_v_b_3
 (6 4)  (970 372)  (970 372)  routing T_18_23.sp4_h_l_44 <X> T_18_23.sp4_v_b_3
 (5 5)  (969 373)  (969 373)  routing T_18_23.sp4_h_l_44 <X> T_18_23.sp4_v_b_3
 (6 6)  (970 374)  (970 374)  routing T_18_23.sp4_v_b_0 <X> T_18_23.sp4_v_t_38
 (5 7)  (969 375)  (969 375)  routing T_18_23.sp4_v_b_0 <X> T_18_23.sp4_v_t_38
 (8 11)  (972 379)  (972 379)  routing T_18_23.sp4_v_b_4 <X> T_18_23.sp4_v_t_42
 (10 11)  (974 379)  (974 379)  routing T_18_23.sp4_v_b_4 <X> T_18_23.sp4_v_t_42
 (5 15)  (969 383)  (969 383)  routing T_18_23.sp4_h_l_44 <X> T_18_23.sp4_v_t_44


RAM_Tile_19_23

 (6 0)  (1024 368)  (1024 368)  routing T_19_23.sp4_v_t_44 <X> T_19_23.sp4_v_b_0
 (5 1)  (1023 369)  (1023 369)  routing T_19_23.sp4_v_t_44 <X> T_19_23.sp4_v_b_0
 (7 1)  (1025 369)  (1025 369)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1018 370)  (1018 370)  routing T_19_23.glb_netwk_7 <X> T_19_23.wire_bram/ram/RCLK
 (1 2)  (1019 370)  (1019 370)  routing T_19_23.glb_netwk_7 <X> T_19_23.wire_bram/ram/RCLK
 (2 2)  (1020 370)  (1020 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/RCLK
 (21 2)  (1039 370)  (1039 370)  routing T_19_23.sp4_v_b_7 <X> T_19_23.lc_trk_g0_7
 (22 2)  (1040 370)  (1040 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1041 370)  (1041 370)  routing T_19_23.sp4_v_b_7 <X> T_19_23.lc_trk_g0_7
 (0 3)  (1018 371)  (1018 371)  routing T_19_23.glb_netwk_7 <X> T_19_23.wire_bram/ram/RCLK
 (5 3)  (1023 371)  (1023 371)  routing T_19_23.sp4_h_l_37 <X> T_19_23.sp4_v_t_37
 (9 3)  (1027 371)  (1027 371)  routing T_19_23.sp4_v_b_1 <X> T_19_23.sp4_v_t_36
 (27 4)  (1045 372)  (1045 372)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_bram/ram/WDATA_13
 (28 4)  (1046 372)  (1046 372)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_bram/ram/WDATA_13
 (29 4)  (1047 372)  (1047 372)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_13
 (30 5)  (1048 373)  (1048 373)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_bram/ram/WDATA_13
 (38 5)  (1056 373)  (1056 373)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_13 sp4_v_b_4
 (4 6)  (1022 374)  (1022 374)  routing T_19_23.sp4_h_r_9 <X> T_19_23.sp4_v_t_38
 (6 6)  (1024 374)  (1024 374)  routing T_19_23.sp4_h_r_9 <X> T_19_23.sp4_v_t_38
 (13 6)  (1031 374)  (1031 374)  routing T_19_23.sp4_v_b_5 <X> T_19_23.sp4_v_t_40
 (5 7)  (1023 375)  (1023 375)  routing T_19_23.sp4_h_r_9 <X> T_19_23.sp4_v_t_38
 (25 12)  (1043 380)  (1043 380)  routing T_19_23.sp4_h_r_42 <X> T_19_23.lc_trk_g3_2
 (29 12)  (1047 380)  (1047 380)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_7 wire_bram/ram/WDATA_9
 (30 12)  (1048 380)  (1048 380)  routing T_19_23.lc_trk_g0_7 <X> T_19_23.wire_bram/ram/WDATA_9
 (22 13)  (1040 381)  (1040 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1041 381)  (1041 381)  routing T_19_23.sp4_h_r_42 <X> T_19_23.lc_trk_g3_2
 (24 13)  (1042 381)  (1042 381)  routing T_19_23.sp4_h_r_42 <X> T_19_23.lc_trk_g3_2
 (25 13)  (1043 381)  (1043 381)  routing T_19_23.sp4_h_r_42 <X> T_19_23.lc_trk_g3_2
 (30 13)  (1048 381)  (1048 381)  routing T_19_23.lc_trk_g0_7 <X> T_19_23.wire_bram/ram/WDATA_9
 (36 13)  (1054 381)  (1054 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_9 sp4_h_l_1
 (0 14)  (1018 382)  (1018 382)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_bram/ram/RE
 (1 14)  (1019 382)  (1019 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1034 382)  (1034 382)  routing T_19_23.sp4_v_b_29 <X> T_19_23.lc_trk_g3_5
 (17 14)  (1035 382)  (1035 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1036 382)  (1036 382)  routing T_19_23.sp4_v_b_29 <X> T_19_23.lc_trk_g3_5
 (0 15)  (1018 383)  (1018 383)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_bram/ram/RE
 (1 15)  (1019 383)  (1019 383)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_bram/ram/RE
 (9 15)  (1027 383)  (1027 383)  routing T_19_23.sp4_v_b_10 <X> T_19_23.sp4_v_t_47


LogicTile_20_23

 (4 6)  (1064 374)  (1064 374)  routing T_20_23.sp4_v_b_3 <X> T_20_23.sp4_v_t_38
 (2 8)  (1062 376)  (1062 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (13 10)  (1073 378)  (1073 378)  routing T_20_23.sp4_v_b_8 <X> T_20_23.sp4_v_t_45


IpCon_Tile_0_22

 (36 0)  (36 352)  (36 352)  LC_0 Logic Functioning bit
 (37 0)  (37 352)  (37 352)  LC_0 Logic Functioning bit
 (42 0)  (42 352)  (42 352)  LC_0 Logic Functioning bit
 (43 0)  (43 352)  (43 352)  LC_0 Logic Functioning bit
 (50 0)  (50 352)  (50 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 353)  (36 353)  LC_0 Logic Functioning bit
 (37 1)  (37 353)  (37 353)  LC_0 Logic Functioning bit
 (42 1)  (42 353)  (42 353)  LC_0 Logic Functioning bit
 (43 1)  (43 353)  (43 353)  LC_0 Logic Functioning bit
 (36 2)  (36 354)  (36 354)  LC_1 Logic Functioning bit
 (37 2)  (37 354)  (37 354)  LC_1 Logic Functioning bit
 (42 2)  (42 354)  (42 354)  LC_1 Logic Functioning bit
 (43 2)  (43 354)  (43 354)  LC_1 Logic Functioning bit
 (50 2)  (50 354)  (50 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 355)  (36 355)  LC_1 Logic Functioning bit
 (37 3)  (37 355)  (37 355)  LC_1 Logic Functioning bit
 (42 3)  (42 355)  (42 355)  LC_1 Logic Functioning bit
 (43 3)  (43 355)  (43 355)  LC_1 Logic Functioning bit
 (36 4)  (36 356)  (36 356)  LC_2 Logic Functioning bit
 (37 4)  (37 356)  (37 356)  LC_2 Logic Functioning bit
 (42 4)  (42 356)  (42 356)  LC_2 Logic Functioning bit
 (43 4)  (43 356)  (43 356)  LC_2 Logic Functioning bit
 (50 4)  (50 356)  (50 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 357)  (36 357)  LC_2 Logic Functioning bit
 (37 5)  (37 357)  (37 357)  LC_2 Logic Functioning bit
 (42 5)  (42 357)  (42 357)  LC_2 Logic Functioning bit
 (43 5)  (43 357)  (43 357)  LC_2 Logic Functioning bit
 (36 6)  (36 358)  (36 358)  LC_3 Logic Functioning bit
 (37 6)  (37 358)  (37 358)  LC_3 Logic Functioning bit
 (42 6)  (42 358)  (42 358)  LC_3 Logic Functioning bit
 (43 6)  (43 358)  (43 358)  LC_3 Logic Functioning bit
 (50 6)  (50 358)  (50 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 359)  (36 359)  LC_3 Logic Functioning bit
 (37 7)  (37 359)  (37 359)  LC_3 Logic Functioning bit
 (42 7)  (42 359)  (42 359)  LC_3 Logic Functioning bit
 (43 7)  (43 359)  (43 359)  LC_3 Logic Functioning bit
 (36 8)  (36 360)  (36 360)  LC_4 Logic Functioning bit
 (37 8)  (37 360)  (37 360)  LC_4 Logic Functioning bit
 (42 8)  (42 360)  (42 360)  LC_4 Logic Functioning bit
 (43 8)  (43 360)  (43 360)  LC_4 Logic Functioning bit
 (50 8)  (50 360)  (50 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 361)  (36 361)  LC_4 Logic Functioning bit
 (37 9)  (37 361)  (37 361)  LC_4 Logic Functioning bit
 (42 9)  (42 361)  (42 361)  LC_4 Logic Functioning bit
 (43 9)  (43 361)  (43 361)  LC_4 Logic Functioning bit
 (36 10)  (36 362)  (36 362)  LC_5 Logic Functioning bit
 (37 10)  (37 362)  (37 362)  LC_5 Logic Functioning bit
 (42 10)  (42 362)  (42 362)  LC_5 Logic Functioning bit
 (43 10)  (43 362)  (43 362)  LC_5 Logic Functioning bit
 (50 10)  (50 362)  (50 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 363)  (36 363)  LC_5 Logic Functioning bit
 (37 11)  (37 363)  (37 363)  LC_5 Logic Functioning bit
 (42 11)  (42 363)  (42 363)  LC_5 Logic Functioning bit
 (43 11)  (43 363)  (43 363)  LC_5 Logic Functioning bit
 (36 12)  (36 364)  (36 364)  LC_6 Logic Functioning bit
 (37 12)  (37 364)  (37 364)  LC_6 Logic Functioning bit
 (42 12)  (42 364)  (42 364)  LC_6 Logic Functioning bit
 (43 12)  (43 364)  (43 364)  LC_6 Logic Functioning bit
 (50 12)  (50 364)  (50 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 365)  (36 365)  LC_6 Logic Functioning bit
 (37 13)  (37 365)  (37 365)  LC_6 Logic Functioning bit
 (42 13)  (42 365)  (42 365)  LC_6 Logic Functioning bit
 (43 13)  (43 365)  (43 365)  LC_6 Logic Functioning bit
 (36 14)  (36 366)  (36 366)  LC_7 Logic Functioning bit
 (37 14)  (37 366)  (37 366)  LC_7 Logic Functioning bit
 (42 14)  (42 366)  (42 366)  LC_7 Logic Functioning bit
 (43 14)  (43 366)  (43 366)  LC_7 Logic Functioning bit
 (50 14)  (50 366)  (50 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 367)  (36 367)  LC_7 Logic Functioning bit
 (37 15)  (37 367)  (37 367)  LC_7 Logic Functioning bit
 (42 15)  (42 367)  (42 367)  LC_7 Logic Functioning bit
 (43 15)  (43 367)  (43 367)  LC_7 Logic Functioning bit


LogicTile_11_22

 (19 2)  (601 354)  (601 354)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_13_22

 (13 6)  (707 358)  (707 358)  routing T_13_22.sp4_v_b_5 <X> T_13_22.sp4_v_t_40
 (9 7)  (703 359)  (703 359)  routing T_13_22.sp4_v_b_8 <X> T_13_22.sp4_v_t_41
 (10 7)  (704 359)  (704 359)  routing T_13_22.sp4_v_b_8 <X> T_13_22.sp4_v_t_41
 (4 10)  (698 362)  (698 362)  routing T_13_22.sp4_v_b_6 <X> T_13_22.sp4_v_t_43
 (9 11)  (703 363)  (703 363)  routing T_13_22.sp4_v_b_11 <X> T_13_22.sp4_v_t_42
 (10 11)  (704 363)  (704 363)  routing T_13_22.sp4_v_b_11 <X> T_13_22.sp4_v_t_42


LogicTile_15_22

 (6 0)  (808 352)  (808 352)  routing T_15_22.sp4_h_r_7 <X> T_15_22.sp4_v_b_0
 (6 4)  (808 356)  (808 356)  routing T_15_22.sp4_h_r_10 <X> T_15_22.sp4_v_b_3
 (5 13)  (807 365)  (807 365)  routing T_15_22.sp4_h_r_9 <X> T_15_22.sp4_v_b_9


LogicTile_16_22

 (13 0)  (869 352)  (869 352)  routing T_16_22.sp4_v_t_39 <X> T_16_22.sp4_v_b_2


LogicTile_17_22

 (9 7)  (919 359)  (919 359)  routing T_17_22.sp4_v_b_4 <X> T_17_22.sp4_v_t_41


RAM_Tile_19_22

 (7 0)  (1025 352)  (1025 352)  Ram config bit: MEMT_bram_cbit_1

 (9 1)  (1027 353)  (1027 353)  routing T_19_22.sp4_v_t_40 <X> T_19_22.sp4_v_b_1
 (10 1)  (1028 353)  (1028 353)  routing T_19_22.sp4_v_t_40 <X> T_19_22.sp4_v_b_1
 (0 2)  (1018 354)  (1018 354)  routing T_19_22.glb_netwk_7 <X> T_19_22.wire_bram/ram/WCLK
 (1 2)  (1019 354)  (1019 354)  routing T_19_22.glb_netwk_7 <X> T_19_22.wire_bram/ram/WCLK
 (2 2)  (1020 354)  (1020 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/WCLK
 (7 2)  (1025 354)  (1025 354)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1018 355)  (1018 355)  routing T_19_22.glb_netwk_7 <X> T_19_22.wire_bram/ram/WCLK
 (0 4)  (1018 356)  (1018 356)  routing T_19_22.lc_trk_g2_2 <X> T_19_22.wire_bram/ram/WCLKE
 (1 4)  (1019 356)  (1019 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1025 356)  (1025 356)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (27 4)  (1045 356)  (1045 356)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_bram/ram/WDATA_5
 (29 4)  (1047 356)  (1047 356)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_6 wire_bram/ram/WDATA_5
 (30 4)  (1048 356)  (1048 356)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_bram/ram/WDATA_5
 (1 5)  (1019 357)  (1019 357)  routing T_19_22.lc_trk_g2_2 <X> T_19_22.wire_bram/ram/WCLKE
 (7 5)  (1025 357)  (1025 357)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (30 5)  (1048 357)  (1048 357)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_bram/ram/WDATA_5
 (39 5)  (1057 357)  (1057 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (7 6)  (1025 358)  (1025 358)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (7 7)  (1025 359)  (1025 359)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (17 7)  (1035 359)  (1035 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (1040 359)  (1040 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1041 359)  (1041 359)  routing T_19_22.sp4_v_b_22 <X> T_19_22.lc_trk_g1_6
 (24 7)  (1042 359)  (1042 359)  routing T_19_22.sp4_v_b_22 <X> T_19_22.lc_trk_g1_6
 (25 8)  (1043 360)  (1043 360)  routing T_19_22.sp4_v_b_26 <X> T_19_22.lc_trk_g2_2
 (22 9)  (1040 361)  (1040 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1041 361)  (1041 361)  routing T_19_22.sp4_v_b_26 <X> T_19_22.lc_trk_g2_2
 (8 10)  (1026 362)  (1026 362)  routing T_19_22.sp4_v_t_36 <X> T_19_22.sp4_h_l_42
 (9 10)  (1027 362)  (1027 362)  routing T_19_22.sp4_v_t_36 <X> T_19_22.sp4_h_l_42
 (10 10)  (1028 362)  (1028 362)  routing T_19_22.sp4_v_t_36 <X> T_19_22.sp4_h_l_42
 (27 12)  (1045 364)  (1045 364)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_bram/ram/WDATA_1
 (29 12)  (1047 364)  (1047 364)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_4 wire_bram/ram/WDATA_1
 (30 12)  (1048 364)  (1048 364)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_bram/ram/WDATA_1
 (39 12)  (1057 364)  (1057 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (0 14)  (1018 366)  (1018 366)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_bram/ram/WE
 (1 14)  (1019 366)  (1019 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (5 14)  (1023 366)  (1023 366)  routing T_19_22.sp4_v_t_44 <X> T_19_22.sp4_h_l_44
 (8 14)  (1026 366)  (1026 366)  routing T_19_22.sp4_v_t_41 <X> T_19_22.sp4_h_l_47
 (9 14)  (1027 366)  (1027 366)  routing T_19_22.sp4_v_t_41 <X> T_19_22.sp4_h_l_47
 (10 14)  (1028 366)  (1028 366)  routing T_19_22.sp4_v_t_41 <X> T_19_22.sp4_h_l_47
 (11 14)  (1029 366)  (1029 366)  routing T_19_22.sp4_v_b_8 <X> T_19_22.sp4_v_t_46
 (16 14)  (1034 366)  (1034 366)  routing T_19_22.sp4_v_b_37 <X> T_19_22.lc_trk_g3_5
 (17 14)  (1035 366)  (1035 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1036 366)  (1036 366)  routing T_19_22.sp4_v_b_37 <X> T_19_22.lc_trk_g3_5
 (0 15)  (1018 367)  (1018 367)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_bram/ram/WE
 (1 15)  (1019 367)  (1019 367)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_bram/ram/WE
 (6 15)  (1024 367)  (1024 367)  routing T_19_22.sp4_v_t_44 <X> T_19_22.sp4_h_l_44
 (12 15)  (1030 367)  (1030 367)  routing T_19_22.sp4_v_b_8 <X> T_19_22.sp4_v_t_46
 (18 15)  (1036 367)  (1036 367)  routing T_19_22.sp4_v_b_37 <X> T_19_22.lc_trk_g3_5


IpCon_Tile_25_22

 (36 0)  (1366 352)  (1366 352)  LC_0 Logic Functioning bit
 (37 0)  (1367 352)  (1367 352)  LC_0 Logic Functioning bit
 (42 0)  (1372 352)  (1372 352)  LC_0 Logic Functioning bit
 (43 0)  (1373 352)  (1373 352)  LC_0 Logic Functioning bit
 (50 0)  (1380 352)  (1380 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 353)  (1366 353)  LC_0 Logic Functioning bit
 (37 1)  (1367 353)  (1367 353)  LC_0 Logic Functioning bit
 (42 1)  (1372 353)  (1372 353)  LC_0 Logic Functioning bit
 (43 1)  (1373 353)  (1373 353)  LC_0 Logic Functioning bit
 (36 2)  (1366 354)  (1366 354)  LC_1 Logic Functioning bit
 (37 2)  (1367 354)  (1367 354)  LC_1 Logic Functioning bit
 (42 2)  (1372 354)  (1372 354)  LC_1 Logic Functioning bit
 (43 2)  (1373 354)  (1373 354)  LC_1 Logic Functioning bit
 (50 2)  (1380 354)  (1380 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 355)  (1366 355)  LC_1 Logic Functioning bit
 (37 3)  (1367 355)  (1367 355)  LC_1 Logic Functioning bit
 (42 3)  (1372 355)  (1372 355)  LC_1 Logic Functioning bit
 (43 3)  (1373 355)  (1373 355)  LC_1 Logic Functioning bit
 (36 4)  (1366 356)  (1366 356)  LC_2 Logic Functioning bit
 (37 4)  (1367 356)  (1367 356)  LC_2 Logic Functioning bit
 (42 4)  (1372 356)  (1372 356)  LC_2 Logic Functioning bit
 (43 4)  (1373 356)  (1373 356)  LC_2 Logic Functioning bit
 (50 4)  (1380 356)  (1380 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 357)  (1366 357)  LC_2 Logic Functioning bit
 (37 5)  (1367 357)  (1367 357)  LC_2 Logic Functioning bit
 (42 5)  (1372 357)  (1372 357)  LC_2 Logic Functioning bit
 (43 5)  (1373 357)  (1373 357)  LC_2 Logic Functioning bit
 (36 6)  (1366 358)  (1366 358)  LC_3 Logic Functioning bit
 (37 6)  (1367 358)  (1367 358)  LC_3 Logic Functioning bit
 (42 6)  (1372 358)  (1372 358)  LC_3 Logic Functioning bit
 (43 6)  (1373 358)  (1373 358)  LC_3 Logic Functioning bit
 (50 6)  (1380 358)  (1380 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 359)  (1366 359)  LC_3 Logic Functioning bit
 (37 7)  (1367 359)  (1367 359)  LC_3 Logic Functioning bit
 (42 7)  (1372 359)  (1372 359)  LC_3 Logic Functioning bit
 (43 7)  (1373 359)  (1373 359)  LC_3 Logic Functioning bit
 (36 8)  (1366 360)  (1366 360)  LC_4 Logic Functioning bit
 (37 8)  (1367 360)  (1367 360)  LC_4 Logic Functioning bit
 (42 8)  (1372 360)  (1372 360)  LC_4 Logic Functioning bit
 (43 8)  (1373 360)  (1373 360)  LC_4 Logic Functioning bit
 (50 8)  (1380 360)  (1380 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 361)  (1366 361)  LC_4 Logic Functioning bit
 (37 9)  (1367 361)  (1367 361)  LC_4 Logic Functioning bit
 (42 9)  (1372 361)  (1372 361)  LC_4 Logic Functioning bit
 (43 9)  (1373 361)  (1373 361)  LC_4 Logic Functioning bit
 (36 10)  (1366 362)  (1366 362)  LC_5 Logic Functioning bit
 (37 10)  (1367 362)  (1367 362)  LC_5 Logic Functioning bit
 (42 10)  (1372 362)  (1372 362)  LC_5 Logic Functioning bit
 (43 10)  (1373 362)  (1373 362)  LC_5 Logic Functioning bit
 (50 10)  (1380 362)  (1380 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 363)  (1366 363)  LC_5 Logic Functioning bit
 (37 11)  (1367 363)  (1367 363)  LC_5 Logic Functioning bit
 (42 11)  (1372 363)  (1372 363)  LC_5 Logic Functioning bit
 (43 11)  (1373 363)  (1373 363)  LC_5 Logic Functioning bit
 (36 12)  (1366 364)  (1366 364)  LC_6 Logic Functioning bit
 (37 12)  (1367 364)  (1367 364)  LC_6 Logic Functioning bit
 (42 12)  (1372 364)  (1372 364)  LC_6 Logic Functioning bit
 (43 12)  (1373 364)  (1373 364)  LC_6 Logic Functioning bit
 (50 12)  (1380 364)  (1380 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 365)  (1366 365)  LC_6 Logic Functioning bit
 (37 13)  (1367 365)  (1367 365)  LC_6 Logic Functioning bit
 (42 13)  (1372 365)  (1372 365)  LC_6 Logic Functioning bit
 (43 13)  (1373 365)  (1373 365)  LC_6 Logic Functioning bit
 (36 14)  (1366 366)  (1366 366)  LC_7 Logic Functioning bit
 (37 14)  (1367 366)  (1367 366)  LC_7 Logic Functioning bit
 (42 14)  (1372 366)  (1372 366)  LC_7 Logic Functioning bit
 (43 14)  (1373 366)  (1373 366)  LC_7 Logic Functioning bit
 (50 14)  (1380 366)  (1380 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 367)  (1366 367)  LC_7 Logic Functioning bit
 (37 15)  (1367 367)  (1367 367)  LC_7 Logic Functioning bit
 (42 15)  (1372 367)  (1372 367)  LC_7 Logic Functioning bit
 (43 15)  (1373 367)  (1373 367)  LC_7 Logic Functioning bit


IpCon_Tile_0_21

 (36 0)  (36 336)  (36 336)  LC_0 Logic Functioning bit
 (37 0)  (37 336)  (37 336)  LC_0 Logic Functioning bit
 (42 0)  (42 336)  (42 336)  LC_0 Logic Functioning bit
 (43 0)  (43 336)  (43 336)  LC_0 Logic Functioning bit
 (50 0)  (50 336)  (50 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 337)  (36 337)  LC_0 Logic Functioning bit
 (37 1)  (37 337)  (37 337)  LC_0 Logic Functioning bit
 (42 1)  (42 337)  (42 337)  LC_0 Logic Functioning bit
 (43 1)  (43 337)  (43 337)  LC_0 Logic Functioning bit
 (36 2)  (36 338)  (36 338)  LC_1 Logic Functioning bit
 (37 2)  (37 338)  (37 338)  LC_1 Logic Functioning bit
 (42 2)  (42 338)  (42 338)  LC_1 Logic Functioning bit
 (43 2)  (43 338)  (43 338)  LC_1 Logic Functioning bit
 (50 2)  (50 338)  (50 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 339)  (36 339)  LC_1 Logic Functioning bit
 (37 3)  (37 339)  (37 339)  LC_1 Logic Functioning bit
 (42 3)  (42 339)  (42 339)  LC_1 Logic Functioning bit
 (43 3)  (43 339)  (43 339)  LC_1 Logic Functioning bit
 (36 4)  (36 340)  (36 340)  LC_2 Logic Functioning bit
 (37 4)  (37 340)  (37 340)  LC_2 Logic Functioning bit
 (42 4)  (42 340)  (42 340)  LC_2 Logic Functioning bit
 (43 4)  (43 340)  (43 340)  LC_2 Logic Functioning bit
 (50 4)  (50 340)  (50 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 341)  (36 341)  LC_2 Logic Functioning bit
 (37 5)  (37 341)  (37 341)  LC_2 Logic Functioning bit
 (42 5)  (42 341)  (42 341)  LC_2 Logic Functioning bit
 (43 5)  (43 341)  (43 341)  LC_2 Logic Functioning bit
 (36 6)  (36 342)  (36 342)  LC_3 Logic Functioning bit
 (37 6)  (37 342)  (37 342)  LC_3 Logic Functioning bit
 (42 6)  (42 342)  (42 342)  LC_3 Logic Functioning bit
 (43 6)  (43 342)  (43 342)  LC_3 Logic Functioning bit
 (50 6)  (50 342)  (50 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 343)  (36 343)  LC_3 Logic Functioning bit
 (37 7)  (37 343)  (37 343)  LC_3 Logic Functioning bit
 (42 7)  (42 343)  (42 343)  LC_3 Logic Functioning bit
 (43 7)  (43 343)  (43 343)  LC_3 Logic Functioning bit
 (36 8)  (36 344)  (36 344)  LC_4 Logic Functioning bit
 (37 8)  (37 344)  (37 344)  LC_4 Logic Functioning bit
 (42 8)  (42 344)  (42 344)  LC_4 Logic Functioning bit
 (43 8)  (43 344)  (43 344)  LC_4 Logic Functioning bit
 (50 8)  (50 344)  (50 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 345)  (36 345)  LC_4 Logic Functioning bit
 (37 9)  (37 345)  (37 345)  LC_4 Logic Functioning bit
 (42 9)  (42 345)  (42 345)  LC_4 Logic Functioning bit
 (43 9)  (43 345)  (43 345)  LC_4 Logic Functioning bit
 (36 10)  (36 346)  (36 346)  LC_5 Logic Functioning bit
 (37 10)  (37 346)  (37 346)  LC_5 Logic Functioning bit
 (42 10)  (42 346)  (42 346)  LC_5 Logic Functioning bit
 (43 10)  (43 346)  (43 346)  LC_5 Logic Functioning bit
 (50 10)  (50 346)  (50 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 347)  (36 347)  LC_5 Logic Functioning bit
 (37 11)  (37 347)  (37 347)  LC_5 Logic Functioning bit
 (42 11)  (42 347)  (42 347)  LC_5 Logic Functioning bit
 (43 11)  (43 347)  (43 347)  LC_5 Logic Functioning bit
 (36 12)  (36 348)  (36 348)  LC_6 Logic Functioning bit
 (37 12)  (37 348)  (37 348)  LC_6 Logic Functioning bit
 (42 12)  (42 348)  (42 348)  LC_6 Logic Functioning bit
 (43 12)  (43 348)  (43 348)  LC_6 Logic Functioning bit
 (50 12)  (50 348)  (50 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 349)  (36 349)  LC_6 Logic Functioning bit
 (37 13)  (37 349)  (37 349)  LC_6 Logic Functioning bit
 (42 13)  (42 349)  (42 349)  LC_6 Logic Functioning bit
 (43 13)  (43 349)  (43 349)  LC_6 Logic Functioning bit
 (36 14)  (36 350)  (36 350)  LC_7 Logic Functioning bit
 (37 14)  (37 350)  (37 350)  LC_7 Logic Functioning bit
 (42 14)  (42 350)  (42 350)  LC_7 Logic Functioning bit
 (43 14)  (43 350)  (43 350)  LC_7 Logic Functioning bit
 (50 14)  (50 350)  (50 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 351)  (36 351)  LC_7 Logic Functioning bit
 (37 15)  (37 351)  (37 351)  LC_7 Logic Functioning bit
 (42 15)  (42 351)  (42 351)  LC_7 Logic Functioning bit
 (43 15)  (43 351)  (43 351)  LC_7 Logic Functioning bit


LogicTile_13_21

 (21 0)  (715 336)  (715 336)  routing T_13_21.wire_logic_cluster/lc_3/out <X> T_13_21.lc_trk_g0_3
 (22 0)  (716 336)  (716 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (720 336)  (720 336)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (722 336)  (722 336)  routing T_13_21.lc_trk_g2_3 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 336)  (723 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (726 336)  (726 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (729 336)  (729 336)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.input_2_0
 (36 0)  (730 336)  (730 336)  LC_0 Logic Functioning bit
 (39 0)  (733 336)  (733 336)  LC_0 Logic Functioning bit
 (40 0)  (734 336)  (734 336)  LC_0 Logic Functioning bit
 (41 0)  (735 336)  (735 336)  LC_0 Logic Functioning bit
 (44 0)  (738 336)  (738 336)  LC_0 Logic Functioning bit
 (26 1)  (720 337)  (720 337)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (721 337)  (721 337)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (722 337)  (722 337)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 337)  (723 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (724 337)  (724 337)  routing T_13_21.lc_trk_g2_3 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (726 337)  (726 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (727 337)  (727 337)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.input_2_0
 (36 1)  (730 337)  (730 337)  LC_0 Logic Functioning bit
 (39 1)  (733 337)  (733 337)  LC_0 Logic Functioning bit
 (42 1)  (736 337)  (736 337)  LC_0 Logic Functioning bit
 (43 1)  (737 337)  (737 337)  LC_0 Logic Functioning bit
 (48 1)  (742 337)  (742 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (743 337)  (743 337)  Carry_In_Mux bit 

 (0 2)  (694 338)  (694 338)  routing T_13_21.glb_netwk_7 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (695 338)  (695 338)  routing T_13_21.glb_netwk_7 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (696 338)  (696 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (700 338)  (700 338)  routing T_13_21.sp4_v_b_9 <X> T_13_21.sp4_v_t_37
 (28 2)  (722 338)  (722 338)  routing T_13_21.lc_trk_g2_0 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 338)  (723 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (726 338)  (726 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (730 338)  (730 338)  LC_1 Logic Functioning bit
 (39 2)  (733 338)  (733 338)  LC_1 Logic Functioning bit
 (40 2)  (734 338)  (734 338)  LC_1 Logic Functioning bit
 (41 2)  (735 338)  (735 338)  LC_1 Logic Functioning bit
 (44 2)  (738 338)  (738 338)  LC_1 Logic Functioning bit
 (0 3)  (694 339)  (694 339)  routing T_13_21.glb_netwk_7 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (5 3)  (699 339)  (699 339)  routing T_13_21.sp4_v_b_9 <X> T_13_21.sp4_v_t_37
 (19 3)  (713 339)  (713 339)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (26 3)  (720 339)  (720 339)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (721 339)  (721 339)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (722 339)  (722 339)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 339)  (723 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (726 339)  (726 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (727 339)  (727 339)  routing T_13_21.lc_trk_g2_1 <X> T_13_21.input_2_1
 (36 3)  (730 339)  (730 339)  LC_1 Logic Functioning bit
 (39 3)  (733 339)  (733 339)  LC_1 Logic Functioning bit
 (42 3)  (736 339)  (736 339)  LC_1 Logic Functioning bit
 (43 3)  (737 339)  (737 339)  LC_1 Logic Functioning bit
 (46 3)  (740 339)  (740 339)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (742 339)  (742 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (3 4)  (697 340)  (697 340)  routing T_13_21.sp12_v_b_0 <X> T_13_21.sp12_h_r_0
 (21 4)  (715 340)  (715 340)  routing T_13_21.wire_logic_cluster/lc_3/out <X> T_13_21.lc_trk_g1_3
 (22 4)  (716 340)  (716 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (719 340)  (719 340)  routing T_13_21.sp4_v_b_10 <X> T_13_21.lc_trk_g1_2
 (26 4)  (720 340)  (720 340)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (721 340)  (721 340)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (722 340)  (722 340)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 340)  (723 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (726 340)  (726 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (730 340)  (730 340)  LC_2 Logic Functioning bit
 (39 4)  (733 340)  (733 340)  LC_2 Logic Functioning bit
 (40 4)  (734 340)  (734 340)  LC_2 Logic Functioning bit
 (41 4)  (735 340)  (735 340)  LC_2 Logic Functioning bit
 (44 4)  (738 340)  (738 340)  LC_2 Logic Functioning bit
 (47 4)  (741 340)  (741 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (745 340)  (745 340)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (3 5)  (697 341)  (697 341)  routing T_13_21.sp12_v_b_0 <X> T_13_21.sp12_h_r_0
 (22 5)  (716 341)  (716 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (717 341)  (717 341)  routing T_13_21.sp4_v_b_10 <X> T_13_21.lc_trk_g1_2
 (25 5)  (719 341)  (719 341)  routing T_13_21.sp4_v_b_10 <X> T_13_21.lc_trk_g1_2
 (26 5)  (720 341)  (720 341)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (721 341)  (721 341)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (722 341)  (722 341)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 341)  (723 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (726 341)  (726 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (727 341)  (727 341)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.input_2_2
 (34 5)  (728 341)  (728 341)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.input_2_2
 (35 5)  (729 341)  (729 341)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.input_2_2
 (36 5)  (730 341)  (730 341)  LC_2 Logic Functioning bit
 (39 5)  (733 341)  (733 341)  LC_2 Logic Functioning bit
 (42 5)  (736 341)  (736 341)  LC_2 Logic Functioning bit
 (43 5)  (737 341)  (737 341)  LC_2 Logic Functioning bit
 (48 5)  (742 341)  (742 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (709 342)  (709 342)  routing T_13_21.sp4_h_r_21 <X> T_13_21.lc_trk_g1_5
 (16 6)  (710 342)  (710 342)  routing T_13_21.sp4_h_r_21 <X> T_13_21.lc_trk_g1_5
 (17 6)  (711 342)  (711 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (712 342)  (712 342)  routing T_13_21.sp4_h_r_21 <X> T_13_21.lc_trk_g1_5
 (25 6)  (719 342)  (719 342)  routing T_13_21.wire_logic_cluster/lc_6/out <X> T_13_21.lc_trk_g1_6
 (32 6)  (726 342)  (726 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (730 342)  (730 342)  LC_3 Logic Functioning bit
 (37 6)  (731 342)  (731 342)  LC_3 Logic Functioning bit
 (38 6)  (732 342)  (732 342)  LC_3 Logic Functioning bit
 (39 6)  (733 342)  (733 342)  LC_3 Logic Functioning bit
 (18 7)  (712 343)  (712 343)  routing T_13_21.sp4_h_r_21 <X> T_13_21.lc_trk_g1_5
 (22 7)  (716 343)  (716 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (36 7)  (730 343)  (730 343)  LC_3 Logic Functioning bit
 (37 7)  (731 343)  (731 343)  LC_3 Logic Functioning bit
 (38 7)  (732 343)  (732 343)  LC_3 Logic Functioning bit
 (39 7)  (733 343)  (733 343)  LC_3 Logic Functioning bit
 (14 8)  (708 344)  (708 344)  routing T_13_21.sp4_h_l_21 <X> T_13_21.lc_trk_g2_0
 (17 8)  (711 344)  (711 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (715 344)  (715 344)  routing T_13_21.sp4_h_r_35 <X> T_13_21.lc_trk_g2_3
 (22 8)  (716 344)  (716 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (717 344)  (717 344)  routing T_13_21.sp4_h_r_35 <X> T_13_21.lc_trk_g2_3
 (24 8)  (718 344)  (718 344)  routing T_13_21.sp4_h_r_35 <X> T_13_21.lc_trk_g2_3
 (15 9)  (709 345)  (709 345)  routing T_13_21.sp4_h_l_21 <X> T_13_21.lc_trk_g2_0
 (16 9)  (710 345)  (710 345)  routing T_13_21.sp4_h_l_21 <X> T_13_21.lc_trk_g2_0
 (17 9)  (711 345)  (711 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 10)  (715 346)  (715 346)  routing T_13_21.wire_logic_cluster/lc_7/out <X> T_13_21.lc_trk_g2_7
 (22 10)  (716 346)  (716 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (720 346)  (720 346)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (721 346)  (721 346)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 346)  (723 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (724 346)  (724 346)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (726 346)  (726 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (727 346)  (727 346)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (728 346)  (728 346)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (729 346)  (729 346)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.input_2_5
 (36 10)  (730 346)  (730 346)  LC_5 Logic Functioning bit
 (38 10)  (732 346)  (732 346)  LC_5 Logic Functioning bit
 (43 10)  (737 346)  (737 346)  LC_5 Logic Functioning bit
 (45 10)  (739 346)  (739 346)  LC_5 Logic Functioning bit
 (52 10)  (746 346)  (746 346)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (9 11)  (703 347)  (703 347)  routing T_13_21.sp4_v_b_7 <X> T_13_21.sp4_v_t_42
 (17 11)  (711 347)  (711 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (720 347)  (720 347)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (722 347)  (722 347)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 347)  (723 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (726 347)  (726 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (728 347)  (728 347)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.input_2_5
 (35 11)  (729 347)  (729 347)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.input_2_5
 (37 11)  (731 347)  (731 347)  LC_5 Logic Functioning bit
 (39 11)  (733 347)  (733 347)  LC_5 Logic Functioning bit
 (43 11)  (737 347)  (737 347)  LC_5 Logic Functioning bit
 (52 11)  (746 347)  (746 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (16 12)  (710 348)  (710 348)  routing T_13_21.sp4_v_t_12 <X> T_13_21.lc_trk_g3_1
 (17 12)  (711 348)  (711 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (712 348)  (712 348)  routing T_13_21.sp4_v_t_12 <X> T_13_21.lc_trk_g3_1
 (22 12)  (716 348)  (716 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (717 348)  (717 348)  routing T_13_21.sp4_h_r_27 <X> T_13_21.lc_trk_g3_3
 (24 12)  (718 348)  (718 348)  routing T_13_21.sp4_h_r_27 <X> T_13_21.lc_trk_g3_3
 (25 12)  (719 348)  (719 348)  routing T_13_21.sp4_v_t_23 <X> T_13_21.lc_trk_g3_2
 (27 12)  (721 348)  (721 348)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (722 348)  (722 348)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 348)  (723 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (726 348)  (726 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (728 348)  (728 348)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (38 12)  (732 348)  (732 348)  LC_6 Logic Functioning bit
 (39 12)  (733 348)  (733 348)  LC_6 Logic Functioning bit
 (41 12)  (735 348)  (735 348)  LC_6 Logic Functioning bit
 (43 12)  (737 348)  (737 348)  LC_6 Logic Functioning bit
 (14 13)  (708 349)  (708 349)  routing T_13_21.sp4_h_r_24 <X> T_13_21.lc_trk_g3_0
 (15 13)  (709 349)  (709 349)  routing T_13_21.sp4_h_r_24 <X> T_13_21.lc_trk_g3_0
 (16 13)  (710 349)  (710 349)  routing T_13_21.sp4_h_r_24 <X> T_13_21.lc_trk_g3_0
 (17 13)  (711 349)  (711 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (715 349)  (715 349)  routing T_13_21.sp4_h_r_27 <X> T_13_21.lc_trk_g3_3
 (22 13)  (716 349)  (716 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (717 349)  (717 349)  routing T_13_21.sp4_v_t_23 <X> T_13_21.lc_trk_g3_2
 (25 13)  (719 349)  (719 349)  routing T_13_21.sp4_v_t_23 <X> T_13_21.lc_trk_g3_2
 (26 13)  (720 349)  (720 349)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (721 349)  (721 349)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (722 349)  (722 349)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 349)  (723 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (725 349)  (725 349)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (726 349)  (726 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (728 349)  (728 349)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.input_2_6
 (35 13)  (729 349)  (729 349)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.input_2_6
 (38 13)  (732 349)  (732 349)  LC_6 Logic Functioning bit
 (39 13)  (733 349)  (733 349)  LC_6 Logic Functioning bit
 (40 13)  (734 349)  (734 349)  LC_6 Logic Functioning bit
 (41 13)  (735 349)  (735 349)  LC_6 Logic Functioning bit
 (22 14)  (716 350)  (716 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (717 350)  (717 350)  routing T_13_21.sp4_h_r_31 <X> T_13_21.lc_trk_g3_7
 (24 14)  (718 350)  (718 350)  routing T_13_21.sp4_h_r_31 <X> T_13_21.lc_trk_g3_7
 (27 14)  (721 350)  (721 350)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (722 350)  (722 350)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 350)  (723 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (725 350)  (725 350)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (726 350)  (726 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (728 350)  (728 350)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (38 14)  (732 350)  (732 350)  LC_7 Logic Functioning bit
 (39 14)  (733 350)  (733 350)  LC_7 Logic Functioning bit
 (41 14)  (735 350)  (735 350)  LC_7 Logic Functioning bit
 (43 14)  (737 350)  (737 350)  LC_7 Logic Functioning bit
 (21 15)  (715 351)  (715 351)  routing T_13_21.sp4_h_r_31 <X> T_13_21.lc_trk_g3_7
 (27 15)  (721 351)  (721 351)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (722 351)  (722 351)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (723 351)  (723 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (724 351)  (724 351)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (726 351)  (726 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (729 351)  (729 351)  routing T_13_21.lc_trk_g0_3 <X> T_13_21.input_2_7
 (38 15)  (732 351)  (732 351)  LC_7 Logic Functioning bit
 (39 15)  (733 351)  (733 351)  LC_7 Logic Functioning bit
 (40 15)  (734 351)  (734 351)  LC_7 Logic Functioning bit
 (41 15)  (735 351)  (735 351)  LC_7 Logic Functioning bit


LogicTile_14_21

 (15 0)  (763 336)  (763 336)  routing T_14_21.lft_op_1 <X> T_14_21.lc_trk_g0_1
 (17 0)  (765 336)  (765 336)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (766 336)  (766 336)  routing T_14_21.lft_op_1 <X> T_14_21.lc_trk_g0_1
 (19 0)  (767 336)  (767 336)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (25 0)  (773 336)  (773 336)  routing T_14_21.lft_op_2 <X> T_14_21.lc_trk_g0_2
 (22 1)  (770 337)  (770 337)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (772 337)  (772 337)  routing T_14_21.lft_op_2 <X> T_14_21.lc_trk_g0_2
 (0 2)  (748 338)  (748 338)  routing T_14_21.glb_netwk_7 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (749 338)  (749 338)  routing T_14_21.glb_netwk_7 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (750 338)  (750 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (775 338)  (775 338)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (776 338)  (776 338)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 338)  (777 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (778 338)  (778 338)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (780 338)  (780 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (785 338)  (785 338)  LC_1 Logic Functioning bit
 (39 2)  (787 338)  (787 338)  LC_1 Logic Functioning bit
 (45 2)  (793 338)  (793 338)  LC_1 Logic Functioning bit
 (46 2)  (794 338)  (794 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (748 339)  (748 339)  routing T_14_21.glb_netwk_7 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (29 3)  (777 339)  (777 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (778 339)  (778 339)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (779 339)  (779 339)  routing T_14_21.lc_trk_g0_2 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (37 3)  (785 339)  (785 339)  LC_1 Logic Functioning bit
 (39 3)  (787 339)  (787 339)  LC_1 Logic Functioning bit
 (40 3)  (788 339)  (788 339)  LC_1 Logic Functioning bit
 (42 3)  (790 339)  (790 339)  LC_1 Logic Functioning bit
 (1 4)  (749 340)  (749 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (770 340)  (770 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (748 341)  (748 341)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (1 5)  (749 341)  (749 341)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (21 5)  (769 341)  (769 341)  routing T_14_21.sp4_r_v_b_27 <X> T_14_21.lc_trk_g1_3
 (22 5)  (770 341)  (770 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (773 341)  (773 341)  routing T_14_21.sp4_r_v_b_26 <X> T_14_21.lc_trk_g1_2
 (16 8)  (764 344)  (764 344)  routing T_14_21.sp12_v_t_6 <X> T_14_21.lc_trk_g2_1
 (17 8)  (765 344)  (765 344)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (22 9)  (770 345)  (770 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (771 345)  (771 345)  routing T_14_21.sp12_v_t_9 <X> T_14_21.lc_trk_g2_2
 (4 10)  (752 346)  (752 346)  routing T_14_21.sp4_v_b_6 <X> T_14_21.sp4_v_t_43
 (27 12)  (775 348)  (775 348)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 348)  (777 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (780 348)  (780 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 348)  (781 348)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (785 348)  (785 348)  LC_6 Logic Functioning bit
 (39 12)  (787 348)  (787 348)  LC_6 Logic Functioning bit
 (26 13)  (774 349)  (774 349)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (776 349)  (776 349)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 349)  (777 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (778 349)  (778 349)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (53 13)  (801 349)  (801 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (748 350)  (748 350)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 350)  (749 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (763 350)  (763 350)  routing T_14_21.sp4_h_l_16 <X> T_14_21.lc_trk_g3_5
 (16 14)  (764 350)  (764 350)  routing T_14_21.sp4_h_l_16 <X> T_14_21.lc_trk_g3_5
 (17 14)  (765 350)  (765 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (770 350)  (770 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (771 350)  (771 350)  routing T_14_21.sp4_h_r_31 <X> T_14_21.lc_trk_g3_7
 (24 14)  (772 350)  (772 350)  routing T_14_21.sp4_h_r_31 <X> T_14_21.lc_trk_g3_7
 (0 15)  (748 351)  (748 351)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (749 351)  (749 351)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (18 15)  (766 351)  (766 351)  routing T_14_21.sp4_h_l_16 <X> T_14_21.lc_trk_g3_5
 (21 15)  (769 351)  (769 351)  routing T_14_21.sp4_h_r_31 <X> T_14_21.lc_trk_g3_7


LogicTile_15_21

 (4 3)  (806 339)  (806 339)  routing T_15_21.sp4_v_b_7 <X> T_15_21.sp4_h_l_37
 (4 7)  (806 343)  (806 343)  routing T_15_21.sp4_v_b_10 <X> T_15_21.sp4_h_l_38
 (9 7)  (811 343)  (811 343)  routing T_15_21.sp4_v_b_8 <X> T_15_21.sp4_v_t_41
 (10 7)  (812 343)  (812 343)  routing T_15_21.sp4_v_b_8 <X> T_15_21.sp4_v_t_41
 (3 8)  (805 344)  (805 344)  routing T_15_21.sp12_h_r_1 <X> T_15_21.sp12_v_b_1
 (3 9)  (805 345)  (805 345)  routing T_15_21.sp12_h_r_1 <X> T_15_21.sp12_v_b_1
 (8 10)  (810 346)  (810 346)  routing T_15_21.sp4_h_r_7 <X> T_15_21.sp4_h_l_42
 (13 11)  (815 347)  (815 347)  routing T_15_21.sp4_v_b_3 <X> T_15_21.sp4_h_l_45
 (13 15)  (815 351)  (815 351)  routing T_15_21.sp4_v_b_6 <X> T_15_21.sp4_h_l_46


LogicTile_16_21

 (25 0)  (881 336)  (881 336)  routing T_16_21.sp4_v_b_10 <X> T_16_21.lc_trk_g0_2
 (12 1)  (868 337)  (868 337)  routing T_16_21.sp4_h_r_2 <X> T_16_21.sp4_v_b_2
 (22 1)  (878 337)  (878 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (879 337)  (879 337)  routing T_16_21.sp4_v_b_10 <X> T_16_21.lc_trk_g0_2
 (25 1)  (881 337)  (881 337)  routing T_16_21.sp4_v_b_10 <X> T_16_21.lc_trk_g0_2
 (21 2)  (877 338)  (877 338)  routing T_16_21.sp4_v_b_7 <X> T_16_21.lc_trk_g0_7
 (22 2)  (878 338)  (878 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (879 338)  (879 338)  routing T_16_21.sp4_v_b_7 <X> T_16_21.lc_trk_g0_7
 (6 4)  (862 340)  (862 340)  routing T_16_21.sp4_v_t_37 <X> T_16_21.sp4_v_b_3
 (8 4)  (864 340)  (864 340)  routing T_16_21.sp4_v_b_10 <X> T_16_21.sp4_h_r_4
 (9 4)  (865 340)  (865 340)  routing T_16_21.sp4_v_b_10 <X> T_16_21.sp4_h_r_4
 (10 4)  (866 340)  (866 340)  routing T_16_21.sp4_v_b_10 <X> T_16_21.sp4_h_r_4
 (5 5)  (861 341)  (861 341)  routing T_16_21.sp4_v_t_37 <X> T_16_21.sp4_v_b_3
 (12 6)  (868 342)  (868 342)  routing T_16_21.sp4_v_b_5 <X> T_16_21.sp4_h_l_40
 (6 8)  (862 344)  (862 344)  routing T_16_21.sp4_h_r_1 <X> T_16_21.sp4_v_b_6
 (8 8)  (864 344)  (864 344)  routing T_16_21.sp4_v_b_7 <X> T_16_21.sp4_h_r_7
 (9 8)  (865 344)  (865 344)  routing T_16_21.sp4_v_b_7 <X> T_16_21.sp4_h_r_7
 (28 8)  (884 344)  (884 344)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 344)  (885 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (886 344)  (886 344)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (887 344)  (887 344)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 344)  (888 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (41 8)  (897 344)  (897 344)  LC_4 Logic Functioning bit
 (43 8)  (899 344)  (899 344)  LC_4 Logic Functioning bit
 (26 9)  (882 345)  (882 345)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 345)  (885 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (886 345)  (886 345)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (887 345)  (887 345)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (9 10)  (865 346)  (865 346)  routing T_16_21.sp4_v_b_7 <X> T_16_21.sp4_h_l_42
 (12 10)  (868 346)  (868 346)  routing T_16_21.sp4_v_b_8 <X> T_16_21.sp4_h_l_45
 (21 10)  (877 346)  (877 346)  routing T_16_21.sp4_h_r_39 <X> T_16_21.lc_trk_g2_7
 (22 10)  (878 346)  (878 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (879 346)  (879 346)  routing T_16_21.sp4_h_r_39 <X> T_16_21.lc_trk_g2_7
 (24 10)  (880 346)  (880 346)  routing T_16_21.sp4_h_r_39 <X> T_16_21.lc_trk_g2_7
 (36 10)  (892 346)  (892 346)  LC_5 Logic Functioning bit
 (37 10)  (893 346)  (893 346)  LC_5 Logic Functioning bit
 (38 10)  (894 346)  (894 346)  LC_5 Logic Functioning bit
 (39 10)  (895 346)  (895 346)  LC_5 Logic Functioning bit
 (40 10)  (896 346)  (896 346)  LC_5 Logic Functioning bit
 (41 10)  (897 346)  (897 346)  LC_5 Logic Functioning bit
 (42 10)  (898 346)  (898 346)  LC_5 Logic Functioning bit
 (43 10)  (899 346)  (899 346)  LC_5 Logic Functioning bit
 (47 10)  (903 346)  (903 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (36 11)  (892 347)  (892 347)  LC_5 Logic Functioning bit
 (37 11)  (893 347)  (893 347)  LC_5 Logic Functioning bit
 (38 11)  (894 347)  (894 347)  LC_5 Logic Functioning bit
 (39 11)  (895 347)  (895 347)  LC_5 Logic Functioning bit
 (40 11)  (896 347)  (896 347)  LC_5 Logic Functioning bit
 (41 11)  (897 347)  (897 347)  LC_5 Logic Functioning bit
 (42 11)  (898 347)  (898 347)  LC_5 Logic Functioning bit
 (43 11)  (899 347)  (899 347)  LC_5 Logic Functioning bit
 (46 11)  (902 347)  (902 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (52 11)  (908 347)  (908 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (19 12)  (875 348)  (875 348)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_17_21

 (15 0)  (925 336)  (925 336)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g0_1
 (16 0)  (926 336)  (926 336)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g0_1
 (17 0)  (927 336)  (927 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (928 336)  (928 336)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g0_1
 (25 0)  (935 336)  (935 336)  routing T_17_21.sp4_h_l_7 <X> T_17_21.lc_trk_g0_2
 (15 1)  (925 337)  (925 337)  routing T_17_21.bot_op_0 <X> T_17_21.lc_trk_g0_0
 (17 1)  (927 337)  (927 337)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (928 337)  (928 337)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g0_1
 (22 1)  (932 337)  (932 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (933 337)  (933 337)  routing T_17_21.sp4_h_l_7 <X> T_17_21.lc_trk_g0_2
 (24 1)  (934 337)  (934 337)  routing T_17_21.sp4_h_l_7 <X> T_17_21.lc_trk_g0_2
 (25 1)  (935 337)  (935 337)  routing T_17_21.sp4_h_l_7 <X> T_17_21.lc_trk_g0_2
 (0 2)  (910 338)  (910 338)  routing T_17_21.glb_netwk_7 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (1 2)  (911 338)  (911 338)  routing T_17_21.glb_netwk_7 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (912 338)  (912 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (924 338)  (924 338)  routing T_17_21.lft_op_4 <X> T_17_21.lc_trk_g0_4
 (0 3)  (910 339)  (910 339)  routing T_17_21.glb_netwk_7 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (12 3)  (922 339)  (922 339)  routing T_17_21.sp4_h_l_39 <X> T_17_21.sp4_v_t_39
 (15 3)  (925 339)  (925 339)  routing T_17_21.lft_op_4 <X> T_17_21.lc_trk_g0_4
 (17 3)  (927 339)  (927 339)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 4)  (931 340)  (931 340)  routing T_17_21.wire_logic_cluster/lc_3/out <X> T_17_21.lc_trk_g1_3
 (22 4)  (932 340)  (932 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (936 340)  (936 340)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (937 340)  (937 340)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (938 340)  (938 340)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 340)  (939 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (941 340)  (941 340)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (942 340)  (942 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (944 340)  (944 340)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (948 340)  (948 340)  LC_2 Logic Functioning bit
 (41 4)  (951 340)  (951 340)  LC_2 Logic Functioning bit
 (43 4)  (953 340)  (953 340)  LC_2 Logic Functioning bit
 (45 4)  (955 340)  (955 340)  LC_2 Logic Functioning bit
 (48 4)  (958 340)  (958 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (961 340)  (961 340)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (963 340)  (963 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (29 5)  (939 341)  (939 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (940 341)  (940 341)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (942 341)  (942 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (948 341)  (948 341)  LC_2 Logic Functioning bit
 (40 5)  (950 341)  (950 341)  LC_2 Logic Functioning bit
 (41 5)  (951 341)  (951 341)  LC_2 Logic Functioning bit
 (42 5)  (952 341)  (952 341)  LC_2 Logic Functioning bit
 (48 5)  (958 341)  (958 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (26 6)  (936 342)  (936 342)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (937 342)  (937 342)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 342)  (939 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (942 342)  (942 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (946 342)  (946 342)  LC_3 Logic Functioning bit
 (38 6)  (948 342)  (948 342)  LC_3 Logic Functioning bit
 (41 6)  (951 342)  (951 342)  LC_3 Logic Functioning bit
 (43 6)  (953 342)  (953 342)  LC_3 Logic Functioning bit
 (45 6)  (955 342)  (955 342)  LC_3 Logic Functioning bit
 (53 6)  (963 342)  (963 342)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (924 343)  (924 343)  routing T_17_21.sp12_h_r_20 <X> T_17_21.lc_trk_g1_4
 (16 7)  (926 343)  (926 343)  routing T_17_21.sp12_h_r_20 <X> T_17_21.lc_trk_g1_4
 (17 7)  (927 343)  (927 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 7)  (937 343)  (937 343)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 343)  (939 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (940 343)  (940 343)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (941 343)  (941 343)  routing T_17_21.lc_trk_g0_2 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (942 343)  (942 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (946 343)  (946 343)  LC_3 Logic Functioning bit
 (38 7)  (948 343)  (948 343)  LC_3 Logic Functioning bit
 (41 7)  (951 343)  (951 343)  LC_3 Logic Functioning bit
 (42 7)  (952 343)  (952 343)  LC_3 Logic Functioning bit
 (43 7)  (953 343)  (953 343)  LC_3 Logic Functioning bit
 (8 9)  (918 345)  (918 345)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_v_b_7
 (9 9)  (919 345)  (919 345)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_v_b_7
 (25 12)  (935 348)  (935 348)  routing T_17_21.wire_logic_cluster/lc_2/out <X> T_17_21.lc_trk_g3_2
 (22 13)  (932 349)  (932 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (910 350)  (910 350)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (911 350)  (911 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (925 350)  (925 350)  routing T_17_21.sp4_h_l_24 <X> T_17_21.lc_trk_g3_5
 (16 14)  (926 350)  (926 350)  routing T_17_21.sp4_h_l_24 <X> T_17_21.lc_trk_g3_5
 (17 14)  (927 350)  (927 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (928 350)  (928 350)  routing T_17_21.sp4_h_l_24 <X> T_17_21.lc_trk_g3_5
 (0 15)  (910 351)  (910 351)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (911 351)  (911 351)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/s_r


LogicTile_18_21

 (4 3)  (968 339)  (968 339)  routing T_18_21.sp4_v_b_7 <X> T_18_21.sp4_h_l_37


RAM_Tile_19_21

 (6 0)  (1024 336)  (1024 336)  routing T_19_21.sp4_v_t_44 <X> T_19_21.sp4_v_b_0
 (5 1)  (1023 337)  (1023 337)  routing T_19_21.sp4_v_t_44 <X> T_19_21.sp4_v_b_0
 (7 1)  (1025 337)  (1025 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1018 338)  (1018 338)  routing T_19_21.glb_netwk_7 <X> T_19_21.wire_bram/ram/RCLK
 (1 2)  (1019 338)  (1019 338)  routing T_19_21.glb_netwk_7 <X> T_19_21.wire_bram/ram/RCLK
 (2 2)  (1020 338)  (1020 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/RCLK
 (22 2)  (1040 338)  (1040 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (1018 339)  (1018 339)  routing T_19_21.glb_netwk_7 <X> T_19_21.wire_bram/ram/RCLK
 (5 3)  (1023 339)  (1023 339)  routing T_19_21.sp4_h_l_37 <X> T_19_21.sp4_v_t_37
 (9 3)  (1027 339)  (1027 339)  routing T_19_21.sp4_v_b_5 <X> T_19_21.sp4_v_t_36
 (10 3)  (1028 339)  (1028 339)  routing T_19_21.sp4_v_b_5 <X> T_19_21.sp4_v_t_36
 (14 3)  (1032 339)  (1032 339)  routing T_19_21.sp4_h_r_4 <X> T_19_21.lc_trk_g0_4
 (15 3)  (1033 339)  (1033 339)  routing T_19_21.sp4_h_r_4 <X> T_19_21.lc_trk_g0_4
 (16 3)  (1034 339)  (1034 339)  routing T_19_21.sp4_h_r_4 <X> T_19_21.lc_trk_g0_4
 (17 3)  (1035 339)  (1035 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (1039 339)  (1039 339)  routing T_19_21.sp4_r_v_b_31 <X> T_19_21.lc_trk_g0_7
 (27 4)  (1045 340)  (1045 340)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_bram/ram/WDATA_13
 (29 4)  (1047 340)  (1047 340)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_4 wire_bram/ram/WDATA_13
 (30 4)  (1048 340)  (1048 340)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_bram/ram/WDATA_13
 (36 4)  (1054 340)  (1054 340)  Enable bit of Mux _out_links/OutMux8_2 => wire_bram/ram/RDATA_13 sp4_h_r_36
 (11 6)  (1029 342)  (1029 342)  routing T_19_21.sp4_h_l_37 <X> T_19_21.sp4_v_t_40
 (3 7)  (1021 343)  (1021 343)  routing T_19_21.sp12_h_l_23 <X> T_19_21.sp12_v_t_23
 (16 7)  (1034 343)  (1034 343)  routing T_19_21.sp12_h_r_12 <X> T_19_21.lc_trk_g1_4
 (17 7)  (1035 343)  (1035 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (11 8)  (1029 344)  (1029 344)  routing T_19_21.sp4_v_t_37 <X> T_19_21.sp4_v_b_8
 (13 8)  (1031 344)  (1031 344)  routing T_19_21.sp4_v_t_37 <X> T_19_21.sp4_v_b_8
 (10 10)  (1028 346)  (1028 346)  routing T_19_21.sp4_v_b_2 <X> T_19_21.sp4_h_l_42
 (19 10)  (1037 346)  (1037 346)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (29 12)  (1047 348)  (1047 348)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_7 wire_bram/ram/WDATA_9
 (30 12)  (1048 348)  (1048 348)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_bram/ram/WDATA_9
 (40 12)  (1058 348)  (1058 348)  Enable bit of Mux _out_links/OutMuxa_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_29
 (30 13)  (1048 349)  (1048 349)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_bram/ram/WDATA_9
 (1 14)  (1019 350)  (1019 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1019 351)  (1019 351)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.wire_bram/ram/RE


LogicTile_20_21

 (12 2)  (1072 338)  (1072 338)  routing T_20_21.sp4_v_t_45 <X> T_20_21.sp4_h_l_39
 (1 3)  (1061 339)  (1061 339)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (11 3)  (1071 339)  (1071 339)  routing T_20_21.sp4_v_t_45 <X> T_20_21.sp4_h_l_39
 (13 3)  (1073 339)  (1073 339)  routing T_20_21.sp4_v_t_45 <X> T_20_21.sp4_h_l_39
 (8 5)  (1068 341)  (1068 341)  routing T_20_21.sp4_h_l_47 <X> T_20_21.sp4_v_b_4
 (9 5)  (1069 341)  (1069 341)  routing T_20_21.sp4_h_l_47 <X> T_20_21.sp4_v_b_4
 (10 5)  (1070 341)  (1070 341)  routing T_20_21.sp4_h_l_47 <X> T_20_21.sp4_v_b_4


IpCon_Tile_25_21

 (36 0)  (1366 336)  (1366 336)  LC_0 Logic Functioning bit
 (37 0)  (1367 336)  (1367 336)  LC_0 Logic Functioning bit
 (42 0)  (1372 336)  (1372 336)  LC_0 Logic Functioning bit
 (43 0)  (1373 336)  (1373 336)  LC_0 Logic Functioning bit
 (50 0)  (1380 336)  (1380 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 337)  (1366 337)  LC_0 Logic Functioning bit
 (37 1)  (1367 337)  (1367 337)  LC_0 Logic Functioning bit
 (42 1)  (1372 337)  (1372 337)  LC_0 Logic Functioning bit
 (43 1)  (1373 337)  (1373 337)  LC_0 Logic Functioning bit
 (36 2)  (1366 338)  (1366 338)  LC_1 Logic Functioning bit
 (37 2)  (1367 338)  (1367 338)  LC_1 Logic Functioning bit
 (42 2)  (1372 338)  (1372 338)  LC_1 Logic Functioning bit
 (43 2)  (1373 338)  (1373 338)  LC_1 Logic Functioning bit
 (50 2)  (1380 338)  (1380 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 339)  (1366 339)  LC_1 Logic Functioning bit
 (37 3)  (1367 339)  (1367 339)  LC_1 Logic Functioning bit
 (42 3)  (1372 339)  (1372 339)  LC_1 Logic Functioning bit
 (43 3)  (1373 339)  (1373 339)  LC_1 Logic Functioning bit
 (36 4)  (1366 340)  (1366 340)  LC_2 Logic Functioning bit
 (37 4)  (1367 340)  (1367 340)  LC_2 Logic Functioning bit
 (42 4)  (1372 340)  (1372 340)  LC_2 Logic Functioning bit
 (43 4)  (1373 340)  (1373 340)  LC_2 Logic Functioning bit
 (50 4)  (1380 340)  (1380 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 341)  (1366 341)  LC_2 Logic Functioning bit
 (37 5)  (1367 341)  (1367 341)  LC_2 Logic Functioning bit
 (42 5)  (1372 341)  (1372 341)  LC_2 Logic Functioning bit
 (43 5)  (1373 341)  (1373 341)  LC_2 Logic Functioning bit
 (36 6)  (1366 342)  (1366 342)  LC_3 Logic Functioning bit
 (37 6)  (1367 342)  (1367 342)  LC_3 Logic Functioning bit
 (42 6)  (1372 342)  (1372 342)  LC_3 Logic Functioning bit
 (43 6)  (1373 342)  (1373 342)  LC_3 Logic Functioning bit
 (50 6)  (1380 342)  (1380 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 343)  (1366 343)  LC_3 Logic Functioning bit
 (37 7)  (1367 343)  (1367 343)  LC_3 Logic Functioning bit
 (42 7)  (1372 343)  (1372 343)  LC_3 Logic Functioning bit
 (43 7)  (1373 343)  (1373 343)  LC_3 Logic Functioning bit
 (36 8)  (1366 344)  (1366 344)  LC_4 Logic Functioning bit
 (37 8)  (1367 344)  (1367 344)  LC_4 Logic Functioning bit
 (42 8)  (1372 344)  (1372 344)  LC_4 Logic Functioning bit
 (43 8)  (1373 344)  (1373 344)  LC_4 Logic Functioning bit
 (50 8)  (1380 344)  (1380 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 345)  (1366 345)  LC_4 Logic Functioning bit
 (37 9)  (1367 345)  (1367 345)  LC_4 Logic Functioning bit
 (42 9)  (1372 345)  (1372 345)  LC_4 Logic Functioning bit
 (43 9)  (1373 345)  (1373 345)  LC_4 Logic Functioning bit
 (36 10)  (1366 346)  (1366 346)  LC_5 Logic Functioning bit
 (37 10)  (1367 346)  (1367 346)  LC_5 Logic Functioning bit
 (42 10)  (1372 346)  (1372 346)  LC_5 Logic Functioning bit
 (43 10)  (1373 346)  (1373 346)  LC_5 Logic Functioning bit
 (50 10)  (1380 346)  (1380 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 347)  (1366 347)  LC_5 Logic Functioning bit
 (37 11)  (1367 347)  (1367 347)  LC_5 Logic Functioning bit
 (42 11)  (1372 347)  (1372 347)  LC_5 Logic Functioning bit
 (43 11)  (1373 347)  (1373 347)  LC_5 Logic Functioning bit
 (36 12)  (1366 348)  (1366 348)  LC_6 Logic Functioning bit
 (37 12)  (1367 348)  (1367 348)  LC_6 Logic Functioning bit
 (42 12)  (1372 348)  (1372 348)  LC_6 Logic Functioning bit
 (43 12)  (1373 348)  (1373 348)  LC_6 Logic Functioning bit
 (50 12)  (1380 348)  (1380 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 349)  (1366 349)  LC_6 Logic Functioning bit
 (37 13)  (1367 349)  (1367 349)  LC_6 Logic Functioning bit
 (42 13)  (1372 349)  (1372 349)  LC_6 Logic Functioning bit
 (43 13)  (1373 349)  (1373 349)  LC_6 Logic Functioning bit
 (36 14)  (1366 350)  (1366 350)  LC_7 Logic Functioning bit
 (37 14)  (1367 350)  (1367 350)  LC_7 Logic Functioning bit
 (42 14)  (1372 350)  (1372 350)  LC_7 Logic Functioning bit
 (43 14)  (1373 350)  (1373 350)  LC_7 Logic Functioning bit
 (50 14)  (1380 350)  (1380 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 351)  (1366 351)  LC_7 Logic Functioning bit
 (37 15)  (1367 351)  (1367 351)  LC_7 Logic Functioning bit
 (42 15)  (1372 351)  (1372 351)  LC_7 Logic Functioning bit
 (43 15)  (1373 351)  (1373 351)  LC_7 Logic Functioning bit


IpCon_Tile_0_20

 (36 0)  (36 320)  (36 320)  LC_0 Logic Functioning bit
 (37 0)  (37 320)  (37 320)  LC_0 Logic Functioning bit
 (42 0)  (42 320)  (42 320)  LC_0 Logic Functioning bit
 (43 0)  (43 320)  (43 320)  LC_0 Logic Functioning bit
 (50 0)  (50 320)  (50 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 321)  (36 321)  LC_0 Logic Functioning bit
 (37 1)  (37 321)  (37 321)  LC_0 Logic Functioning bit
 (42 1)  (42 321)  (42 321)  LC_0 Logic Functioning bit
 (43 1)  (43 321)  (43 321)  LC_0 Logic Functioning bit
 (36 2)  (36 322)  (36 322)  LC_1 Logic Functioning bit
 (37 2)  (37 322)  (37 322)  LC_1 Logic Functioning bit
 (42 2)  (42 322)  (42 322)  LC_1 Logic Functioning bit
 (43 2)  (43 322)  (43 322)  LC_1 Logic Functioning bit
 (50 2)  (50 322)  (50 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 323)  (36 323)  LC_1 Logic Functioning bit
 (37 3)  (37 323)  (37 323)  LC_1 Logic Functioning bit
 (42 3)  (42 323)  (42 323)  LC_1 Logic Functioning bit
 (43 3)  (43 323)  (43 323)  LC_1 Logic Functioning bit
 (36 4)  (36 324)  (36 324)  LC_2 Logic Functioning bit
 (37 4)  (37 324)  (37 324)  LC_2 Logic Functioning bit
 (42 4)  (42 324)  (42 324)  LC_2 Logic Functioning bit
 (43 4)  (43 324)  (43 324)  LC_2 Logic Functioning bit
 (50 4)  (50 324)  (50 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 325)  (36 325)  LC_2 Logic Functioning bit
 (37 5)  (37 325)  (37 325)  LC_2 Logic Functioning bit
 (42 5)  (42 325)  (42 325)  LC_2 Logic Functioning bit
 (43 5)  (43 325)  (43 325)  LC_2 Logic Functioning bit
 (36 6)  (36 326)  (36 326)  LC_3 Logic Functioning bit
 (37 6)  (37 326)  (37 326)  LC_3 Logic Functioning bit
 (42 6)  (42 326)  (42 326)  LC_3 Logic Functioning bit
 (43 6)  (43 326)  (43 326)  LC_3 Logic Functioning bit
 (50 6)  (50 326)  (50 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 327)  (36 327)  LC_3 Logic Functioning bit
 (37 7)  (37 327)  (37 327)  LC_3 Logic Functioning bit
 (42 7)  (42 327)  (42 327)  LC_3 Logic Functioning bit
 (43 7)  (43 327)  (43 327)  LC_3 Logic Functioning bit
 (36 8)  (36 328)  (36 328)  LC_4 Logic Functioning bit
 (37 8)  (37 328)  (37 328)  LC_4 Logic Functioning bit
 (42 8)  (42 328)  (42 328)  LC_4 Logic Functioning bit
 (43 8)  (43 328)  (43 328)  LC_4 Logic Functioning bit
 (50 8)  (50 328)  (50 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 329)  (36 329)  LC_4 Logic Functioning bit
 (37 9)  (37 329)  (37 329)  LC_4 Logic Functioning bit
 (42 9)  (42 329)  (42 329)  LC_4 Logic Functioning bit
 (43 9)  (43 329)  (43 329)  LC_4 Logic Functioning bit
 (36 10)  (36 330)  (36 330)  LC_5 Logic Functioning bit
 (37 10)  (37 330)  (37 330)  LC_5 Logic Functioning bit
 (42 10)  (42 330)  (42 330)  LC_5 Logic Functioning bit
 (43 10)  (43 330)  (43 330)  LC_5 Logic Functioning bit
 (50 10)  (50 330)  (50 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 331)  (36 331)  LC_5 Logic Functioning bit
 (37 11)  (37 331)  (37 331)  LC_5 Logic Functioning bit
 (42 11)  (42 331)  (42 331)  LC_5 Logic Functioning bit
 (43 11)  (43 331)  (43 331)  LC_5 Logic Functioning bit
 (36 12)  (36 332)  (36 332)  LC_6 Logic Functioning bit
 (37 12)  (37 332)  (37 332)  LC_6 Logic Functioning bit
 (42 12)  (42 332)  (42 332)  LC_6 Logic Functioning bit
 (43 12)  (43 332)  (43 332)  LC_6 Logic Functioning bit
 (50 12)  (50 332)  (50 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 333)  (36 333)  LC_6 Logic Functioning bit
 (37 13)  (37 333)  (37 333)  LC_6 Logic Functioning bit
 (42 13)  (42 333)  (42 333)  LC_6 Logic Functioning bit
 (43 13)  (43 333)  (43 333)  LC_6 Logic Functioning bit
 (36 14)  (36 334)  (36 334)  LC_7 Logic Functioning bit
 (37 14)  (37 334)  (37 334)  LC_7 Logic Functioning bit
 (42 14)  (42 334)  (42 334)  LC_7 Logic Functioning bit
 (43 14)  (43 334)  (43 334)  LC_7 Logic Functioning bit
 (50 14)  (50 334)  (50 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 335)  (36 335)  LC_7 Logic Functioning bit
 (37 15)  (37 335)  (37 335)  LC_7 Logic Functioning bit
 (42 15)  (42 335)  (42 335)  LC_7 Logic Functioning bit
 (43 15)  (43 335)  (43 335)  LC_7 Logic Functioning bit


LogicTile_13_20

 (26 0)  (720 320)  (720 320)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (722 320)  (722 320)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 320)  (723 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (726 320)  (726 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (730 320)  (730 320)  LC_0 Logic Functioning bit
 (39 0)  (733 320)  (733 320)  LC_0 Logic Functioning bit
 (40 0)  (734 320)  (734 320)  LC_0 Logic Functioning bit
 (41 0)  (735 320)  (735 320)  LC_0 Logic Functioning bit
 (44 0)  (738 320)  (738 320)  LC_0 Logic Functioning bit
 (53 0)  (747 320)  (747 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (711 321)  (711 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (26 1)  (720 321)  (720 321)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (721 321)  (721 321)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (722 321)  (722 321)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 321)  (723 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (724 321)  (724 321)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (726 321)  (726 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (727 321)  (727 321)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.input_2_0
 (34 1)  (728 321)  (728 321)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.input_2_0
 (36 1)  (730 321)  (730 321)  LC_0 Logic Functioning bit
 (39 1)  (733 321)  (733 321)  LC_0 Logic Functioning bit
 (42 1)  (736 321)  (736 321)  LC_0 Logic Functioning bit
 (43 1)  (737 321)  (737 321)  LC_0 Logic Functioning bit
 (49 1)  (743 321)  (743 321)  Carry_In_Mux bit 

 (51 1)  (745 321)  (745 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (15 2)  (709 322)  (709 322)  routing T_13_20.sp4_h_r_13 <X> T_13_20.lc_trk_g0_5
 (16 2)  (710 322)  (710 322)  routing T_13_20.sp4_h_r_13 <X> T_13_20.lc_trk_g0_5
 (17 2)  (711 322)  (711 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (712 322)  (712 322)  routing T_13_20.sp4_h_r_13 <X> T_13_20.lc_trk_g0_5
 (26 2)  (720 322)  (720 322)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (721 322)  (721 322)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (722 322)  (722 322)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 322)  (723 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (726 322)  (726 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (730 322)  (730 322)  LC_1 Logic Functioning bit
 (39 2)  (733 322)  (733 322)  LC_1 Logic Functioning bit
 (40 2)  (734 322)  (734 322)  LC_1 Logic Functioning bit
 (41 2)  (735 322)  (735 322)  LC_1 Logic Functioning bit
 (44 2)  (738 322)  (738 322)  LC_1 Logic Functioning bit
 (22 3)  (716 323)  (716 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (719 323)  (719 323)  routing T_13_20.sp4_r_v_b_30 <X> T_13_20.lc_trk_g0_6
 (28 3)  (722 323)  (722 323)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 323)  (723 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (724 323)  (724 323)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (726 323)  (726 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (727 323)  (727 323)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.input_2_1
 (36 3)  (730 323)  (730 323)  LC_1 Logic Functioning bit
 (39 3)  (733 323)  (733 323)  LC_1 Logic Functioning bit
 (42 3)  (736 323)  (736 323)  LC_1 Logic Functioning bit
 (43 3)  (737 323)  (737 323)  LC_1 Logic Functioning bit
 (48 3)  (742 323)  (742 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (26 4)  (720 324)  (720 324)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (721 324)  (721 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (722 324)  (722 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 324)  (723 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 324)  (724 324)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (726 324)  (726 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (729 324)  (729 324)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.input_2_2
 (36 4)  (730 324)  (730 324)  LC_2 Logic Functioning bit
 (39 4)  (733 324)  (733 324)  LC_2 Logic Functioning bit
 (40 4)  (734 324)  (734 324)  LC_2 Logic Functioning bit
 (41 4)  (735 324)  (735 324)  LC_2 Logic Functioning bit
 (44 4)  (738 324)  (738 324)  LC_2 Logic Functioning bit
 (22 5)  (716 325)  (716 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (717 325)  (717 325)  routing T_13_20.sp4_h_r_2 <X> T_13_20.lc_trk_g1_2
 (24 5)  (718 325)  (718 325)  routing T_13_20.sp4_h_r_2 <X> T_13_20.lc_trk_g1_2
 (25 5)  (719 325)  (719 325)  routing T_13_20.sp4_h_r_2 <X> T_13_20.lc_trk_g1_2
 (26 5)  (720 325)  (720 325)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (721 325)  (721 325)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (722 325)  (722 325)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 325)  (723 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (724 325)  (724 325)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (726 325)  (726 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (727 325)  (727 325)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.input_2_2
 (34 5)  (728 325)  (728 325)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.input_2_2
 (36 5)  (730 325)  (730 325)  LC_2 Logic Functioning bit
 (39 5)  (733 325)  (733 325)  LC_2 Logic Functioning bit
 (42 5)  (736 325)  (736 325)  LC_2 Logic Functioning bit
 (43 5)  (737 325)  (737 325)  LC_2 Logic Functioning bit
 (47 5)  (741 325)  (741 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (742 325)  (742 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (25 6)  (719 326)  (719 326)  routing T_13_20.sp4_h_r_14 <X> T_13_20.lc_trk_g1_6
 (26 6)  (720 326)  (720 326)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (723 326)  (723 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (724 326)  (724 326)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (726 326)  (726 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (729 326)  (729 326)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_3
 (36 6)  (730 326)  (730 326)  LC_3 Logic Functioning bit
 (39 6)  (733 326)  (733 326)  LC_3 Logic Functioning bit
 (40 6)  (734 326)  (734 326)  LC_3 Logic Functioning bit
 (41 6)  (735 326)  (735 326)  LC_3 Logic Functioning bit
 (44 6)  (738 326)  (738 326)  LC_3 Logic Functioning bit
 (46 6)  (740 326)  (740 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (745 326)  (745 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (716 327)  (716 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (717 327)  (717 327)  routing T_13_20.sp4_h_r_14 <X> T_13_20.lc_trk_g1_6
 (24 7)  (718 327)  (718 327)  routing T_13_20.sp4_h_r_14 <X> T_13_20.lc_trk_g1_6
 (28 7)  (722 327)  (722 327)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 327)  (723 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (724 327)  (724 327)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (726 327)  (726 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (727 327)  (727 327)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_3
 (35 7)  (729 327)  (729 327)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_3
 (36 7)  (730 327)  (730 327)  LC_3 Logic Functioning bit
 (39 7)  (733 327)  (733 327)  LC_3 Logic Functioning bit
 (42 7)  (736 327)  (736 327)  LC_3 Logic Functioning bit
 (43 7)  (737 327)  (737 327)  LC_3 Logic Functioning bit
 (17 8)  (711 328)  (711 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (715 328)  (715 328)  routing T_13_20.sp4_h_r_35 <X> T_13_20.lc_trk_g2_3
 (22 8)  (716 328)  (716 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (717 328)  (717 328)  routing T_13_20.sp4_h_r_35 <X> T_13_20.lc_trk_g2_3
 (24 8)  (718 328)  (718 328)  routing T_13_20.sp4_h_r_35 <X> T_13_20.lc_trk_g2_3
 (26 8)  (720 328)  (720 328)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (721 328)  (721 328)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (722 328)  (722 328)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (723 328)  (723 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (726 328)  (726 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (730 328)  (730 328)  LC_4 Logic Functioning bit
 (39 8)  (733 328)  (733 328)  LC_4 Logic Functioning bit
 (40 8)  (734 328)  (734 328)  LC_4 Logic Functioning bit
 (41 8)  (735 328)  (735 328)  LC_4 Logic Functioning bit
 (44 8)  (738 328)  (738 328)  LC_4 Logic Functioning bit
 (46 8)  (740 328)  (740 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (716 329)  (716 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (720 329)  (720 329)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (721 329)  (721 329)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (722 329)  (722 329)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 329)  (723 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (724 329)  (724 329)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (726 329)  (726 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (727 329)  (727 329)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.input_2_4
 (35 9)  (729 329)  (729 329)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.input_2_4
 (36 9)  (730 329)  (730 329)  LC_4 Logic Functioning bit
 (39 9)  (733 329)  (733 329)  LC_4 Logic Functioning bit
 (42 9)  (736 329)  (736 329)  LC_4 Logic Functioning bit
 (43 9)  (737 329)  (737 329)  LC_4 Logic Functioning bit
 (51 9)  (745 329)  (745 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (709 330)  (709 330)  routing T_13_20.sp4_v_t_32 <X> T_13_20.lc_trk_g2_5
 (16 10)  (710 330)  (710 330)  routing T_13_20.sp4_v_t_32 <X> T_13_20.lc_trk_g2_5
 (17 10)  (711 330)  (711 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (715 330)  (715 330)  routing T_13_20.rgt_op_7 <X> T_13_20.lc_trk_g2_7
 (22 10)  (716 330)  (716 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (718 330)  (718 330)  routing T_13_20.rgt_op_7 <X> T_13_20.lc_trk_g2_7
 (26 10)  (720 330)  (720 330)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (722 330)  (722 330)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 330)  (723 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (724 330)  (724 330)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (726 330)  (726 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (729 330)  (729 330)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.input_2_5
 (36 10)  (730 330)  (730 330)  LC_5 Logic Functioning bit
 (39 10)  (733 330)  (733 330)  LC_5 Logic Functioning bit
 (40 10)  (734 330)  (734 330)  LC_5 Logic Functioning bit
 (41 10)  (735 330)  (735 330)  LC_5 Logic Functioning bit
 (44 10)  (738 330)  (738 330)  LC_5 Logic Functioning bit
 (51 10)  (745 330)  (745 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (9 11)  (703 331)  (703 331)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_v_t_42
 (10 11)  (704 331)  (704 331)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_v_t_42
 (17 11)  (711 331)  (711 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (716 331)  (716 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (722 331)  (722 331)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 331)  (723 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (726 331)  (726 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (728 331)  (728 331)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.input_2_5
 (35 11)  (729 331)  (729 331)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.input_2_5
 (36 11)  (730 331)  (730 331)  LC_5 Logic Functioning bit
 (39 11)  (733 331)  (733 331)  LC_5 Logic Functioning bit
 (42 11)  (736 331)  (736 331)  LC_5 Logic Functioning bit
 (43 11)  (737 331)  (737 331)  LC_5 Logic Functioning bit
 (51 11)  (745 331)  (745 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (709 332)  (709 332)  routing T_13_20.rgt_op_1 <X> T_13_20.lc_trk_g3_1
 (17 12)  (711 332)  (711 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (712 332)  (712 332)  routing T_13_20.rgt_op_1 <X> T_13_20.lc_trk_g3_1
 (19 12)  (713 332)  (713 332)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (21 12)  (715 332)  (715 332)  routing T_13_20.rgt_op_3 <X> T_13_20.lc_trk_g3_3
 (22 12)  (716 332)  (716 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (718 332)  (718 332)  routing T_13_20.rgt_op_3 <X> T_13_20.lc_trk_g3_3
 (25 12)  (719 332)  (719 332)  routing T_13_20.sp4_h_r_42 <X> T_13_20.lc_trk_g3_2
 (26 12)  (720 332)  (720 332)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (721 332)  (721 332)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 332)  (723 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (726 332)  (726 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (729 332)  (729 332)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.input_2_6
 (36 12)  (730 332)  (730 332)  LC_6 Logic Functioning bit
 (39 12)  (733 332)  (733 332)  LC_6 Logic Functioning bit
 (40 12)  (734 332)  (734 332)  LC_6 Logic Functioning bit
 (41 12)  (735 332)  (735 332)  LC_6 Logic Functioning bit
 (44 12)  (738 332)  (738 332)  LC_6 Logic Functioning bit
 (51 12)  (745 332)  (745 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (716 333)  (716 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (717 333)  (717 333)  routing T_13_20.sp4_h_r_42 <X> T_13_20.lc_trk_g3_2
 (24 13)  (718 333)  (718 333)  routing T_13_20.sp4_h_r_42 <X> T_13_20.lc_trk_g3_2
 (25 13)  (719 333)  (719 333)  routing T_13_20.sp4_h_r_42 <X> T_13_20.lc_trk_g3_2
 (26 13)  (720 333)  (720 333)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (721 333)  (721 333)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (722 333)  (722 333)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 333)  (723 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (724 333)  (724 333)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (726 333)  (726 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (727 333)  (727 333)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.input_2_6
 (35 13)  (729 333)  (729 333)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.input_2_6
 (36 13)  (730 333)  (730 333)  LC_6 Logic Functioning bit
 (39 13)  (733 333)  (733 333)  LC_6 Logic Functioning bit
 (42 13)  (736 333)  (736 333)  LC_6 Logic Functioning bit
 (43 13)  (737 333)  (737 333)  LC_6 Logic Functioning bit
 (52 13)  (746 333)  (746 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 14)  (709 334)  (709 334)  routing T_13_20.rgt_op_5 <X> T_13_20.lc_trk_g3_5
 (17 14)  (711 334)  (711 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (712 334)  (712 334)  routing T_13_20.rgt_op_5 <X> T_13_20.lc_trk_g3_5
 (22 14)  (716 334)  (716 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (717 334)  (717 334)  routing T_13_20.sp4_v_b_47 <X> T_13_20.lc_trk_g3_7
 (24 14)  (718 334)  (718 334)  routing T_13_20.sp4_v_b_47 <X> T_13_20.lc_trk_g3_7
 (25 14)  (719 334)  (719 334)  routing T_13_20.sp4_h_r_46 <X> T_13_20.lc_trk_g3_6
 (26 14)  (720 334)  (720 334)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (723 334)  (723 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (726 334)  (726 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (729 334)  (729 334)  routing T_13_20.lc_trk_g0_5 <X> T_13_20.input_2_7
 (36 14)  (730 334)  (730 334)  LC_7 Logic Functioning bit
 (39 14)  (733 334)  (733 334)  LC_7 Logic Functioning bit
 (40 14)  (734 334)  (734 334)  LC_7 Logic Functioning bit
 (41 14)  (735 334)  (735 334)  LC_7 Logic Functioning bit
 (44 14)  (738 334)  (738 334)  LC_7 Logic Functioning bit
 (22 15)  (716 335)  (716 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (717 335)  (717 335)  routing T_13_20.sp4_h_r_46 <X> T_13_20.lc_trk_g3_6
 (24 15)  (718 335)  (718 335)  routing T_13_20.sp4_h_r_46 <X> T_13_20.lc_trk_g3_6
 (25 15)  (719 335)  (719 335)  routing T_13_20.sp4_h_r_46 <X> T_13_20.lc_trk_g3_6
 (28 15)  (722 335)  (722 335)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (723 335)  (723 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (726 335)  (726 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (730 335)  (730 335)  LC_7 Logic Functioning bit
 (39 15)  (733 335)  (733 335)  LC_7 Logic Functioning bit
 (42 15)  (736 335)  (736 335)  LC_7 Logic Functioning bit
 (43 15)  (737 335)  (737 335)  LC_7 Logic Functioning bit
 (51 15)  (745 335)  (745 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_20

 (16 0)  (764 320)  (764 320)  routing T_14_20.sp4_v_b_9 <X> T_14_20.lc_trk_g0_1
 (17 0)  (765 320)  (765 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (766 320)  (766 320)  routing T_14_20.sp4_v_b_9 <X> T_14_20.lc_trk_g0_1
 (21 0)  (769 320)  (769 320)  routing T_14_20.sp4_v_b_11 <X> T_14_20.lc_trk_g0_3
 (22 0)  (770 320)  (770 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (771 320)  (771 320)  routing T_14_20.sp4_v_b_11 <X> T_14_20.lc_trk_g0_3
 (29 0)  (777 320)  (777 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (780 320)  (780 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (782 320)  (782 320)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (784 320)  (784 320)  LC_0 Logic Functioning bit
 (37 0)  (785 320)  (785 320)  LC_0 Logic Functioning bit
 (41 0)  (789 320)  (789 320)  LC_0 Logic Functioning bit
 (43 0)  (791 320)  (791 320)  LC_0 Logic Functioning bit
 (45 0)  (793 320)  (793 320)  LC_0 Logic Functioning bit
 (51 0)  (799 320)  (799 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (17 1)  (765 321)  (765 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (766 321)  (766 321)  routing T_14_20.sp4_v_b_9 <X> T_14_20.lc_trk_g0_1
 (21 1)  (769 321)  (769 321)  routing T_14_20.sp4_v_b_11 <X> T_14_20.lc_trk_g0_3
 (22 1)  (770 321)  (770 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (773 321)  (773 321)  routing T_14_20.sp4_r_v_b_33 <X> T_14_20.lc_trk_g0_2
 (32 1)  (780 321)  (780 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (782 321)  (782 321)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.input_2_0
 (35 1)  (783 321)  (783 321)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.input_2_0
 (36 1)  (784 321)  (784 321)  LC_0 Logic Functioning bit
 (37 1)  (785 321)  (785 321)  LC_0 Logic Functioning bit
 (41 1)  (789 321)  (789 321)  LC_0 Logic Functioning bit
 (42 1)  (790 321)  (790 321)  LC_0 Logic Functioning bit
 (46 1)  (794 321)  (794 321)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (51 1)  (799 321)  (799 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (748 322)  (748 322)  routing T_14_20.glb_netwk_7 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (749 322)  (749 322)  routing T_14_20.glb_netwk_7 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (750 322)  (750 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (752 322)  (752 322)  routing T_14_20.sp4_v_b_4 <X> T_14_20.sp4_v_t_37
 (6 2)  (754 322)  (754 322)  routing T_14_20.sp4_v_b_4 <X> T_14_20.sp4_v_t_37
 (26 2)  (774 322)  (774 322)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (775 322)  (775 322)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 322)  (777 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (780 322)  (780 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 322)  (781 322)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (39 2)  (787 322)  (787 322)  LC_1 Logic Functioning bit
 (42 2)  (790 322)  (790 322)  LC_1 Logic Functioning bit
 (50 2)  (798 322)  (798 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (748 323)  (748 323)  routing T_14_20.glb_netwk_7 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (22 3)  (770 323)  (770 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (771 323)  (771 323)  routing T_14_20.sp4_h_r_6 <X> T_14_20.lc_trk_g0_6
 (24 3)  (772 323)  (772 323)  routing T_14_20.sp4_h_r_6 <X> T_14_20.lc_trk_g0_6
 (25 3)  (773 323)  (773 323)  routing T_14_20.sp4_h_r_6 <X> T_14_20.lc_trk_g0_6
 (26 3)  (774 323)  (774 323)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (775 323)  (775 323)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 323)  (777 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (779 323)  (779 323)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (37 3)  (785 323)  (785 323)  LC_1 Logic Functioning bit
 (38 3)  (786 323)  (786 323)  LC_1 Logic Functioning bit
 (42 3)  (790 323)  (790 323)  LC_1 Logic Functioning bit
 (0 4)  (748 324)  (748 324)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (1 4)  (749 324)  (749 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (762 324)  (762 324)  routing T_14_20.sp4_v_b_0 <X> T_14_20.lc_trk_g1_0
 (17 4)  (765 324)  (765 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (770 324)  (770 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (773 324)  (773 324)  routing T_14_20.sp4_v_b_10 <X> T_14_20.lc_trk_g1_2
 (29 4)  (777 324)  (777 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (780 324)  (780 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (782 324)  (782 324)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (784 324)  (784 324)  LC_2 Logic Functioning bit
 (37 4)  (785 324)  (785 324)  LC_2 Logic Functioning bit
 (41 4)  (789 324)  (789 324)  LC_2 Logic Functioning bit
 (43 4)  (791 324)  (791 324)  LC_2 Logic Functioning bit
 (45 4)  (793 324)  (793 324)  LC_2 Logic Functioning bit
 (52 4)  (800 324)  (800 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (748 325)  (748 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (1 5)  (749 325)  (749 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (16 5)  (764 325)  (764 325)  routing T_14_20.sp4_v_b_0 <X> T_14_20.lc_trk_g1_0
 (17 5)  (765 325)  (765 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (769 325)  (769 325)  routing T_14_20.sp4_r_v_b_27 <X> T_14_20.lc_trk_g1_3
 (22 5)  (770 325)  (770 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (771 325)  (771 325)  routing T_14_20.sp4_v_b_10 <X> T_14_20.lc_trk_g1_2
 (25 5)  (773 325)  (773 325)  routing T_14_20.sp4_v_b_10 <X> T_14_20.lc_trk_g1_2
 (30 5)  (778 325)  (778 325)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (780 325)  (780 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (784 325)  (784 325)  LC_2 Logic Functioning bit
 (37 5)  (785 325)  (785 325)  LC_2 Logic Functioning bit
 (41 5)  (789 325)  (789 325)  LC_2 Logic Functioning bit
 (42 5)  (790 325)  (790 325)  LC_2 Logic Functioning bit
 (46 5)  (794 325)  (794 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (27 6)  (775 326)  (775 326)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 326)  (777 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (780 326)  (780 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (781 326)  (781 326)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (39 6)  (787 326)  (787 326)  LC_3 Logic Functioning bit
 (42 6)  (790 326)  (790 326)  LC_3 Logic Functioning bit
 (50 6)  (798 326)  (798 326)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (770 327)  (770 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (29 7)  (777 327)  (777 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (779 327)  (779 327)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (785 327)  (785 327)  LC_3 Logic Functioning bit
 (38 7)  (786 327)  (786 327)  LC_3 Logic Functioning bit
 (42 7)  (790 327)  (790 327)  LC_3 Logic Functioning bit
 (27 8)  (775 328)  (775 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (776 328)  (776 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 328)  (777 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 328)  (778 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (780 328)  (780 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (782 328)  (782 328)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (784 328)  (784 328)  LC_4 Logic Functioning bit
 (37 8)  (785 328)  (785 328)  LC_4 Logic Functioning bit
 (41 8)  (789 328)  (789 328)  LC_4 Logic Functioning bit
 (43 8)  (791 328)  (791 328)  LC_4 Logic Functioning bit
 (45 8)  (793 328)  (793 328)  LC_4 Logic Functioning bit
 (48 8)  (796 328)  (796 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (800 328)  (800 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (8 9)  (756 329)  (756 329)  routing T_14_20.sp4_h_l_36 <X> T_14_20.sp4_v_b_7
 (9 9)  (757 329)  (757 329)  routing T_14_20.sp4_h_l_36 <X> T_14_20.sp4_v_b_7
 (10 9)  (758 329)  (758 329)  routing T_14_20.sp4_h_l_36 <X> T_14_20.sp4_v_b_7
 (22 9)  (770 329)  (770 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (778 329)  (778 329)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (780 329)  (780 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (783 329)  (783 329)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.input_2_4
 (36 9)  (784 329)  (784 329)  LC_4 Logic Functioning bit
 (37 9)  (785 329)  (785 329)  LC_4 Logic Functioning bit
 (41 9)  (789 329)  (789 329)  LC_4 Logic Functioning bit
 (42 9)  (790 329)  (790 329)  LC_4 Logic Functioning bit
 (4 10)  (752 330)  (752 330)  routing T_14_20.sp4_v_b_6 <X> T_14_20.sp4_v_t_43
 (8 10)  (756 330)  (756 330)  routing T_14_20.sp4_h_r_7 <X> T_14_20.sp4_h_l_42
 (27 10)  (775 330)  (775 330)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 330)  (777 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (780 330)  (780 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (781 330)  (781 330)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (39 10)  (787 330)  (787 330)  LC_5 Logic Functioning bit
 (42 10)  (790 330)  (790 330)  LC_5 Logic Functioning bit
 (50 10)  (798 330)  (798 330)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (774 331)  (774 331)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 331)  (777 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (779 331)  (779 331)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (785 331)  (785 331)  LC_5 Logic Functioning bit
 (38 11)  (786 331)  (786 331)  LC_5 Logic Functioning bit
 (42 11)  (790 331)  (790 331)  LC_5 Logic Functioning bit
 (8 12)  (756 332)  (756 332)  routing T_14_20.sp4_v_b_4 <X> T_14_20.sp4_h_r_10
 (9 12)  (757 332)  (757 332)  routing T_14_20.sp4_v_b_4 <X> T_14_20.sp4_h_r_10
 (10 12)  (758 332)  (758 332)  routing T_14_20.sp4_v_b_4 <X> T_14_20.sp4_h_r_10
 (21 12)  (769 332)  (769 332)  routing T_14_20.sp4_v_t_22 <X> T_14_20.lc_trk_g3_3
 (22 12)  (770 332)  (770 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (771 332)  (771 332)  routing T_14_20.sp4_v_t_22 <X> T_14_20.lc_trk_g3_3
 (27 12)  (775 332)  (775 332)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 332)  (777 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (780 332)  (780 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (782 332)  (782 332)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (783 332)  (783 332)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.input_2_6
 (36 12)  (784 332)  (784 332)  LC_6 Logic Functioning bit
 (37 12)  (785 332)  (785 332)  LC_6 Logic Functioning bit
 (41 12)  (789 332)  (789 332)  LC_6 Logic Functioning bit
 (43 12)  (791 332)  (791 332)  LC_6 Logic Functioning bit
 (45 12)  (793 332)  (793 332)  LC_6 Logic Functioning bit
 (51 12)  (799 332)  (799 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (769 333)  (769 333)  routing T_14_20.sp4_v_t_22 <X> T_14_20.lc_trk_g3_3
 (30 13)  (778 333)  (778 333)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (780 333)  (780 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (783 333)  (783 333)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.input_2_6
 (36 13)  (784 333)  (784 333)  LC_6 Logic Functioning bit
 (37 13)  (785 333)  (785 333)  LC_6 Logic Functioning bit
 (41 13)  (789 333)  (789 333)  LC_6 Logic Functioning bit
 (42 13)  (790 333)  (790 333)  LC_6 Logic Functioning bit
 (51 13)  (799 333)  (799 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (12 14)  (760 334)  (760 334)  routing T_14_20.sp4_v_b_11 <X> T_14_20.sp4_h_l_46
 (25 14)  (773 334)  (773 334)  routing T_14_20.sp4_v_b_30 <X> T_14_20.lc_trk_g3_6
 (26 14)  (774 334)  (774 334)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (775 334)  (775 334)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 334)  (777 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (780 334)  (780 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (781 334)  (781 334)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (39 14)  (787 334)  (787 334)  LC_7 Logic Functioning bit
 (42 14)  (790 334)  (790 334)  LC_7 Logic Functioning bit
 (50 14)  (798 334)  (798 334)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (770 335)  (770 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (771 335)  (771 335)  routing T_14_20.sp4_v_b_30 <X> T_14_20.lc_trk_g3_6
 (26 15)  (774 335)  (774 335)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (775 335)  (775 335)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (776 335)  (776 335)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (777 335)  (777 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (779 335)  (779 335)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (785 335)  (785 335)  LC_7 Logic Functioning bit
 (38 15)  (786 335)  (786 335)  LC_7 Logic Functioning bit
 (42 15)  (790 335)  (790 335)  LC_7 Logic Functioning bit


LogicTile_15_20

 (15 0)  (817 320)  (817 320)  routing T_15_20.sp4_v_b_17 <X> T_15_20.lc_trk_g0_1
 (16 0)  (818 320)  (818 320)  routing T_15_20.sp4_v_b_17 <X> T_15_20.lc_trk_g0_1
 (17 0)  (819 320)  (819 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (824 320)  (824 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (825 320)  (825 320)  routing T_15_20.sp4_v_b_19 <X> T_15_20.lc_trk_g0_3
 (24 0)  (826 320)  (826 320)  routing T_15_20.sp4_v_b_19 <X> T_15_20.lc_trk_g0_3
 (25 0)  (827 320)  (827 320)  routing T_15_20.sp4_h_r_10 <X> T_15_20.lc_trk_g0_2
 (29 0)  (831 320)  (831 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 320)  (832 320)  routing T_15_20.lc_trk_g0_5 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (834 320)  (834 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 320)  (835 320)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (836 320)  (836 320)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (837 320)  (837 320)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.input_2_0
 (36 0)  (838 320)  (838 320)  LC_0 Logic Functioning bit
 (37 0)  (839 320)  (839 320)  LC_0 Logic Functioning bit
 (41 0)  (843 320)  (843 320)  LC_0 Logic Functioning bit
 (43 0)  (845 320)  (845 320)  LC_0 Logic Functioning bit
 (45 0)  (847 320)  (847 320)  LC_0 Logic Functioning bit
 (51 0)  (853 320)  (853 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (53 0)  (855 320)  (855 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (816 321)  (816 321)  routing T_15_20.sp4_h_r_0 <X> T_15_20.lc_trk_g0_0
 (15 1)  (817 321)  (817 321)  routing T_15_20.sp4_h_r_0 <X> T_15_20.lc_trk_g0_0
 (16 1)  (818 321)  (818 321)  routing T_15_20.sp4_h_r_0 <X> T_15_20.lc_trk_g0_0
 (17 1)  (819 321)  (819 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (824 321)  (824 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (825 321)  (825 321)  routing T_15_20.sp4_h_r_10 <X> T_15_20.lc_trk_g0_2
 (24 1)  (826 321)  (826 321)  routing T_15_20.sp4_h_r_10 <X> T_15_20.lc_trk_g0_2
 (32 1)  (834 321)  (834 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (836 321)  (836 321)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.input_2_0
 (35 1)  (837 321)  (837 321)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.input_2_0
 (36 1)  (838 321)  (838 321)  LC_0 Logic Functioning bit
 (37 1)  (839 321)  (839 321)  LC_0 Logic Functioning bit
 (41 1)  (843 321)  (843 321)  LC_0 Logic Functioning bit
 (42 1)  (844 321)  (844 321)  LC_0 Logic Functioning bit
 (53 1)  (855 321)  (855 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (802 322)  (802 322)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (803 322)  (803 322)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (804 322)  (804 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (818 322)  (818 322)  routing T_15_20.sp4_v_b_13 <X> T_15_20.lc_trk_g0_5
 (17 2)  (819 322)  (819 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (820 322)  (820 322)  routing T_15_20.sp4_v_b_13 <X> T_15_20.lc_trk_g0_5
 (21 2)  (823 322)  (823 322)  routing T_15_20.sp4_v_b_15 <X> T_15_20.lc_trk_g0_7
 (22 2)  (824 322)  (824 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (825 322)  (825 322)  routing T_15_20.sp4_v_b_15 <X> T_15_20.lc_trk_g0_7
 (28 2)  (830 322)  (830 322)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 322)  (831 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (834 322)  (834 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (836 322)  (836 322)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (839 322)  (839 322)  LC_1 Logic Functioning bit
 (41 2)  (843 322)  (843 322)  LC_1 Logic Functioning bit
 (42 2)  (844 322)  (844 322)  LC_1 Logic Functioning bit
 (46 2)  (848 322)  (848 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (852 322)  (852 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (802 323)  (802 323)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (5 3)  (807 323)  (807 323)  routing T_15_20.sp4_h_l_37 <X> T_15_20.sp4_v_t_37
 (18 3)  (820 323)  (820 323)  routing T_15_20.sp4_v_b_13 <X> T_15_20.lc_trk_g0_5
 (21 3)  (823 323)  (823 323)  routing T_15_20.sp4_v_b_15 <X> T_15_20.lc_trk_g0_7
 (26 3)  (828 323)  (828 323)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (829 323)  (829 323)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (830 323)  (830 323)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 323)  (831 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (833 323)  (833 323)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (37 3)  (839 323)  (839 323)  LC_1 Logic Functioning bit
 (40 3)  (842 323)  (842 323)  LC_1 Logic Functioning bit
 (0 4)  (802 324)  (802 324)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 4)  (803 324)  (803 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (817 324)  (817 324)  routing T_15_20.sp4_h_r_9 <X> T_15_20.lc_trk_g1_1
 (16 4)  (818 324)  (818 324)  routing T_15_20.sp4_h_r_9 <X> T_15_20.lc_trk_g1_1
 (17 4)  (819 324)  (819 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (820 324)  (820 324)  routing T_15_20.sp4_h_r_9 <X> T_15_20.lc_trk_g1_1
 (21 4)  (823 324)  (823 324)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g1_3
 (22 4)  (824 324)  (824 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (825 324)  (825 324)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g1_3
 (29 4)  (831 324)  (831 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (832 324)  (832 324)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (834 324)  (834 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (835 324)  (835 324)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (836 324)  (836 324)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (838 324)  (838 324)  LC_2 Logic Functioning bit
 (37 4)  (839 324)  (839 324)  LC_2 Logic Functioning bit
 (41 4)  (843 324)  (843 324)  LC_2 Logic Functioning bit
 (43 4)  (845 324)  (845 324)  LC_2 Logic Functioning bit
 (45 4)  (847 324)  (847 324)  LC_2 Logic Functioning bit
 (1 5)  (803 325)  (803 325)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (21 5)  (823 325)  (823 325)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g1_3
 (30 5)  (832 325)  (832 325)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (834 325)  (834 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (837 325)  (837 325)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.input_2_2
 (36 5)  (838 325)  (838 325)  LC_2 Logic Functioning bit
 (37 5)  (839 325)  (839 325)  LC_2 Logic Functioning bit
 (41 5)  (843 325)  (843 325)  LC_2 Logic Functioning bit
 (42 5)  (844 325)  (844 325)  LC_2 Logic Functioning bit
 (46 5)  (848 325)  (848 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (53 5)  (855 325)  (855 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 6)  (824 326)  (824 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (825 326)  (825 326)  routing T_15_20.sp4_h_r_7 <X> T_15_20.lc_trk_g1_7
 (24 6)  (826 326)  (826 326)  routing T_15_20.sp4_h_r_7 <X> T_15_20.lc_trk_g1_7
 (26 6)  (828 326)  (828 326)  routing T_15_20.lc_trk_g0_5 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (830 326)  (830 326)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 326)  (831 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (833 326)  (833 326)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 326)  (834 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (835 326)  (835 326)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (836 326)  (836 326)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (39 6)  (841 326)  (841 326)  LC_3 Logic Functioning bit
 (42 6)  (844 326)  (844 326)  LC_3 Logic Functioning bit
 (50 6)  (852 326)  (852 326)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (823 327)  (823 327)  routing T_15_20.sp4_h_r_7 <X> T_15_20.lc_trk_g1_7
 (29 7)  (831 327)  (831 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (833 327)  (833 327)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (839 327)  (839 327)  LC_3 Logic Functioning bit
 (38 7)  (840 327)  (840 327)  LC_3 Logic Functioning bit
 (42 7)  (844 327)  (844 327)  LC_3 Logic Functioning bit
 (47 7)  (849 327)  (849 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (29 8)  (831 328)  (831 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (834 328)  (834 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 328)  (835 328)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (836 328)  (836 328)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 328)  (838 328)  LC_4 Logic Functioning bit
 (37 8)  (839 328)  (839 328)  LC_4 Logic Functioning bit
 (41 8)  (843 328)  (843 328)  LC_4 Logic Functioning bit
 (43 8)  (845 328)  (845 328)  LC_4 Logic Functioning bit
 (45 8)  (847 328)  (847 328)  LC_4 Logic Functioning bit
 (14 9)  (816 329)  (816 329)  routing T_15_20.sp4_r_v_b_32 <X> T_15_20.lc_trk_g2_0
 (17 9)  (819 329)  (819 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (824 329)  (824 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (825 329)  (825 329)  routing T_15_20.sp4_v_b_42 <X> T_15_20.lc_trk_g2_2
 (24 9)  (826 329)  (826 329)  routing T_15_20.sp4_v_b_42 <X> T_15_20.lc_trk_g2_2
 (32 9)  (834 329)  (834 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (838 329)  (838 329)  LC_4 Logic Functioning bit
 (37 9)  (839 329)  (839 329)  LC_4 Logic Functioning bit
 (41 9)  (843 329)  (843 329)  LC_4 Logic Functioning bit
 (42 9)  (844 329)  (844 329)  LC_4 Logic Functioning bit
 (48 9)  (850 329)  (850 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (26 10)  (828 330)  (828 330)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (830 330)  (830 330)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 330)  (831 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (833 330)  (833 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 330)  (834 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (835 330)  (835 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (836 330)  (836 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (39 10)  (841 330)  (841 330)  LC_5 Logic Functioning bit
 (42 10)  (844 330)  (844 330)  LC_5 Logic Functioning bit
 (46 10)  (848 330)  (848 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (852 330)  (852 330)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (828 331)  (828 331)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 331)  (831 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (833 331)  (833 331)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (839 331)  (839 331)  LC_5 Logic Functioning bit
 (38 11)  (840 331)  (840 331)  LC_5 Logic Functioning bit
 (42 11)  (844 331)  (844 331)  LC_5 Logic Functioning bit
 (6 12)  (808 332)  (808 332)  routing T_15_20.sp4_h_r_4 <X> T_15_20.sp4_v_b_9
 (29 12)  (831 332)  (831 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (834 332)  (834 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 332)  (835 332)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (836 332)  (836 332)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (838 332)  (838 332)  LC_6 Logic Functioning bit
 (37 12)  (839 332)  (839 332)  LC_6 Logic Functioning bit
 (41 12)  (843 332)  (843 332)  LC_6 Logic Functioning bit
 (43 12)  (845 332)  (845 332)  LC_6 Logic Functioning bit
 (45 12)  (847 332)  (847 332)  LC_6 Logic Functioning bit
 (14 13)  (816 333)  (816 333)  routing T_15_20.sp4_r_v_b_40 <X> T_15_20.lc_trk_g3_0
 (17 13)  (819 333)  (819 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (824 333)  (824 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (827 333)  (827 333)  routing T_15_20.sp4_r_v_b_42 <X> T_15_20.lc_trk_g3_2
 (30 13)  (832 333)  (832 333)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (834 333)  (834 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (836 333)  (836 333)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.input_2_6
 (36 13)  (838 333)  (838 333)  LC_6 Logic Functioning bit
 (37 13)  (839 333)  (839 333)  LC_6 Logic Functioning bit
 (41 13)  (843 333)  (843 333)  LC_6 Logic Functioning bit
 (42 13)  (844 333)  (844 333)  LC_6 Logic Functioning bit
 (51 13)  (853 333)  (853 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (854 333)  (854 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (22 14)  (824 334)  (824 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (830 334)  (830 334)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 334)  (831 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (833 334)  (833 334)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (834 334)  (834 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (835 334)  (835 334)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (836 334)  (836 334)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (39 14)  (841 334)  (841 334)  LC_7 Logic Functioning bit
 (42 14)  (844 334)  (844 334)  LC_7 Logic Functioning bit
 (47 14)  (849 334)  (849 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (852 334)  (852 334)  Cascade bit: LH_LC07_inmux02_5

 (13 15)  (815 335)  (815 335)  routing T_15_20.sp4_v_b_6 <X> T_15_20.sp4_h_l_46
 (21 15)  (823 335)  (823 335)  routing T_15_20.sp4_r_v_b_47 <X> T_15_20.lc_trk_g3_7
 (29 15)  (831 335)  (831 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (833 335)  (833 335)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (839 335)  (839 335)  LC_7 Logic Functioning bit
 (38 15)  (840 335)  (840 335)  LC_7 Logic Functioning bit
 (42 15)  (844 335)  (844 335)  LC_7 Logic Functioning bit


LogicTile_16_20

 (10 7)  (866 327)  (866 327)  routing T_16_20.sp4_h_l_46 <X> T_16_20.sp4_v_t_41


LogicTile_17_20

 (27 0)  (937 320)  (937 320)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (938 320)  (938 320)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 320)  (939 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (942 320)  (942 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (943 320)  (943 320)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (944 320)  (944 320)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (946 320)  (946 320)  LC_0 Logic Functioning bit
 (37 0)  (947 320)  (947 320)  LC_0 Logic Functioning bit
 (38 0)  (948 320)  (948 320)  LC_0 Logic Functioning bit
 (39 0)  (949 320)  (949 320)  LC_0 Logic Functioning bit
 (41 0)  (951 320)  (951 320)  LC_0 Logic Functioning bit
 (43 0)  (953 320)  (953 320)  LC_0 Logic Functioning bit
 (22 1)  (932 321)  (932 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (933 321)  (933 321)  routing T_17_20.sp4_v_b_18 <X> T_17_20.lc_trk_g0_2
 (24 1)  (934 321)  (934 321)  routing T_17_20.sp4_v_b_18 <X> T_17_20.lc_trk_g0_2
 (30 1)  (940 321)  (940 321)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (36 1)  (946 321)  (946 321)  LC_0 Logic Functioning bit
 (37 1)  (947 321)  (947 321)  LC_0 Logic Functioning bit
 (38 1)  (948 321)  (948 321)  LC_0 Logic Functioning bit
 (39 1)  (949 321)  (949 321)  LC_0 Logic Functioning bit
 (41 1)  (951 321)  (951 321)  LC_0 Logic Functioning bit
 (43 1)  (953 321)  (953 321)  LC_0 Logic Functioning bit
 (27 4)  (937 324)  (937 324)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 324)  (939 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (942 324)  (942 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 324)  (943 324)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (944 324)  (944 324)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (946 324)  (946 324)  LC_2 Logic Functioning bit
 (38 4)  (948 324)  (948 324)  LC_2 Logic Functioning bit
 (51 4)  (961 324)  (961 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (932 325)  (932 325)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (934 325)  (934 325)  routing T_17_20.top_op_2 <X> T_17_20.lc_trk_g1_2
 (25 5)  (935 325)  (935 325)  routing T_17_20.top_op_2 <X> T_17_20.lc_trk_g1_2
 (26 5)  (936 325)  (936 325)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 325)  (939 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (940 325)  (940 325)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (941 325)  (941 325)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (27 8)  (937 328)  (937 328)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 328)  (939 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (942 328)  (942 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (943 328)  (943 328)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (944 328)  (944 328)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (946 328)  (946 328)  LC_4 Logic Functioning bit
 (38 8)  (948 328)  (948 328)  LC_4 Logic Functioning bit
 (26 9)  (936 329)  (936 329)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 329)  (939 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (940 329)  (940 329)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (51 9)  (961 329)  (961 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (963 329)  (963 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 12)  (918 332)  (918 332)  routing T_17_20.sp4_v_b_10 <X> T_17_20.sp4_h_r_10
 (9 12)  (919 332)  (919 332)  routing T_17_20.sp4_v_b_10 <X> T_17_20.sp4_h_r_10
 (15 13)  (925 333)  (925 333)  routing T_17_20.sp4_v_t_29 <X> T_17_20.lc_trk_g3_0
 (16 13)  (926 333)  (926 333)  routing T_17_20.sp4_v_t_29 <X> T_17_20.lc_trk_g3_0
 (17 13)  (927 333)  (927 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (932 333)  (932 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (933 333)  (933 333)  routing T_17_20.sp4_v_b_42 <X> T_17_20.lc_trk_g3_2
 (24 13)  (934 333)  (934 333)  routing T_17_20.sp4_v_b_42 <X> T_17_20.lc_trk_g3_2


LogicTile_18_20

 (11 6)  (975 326)  (975 326)  routing T_18_20.sp4_h_l_37 <X> T_18_20.sp4_v_t_40
 (3 7)  (967 327)  (967 327)  routing T_18_20.sp12_h_l_23 <X> T_18_20.sp12_v_t_23
 (8 7)  (972 327)  (972 327)  routing T_18_20.sp4_h_l_41 <X> T_18_20.sp4_v_t_41
 (6 8)  (970 328)  (970 328)  routing T_18_20.sp4_h_r_1 <X> T_18_20.sp4_v_b_6
 (5 10)  (969 330)  (969 330)  routing T_18_20.sp4_v_t_43 <X> T_18_20.sp4_h_l_43
 (6 11)  (970 331)  (970 331)  routing T_18_20.sp4_v_t_43 <X> T_18_20.sp4_h_l_43
 (8 13)  (972 333)  (972 333)  routing T_18_20.sp4_h_l_47 <X> T_18_20.sp4_v_b_10
 (9 13)  (973 333)  (973 333)  routing T_18_20.sp4_h_l_47 <X> T_18_20.sp4_v_b_10
 (4 14)  (968 334)  (968 334)  routing T_18_20.sp4_v_b_9 <X> T_18_20.sp4_v_t_44


RAM_Tile_19_20

 (7 0)  (1025 320)  (1025 320)  Ram config bit: MEMT_bram_cbit_1

 (11 1)  (1029 321)  (1029 321)  routing T_19_20.sp4_h_l_43 <X> T_19_20.sp4_h_r_2
 (13 1)  (1031 321)  (1031 321)  routing T_19_20.sp4_h_l_43 <X> T_19_20.sp4_h_r_2
 (19 1)  (1037 321)  (1037 321)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (1040 321)  (1040 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1041 321)  (1041 321)  routing T_19_20.sp4_h_r_2 <X> T_19_20.lc_trk_g0_2
 (24 1)  (1042 321)  (1042 321)  routing T_19_20.sp4_h_r_2 <X> T_19_20.lc_trk_g0_2
 (25 1)  (1043 321)  (1043 321)  routing T_19_20.sp4_h_r_2 <X> T_19_20.lc_trk_g0_2
 (0 2)  (1018 322)  (1018 322)  routing T_19_20.glb_netwk_7 <X> T_19_20.wire_bram/ram/WCLK
 (1 2)  (1019 322)  (1019 322)  routing T_19_20.glb_netwk_7 <X> T_19_20.wire_bram/ram/WCLK
 (2 2)  (1020 322)  (1020 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/WCLK
 (5 2)  (1023 322)  (1023 322)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_h_l_37
 (7 2)  (1025 322)  (1025 322)  Ram config bit: MEMT_bram_cbit_3

 (13 2)  (1031 322)  (1031 322)  routing T_19_20.sp4_h_r_2 <X> T_19_20.sp4_v_t_39
 (0 3)  (1018 323)  (1018 323)  routing T_19_20.glb_netwk_7 <X> T_19_20.wire_bram/ram/WCLK
 (6 3)  (1024 323)  (1024 323)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_h_l_37
 (12 3)  (1030 323)  (1030 323)  routing T_19_20.sp4_h_r_2 <X> T_19_20.sp4_v_t_39
 (1 4)  (1019 324)  (1019 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1025 324)  (1025 324)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (27 4)  (1045 324)  (1045 324)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_bram/ram/WDATA_5
 (28 4)  (1046 324)  (1046 324)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_bram/ram/WDATA_5
 (29 4)  (1047 324)  (1047 324)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (1 5)  (1019 325)  (1019 325)  routing T_19_20.lc_trk_g0_2 <X> T_19_20.wire_bram/ram/WCLKE
 (7 5)  (1025 325)  (1025 325)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (30 5)  (1048 325)  (1048 325)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_bram/ram/WDATA_5
 (39 5)  (1057 325)  (1057 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (7 6)  (1025 326)  (1025 326)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (15 6)  (1033 326)  (1033 326)  routing T_19_20.sp4_v_t_8 <X> T_19_20.lc_trk_g1_5
 (16 6)  (1034 326)  (1034 326)  routing T_19_20.sp4_v_t_8 <X> T_19_20.lc_trk_g1_5
 (17 6)  (1035 326)  (1035 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (7 7)  (1025 327)  (1025 327)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (22 8)  (1040 328)  (1040 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (1039 329)  (1039 329)  routing T_19_20.sp4_r_v_b_35 <X> T_19_20.lc_trk_g2_3
 (8 10)  (1026 330)  (1026 330)  routing T_19_20.sp4_v_t_42 <X> T_19_20.sp4_h_l_42
 (9 10)  (1027 330)  (1027 330)  routing T_19_20.sp4_v_t_42 <X> T_19_20.sp4_h_l_42
 (4 11)  (1022 331)  (1022 331)  routing T_19_20.sp4_v_b_1 <X> T_19_20.sp4_h_l_43
 (25 12)  (1043 332)  (1043 332)  routing T_19_20.sp4_h_r_34 <X> T_19_20.lc_trk_g3_2
 (28 12)  (1046 332)  (1046 332)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_bram/ram/WDATA_1
 (29 12)  (1047 332)  (1047 332)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_1
 (22 13)  (1040 333)  (1040 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1041 333)  (1041 333)  routing T_19_20.sp4_h_r_34 <X> T_19_20.lc_trk_g3_2
 (24 13)  (1042 333)  (1042 333)  routing T_19_20.sp4_h_r_34 <X> T_19_20.lc_trk_g3_2
 (30 13)  (1048 333)  (1048 333)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_bram/ram/WDATA_1
 (36 13)  (1054 333)  (1054 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_1 sp4_h_r_12
 (1 14)  (1019 334)  (1019 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (5 14)  (1023 334)  (1023 334)  routing T_19_20.sp4_v_t_38 <X> T_19_20.sp4_h_l_44
 (8 14)  (1026 334)  (1026 334)  routing T_19_20.sp4_v_t_41 <X> T_19_20.sp4_h_l_47
 (9 14)  (1027 334)  (1027 334)  routing T_19_20.sp4_v_t_41 <X> T_19_20.sp4_h_l_47
 (10 14)  (1028 334)  (1028 334)  routing T_19_20.sp4_v_t_41 <X> T_19_20.sp4_h_l_47
 (13 14)  (1031 334)  (1031 334)  routing T_19_20.sp4_v_b_11 <X> T_19_20.sp4_v_t_46
 (0 15)  (1018 335)  (1018 335)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_bram/ram/WE
 (1 15)  (1019 335)  (1019 335)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_bram/ram/WE
 (4 15)  (1022 335)  (1022 335)  routing T_19_20.sp4_v_t_38 <X> T_19_20.sp4_h_l_44
 (6 15)  (1024 335)  (1024 335)  routing T_19_20.sp4_v_t_38 <X> T_19_20.sp4_h_l_44
 (9 15)  (1027 335)  (1027 335)  routing T_19_20.sp4_v_b_2 <X> T_19_20.sp4_v_t_47
 (10 15)  (1028 335)  (1028 335)  routing T_19_20.sp4_v_b_2 <X> T_19_20.sp4_v_t_47


IpCon_Tile_25_20

 (36 0)  (1366 320)  (1366 320)  LC_0 Logic Functioning bit
 (37 0)  (1367 320)  (1367 320)  LC_0 Logic Functioning bit
 (42 0)  (1372 320)  (1372 320)  LC_0 Logic Functioning bit
 (43 0)  (1373 320)  (1373 320)  LC_0 Logic Functioning bit
 (50 0)  (1380 320)  (1380 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 321)  (1366 321)  LC_0 Logic Functioning bit
 (37 1)  (1367 321)  (1367 321)  LC_0 Logic Functioning bit
 (42 1)  (1372 321)  (1372 321)  LC_0 Logic Functioning bit
 (43 1)  (1373 321)  (1373 321)  LC_0 Logic Functioning bit
 (36 2)  (1366 322)  (1366 322)  LC_1 Logic Functioning bit
 (37 2)  (1367 322)  (1367 322)  LC_1 Logic Functioning bit
 (42 2)  (1372 322)  (1372 322)  LC_1 Logic Functioning bit
 (43 2)  (1373 322)  (1373 322)  LC_1 Logic Functioning bit
 (50 2)  (1380 322)  (1380 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 323)  (1366 323)  LC_1 Logic Functioning bit
 (37 3)  (1367 323)  (1367 323)  LC_1 Logic Functioning bit
 (42 3)  (1372 323)  (1372 323)  LC_1 Logic Functioning bit
 (43 3)  (1373 323)  (1373 323)  LC_1 Logic Functioning bit
 (36 4)  (1366 324)  (1366 324)  LC_2 Logic Functioning bit
 (37 4)  (1367 324)  (1367 324)  LC_2 Logic Functioning bit
 (42 4)  (1372 324)  (1372 324)  LC_2 Logic Functioning bit
 (43 4)  (1373 324)  (1373 324)  LC_2 Logic Functioning bit
 (50 4)  (1380 324)  (1380 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 325)  (1366 325)  LC_2 Logic Functioning bit
 (37 5)  (1367 325)  (1367 325)  LC_2 Logic Functioning bit
 (42 5)  (1372 325)  (1372 325)  LC_2 Logic Functioning bit
 (43 5)  (1373 325)  (1373 325)  LC_2 Logic Functioning bit
 (36 6)  (1366 326)  (1366 326)  LC_3 Logic Functioning bit
 (37 6)  (1367 326)  (1367 326)  LC_3 Logic Functioning bit
 (42 6)  (1372 326)  (1372 326)  LC_3 Logic Functioning bit
 (43 6)  (1373 326)  (1373 326)  LC_3 Logic Functioning bit
 (50 6)  (1380 326)  (1380 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 327)  (1366 327)  LC_3 Logic Functioning bit
 (37 7)  (1367 327)  (1367 327)  LC_3 Logic Functioning bit
 (42 7)  (1372 327)  (1372 327)  LC_3 Logic Functioning bit
 (43 7)  (1373 327)  (1373 327)  LC_3 Logic Functioning bit
 (36 8)  (1366 328)  (1366 328)  LC_4 Logic Functioning bit
 (37 8)  (1367 328)  (1367 328)  LC_4 Logic Functioning bit
 (42 8)  (1372 328)  (1372 328)  LC_4 Logic Functioning bit
 (43 8)  (1373 328)  (1373 328)  LC_4 Logic Functioning bit
 (50 8)  (1380 328)  (1380 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 329)  (1366 329)  LC_4 Logic Functioning bit
 (37 9)  (1367 329)  (1367 329)  LC_4 Logic Functioning bit
 (42 9)  (1372 329)  (1372 329)  LC_4 Logic Functioning bit
 (43 9)  (1373 329)  (1373 329)  LC_4 Logic Functioning bit
 (36 10)  (1366 330)  (1366 330)  LC_5 Logic Functioning bit
 (37 10)  (1367 330)  (1367 330)  LC_5 Logic Functioning bit
 (42 10)  (1372 330)  (1372 330)  LC_5 Logic Functioning bit
 (43 10)  (1373 330)  (1373 330)  LC_5 Logic Functioning bit
 (50 10)  (1380 330)  (1380 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 331)  (1366 331)  LC_5 Logic Functioning bit
 (37 11)  (1367 331)  (1367 331)  LC_5 Logic Functioning bit
 (42 11)  (1372 331)  (1372 331)  LC_5 Logic Functioning bit
 (43 11)  (1373 331)  (1373 331)  LC_5 Logic Functioning bit
 (36 12)  (1366 332)  (1366 332)  LC_6 Logic Functioning bit
 (37 12)  (1367 332)  (1367 332)  LC_6 Logic Functioning bit
 (42 12)  (1372 332)  (1372 332)  LC_6 Logic Functioning bit
 (43 12)  (1373 332)  (1373 332)  LC_6 Logic Functioning bit
 (50 12)  (1380 332)  (1380 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 333)  (1366 333)  LC_6 Logic Functioning bit
 (37 13)  (1367 333)  (1367 333)  LC_6 Logic Functioning bit
 (42 13)  (1372 333)  (1372 333)  LC_6 Logic Functioning bit
 (43 13)  (1373 333)  (1373 333)  LC_6 Logic Functioning bit
 (36 14)  (1366 334)  (1366 334)  LC_7 Logic Functioning bit
 (37 14)  (1367 334)  (1367 334)  LC_7 Logic Functioning bit
 (42 14)  (1372 334)  (1372 334)  LC_7 Logic Functioning bit
 (43 14)  (1373 334)  (1373 334)  LC_7 Logic Functioning bit
 (50 14)  (1380 334)  (1380 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 335)  (1366 335)  LC_7 Logic Functioning bit
 (37 15)  (1367 335)  (1367 335)  LC_7 Logic Functioning bit
 (42 15)  (1372 335)  (1372 335)  LC_7 Logic Functioning bit
 (43 15)  (1373 335)  (1373 335)  LC_7 Logic Functioning bit


IpCon_Tile_0_19

 (36 0)  (36 304)  (36 304)  LC_0 Logic Functioning bit
 (37 0)  (37 304)  (37 304)  LC_0 Logic Functioning bit
 (42 0)  (42 304)  (42 304)  LC_0 Logic Functioning bit
 (43 0)  (43 304)  (43 304)  LC_0 Logic Functioning bit
 (50 0)  (50 304)  (50 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 305)  (36 305)  LC_0 Logic Functioning bit
 (37 1)  (37 305)  (37 305)  LC_0 Logic Functioning bit
 (42 1)  (42 305)  (42 305)  LC_0 Logic Functioning bit
 (43 1)  (43 305)  (43 305)  LC_0 Logic Functioning bit
 (36 2)  (36 306)  (36 306)  LC_1 Logic Functioning bit
 (37 2)  (37 306)  (37 306)  LC_1 Logic Functioning bit
 (42 2)  (42 306)  (42 306)  LC_1 Logic Functioning bit
 (43 2)  (43 306)  (43 306)  LC_1 Logic Functioning bit
 (50 2)  (50 306)  (50 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 307)  (36 307)  LC_1 Logic Functioning bit
 (37 3)  (37 307)  (37 307)  LC_1 Logic Functioning bit
 (42 3)  (42 307)  (42 307)  LC_1 Logic Functioning bit
 (43 3)  (43 307)  (43 307)  LC_1 Logic Functioning bit
 (36 4)  (36 308)  (36 308)  LC_2 Logic Functioning bit
 (37 4)  (37 308)  (37 308)  LC_2 Logic Functioning bit
 (42 4)  (42 308)  (42 308)  LC_2 Logic Functioning bit
 (43 4)  (43 308)  (43 308)  LC_2 Logic Functioning bit
 (50 4)  (50 308)  (50 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 309)  (36 309)  LC_2 Logic Functioning bit
 (37 5)  (37 309)  (37 309)  LC_2 Logic Functioning bit
 (42 5)  (42 309)  (42 309)  LC_2 Logic Functioning bit
 (43 5)  (43 309)  (43 309)  LC_2 Logic Functioning bit
 (36 6)  (36 310)  (36 310)  LC_3 Logic Functioning bit
 (37 6)  (37 310)  (37 310)  LC_3 Logic Functioning bit
 (42 6)  (42 310)  (42 310)  LC_3 Logic Functioning bit
 (43 6)  (43 310)  (43 310)  LC_3 Logic Functioning bit
 (50 6)  (50 310)  (50 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 311)  (36 311)  LC_3 Logic Functioning bit
 (37 7)  (37 311)  (37 311)  LC_3 Logic Functioning bit
 (42 7)  (42 311)  (42 311)  LC_3 Logic Functioning bit
 (43 7)  (43 311)  (43 311)  LC_3 Logic Functioning bit
 (36 8)  (36 312)  (36 312)  LC_4 Logic Functioning bit
 (37 8)  (37 312)  (37 312)  LC_4 Logic Functioning bit
 (42 8)  (42 312)  (42 312)  LC_4 Logic Functioning bit
 (43 8)  (43 312)  (43 312)  LC_4 Logic Functioning bit
 (50 8)  (50 312)  (50 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 313)  (36 313)  LC_4 Logic Functioning bit
 (37 9)  (37 313)  (37 313)  LC_4 Logic Functioning bit
 (42 9)  (42 313)  (42 313)  LC_4 Logic Functioning bit
 (43 9)  (43 313)  (43 313)  LC_4 Logic Functioning bit
 (36 10)  (36 314)  (36 314)  LC_5 Logic Functioning bit
 (37 10)  (37 314)  (37 314)  LC_5 Logic Functioning bit
 (42 10)  (42 314)  (42 314)  LC_5 Logic Functioning bit
 (43 10)  (43 314)  (43 314)  LC_5 Logic Functioning bit
 (50 10)  (50 314)  (50 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 315)  (36 315)  LC_5 Logic Functioning bit
 (37 11)  (37 315)  (37 315)  LC_5 Logic Functioning bit
 (42 11)  (42 315)  (42 315)  LC_5 Logic Functioning bit
 (43 11)  (43 315)  (43 315)  LC_5 Logic Functioning bit
 (36 12)  (36 316)  (36 316)  LC_6 Logic Functioning bit
 (37 12)  (37 316)  (37 316)  LC_6 Logic Functioning bit
 (42 12)  (42 316)  (42 316)  LC_6 Logic Functioning bit
 (43 12)  (43 316)  (43 316)  LC_6 Logic Functioning bit
 (50 12)  (50 316)  (50 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 317)  (36 317)  LC_6 Logic Functioning bit
 (37 13)  (37 317)  (37 317)  LC_6 Logic Functioning bit
 (42 13)  (42 317)  (42 317)  LC_6 Logic Functioning bit
 (43 13)  (43 317)  (43 317)  LC_6 Logic Functioning bit
 (36 14)  (36 318)  (36 318)  LC_7 Logic Functioning bit
 (37 14)  (37 318)  (37 318)  LC_7 Logic Functioning bit
 (42 14)  (42 318)  (42 318)  LC_7 Logic Functioning bit
 (43 14)  (43 318)  (43 318)  LC_7 Logic Functioning bit
 (50 14)  (50 318)  (50 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 319)  (36 319)  LC_7 Logic Functioning bit
 (37 15)  (37 319)  (37 319)  LC_7 Logic Functioning bit
 (42 15)  (42 319)  (42 319)  LC_7 Logic Functioning bit
 (43 15)  (43 319)  (43 319)  LC_7 Logic Functioning bit


RAM_Tile_6_19

 (19 11)  (343 315)  (343 315)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_t_18 sp4_v_t_11


LogicTile_11_19

 (10 8)  (592 312)  (592 312)  routing T_11_19.sp4_v_t_39 <X> T_11_19.sp4_h_r_7
 (19 12)  (601 316)  (601 316)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_13_19

 (15 0)  (709 304)  (709 304)  routing T_13_19.sp4_h_r_9 <X> T_13_19.lc_trk_g0_1
 (16 0)  (710 304)  (710 304)  routing T_13_19.sp4_h_r_9 <X> T_13_19.lc_trk_g0_1
 (17 0)  (711 304)  (711 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (712 304)  (712 304)  routing T_13_19.sp4_h_r_9 <X> T_13_19.lc_trk_g0_1
 (21 0)  (715 304)  (715 304)  routing T_13_19.sp4_h_r_11 <X> T_13_19.lc_trk_g0_3
 (22 0)  (716 304)  (716 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (717 304)  (717 304)  routing T_13_19.sp4_h_r_11 <X> T_13_19.lc_trk_g0_3
 (24 0)  (718 304)  (718 304)  routing T_13_19.sp4_h_r_11 <X> T_13_19.lc_trk_g0_3
 (29 0)  (723 304)  (723 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (724 304)  (724 304)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (726 304)  (726 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (729 304)  (729 304)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_0
 (36 0)  (730 304)  (730 304)  LC_0 Logic Functioning bit
 (39 0)  (733 304)  (733 304)  LC_0 Logic Functioning bit
 (40 0)  (734 304)  (734 304)  LC_0 Logic Functioning bit
 (41 0)  (735 304)  (735 304)  LC_0 Logic Functioning bit
 (44 0)  (738 304)  (738 304)  LC_0 Logic Functioning bit
 (27 1)  (721 305)  (721 305)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 305)  (723 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (726 305)  (726 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (728 305)  (728 305)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_0
 (35 1)  (729 305)  (729 305)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_0
 (36 1)  (730 305)  (730 305)  LC_0 Logic Functioning bit
 (39 1)  (733 305)  (733 305)  LC_0 Logic Functioning bit
 (42 1)  (736 305)  (736 305)  LC_0 Logic Functioning bit
 (43 1)  (737 305)  (737 305)  LC_0 Logic Functioning bit
 (47 1)  (741 305)  (741 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (742 305)  (742 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (743 305)  (743 305)  Carry_In_Mux bit 

 (15 2)  (709 306)  (709 306)  routing T_13_19.sp12_h_r_5 <X> T_13_19.lc_trk_g0_5
 (17 2)  (711 306)  (711 306)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (712 306)  (712 306)  routing T_13_19.sp12_h_r_5 <X> T_13_19.lc_trk_g0_5
 (22 2)  (716 306)  (716 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (717 306)  (717 306)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (24 2)  (718 306)  (718 306)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (27 2)  (721 306)  (721 306)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 306)  (723 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (726 306)  (726 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (730 306)  (730 306)  LC_1 Logic Functioning bit
 (39 2)  (733 306)  (733 306)  LC_1 Logic Functioning bit
 (40 2)  (734 306)  (734 306)  LC_1 Logic Functioning bit
 (41 2)  (735 306)  (735 306)  LC_1 Logic Functioning bit
 (44 2)  (738 306)  (738 306)  LC_1 Logic Functioning bit
 (46 2)  (740 306)  (740 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (8 3)  (702 307)  (702 307)  routing T_13_19.sp4_h_r_1 <X> T_13_19.sp4_v_t_36
 (9 3)  (703 307)  (703 307)  routing T_13_19.sp4_h_r_1 <X> T_13_19.sp4_v_t_36
 (18 3)  (712 307)  (712 307)  routing T_13_19.sp12_h_r_5 <X> T_13_19.lc_trk_g0_5
 (21 3)  (715 307)  (715 307)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (22 3)  (716 307)  (716 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (717 307)  (717 307)  routing T_13_19.sp4_h_r_6 <X> T_13_19.lc_trk_g0_6
 (24 3)  (718 307)  (718 307)  routing T_13_19.sp4_h_r_6 <X> T_13_19.lc_trk_g0_6
 (25 3)  (719 307)  (719 307)  routing T_13_19.sp4_h_r_6 <X> T_13_19.lc_trk_g0_6
 (29 3)  (723 307)  (723 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (724 307)  (724 307)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (726 307)  (726 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (727 307)  (727 307)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.input_2_1
 (36 3)  (730 307)  (730 307)  LC_1 Logic Functioning bit
 (39 3)  (733 307)  (733 307)  LC_1 Logic Functioning bit
 (42 3)  (736 307)  (736 307)  LC_1 Logic Functioning bit
 (43 3)  (737 307)  (737 307)  LC_1 Logic Functioning bit
 (48 3)  (742 307)  (742 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (12 4)  (706 308)  (706 308)  routing T_13_19.sp4_v_b_5 <X> T_13_19.sp4_h_r_5
 (15 4)  (709 308)  (709 308)  routing T_13_19.sp4_h_r_9 <X> T_13_19.lc_trk_g1_1
 (16 4)  (710 308)  (710 308)  routing T_13_19.sp4_h_r_9 <X> T_13_19.lc_trk_g1_1
 (17 4)  (711 308)  (711 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (712 308)  (712 308)  routing T_13_19.sp4_h_r_9 <X> T_13_19.lc_trk_g1_1
 (22 4)  (716 308)  (716 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (717 308)  (717 308)  routing T_13_19.sp4_h_r_3 <X> T_13_19.lc_trk_g1_3
 (24 4)  (718 308)  (718 308)  routing T_13_19.sp4_h_r_3 <X> T_13_19.lc_trk_g1_3
 (29 4)  (723 308)  (723 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 308)  (724 308)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (726 308)  (726 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (730 308)  (730 308)  LC_2 Logic Functioning bit
 (39 4)  (733 308)  (733 308)  LC_2 Logic Functioning bit
 (40 4)  (734 308)  (734 308)  LC_2 Logic Functioning bit
 (41 4)  (735 308)  (735 308)  LC_2 Logic Functioning bit
 (44 4)  (738 308)  (738 308)  LC_2 Logic Functioning bit
 (51 4)  (745 308)  (745 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (11 5)  (705 309)  (705 309)  routing T_13_19.sp4_v_b_5 <X> T_13_19.sp4_h_r_5
 (17 5)  (711 309)  (711 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (715 309)  (715 309)  routing T_13_19.sp4_h_r_3 <X> T_13_19.lc_trk_g1_3
 (22 5)  (716 309)  (716 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (717 309)  (717 309)  routing T_13_19.sp4_h_r_2 <X> T_13_19.lc_trk_g1_2
 (24 5)  (718 309)  (718 309)  routing T_13_19.sp4_h_r_2 <X> T_13_19.lc_trk_g1_2
 (25 5)  (719 309)  (719 309)  routing T_13_19.sp4_h_r_2 <X> T_13_19.lc_trk_g1_2
 (27 5)  (721 309)  (721 309)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 309)  (723 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (724 309)  (724 309)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (726 309)  (726 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (727 309)  (727 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.input_2_2
 (34 5)  (728 309)  (728 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.input_2_2
 (35 5)  (729 309)  (729 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.input_2_2
 (36 5)  (730 309)  (730 309)  LC_2 Logic Functioning bit
 (39 5)  (733 309)  (733 309)  LC_2 Logic Functioning bit
 (42 5)  (736 309)  (736 309)  LC_2 Logic Functioning bit
 (43 5)  (737 309)  (737 309)  LC_2 Logic Functioning bit
 (48 5)  (742 309)  (742 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (716 310)  (716 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (719 310)  (719 310)  routing T_13_19.sp4_h_r_14 <X> T_13_19.lc_trk_g1_6
 (28 6)  (722 310)  (722 310)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 310)  (723 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (726 310)  (726 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (730 310)  (730 310)  LC_3 Logic Functioning bit
 (39 6)  (733 310)  (733 310)  LC_3 Logic Functioning bit
 (40 6)  (734 310)  (734 310)  LC_3 Logic Functioning bit
 (41 6)  (735 310)  (735 310)  LC_3 Logic Functioning bit
 (44 6)  (738 310)  (738 310)  LC_3 Logic Functioning bit
 (22 7)  (716 311)  (716 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (717 311)  (717 311)  routing T_13_19.sp4_h_r_14 <X> T_13_19.lc_trk_g1_6
 (24 7)  (718 311)  (718 311)  routing T_13_19.sp4_h_r_14 <X> T_13_19.lc_trk_g1_6
 (29 7)  (723 311)  (723 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (726 311)  (726 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (729 311)  (729 311)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.input_2_3
 (36 7)  (730 311)  (730 311)  LC_3 Logic Functioning bit
 (39 7)  (733 311)  (733 311)  LC_3 Logic Functioning bit
 (42 7)  (736 311)  (736 311)  LC_3 Logic Functioning bit
 (43 7)  (737 311)  (737 311)  LC_3 Logic Functioning bit
 (48 7)  (742 311)  (742 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (747 311)  (747 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (711 312)  (711 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (28 8)  (722 312)  (722 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (723 312)  (723 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (724 312)  (724 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (726 312)  (726 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (730 312)  (730 312)  LC_4 Logic Functioning bit
 (39 8)  (733 312)  (733 312)  LC_4 Logic Functioning bit
 (40 8)  (734 312)  (734 312)  LC_4 Logic Functioning bit
 (41 8)  (735 312)  (735 312)  LC_4 Logic Functioning bit
 (44 8)  (738 312)  (738 312)  LC_4 Logic Functioning bit
 (46 8)  (740 312)  (740 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (17 9)  (711 313)  (711 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (716 313)  (716 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (721 313)  (721 313)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 313)  (723 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (726 313)  (726 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (727 313)  (727 313)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.input_2_4
 (35 9)  (729 313)  (729 313)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.input_2_4
 (36 9)  (730 313)  (730 313)  LC_4 Logic Functioning bit
 (39 9)  (733 313)  (733 313)  LC_4 Logic Functioning bit
 (42 9)  (736 313)  (736 313)  LC_4 Logic Functioning bit
 (43 9)  (737 313)  (737 313)  LC_4 Logic Functioning bit
 (51 9)  (745 313)  (745 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (13 10)  (707 314)  (707 314)  routing T_13_19.sp4_h_r_8 <X> T_13_19.sp4_v_t_45
 (15 10)  (709 314)  (709 314)  routing T_13_19.sp4_h_l_24 <X> T_13_19.lc_trk_g2_5
 (16 10)  (710 314)  (710 314)  routing T_13_19.sp4_h_l_24 <X> T_13_19.lc_trk_g2_5
 (17 10)  (711 314)  (711 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (712 314)  (712 314)  routing T_13_19.sp4_h_l_24 <X> T_13_19.lc_trk_g2_5
 (28 10)  (722 314)  (722 314)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 314)  (723 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (724 314)  (724 314)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (726 314)  (726 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (729 314)  (729 314)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_5
 (36 10)  (730 314)  (730 314)  LC_5 Logic Functioning bit
 (39 10)  (733 314)  (733 314)  LC_5 Logic Functioning bit
 (40 10)  (734 314)  (734 314)  LC_5 Logic Functioning bit
 (41 10)  (735 314)  (735 314)  LC_5 Logic Functioning bit
 (44 10)  (738 314)  (738 314)  LC_5 Logic Functioning bit
 (46 10)  (740 314)  (740 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (12 11)  (706 315)  (706 315)  routing T_13_19.sp4_h_r_8 <X> T_13_19.sp4_v_t_45
 (17 11)  (711 315)  (711 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (716 315)  (716 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (723 315)  (723 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (726 315)  (726 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (728 315)  (728 315)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_5
 (35 11)  (729 315)  (729 315)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_5
 (36 11)  (730 315)  (730 315)  LC_5 Logic Functioning bit
 (39 11)  (733 315)  (733 315)  LC_5 Logic Functioning bit
 (42 11)  (736 315)  (736 315)  LC_5 Logic Functioning bit
 (43 11)  (737 315)  (737 315)  LC_5 Logic Functioning bit
 (22 12)  (716 316)  (716 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (717 316)  (717 316)  routing T_13_19.sp4_h_r_27 <X> T_13_19.lc_trk_g3_3
 (24 12)  (718 316)  (718 316)  routing T_13_19.sp4_h_r_27 <X> T_13_19.lc_trk_g3_3
 (27 12)  (721 316)  (721 316)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 316)  (723 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (726 316)  (726 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (729 316)  (729 316)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_6
 (36 12)  (730 316)  (730 316)  LC_6 Logic Functioning bit
 (39 12)  (733 316)  (733 316)  LC_6 Logic Functioning bit
 (40 12)  (734 316)  (734 316)  LC_6 Logic Functioning bit
 (41 12)  (735 316)  (735 316)  LC_6 Logic Functioning bit
 (44 12)  (738 316)  (738 316)  LC_6 Logic Functioning bit
 (10 13)  (704 317)  (704 317)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_v_b_10
 (21 13)  (715 317)  (715 317)  routing T_13_19.sp4_h_r_27 <X> T_13_19.lc_trk_g3_3
 (27 13)  (721 317)  (721 317)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 317)  (723 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (724 317)  (724 317)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (726 317)  (726 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (727 317)  (727 317)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_6
 (35 13)  (729 317)  (729 317)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_6
 (36 13)  (730 317)  (730 317)  LC_6 Logic Functioning bit
 (39 13)  (733 317)  (733 317)  LC_6 Logic Functioning bit
 (42 13)  (736 317)  (736 317)  LC_6 Logic Functioning bit
 (43 13)  (737 317)  (737 317)  LC_6 Logic Functioning bit
 (46 13)  (740 317)  (740 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (745 317)  (745 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (29 14)  (723 318)  (723 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (724 318)  (724 318)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (726 318)  (726 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (730 318)  (730 318)  LC_7 Logic Functioning bit
 (39 14)  (733 318)  (733 318)  LC_7 Logic Functioning bit
 (40 14)  (734 318)  (734 318)  LC_7 Logic Functioning bit
 (41 14)  (735 318)  (735 318)  LC_7 Logic Functioning bit
 (44 14)  (738 318)  (738 318)  LC_7 Logic Functioning bit
 (51 14)  (745 318)  (745 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (8 15)  (702 319)  (702 319)  routing T_13_19.sp4_h_r_4 <X> T_13_19.sp4_v_t_47
 (9 15)  (703 319)  (703 319)  routing T_13_19.sp4_h_r_4 <X> T_13_19.sp4_v_t_47
 (10 15)  (704 319)  (704 319)  routing T_13_19.sp4_h_r_4 <X> T_13_19.sp4_v_t_47
 (29 15)  (723 319)  (723 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (724 319)  (724 319)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (726 319)  (726 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (728 319)  (728 319)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.input_2_7
 (36 15)  (730 319)  (730 319)  LC_7 Logic Functioning bit
 (39 15)  (733 319)  (733 319)  LC_7 Logic Functioning bit
 (42 15)  (736 319)  (736 319)  LC_7 Logic Functioning bit
 (43 15)  (737 319)  (737 319)  LC_7 Logic Functioning bit
 (52 15)  (746 319)  (746 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_14_19

 (32 0)  (780 304)  (780 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (784 304)  (784 304)  LC_0 Logic Functioning bit
 (37 0)  (785 304)  (785 304)  LC_0 Logic Functioning bit
 (38 0)  (786 304)  (786 304)  LC_0 Logic Functioning bit
 (39 0)  (787 304)  (787 304)  LC_0 Logic Functioning bit
 (45 0)  (793 304)  (793 304)  LC_0 Logic Functioning bit
 (36 1)  (784 305)  (784 305)  LC_0 Logic Functioning bit
 (37 1)  (785 305)  (785 305)  LC_0 Logic Functioning bit
 (38 1)  (786 305)  (786 305)  LC_0 Logic Functioning bit
 (39 1)  (787 305)  (787 305)  LC_0 Logic Functioning bit
 (49 1)  (797 305)  (797 305)  Carry_In_Mux bit 

 (51 1)  (799 305)  (799 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (748 306)  (748 306)  routing T_14_19.glb_netwk_7 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (749 306)  (749 306)  routing T_14_19.glb_netwk_7 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (750 306)  (750 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (748 307)  (748 307)  routing T_14_19.glb_netwk_7 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (0 4)  (748 308)  (748 308)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (1 4)  (749 308)  (749 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (753 308)  (753 308)  routing T_14_19.sp4_v_b_3 <X> T_14_19.sp4_h_r_3
 (8 4)  (756 308)  (756 308)  routing T_14_19.sp4_v_b_10 <X> T_14_19.sp4_h_r_4
 (9 4)  (757 308)  (757 308)  routing T_14_19.sp4_v_b_10 <X> T_14_19.sp4_h_r_4
 (10 4)  (758 308)  (758 308)  routing T_14_19.sp4_v_b_10 <X> T_14_19.sp4_h_r_4
 (11 4)  (759 308)  (759 308)  routing T_14_19.sp4_h_r_0 <X> T_14_19.sp4_v_b_5
 (1 5)  (749 309)  (749 309)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (6 5)  (754 309)  (754 309)  routing T_14_19.sp4_v_b_3 <X> T_14_19.sp4_h_r_3
 (17 6)  (765 310)  (765 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (766 311)  (766 311)  routing T_14_19.sp4_r_v_b_29 <X> T_14_19.lc_trk_g1_5
 (8 8)  (756 312)  (756 312)  routing T_14_19.sp4_v_b_7 <X> T_14_19.sp4_h_r_7
 (9 8)  (757 312)  (757 312)  routing T_14_19.sp4_v_b_7 <X> T_14_19.sp4_h_r_7
 (12 8)  (760 312)  (760 312)  routing T_14_19.sp4_v_b_8 <X> T_14_19.sp4_h_r_8
 (25 8)  (773 312)  (773 312)  routing T_14_19.sp4_v_t_23 <X> T_14_19.lc_trk_g2_2
 (11 9)  (759 313)  (759 313)  routing T_14_19.sp4_v_b_8 <X> T_14_19.sp4_h_r_8
 (22 9)  (770 313)  (770 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (771 313)  (771 313)  routing T_14_19.sp4_v_t_23 <X> T_14_19.lc_trk_g2_2
 (25 9)  (773 313)  (773 313)  routing T_14_19.sp4_v_t_23 <X> T_14_19.lc_trk_g2_2
 (1 14)  (749 318)  (749 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (748 319)  (748 319)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (749 319)  (749 319)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_7/s_r


LogicTile_15_19

 (15 0)  (817 304)  (817 304)  routing T_15_19.sp4_v_b_17 <X> T_15_19.lc_trk_g0_1
 (16 0)  (818 304)  (818 304)  routing T_15_19.sp4_v_b_17 <X> T_15_19.lc_trk_g0_1
 (17 0)  (819 304)  (819 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (824 304)  (824 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (825 304)  (825 304)  routing T_15_19.sp4_v_b_19 <X> T_15_19.lc_trk_g0_3
 (24 0)  (826 304)  (826 304)  routing T_15_19.sp4_v_b_19 <X> T_15_19.lc_trk_g0_3
 (26 0)  (828 304)  (828 304)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (829 304)  (829 304)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 304)  (831 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (833 304)  (833 304)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 304)  (834 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (838 304)  (838 304)  LC_0 Logic Functioning bit
 (37 0)  (839 304)  (839 304)  LC_0 Logic Functioning bit
 (38 0)  (840 304)  (840 304)  LC_0 Logic Functioning bit
 (39 0)  (841 304)  (841 304)  LC_0 Logic Functioning bit
 (41 0)  (843 304)  (843 304)  LC_0 Logic Functioning bit
 (43 0)  (845 304)  (845 304)  LC_0 Logic Functioning bit
 (45 0)  (847 304)  (847 304)  LC_0 Logic Functioning bit
 (11 1)  (813 305)  (813 305)  routing T_15_19.sp4_h_l_39 <X> T_15_19.sp4_h_r_2
 (22 1)  (824 305)  (824 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (827 305)  (827 305)  routing T_15_19.sp4_r_v_b_33 <X> T_15_19.lc_trk_g0_2
 (27 1)  (829 305)  (829 305)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 305)  (831 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (832 305)  (832 305)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (838 305)  (838 305)  LC_0 Logic Functioning bit
 (43 1)  (845 305)  (845 305)  LC_0 Logic Functioning bit
 (51 1)  (853 305)  (853 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (802 306)  (802 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (803 306)  (803 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (804 306)  (804 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (13 2)  (815 306)  (815 306)  routing T_15_19.sp4_v_b_2 <X> T_15_19.sp4_v_t_39
 (16 2)  (818 306)  (818 306)  routing T_15_19.sp4_v_b_13 <X> T_15_19.lc_trk_g0_5
 (17 2)  (819 306)  (819 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (820 306)  (820 306)  routing T_15_19.sp4_v_b_13 <X> T_15_19.lc_trk_g0_5
 (21 2)  (823 306)  (823 306)  routing T_15_19.sp4_v_b_15 <X> T_15_19.lc_trk_g0_7
 (22 2)  (824 306)  (824 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (825 306)  (825 306)  routing T_15_19.sp4_v_b_15 <X> T_15_19.lc_trk_g0_7
 (28 2)  (830 306)  (830 306)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 306)  (831 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (834 306)  (834 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (836 306)  (836 306)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (839 306)  (839 306)  LC_1 Logic Functioning bit
 (41 2)  (843 306)  (843 306)  LC_1 Logic Functioning bit
 (42 2)  (844 306)  (844 306)  LC_1 Logic Functioning bit
 (47 2)  (849 306)  (849 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (852 306)  (852 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (802 307)  (802 307)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (5 3)  (807 307)  (807 307)  routing T_15_19.sp4_h_l_37 <X> T_15_19.sp4_v_t_37
 (14 3)  (816 307)  (816 307)  routing T_15_19.sp4_h_r_4 <X> T_15_19.lc_trk_g0_4
 (15 3)  (817 307)  (817 307)  routing T_15_19.sp4_h_r_4 <X> T_15_19.lc_trk_g0_4
 (16 3)  (818 307)  (818 307)  routing T_15_19.sp4_h_r_4 <X> T_15_19.lc_trk_g0_4
 (17 3)  (819 307)  (819 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (820 307)  (820 307)  routing T_15_19.sp4_v_b_13 <X> T_15_19.lc_trk_g0_5
 (21 3)  (823 307)  (823 307)  routing T_15_19.sp4_v_b_15 <X> T_15_19.lc_trk_g0_7
 (28 3)  (830 307)  (830 307)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 307)  (831 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (832 307)  (832 307)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (838 307)  (838 307)  LC_1 Logic Functioning bit
 (41 3)  (843 307)  (843 307)  LC_1 Logic Functioning bit
 (1 4)  (803 308)  (803 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (807 308)  (807 308)  routing T_15_19.sp4_v_b_9 <X> T_15_19.sp4_h_r_3
 (15 4)  (817 308)  (817 308)  routing T_15_19.sp4_h_l_4 <X> T_15_19.lc_trk_g1_1
 (16 4)  (818 308)  (818 308)  routing T_15_19.sp4_h_l_4 <X> T_15_19.lc_trk_g1_1
 (17 4)  (819 308)  (819 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (820 308)  (820 308)  routing T_15_19.sp4_h_l_4 <X> T_15_19.lc_trk_g1_1
 (26 4)  (828 308)  (828 308)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (829 308)  (829 308)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 308)  (831 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (832 308)  (832 308)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (833 308)  (833 308)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 308)  (834 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (838 308)  (838 308)  LC_2 Logic Functioning bit
 (37 4)  (839 308)  (839 308)  LC_2 Logic Functioning bit
 (38 4)  (840 308)  (840 308)  LC_2 Logic Functioning bit
 (39 4)  (841 308)  (841 308)  LC_2 Logic Functioning bit
 (41 4)  (843 308)  (843 308)  LC_2 Logic Functioning bit
 (43 4)  (845 308)  (845 308)  LC_2 Logic Functioning bit
 (45 4)  (847 308)  (847 308)  LC_2 Logic Functioning bit
 (46 4)  (848 308)  (848 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (853 308)  (853 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (803 309)  (803 309)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (4 5)  (806 309)  (806 309)  routing T_15_19.sp4_v_b_9 <X> T_15_19.sp4_h_r_3
 (5 5)  (807 309)  (807 309)  routing T_15_19.sp4_h_r_3 <X> T_15_19.sp4_v_b_3
 (6 5)  (808 309)  (808 309)  routing T_15_19.sp4_v_b_9 <X> T_15_19.sp4_h_r_3
 (18 5)  (820 309)  (820 309)  routing T_15_19.sp4_h_l_4 <X> T_15_19.lc_trk_g1_1
 (22 5)  (824 309)  (824 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (827 309)  (827 309)  routing T_15_19.sp4_r_v_b_26 <X> T_15_19.lc_trk_g1_2
 (27 5)  (829 309)  (829 309)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 309)  (831 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (833 309)  (833 309)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (838 309)  (838 309)  LC_2 Logic Functioning bit
 (43 5)  (845 309)  (845 309)  LC_2 Logic Functioning bit
 (51 5)  (853 309)  (853 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (806 310)  (806 310)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_v_t_38
 (6 6)  (808 310)  (808 310)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_v_t_38
 (12 6)  (814 310)  (814 310)  routing T_15_19.sp4_h_r_2 <X> T_15_19.sp4_h_l_40
 (14 6)  (816 310)  (816 310)  routing T_15_19.sp4_h_l_1 <X> T_15_19.lc_trk_g1_4
 (17 6)  (819 310)  (819 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (828 310)  (828 310)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (829 310)  (829 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (830 310)  (830 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 310)  (831 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 310)  (832 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (834 310)  (834 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (835 310)  (835 310)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (39 6)  (841 310)  (841 310)  LC_3 Logic Functioning bit
 (42 6)  (844 310)  (844 310)  LC_3 Logic Functioning bit
 (50 6)  (852 310)  (852 310)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (806 311)  (806 311)  routing T_15_19.sp4_v_b_10 <X> T_15_19.sp4_h_l_38
 (13 7)  (815 311)  (815 311)  routing T_15_19.sp4_h_r_2 <X> T_15_19.sp4_h_l_40
 (15 7)  (817 311)  (817 311)  routing T_15_19.sp4_h_l_1 <X> T_15_19.lc_trk_g1_4
 (16 7)  (818 311)  (818 311)  routing T_15_19.sp4_h_l_1 <X> T_15_19.lc_trk_g1_4
 (17 7)  (819 311)  (819 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (29 7)  (831 311)  (831 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (833 311)  (833 311)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (839 311)  (839 311)  LC_3 Logic Functioning bit
 (38 7)  (840 311)  (840 311)  LC_3 Logic Functioning bit
 (42 7)  (844 311)  (844 311)  LC_3 Logic Functioning bit
 (47 7)  (849 311)  (849 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (10 8)  (812 312)  (812 312)  routing T_15_19.sp4_v_t_39 <X> T_15_19.sp4_h_r_7
 (17 8)  (819 312)  (819 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (828 312)  (828 312)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (831 312)  (831 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (35 8)  (837 312)  (837 312)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.input_2_4
 (36 8)  (838 312)  (838 312)  LC_4 Logic Functioning bit
 (38 8)  (840 312)  (840 312)  LC_4 Logic Functioning bit
 (43 8)  (845 312)  (845 312)  LC_4 Logic Functioning bit
 (45 8)  (847 312)  (847 312)  LC_4 Logic Functioning bit
 (53 8)  (855 312)  (855 312)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (22 9)  (824 313)  (824 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (29 9)  (831 313)  (831 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (834 313)  (834 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (836 313)  (836 313)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.input_2_4
 (37 9)  (839 313)  (839 313)  LC_4 Logic Functioning bit
 (38 9)  (840 313)  (840 313)  LC_4 Logic Functioning bit
 (39 9)  (841 313)  (841 313)  LC_4 Logic Functioning bit
 (41 9)  (843 313)  (843 313)  LC_4 Logic Functioning bit
 (42 9)  (844 313)  (844 313)  LC_4 Logic Functioning bit
 (46 9)  (848 313)  (848 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 10)  (824 314)  (824 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (828 314)  (828 314)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (829 314)  (829 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (830 314)  (830 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 314)  (831 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (832 314)  (832 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (834 314)  (834 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (835 314)  (835 314)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (39 10)  (841 314)  (841 314)  LC_5 Logic Functioning bit
 (42 10)  (844 314)  (844 314)  LC_5 Logic Functioning bit
 (46 10)  (848 314)  (848 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (852 314)  (852 314)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (810 315)  (810 315)  routing T_15_19.sp4_h_l_42 <X> T_15_19.sp4_v_t_42
 (21 11)  (823 315)  (823 315)  routing T_15_19.sp4_r_v_b_39 <X> T_15_19.lc_trk_g2_7
 (26 11)  (828 315)  (828 315)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 315)  (831 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (833 315)  (833 315)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (839 315)  (839 315)  LC_5 Logic Functioning bit
 (38 11)  (840 315)  (840 315)  LC_5 Logic Functioning bit
 (42 11)  (844 315)  (844 315)  LC_5 Logic Functioning bit
 (8 12)  (810 316)  (810 316)  routing T_15_19.sp4_v_b_10 <X> T_15_19.sp4_h_r_10
 (9 12)  (811 316)  (811 316)  routing T_15_19.sp4_v_b_10 <X> T_15_19.sp4_h_r_10
 (11 12)  (813 316)  (813 316)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11
 (12 12)  (814 316)  (814 316)  routing T_15_19.sp4_h_l_45 <X> T_15_19.sp4_h_r_11
 (13 12)  (815 316)  (815 316)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11
 (26 12)  (828 316)  (828 316)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (830 316)  (830 316)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (831 316)  (831 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (832 316)  (832 316)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (834 316)  (834 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (838 316)  (838 316)  LC_6 Logic Functioning bit
 (37 12)  (839 316)  (839 316)  LC_6 Logic Functioning bit
 (38 12)  (840 316)  (840 316)  LC_6 Logic Functioning bit
 (39 12)  (841 316)  (841 316)  LC_6 Logic Functioning bit
 (41 12)  (843 316)  (843 316)  LC_6 Logic Functioning bit
 (43 12)  (845 316)  (845 316)  LC_6 Logic Functioning bit
 (45 12)  (847 316)  (847 316)  LC_6 Logic Functioning bit
 (52 12)  (854 316)  (854 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (12 13)  (814 317)  (814 317)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11
 (13 13)  (815 317)  (815 317)  routing T_15_19.sp4_h_l_45 <X> T_15_19.sp4_h_r_11
 (27 13)  (829 317)  (829 317)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 317)  (831 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (832 317)  (832 317)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (833 317)  (833 317)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (838 317)  (838 317)  LC_6 Logic Functioning bit
 (43 13)  (845 317)  (845 317)  LC_6 Logic Functioning bit
 (47 13)  (849 317)  (849 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (52 13)  (854 317)  (854 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (819 318)  (819 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (829 318)  (829 318)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (830 318)  (830 318)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 318)  (831 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 318)  (832 318)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (834 318)  (834 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (835 318)  (835 318)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (39 14)  (841 318)  (841 318)  LC_7 Logic Functioning bit
 (42 14)  (844 318)  (844 318)  LC_7 Logic Functioning bit
 (46 14)  (848 318)  (848 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (852 318)  (852 318)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (820 319)  (820 319)  routing T_15_19.sp4_r_v_b_45 <X> T_15_19.lc_trk_g3_5
 (29 15)  (831 319)  (831 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (833 319)  (833 319)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (839 319)  (839 319)  LC_7 Logic Functioning bit
 (38 15)  (840 319)  (840 319)  LC_7 Logic Functioning bit
 (42 15)  (844 319)  (844 319)  LC_7 Logic Functioning bit


LogicTile_16_19

 (15 0)  (871 304)  (871 304)  routing T_16_19.sp4_v_b_17 <X> T_16_19.lc_trk_g0_1
 (16 0)  (872 304)  (872 304)  routing T_16_19.sp4_v_b_17 <X> T_16_19.lc_trk_g0_1
 (17 0)  (873 304)  (873 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (881 304)  (881 304)  routing T_16_19.sp4_v_b_10 <X> T_16_19.lc_trk_g0_2
 (29 0)  (885 304)  (885 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (887 304)  (887 304)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (888 304)  (888 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (891 304)  (891 304)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.input_2_0
 (36 0)  (892 304)  (892 304)  LC_0 Logic Functioning bit
 (37 0)  (893 304)  (893 304)  LC_0 Logic Functioning bit
 (41 0)  (897 304)  (897 304)  LC_0 Logic Functioning bit
 (43 0)  (899 304)  (899 304)  LC_0 Logic Functioning bit
 (45 0)  (901 304)  (901 304)  LC_0 Logic Functioning bit
 (48 0)  (904 304)  (904 304)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (907 304)  (907 304)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (22 1)  (878 305)  (878 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (879 305)  (879 305)  routing T_16_19.sp4_v_b_10 <X> T_16_19.lc_trk_g0_2
 (25 1)  (881 305)  (881 305)  routing T_16_19.sp4_v_b_10 <X> T_16_19.lc_trk_g0_2
 (32 1)  (888 305)  (888 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (892 305)  (892 305)  LC_0 Logic Functioning bit
 (37 1)  (893 305)  (893 305)  LC_0 Logic Functioning bit
 (41 1)  (897 305)  (897 305)  LC_0 Logic Functioning bit
 (42 1)  (898 305)  (898 305)  LC_0 Logic Functioning bit
 (48 1)  (904 305)  (904 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (907 305)  (907 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (856 306)  (856 306)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (857 306)  (857 306)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (858 306)  (858 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (867 306)  (867 306)  routing T_16_19.sp4_h_l_44 <X> T_16_19.sp4_v_t_39
 (14 2)  (870 306)  (870 306)  routing T_16_19.sp4_h_l_9 <X> T_16_19.lc_trk_g0_4
 (16 2)  (872 306)  (872 306)  routing T_16_19.sp4_v_b_5 <X> T_16_19.lc_trk_g0_5
 (17 2)  (873 306)  (873 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (874 306)  (874 306)  routing T_16_19.sp4_v_b_5 <X> T_16_19.lc_trk_g0_5
 (21 2)  (877 306)  (877 306)  routing T_16_19.sp4_h_l_10 <X> T_16_19.lc_trk_g0_7
 (22 2)  (878 306)  (878 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (879 306)  (879 306)  routing T_16_19.sp4_h_l_10 <X> T_16_19.lc_trk_g0_7
 (24 2)  (880 306)  (880 306)  routing T_16_19.sp4_h_l_10 <X> T_16_19.lc_trk_g0_7
 (26 2)  (882 306)  (882 306)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (885 306)  (885 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (887 306)  (887 306)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (888 306)  (888 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (889 306)  (889 306)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (890 306)  (890 306)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (893 306)  (893 306)  LC_1 Logic Functioning bit
 (41 2)  (897 306)  (897 306)  LC_1 Logic Functioning bit
 (42 2)  (898 306)  (898 306)  LC_1 Logic Functioning bit
 (47 2)  (903 306)  (903 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (906 306)  (906 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (856 307)  (856 307)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (8 3)  (864 307)  (864 307)  routing T_16_19.sp4_h_l_36 <X> T_16_19.sp4_v_t_36
 (14 3)  (870 307)  (870 307)  routing T_16_19.sp4_h_l_9 <X> T_16_19.lc_trk_g0_4
 (15 3)  (871 307)  (871 307)  routing T_16_19.sp4_h_l_9 <X> T_16_19.lc_trk_g0_4
 (16 3)  (872 307)  (872 307)  routing T_16_19.sp4_h_l_9 <X> T_16_19.lc_trk_g0_4
 (17 3)  (873 307)  (873 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (877 307)  (877 307)  routing T_16_19.sp4_h_l_10 <X> T_16_19.lc_trk_g0_7
 (28 3)  (884 307)  (884 307)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 307)  (885 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (886 307)  (886 307)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (887 307)  (887 307)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (892 307)  (892 307)  LC_1 Logic Functioning bit
 (41 3)  (897 307)  (897 307)  LC_1 Logic Functioning bit
 (0 4)  (856 308)  (856 308)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (1 4)  (857 308)  (857 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (6 4)  (862 308)  (862 308)  routing T_16_19.sp4_v_t_37 <X> T_16_19.sp4_v_b_3
 (16 4)  (872 308)  (872 308)  routing T_16_19.sp4_v_b_9 <X> T_16_19.lc_trk_g1_1
 (17 4)  (873 308)  (873 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (874 308)  (874 308)  routing T_16_19.sp4_v_b_9 <X> T_16_19.lc_trk_g1_1
 (21 4)  (877 308)  (877 308)  routing T_16_19.sp4_h_r_11 <X> T_16_19.lc_trk_g1_3
 (22 4)  (878 308)  (878 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (879 308)  (879 308)  routing T_16_19.sp4_h_r_11 <X> T_16_19.lc_trk_g1_3
 (24 4)  (880 308)  (880 308)  routing T_16_19.sp4_h_r_11 <X> T_16_19.lc_trk_g1_3
 (29 4)  (885 308)  (885 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (886 308)  (886 308)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (887 308)  (887 308)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (888 308)  (888 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (892 308)  (892 308)  LC_2 Logic Functioning bit
 (37 4)  (893 308)  (893 308)  LC_2 Logic Functioning bit
 (41 4)  (897 308)  (897 308)  LC_2 Logic Functioning bit
 (43 4)  (899 308)  (899 308)  LC_2 Logic Functioning bit
 (45 4)  (901 308)  (901 308)  LC_2 Logic Functioning bit
 (48 4)  (904 308)  (904 308)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (907 308)  (907 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (856 309)  (856 309)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (1 5)  (857 309)  (857 309)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (5 5)  (861 309)  (861 309)  routing T_16_19.sp4_v_t_37 <X> T_16_19.sp4_v_b_3
 (18 5)  (874 309)  (874 309)  routing T_16_19.sp4_v_b_9 <X> T_16_19.lc_trk_g1_1
 (30 5)  (886 309)  (886 309)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (888 309)  (888 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (890 309)  (890 309)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.input_2_2
 (35 5)  (891 309)  (891 309)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.input_2_2
 (36 5)  (892 309)  (892 309)  LC_2 Logic Functioning bit
 (37 5)  (893 309)  (893 309)  LC_2 Logic Functioning bit
 (41 5)  (897 309)  (897 309)  LC_2 Logic Functioning bit
 (42 5)  (898 309)  (898 309)  LC_2 Logic Functioning bit
 (47 5)  (903 309)  (903 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (904 309)  (904 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (13 6)  (869 310)  (869 310)  routing T_16_19.sp4_v_b_5 <X> T_16_19.sp4_v_t_40
 (15 6)  (871 310)  (871 310)  routing T_16_19.sp4_h_r_13 <X> T_16_19.lc_trk_g1_5
 (16 6)  (872 310)  (872 310)  routing T_16_19.sp4_h_r_13 <X> T_16_19.lc_trk_g1_5
 (17 6)  (873 310)  (873 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (874 310)  (874 310)  routing T_16_19.sp4_h_r_13 <X> T_16_19.lc_trk_g1_5
 (27 6)  (883 310)  (883 310)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 310)  (885 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (888 310)  (888 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (39 6)  (895 310)  (895 310)  LC_3 Logic Functioning bit
 (42 6)  (898 310)  (898 310)  LC_3 Logic Functioning bit
 (50 6)  (906 310)  (906 310)  Cascade bit: LH_LC03_inmux02_5

 (29 7)  (885 311)  (885 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (887 311)  (887 311)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (893 311)  (893 311)  LC_3 Logic Functioning bit
 (38 7)  (894 311)  (894 311)  LC_3 Logic Functioning bit
 (42 7)  (898 311)  (898 311)  LC_3 Logic Functioning bit
 (47 7)  (903 311)  (903 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (6 8)  (862 312)  (862 312)  routing T_16_19.sp4_h_r_1 <X> T_16_19.sp4_v_b_6
 (8 8)  (864 312)  (864 312)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_h_r_7
 (27 8)  (883 312)  (883 312)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (884 312)  (884 312)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 312)  (885 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (887 312)  (887 312)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 312)  (888 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (891 312)  (891 312)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_4
 (36 8)  (892 312)  (892 312)  LC_4 Logic Functioning bit
 (37 8)  (893 312)  (893 312)  LC_4 Logic Functioning bit
 (41 8)  (897 312)  (897 312)  LC_4 Logic Functioning bit
 (43 8)  (899 312)  (899 312)  LC_4 Logic Functioning bit
 (45 8)  (901 312)  (901 312)  LC_4 Logic Functioning bit
 (46 8)  (902 312)  (902 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (908 312)  (908 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (32 9)  (888 313)  (888 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (889 313)  (889 313)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_4
 (35 9)  (891 313)  (891 313)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_4
 (36 9)  (892 313)  (892 313)  LC_4 Logic Functioning bit
 (37 9)  (893 313)  (893 313)  LC_4 Logic Functioning bit
 (41 9)  (897 313)  (897 313)  LC_4 Logic Functioning bit
 (42 9)  (898 313)  (898 313)  LC_4 Logic Functioning bit
 (15 10)  (871 314)  (871 314)  routing T_16_19.sp4_v_t_32 <X> T_16_19.lc_trk_g2_5
 (16 10)  (872 314)  (872 314)  routing T_16_19.sp4_v_t_32 <X> T_16_19.lc_trk_g2_5
 (17 10)  (873 314)  (873 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (881 314)  (881 314)  routing T_16_19.sp4_v_b_30 <X> T_16_19.lc_trk_g2_6
 (26 10)  (882 314)  (882 314)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (883 314)  (883 314)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 314)  (885 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (888 314)  (888 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (39 10)  (895 314)  (895 314)  LC_5 Logic Functioning bit
 (42 10)  (898 314)  (898 314)  LC_5 Logic Functioning bit
 (50 10)  (906 314)  (906 314)  Cascade bit: LH_LC05_inmux02_5

 (9 11)  (865 315)  (865 315)  routing T_16_19.sp4_v_b_7 <X> T_16_19.sp4_v_t_42
 (22 11)  (878 315)  (878 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (879 315)  (879 315)  routing T_16_19.sp4_v_b_30 <X> T_16_19.lc_trk_g2_6
 (26 11)  (882 315)  (882 315)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 315)  (885 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (887 315)  (887 315)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (893 315)  (893 315)  LC_5 Logic Functioning bit
 (38 11)  (894 315)  (894 315)  LC_5 Logic Functioning bit
 (42 11)  (898 315)  (898 315)  LC_5 Logic Functioning bit
 (47 11)  (903 315)  (903 315)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (870 316)  (870 316)  routing T_16_19.sp4_h_l_21 <X> T_16_19.lc_trk_g3_0
 (21 12)  (877 316)  (877 316)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g3_3
 (22 12)  (878 316)  (878 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (879 316)  (879 316)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g3_3
 (27 12)  (883 316)  (883 316)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (884 316)  (884 316)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 316)  (885 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (886 316)  (886 316)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (887 316)  (887 316)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (888 316)  (888 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (891 316)  (891 316)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.input_2_6
 (36 12)  (892 316)  (892 316)  LC_6 Logic Functioning bit
 (37 12)  (893 316)  (893 316)  LC_6 Logic Functioning bit
 (41 12)  (897 316)  (897 316)  LC_6 Logic Functioning bit
 (43 12)  (899 316)  (899 316)  LC_6 Logic Functioning bit
 (45 12)  (901 316)  (901 316)  LC_6 Logic Functioning bit
 (48 12)  (904 316)  (904 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (53 12)  (909 316)  (909 316)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (15 13)  (871 317)  (871 317)  routing T_16_19.sp4_h_l_21 <X> T_16_19.lc_trk_g3_0
 (16 13)  (872 317)  (872 317)  routing T_16_19.sp4_h_l_21 <X> T_16_19.lc_trk_g3_0
 (17 13)  (873 317)  (873 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (877 317)  (877 317)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g3_3
 (32 13)  (888 317)  (888 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (890 317)  (890 317)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.input_2_6
 (36 13)  (892 317)  (892 317)  LC_6 Logic Functioning bit
 (37 13)  (893 317)  (893 317)  LC_6 Logic Functioning bit
 (41 13)  (897 317)  (897 317)  LC_6 Logic Functioning bit
 (42 13)  (898 317)  (898 317)  LC_6 Logic Functioning bit
 (52 13)  (908 317)  (908 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (22 14)  (878 318)  (878 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (879 318)  (879 318)  routing T_16_19.sp4_h_r_31 <X> T_16_19.lc_trk_g3_7
 (24 14)  (880 318)  (880 318)  routing T_16_19.sp4_h_r_31 <X> T_16_19.lc_trk_g3_7
 (27 14)  (883 318)  (883 318)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 318)  (885 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (888 318)  (888 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (39 14)  (895 318)  (895 318)  LC_7 Logic Functioning bit
 (42 14)  (898 318)  (898 318)  LC_7 Logic Functioning bit
 (50 14)  (906 318)  (906 318)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (864 319)  (864 319)  routing T_16_19.sp4_v_b_7 <X> T_16_19.sp4_v_t_47
 (10 15)  (866 319)  (866 319)  routing T_16_19.sp4_v_b_7 <X> T_16_19.sp4_v_t_47
 (14 15)  (870 319)  (870 319)  routing T_16_19.sp4_h_l_17 <X> T_16_19.lc_trk_g3_4
 (15 15)  (871 319)  (871 319)  routing T_16_19.sp4_h_l_17 <X> T_16_19.lc_trk_g3_4
 (16 15)  (872 319)  (872 319)  routing T_16_19.sp4_h_l_17 <X> T_16_19.lc_trk_g3_4
 (17 15)  (873 319)  (873 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (877 319)  (877 319)  routing T_16_19.sp4_h_r_31 <X> T_16_19.lc_trk_g3_7
 (27 15)  (883 319)  (883 319)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (884 319)  (884 319)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 319)  (885 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (887 319)  (887 319)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (893 319)  (893 319)  LC_7 Logic Functioning bit
 (38 15)  (894 319)  (894 319)  LC_7 Logic Functioning bit
 (42 15)  (898 319)  (898 319)  LC_7 Logic Functioning bit
 (47 15)  (903 319)  (903 319)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_17_19

 (15 0)  (925 304)  (925 304)  routing T_17_19.sp4_h_l_4 <X> T_17_19.lc_trk_g0_1
 (16 0)  (926 304)  (926 304)  routing T_17_19.sp4_h_l_4 <X> T_17_19.lc_trk_g0_1
 (17 0)  (927 304)  (927 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (928 304)  (928 304)  routing T_17_19.sp4_h_l_4 <X> T_17_19.lc_trk_g0_1
 (25 0)  (935 304)  (935 304)  routing T_17_19.sp4_v_b_2 <X> T_17_19.lc_trk_g0_2
 (18 1)  (928 305)  (928 305)  routing T_17_19.sp4_h_l_4 <X> T_17_19.lc_trk_g0_1
 (22 1)  (932 305)  (932 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (933 305)  (933 305)  routing T_17_19.sp4_v_b_2 <X> T_17_19.lc_trk_g0_2
 (0 2)  (910 306)  (910 306)  routing T_17_19.glb_netwk_7 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (911 306)  (911 306)  routing T_17_19.glb_netwk_7 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (912 306)  (912 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (927 306)  (927 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (928 306)  (928 306)  routing T_17_19.wire_logic_cluster/lc_5/out <X> T_17_19.lc_trk_g0_5
 (0 3)  (910 307)  (910 307)  routing T_17_19.glb_netwk_7 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (14 3)  (924 307)  (924 307)  routing T_17_19.sp12_h_r_20 <X> T_17_19.lc_trk_g0_4
 (16 3)  (926 307)  (926 307)  routing T_17_19.sp12_h_r_20 <X> T_17_19.lc_trk_g0_4
 (17 3)  (927 307)  (927 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (932 307)  (932 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (933 307)  (933 307)  routing T_17_19.sp4_v_b_22 <X> T_17_19.lc_trk_g0_6
 (24 3)  (934 307)  (934 307)  routing T_17_19.sp4_v_b_22 <X> T_17_19.lc_trk_g0_6
 (21 4)  (931 308)  (931 308)  routing T_17_19.sp4_v_b_11 <X> T_17_19.lc_trk_g1_3
 (22 4)  (932 308)  (932 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (933 308)  (933 308)  routing T_17_19.sp4_v_b_11 <X> T_17_19.lc_trk_g1_3
 (21 5)  (931 309)  (931 309)  routing T_17_19.sp4_v_b_11 <X> T_17_19.lc_trk_g1_3
 (9 6)  (919 310)  (919 310)  routing T_17_19.sp4_v_b_4 <X> T_17_19.sp4_h_l_41
 (11 6)  (921 310)  (921 310)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_v_t_40
 (27 6)  (937 310)  (937 310)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (938 310)  (938 310)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 310)  (939 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (940 310)  (940 310)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (941 310)  (941 310)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (942 310)  (942 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (943 310)  (943 310)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (947 310)  (947 310)  LC_3 Logic Functioning bit
 (39 6)  (949 310)  (949 310)  LC_3 Logic Functioning bit
 (52 6)  (962 310)  (962 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (12 7)  (922 311)  (922 311)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_v_t_40
 (29 7)  (939 311)  (939 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (940 311)  (940 311)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (941 311)  (941 311)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (12 10)  (922 314)  (922 314)  routing T_17_19.sp4_v_b_8 <X> T_17_19.sp4_h_l_45
 (16 10)  (926 314)  (926 314)  routing T_17_19.sp4_v_b_37 <X> T_17_19.lc_trk_g2_5
 (17 10)  (927 314)  (927 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (928 314)  (928 314)  routing T_17_19.sp4_v_b_37 <X> T_17_19.lc_trk_g2_5
 (19 10)  (929 314)  (929 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (25 10)  (935 314)  (935 314)  routing T_17_19.sp4_h_r_38 <X> T_17_19.lc_trk_g2_6
 (26 10)  (936 314)  (936 314)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (939 314)  (939 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (940 314)  (940 314)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (941 314)  (941 314)  routing T_17_19.lc_trk_g0_4 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (942 314)  (942 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (945 314)  (945 314)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.input_2_5
 (36 10)  (946 314)  (946 314)  LC_5 Logic Functioning bit
 (37 10)  (947 314)  (947 314)  LC_5 Logic Functioning bit
 (38 10)  (948 314)  (948 314)  LC_5 Logic Functioning bit
 (42 10)  (952 314)  (952 314)  LC_5 Logic Functioning bit
 (45 10)  (955 314)  (955 314)  LC_5 Logic Functioning bit
 (9 11)  (919 315)  (919 315)  routing T_17_19.sp4_v_b_11 <X> T_17_19.sp4_v_t_42
 (10 11)  (920 315)  (920 315)  routing T_17_19.sp4_v_b_11 <X> T_17_19.sp4_v_t_42
 (18 11)  (928 315)  (928 315)  routing T_17_19.sp4_v_b_37 <X> T_17_19.lc_trk_g2_5
 (22 11)  (932 315)  (932 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (933 315)  (933 315)  routing T_17_19.sp4_h_r_38 <X> T_17_19.lc_trk_g2_6
 (24 11)  (934 315)  (934 315)  routing T_17_19.sp4_h_r_38 <X> T_17_19.lc_trk_g2_6
 (28 11)  (938 315)  (938 315)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 315)  (939 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (940 315)  (940 315)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (942 315)  (942 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (946 315)  (946 315)  LC_5 Logic Functioning bit
 (37 11)  (947 315)  (947 315)  LC_5 Logic Functioning bit
 (42 11)  (952 315)  (952 315)  LC_5 Logic Functioning bit
 (43 11)  (953 315)  (953 315)  LC_5 Logic Functioning bit
 (29 12)  (939 316)  (939 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (940 316)  (940 316)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (941 316)  (941 316)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (942 316)  (942 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (943 316)  (943 316)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (946 316)  (946 316)  LC_6 Logic Functioning bit
 (37 12)  (947 316)  (947 316)  LC_6 Logic Functioning bit
 (38 12)  (948 316)  (948 316)  LC_6 Logic Functioning bit
 (39 12)  (949 316)  (949 316)  LC_6 Logic Functioning bit
 (41 12)  (951 316)  (951 316)  LC_6 Logic Functioning bit
 (43 12)  (953 316)  (953 316)  LC_6 Logic Functioning bit
 (52 12)  (962 316)  (962 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (36 13)  (946 317)  (946 317)  LC_6 Logic Functioning bit
 (37 13)  (947 317)  (947 317)  LC_6 Logic Functioning bit
 (38 13)  (948 317)  (948 317)  LC_6 Logic Functioning bit
 (39 13)  (949 317)  (949 317)  LC_6 Logic Functioning bit
 (41 13)  (951 317)  (951 317)  LC_6 Logic Functioning bit
 (43 13)  (953 317)  (953 317)  LC_6 Logic Functioning bit
 (22 14)  (932 318)  (932 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (933 318)  (933 318)  routing T_17_19.sp4_h_r_31 <X> T_17_19.lc_trk_g3_7
 (24 14)  (934 318)  (934 318)  routing T_17_19.sp4_h_r_31 <X> T_17_19.lc_trk_g3_7
 (26 14)  (936 318)  (936 318)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (937 318)  (937 318)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 318)  (939 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (942 318)  (942 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (946 318)  (946 318)  LC_7 Logic Functioning bit
 (38 14)  (948 318)  (948 318)  LC_7 Logic Functioning bit
 (41 14)  (951 318)  (951 318)  LC_7 Logic Functioning bit
 (43 14)  (953 318)  (953 318)  LC_7 Logic Functioning bit
 (4 15)  (914 319)  (914 319)  routing T_17_19.sp4_v_b_4 <X> T_17_19.sp4_h_l_44
 (15 15)  (925 319)  (925 319)  routing T_17_19.sp4_v_t_33 <X> T_17_19.lc_trk_g3_4
 (16 15)  (926 319)  (926 319)  routing T_17_19.sp4_v_t_33 <X> T_17_19.lc_trk_g3_4
 (17 15)  (927 319)  (927 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (931 319)  (931 319)  routing T_17_19.sp4_h_r_31 <X> T_17_19.lc_trk_g3_7
 (27 15)  (937 319)  (937 319)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (938 319)  (938 319)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 319)  (939 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (940 319)  (940 319)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (941 319)  (941 319)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (947 319)  (947 319)  LC_7 Logic Functioning bit
 (39 15)  (949 319)  (949 319)  LC_7 Logic Functioning bit
 (48 15)  (958 319)  (958 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_19

 (17 0)  (981 304)  (981 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (982 305)  (982 305)  routing T_18_19.sp4_r_v_b_34 <X> T_18_19.lc_trk_g0_1
 (8 2)  (972 306)  (972 306)  routing T_18_19.sp4_v_t_36 <X> T_18_19.sp4_h_l_36
 (9 2)  (973 306)  (973 306)  routing T_18_19.sp4_v_t_36 <X> T_18_19.sp4_h_l_36
 (21 2)  (985 306)  (985 306)  routing T_18_19.lft_op_7 <X> T_18_19.lc_trk_g0_7
 (22 2)  (986 306)  (986 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (988 306)  (988 306)  routing T_18_19.lft_op_7 <X> T_18_19.lc_trk_g0_7
 (5 3)  (969 307)  (969 307)  routing T_18_19.sp4_h_l_37 <X> T_18_19.sp4_v_t_37
 (4 4)  (968 308)  (968 308)  routing T_18_19.sp4_v_t_38 <X> T_18_19.sp4_v_b_3
 (14 6)  (978 310)  (978 310)  routing T_18_19.wire_logic_cluster/lc_4/out <X> T_18_19.lc_trk_g1_4
 (16 6)  (980 310)  (980 310)  routing T_18_19.sp4_v_b_5 <X> T_18_19.lc_trk_g1_5
 (17 6)  (981 310)  (981 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (982 310)  (982 310)  routing T_18_19.sp4_v_b_5 <X> T_18_19.lc_trk_g1_5
 (26 6)  (990 310)  (990 310)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (992 310)  (992 310)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 310)  (993 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (995 310)  (995 310)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (996 310)  (996 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (997 310)  (997 310)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (998 310)  (998 310)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 310)  (1000 310)  LC_3 Logic Functioning bit
 (37 6)  (1001 310)  (1001 310)  LC_3 Logic Functioning bit
 (42 6)  (1006 310)  (1006 310)  LC_3 Logic Functioning bit
 (43 6)  (1007 310)  (1007 310)  LC_3 Logic Functioning bit
 (52 6)  (1016 310)  (1016 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (967 311)  (967 311)  routing T_18_19.sp12_h_l_23 <X> T_18_19.sp12_v_t_23
 (17 7)  (981 311)  (981 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (990 311)  (990 311)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (992 311)  (992 311)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (993 311)  (993 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (994 311)  (994 311)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (996 311)  (996 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (1000 311)  (1000 311)  LC_3 Logic Functioning bit
 (37 7)  (1001 311)  (1001 311)  LC_3 Logic Functioning bit
 (42 7)  (1006 311)  (1006 311)  LC_3 Logic Functioning bit
 (16 8)  (980 312)  (980 312)  routing T_18_19.sp12_v_t_6 <X> T_18_19.lc_trk_g2_1
 (17 8)  (981 312)  (981 312)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (25 8)  (989 312)  (989 312)  routing T_18_19.sp12_v_t_1 <X> T_18_19.lc_trk_g2_2
 (28 8)  (992 312)  (992 312)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 312)  (993 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (995 312)  (995 312)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (996 312)  (996 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (22 9)  (986 313)  (986 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (988 313)  (988 313)  routing T_18_19.sp12_v_t_1 <X> T_18_19.lc_trk_g2_2
 (25 9)  (989 313)  (989 313)  routing T_18_19.sp12_v_t_1 <X> T_18_19.lc_trk_g2_2
 (26 9)  (990 313)  (990 313)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (992 313)  (992 313)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (993 313)  (993 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (995 313)  (995 313)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (1000 313)  (1000 313)  LC_4 Logic Functioning bit
 (38 9)  (1002 313)  (1002 313)  LC_4 Logic Functioning bit
 (43 9)  (1007 313)  (1007 313)  LC_4 Logic Functioning bit
 (14 10)  (978 314)  (978 314)  routing T_18_19.sp4_v_b_36 <X> T_18_19.lc_trk_g2_4
 (17 10)  (981 314)  (981 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (982 314)  (982 314)  routing T_18_19.wire_logic_cluster/lc_5/out <X> T_18_19.lc_trk_g2_5
 (22 10)  (986 314)  (986 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (987 314)  (987 314)  routing T_18_19.sp4_v_b_47 <X> T_18_19.lc_trk_g2_7
 (24 10)  (988 314)  (988 314)  routing T_18_19.sp4_v_b_47 <X> T_18_19.lc_trk_g2_7
 (28 10)  (992 314)  (992 314)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (993 314)  (993 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (995 314)  (995 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (996 314)  (996 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (997 314)  (997 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (998 314)  (998 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (999 314)  (999 314)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_5
 (36 10)  (1000 314)  (1000 314)  LC_5 Logic Functioning bit
 (37 10)  (1001 314)  (1001 314)  LC_5 Logic Functioning bit
 (38 10)  (1002 314)  (1002 314)  LC_5 Logic Functioning bit
 (39 10)  (1003 314)  (1003 314)  LC_5 Logic Functioning bit
 (40 10)  (1004 314)  (1004 314)  LC_5 Logic Functioning bit
 (41 10)  (1005 314)  (1005 314)  LC_5 Logic Functioning bit
 (42 10)  (1006 314)  (1006 314)  LC_5 Logic Functioning bit
 (43 10)  (1007 314)  (1007 314)  LC_5 Logic Functioning bit
 (14 11)  (978 315)  (978 315)  routing T_18_19.sp4_v_b_36 <X> T_18_19.lc_trk_g2_4
 (16 11)  (980 315)  (980 315)  routing T_18_19.sp4_v_b_36 <X> T_18_19.lc_trk_g2_4
 (17 11)  (981 315)  (981 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (28 11)  (992 315)  (992 315)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (993 315)  (993 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (994 315)  (994 315)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (996 315)  (996 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (997 315)  (997 315)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_5
 (35 11)  (999 315)  (999 315)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_5
 (36 11)  (1000 315)  (1000 315)  LC_5 Logic Functioning bit
 (38 11)  (1002 315)  (1002 315)  LC_5 Logic Functioning bit
 (43 11)  (1007 315)  (1007 315)  LC_5 Logic Functioning bit
 (25 12)  (989 316)  (989 316)  routing T_18_19.sp4_h_r_42 <X> T_18_19.lc_trk_g3_2
 (26 12)  (990 316)  (990 316)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (992 316)  (992 316)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (993 316)  (993 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (994 316)  (994 316)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (995 316)  (995 316)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (996 316)  (996 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (998 316)  (998 316)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1000 316)  (1000 316)  LC_6 Logic Functioning bit
 (38 12)  (1002 316)  (1002 316)  LC_6 Logic Functioning bit
 (41 12)  (1005 316)  (1005 316)  LC_6 Logic Functioning bit
 (43 12)  (1007 316)  (1007 316)  LC_6 Logic Functioning bit
 (52 12)  (1016 316)  (1016 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (986 317)  (986 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (987 317)  (987 317)  routing T_18_19.sp4_h_r_42 <X> T_18_19.lc_trk_g3_2
 (24 13)  (988 317)  (988 317)  routing T_18_19.sp4_h_r_42 <X> T_18_19.lc_trk_g3_2
 (25 13)  (989 317)  (989 317)  routing T_18_19.sp4_h_r_42 <X> T_18_19.lc_trk_g3_2
 (27 13)  (991 317)  (991 317)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (993 317)  (993 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (1001 317)  (1001 317)  LC_6 Logic Functioning bit
 (39 13)  (1003 317)  (1003 317)  LC_6 Logic Functioning bit
 (15 14)  (979 318)  (979 318)  routing T_18_19.sp4_v_t_32 <X> T_18_19.lc_trk_g3_5
 (16 14)  (980 318)  (980 318)  routing T_18_19.sp4_v_t_32 <X> T_18_19.lc_trk_g3_5
 (17 14)  (981 318)  (981 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (31 14)  (995 318)  (995 318)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (996 318)  (996 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (997 318)  (997 318)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (999 318)  (999 318)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.input_2_7
 (39 14)  (1003 318)  (1003 318)  LC_7 Logic Functioning bit
 (48 14)  (1012 318)  (1012 318)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (5 15)  (969 319)  (969 319)  routing T_18_19.sp4_h_l_44 <X> T_18_19.sp4_v_t_44
 (14 15)  (978 319)  (978 319)  routing T_18_19.sp4_h_l_17 <X> T_18_19.lc_trk_g3_4
 (15 15)  (979 319)  (979 319)  routing T_18_19.sp4_h_l_17 <X> T_18_19.lc_trk_g3_4
 (16 15)  (980 319)  (980 319)  routing T_18_19.sp4_h_l_17 <X> T_18_19.lc_trk_g3_4
 (17 15)  (981 319)  (981 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (990 319)  (990 319)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (991 319)  (991 319)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (992 319)  (992 319)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (993 319)  (993 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (996 319)  (996 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (997 319)  (997 319)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.input_2_7
 (34 15)  (998 319)  (998 319)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.input_2_7
 (38 15)  (1002 319)  (1002 319)  LC_7 Logic Functioning bit


RAM_Tile_19_19

 (7 1)  (1025 305)  (1025 305)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1018 306)  (1018 306)  routing T_19_19.glb_netwk_7 <X> T_19_19.wire_bram/ram/RCLK
 (1 2)  (1019 306)  (1019 306)  routing T_19_19.glb_netwk_7 <X> T_19_19.wire_bram/ram/RCLK
 (2 2)  (1020 306)  (1020 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/RCLK
 (3 2)  (1021 306)  (1021 306)  routing T_19_19.sp12_v_t_23 <X> T_19_19.sp12_h_l_23
 (5 2)  (1023 306)  (1023 306)  routing T_19_19.sp4_v_t_37 <X> T_19_19.sp4_h_l_37
 (0 3)  (1018 307)  (1018 307)  routing T_19_19.glb_netwk_7 <X> T_19_19.wire_bram/ram/RCLK
 (6 3)  (1024 307)  (1024 307)  routing T_19_19.sp4_v_t_37 <X> T_19_19.sp4_h_l_37
 (10 3)  (1028 307)  (1028 307)  routing T_19_19.sp4_h_l_45 <X> T_19_19.sp4_v_t_36
 (14 3)  (1032 307)  (1032 307)  routing T_19_19.sp4_r_v_b_28 <X> T_19_19.lc_trk_g0_4
 (17 3)  (1035 307)  (1035 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 4)  (1046 308)  (1046 308)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_bram/ram/WDATA_13
 (29 4)  (1047 308)  (1047 308)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_13
 (30 4)  (1048 308)  (1048 308)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_bram/ram/WDATA_13
 (36 4)  (1054 308)  (1054 308)  Enable bit of Mux _out_links/OutMux8_2 => wire_bram/ram/RDATA_13 sp4_h_r_36
 (30 5)  (1048 309)  (1048 309)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_bram/ram/WDATA_13
 (8 6)  (1026 310)  (1026 310)  routing T_19_19.sp4_v_t_41 <X> T_19_19.sp4_h_l_41
 (9 6)  (1027 310)  (1027 310)  routing T_19_19.sp4_v_t_41 <X> T_19_19.sp4_h_l_41
 (11 6)  (1029 310)  (1029 310)  routing T_19_19.sp4_v_b_9 <X> T_19_19.sp4_v_t_40
 (13 6)  (1031 310)  (1031 310)  routing T_19_19.sp4_v_b_9 <X> T_19_19.sp4_v_t_40
 (22 10)  (1040 314)  (1040 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (10 11)  (1028 315)  (1028 315)  routing T_19_19.sp4_h_l_39 <X> T_19_19.sp4_v_t_42
 (21 11)  (1039 315)  (1039 315)  routing T_19_19.sp4_r_v_b_39 <X> T_19_19.lc_trk_g2_7
 (27 12)  (1045 316)  (1045 316)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_bram/ram/WDATA_9
 (28 12)  (1046 316)  (1046 316)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_bram/ram/WDATA_9
 (29 12)  (1047 316)  (1047 316)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_9
 (38 12)  (1056 316)  (1056 316)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_9 sp4_v_b_28
 (15 13)  (1033 317)  (1033 317)  routing T_19_19.sp4_v_b_40 <X> T_19_19.lc_trk_g3_0
 (16 13)  (1034 317)  (1034 317)  routing T_19_19.sp4_v_b_40 <X> T_19_19.lc_trk_g3_0
 (17 13)  (1035 317)  (1035 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (1 14)  (1019 318)  (1019 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (5 14)  (1023 318)  (1023 318)  routing T_19_19.sp4_v_t_44 <X> T_19_19.sp4_h_l_44
 (1 15)  (1019 319)  (1019 319)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_bram/ram/RE
 (3 15)  (1021 319)  (1021 319)  routing T_19_19.sp12_h_l_22 <X> T_19_19.sp12_v_t_22
 (6 15)  (1024 319)  (1024 319)  routing T_19_19.sp4_v_t_44 <X> T_19_19.sp4_h_l_44
 (9 15)  (1027 319)  (1027 319)  routing T_19_19.sp4_v_b_10 <X> T_19_19.sp4_v_t_47
 (12 15)  (1030 319)  (1030 319)  routing T_19_19.sp4_h_l_46 <X> T_19_19.sp4_v_t_46


LogicTile_20_19

 (6 6)  (1066 310)  (1066 310)  routing T_20_19.sp4_v_b_0 <X> T_20_19.sp4_v_t_38
 (10 6)  (1070 310)  (1070 310)  routing T_20_19.sp4_v_b_11 <X> T_20_19.sp4_h_l_41
 (5 7)  (1065 311)  (1065 311)  routing T_20_19.sp4_v_b_0 <X> T_20_19.sp4_v_t_38
 (11 10)  (1071 314)  (1071 314)  routing T_20_19.sp4_v_b_5 <X> T_20_19.sp4_v_t_45
 (8 11)  (1068 315)  (1068 315)  routing T_20_19.sp4_h_l_42 <X> T_20_19.sp4_v_t_42
 (12 11)  (1072 315)  (1072 315)  routing T_20_19.sp4_v_b_5 <X> T_20_19.sp4_v_t_45
 (12 14)  (1072 318)  (1072 318)  routing T_20_19.sp4_v_t_40 <X> T_20_19.sp4_h_l_46
 (11 15)  (1071 319)  (1071 319)  routing T_20_19.sp4_v_t_40 <X> T_20_19.sp4_h_l_46
 (13 15)  (1073 319)  (1073 319)  routing T_20_19.sp4_v_t_40 <X> T_20_19.sp4_h_l_46


IpCon_Tile_25_19

 (36 0)  (1366 304)  (1366 304)  LC_0 Logic Functioning bit
 (37 0)  (1367 304)  (1367 304)  LC_0 Logic Functioning bit
 (42 0)  (1372 304)  (1372 304)  LC_0 Logic Functioning bit
 (43 0)  (1373 304)  (1373 304)  LC_0 Logic Functioning bit
 (50 0)  (1380 304)  (1380 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 305)  (1366 305)  LC_0 Logic Functioning bit
 (37 1)  (1367 305)  (1367 305)  LC_0 Logic Functioning bit
 (42 1)  (1372 305)  (1372 305)  LC_0 Logic Functioning bit
 (43 1)  (1373 305)  (1373 305)  LC_0 Logic Functioning bit
 (36 2)  (1366 306)  (1366 306)  LC_1 Logic Functioning bit
 (37 2)  (1367 306)  (1367 306)  LC_1 Logic Functioning bit
 (42 2)  (1372 306)  (1372 306)  LC_1 Logic Functioning bit
 (43 2)  (1373 306)  (1373 306)  LC_1 Logic Functioning bit
 (50 2)  (1380 306)  (1380 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 307)  (1366 307)  LC_1 Logic Functioning bit
 (37 3)  (1367 307)  (1367 307)  LC_1 Logic Functioning bit
 (42 3)  (1372 307)  (1372 307)  LC_1 Logic Functioning bit
 (43 3)  (1373 307)  (1373 307)  LC_1 Logic Functioning bit
 (36 4)  (1366 308)  (1366 308)  LC_2 Logic Functioning bit
 (37 4)  (1367 308)  (1367 308)  LC_2 Logic Functioning bit
 (42 4)  (1372 308)  (1372 308)  LC_2 Logic Functioning bit
 (43 4)  (1373 308)  (1373 308)  LC_2 Logic Functioning bit
 (50 4)  (1380 308)  (1380 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 309)  (1366 309)  LC_2 Logic Functioning bit
 (37 5)  (1367 309)  (1367 309)  LC_2 Logic Functioning bit
 (42 5)  (1372 309)  (1372 309)  LC_2 Logic Functioning bit
 (43 5)  (1373 309)  (1373 309)  LC_2 Logic Functioning bit
 (36 6)  (1366 310)  (1366 310)  LC_3 Logic Functioning bit
 (37 6)  (1367 310)  (1367 310)  LC_3 Logic Functioning bit
 (42 6)  (1372 310)  (1372 310)  LC_3 Logic Functioning bit
 (43 6)  (1373 310)  (1373 310)  LC_3 Logic Functioning bit
 (50 6)  (1380 310)  (1380 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 311)  (1366 311)  LC_3 Logic Functioning bit
 (37 7)  (1367 311)  (1367 311)  LC_3 Logic Functioning bit
 (42 7)  (1372 311)  (1372 311)  LC_3 Logic Functioning bit
 (43 7)  (1373 311)  (1373 311)  LC_3 Logic Functioning bit
 (36 8)  (1366 312)  (1366 312)  LC_4 Logic Functioning bit
 (37 8)  (1367 312)  (1367 312)  LC_4 Logic Functioning bit
 (42 8)  (1372 312)  (1372 312)  LC_4 Logic Functioning bit
 (43 8)  (1373 312)  (1373 312)  LC_4 Logic Functioning bit
 (50 8)  (1380 312)  (1380 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 313)  (1366 313)  LC_4 Logic Functioning bit
 (37 9)  (1367 313)  (1367 313)  LC_4 Logic Functioning bit
 (42 9)  (1372 313)  (1372 313)  LC_4 Logic Functioning bit
 (43 9)  (1373 313)  (1373 313)  LC_4 Logic Functioning bit
 (36 10)  (1366 314)  (1366 314)  LC_5 Logic Functioning bit
 (37 10)  (1367 314)  (1367 314)  LC_5 Logic Functioning bit
 (42 10)  (1372 314)  (1372 314)  LC_5 Logic Functioning bit
 (43 10)  (1373 314)  (1373 314)  LC_5 Logic Functioning bit
 (50 10)  (1380 314)  (1380 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 315)  (1366 315)  LC_5 Logic Functioning bit
 (37 11)  (1367 315)  (1367 315)  LC_5 Logic Functioning bit
 (42 11)  (1372 315)  (1372 315)  LC_5 Logic Functioning bit
 (43 11)  (1373 315)  (1373 315)  LC_5 Logic Functioning bit
 (36 12)  (1366 316)  (1366 316)  LC_6 Logic Functioning bit
 (37 12)  (1367 316)  (1367 316)  LC_6 Logic Functioning bit
 (42 12)  (1372 316)  (1372 316)  LC_6 Logic Functioning bit
 (43 12)  (1373 316)  (1373 316)  LC_6 Logic Functioning bit
 (50 12)  (1380 316)  (1380 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 317)  (1366 317)  LC_6 Logic Functioning bit
 (37 13)  (1367 317)  (1367 317)  LC_6 Logic Functioning bit
 (42 13)  (1372 317)  (1372 317)  LC_6 Logic Functioning bit
 (43 13)  (1373 317)  (1373 317)  LC_6 Logic Functioning bit
 (36 14)  (1366 318)  (1366 318)  LC_7 Logic Functioning bit
 (37 14)  (1367 318)  (1367 318)  LC_7 Logic Functioning bit
 (42 14)  (1372 318)  (1372 318)  LC_7 Logic Functioning bit
 (43 14)  (1373 318)  (1373 318)  LC_7 Logic Functioning bit
 (50 14)  (1380 318)  (1380 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 319)  (1366 319)  LC_7 Logic Functioning bit
 (37 15)  (1367 319)  (1367 319)  LC_7 Logic Functioning bit
 (42 15)  (1372 319)  (1372 319)  LC_7 Logic Functioning bit
 (43 15)  (1373 319)  (1373 319)  LC_7 Logic Functioning bit


LogicTile_13_18

 (9 0)  (703 288)  (703 288)  routing T_13_18.sp4_h_l_47 <X> T_13_18.sp4_h_r_1
 (10 0)  (704 288)  (704 288)  routing T_13_18.sp4_h_l_47 <X> T_13_18.sp4_h_r_1
 (12 0)  (706 288)  (706 288)  routing T_13_18.sp4_v_t_39 <X> T_13_18.sp4_h_r_2
 (25 0)  (719 288)  (719 288)  routing T_13_18.sp12_h_r_2 <X> T_13_18.lc_trk_g0_2
 (29 0)  (723 288)  (723 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (724 288)  (724 288)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (726 288)  (726 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (729 288)  (729 288)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_0
 (36 0)  (730 288)  (730 288)  LC_0 Logic Functioning bit
 (39 0)  (733 288)  (733 288)  LC_0 Logic Functioning bit
 (40 0)  (734 288)  (734 288)  LC_0 Logic Functioning bit
 (41 0)  (735 288)  (735 288)  LC_0 Logic Functioning bit
 (44 0)  (738 288)  (738 288)  LC_0 Logic Functioning bit
 (47 0)  (741 288)  (741 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (746 288)  (746 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (716 289)  (716 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (718 289)  (718 289)  routing T_13_18.sp12_h_r_2 <X> T_13_18.lc_trk_g0_2
 (25 1)  (719 289)  (719 289)  routing T_13_18.sp12_h_r_2 <X> T_13_18.lc_trk_g0_2
 (27 1)  (721 289)  (721 289)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (722 289)  (722 289)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 289)  (723 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (726 289)  (726 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (728 289)  (728 289)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_0
 (35 1)  (729 289)  (729 289)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_0
 (36 1)  (730 289)  (730 289)  LC_0 Logic Functioning bit
 (39 1)  (733 289)  (733 289)  LC_0 Logic Functioning bit
 (42 1)  (736 289)  (736 289)  LC_0 Logic Functioning bit
 (43 1)  (737 289)  (737 289)  LC_0 Logic Functioning bit
 (48 1)  (742 289)  (742 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (743 289)  (743 289)  Carry_In_Mux bit 

 (17 2)  (711 290)  (711 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (715 290)  (715 290)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g0_7
 (22 2)  (716 290)  (716 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (717 290)  (717 290)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g0_7
 (24 2)  (718 290)  (718 290)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g0_7
 (25 2)  (719 290)  (719 290)  routing T_13_18.sp4_h_r_14 <X> T_13_18.lc_trk_g0_6
 (29 2)  (723 290)  (723 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (724 290)  (724 290)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (726 290)  (726 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (729 290)  (729 290)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.input_2_1
 (36 2)  (730 290)  (730 290)  LC_1 Logic Functioning bit
 (39 2)  (733 290)  (733 290)  LC_1 Logic Functioning bit
 (40 2)  (734 290)  (734 290)  LC_1 Logic Functioning bit
 (41 2)  (735 290)  (735 290)  LC_1 Logic Functioning bit
 (44 2)  (738 290)  (738 290)  LC_1 Logic Functioning bit
 (46 2)  (740 290)  (740 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (746 290)  (746 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (18 3)  (712 291)  (712 291)  routing T_13_18.sp4_r_v_b_29 <X> T_13_18.lc_trk_g0_5
 (21 3)  (715 291)  (715 291)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g0_7
 (22 3)  (716 291)  (716 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (717 291)  (717 291)  routing T_13_18.sp4_h_r_14 <X> T_13_18.lc_trk_g0_6
 (24 3)  (718 291)  (718 291)  routing T_13_18.sp4_h_r_14 <X> T_13_18.lc_trk_g0_6
 (28 3)  (722 291)  (722 291)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 291)  (723 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (724 291)  (724 291)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (726 291)  (726 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (727 291)  (727 291)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.input_2_1
 (36 3)  (730 291)  (730 291)  LC_1 Logic Functioning bit
 (39 3)  (733 291)  (733 291)  LC_1 Logic Functioning bit
 (42 3)  (736 291)  (736 291)  LC_1 Logic Functioning bit
 (43 3)  (737 291)  (737 291)  LC_1 Logic Functioning bit
 (52 3)  (746 291)  (746 291)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (5 4)  (699 292)  (699 292)  routing T_13_18.sp4_v_t_38 <X> T_13_18.sp4_h_r_3
 (28 4)  (722 292)  (722 292)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 292)  (723 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (726 292)  (726 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (730 292)  (730 292)  LC_2 Logic Functioning bit
 (39 4)  (733 292)  (733 292)  LC_2 Logic Functioning bit
 (40 4)  (734 292)  (734 292)  LC_2 Logic Functioning bit
 (41 4)  (735 292)  (735 292)  LC_2 Logic Functioning bit
 (44 4)  (738 292)  (738 292)  LC_2 Logic Functioning bit
 (47 4)  (741 292)  (741 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (746 292)  (746 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (13 5)  (707 293)  (707 293)  routing T_13_18.sp4_v_t_37 <X> T_13_18.sp4_h_r_5
 (17 5)  (711 293)  (711 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (27 5)  (721 293)  (721 293)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (722 293)  (722 293)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 293)  (723 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (724 293)  (724 293)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (726 293)  (726 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (729 293)  (729 293)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.input_2_2
 (36 5)  (730 293)  (730 293)  LC_2 Logic Functioning bit
 (39 5)  (733 293)  (733 293)  LC_2 Logic Functioning bit
 (42 5)  (736 293)  (736 293)  LC_2 Logic Functioning bit
 (43 5)  (737 293)  (737 293)  LC_2 Logic Functioning bit
 (52 5)  (746 293)  (746 293)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (5 6)  (699 294)  (699 294)  routing T_13_18.sp4_v_t_44 <X> T_13_18.sp4_h_l_38
 (21 6)  (715 294)  (715 294)  routing T_13_18.sp4_v_b_7 <X> T_13_18.lc_trk_g1_7
 (22 6)  (716 294)  (716 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (717 294)  (717 294)  routing T_13_18.sp4_v_b_7 <X> T_13_18.lc_trk_g1_7
 (28 6)  (722 294)  (722 294)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 294)  (723 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (726 294)  (726 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (729 294)  (729 294)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_3
 (36 6)  (730 294)  (730 294)  LC_3 Logic Functioning bit
 (39 6)  (733 294)  (733 294)  LC_3 Logic Functioning bit
 (40 6)  (734 294)  (734 294)  LC_3 Logic Functioning bit
 (41 6)  (735 294)  (735 294)  LC_3 Logic Functioning bit
 (44 6)  (738 294)  (738 294)  LC_3 Logic Functioning bit
 (46 6)  (740 294)  (740 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (746 294)  (746 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (698 295)  (698 295)  routing T_13_18.sp4_v_t_44 <X> T_13_18.sp4_h_l_38
 (6 7)  (700 295)  (700 295)  routing T_13_18.sp4_v_t_44 <X> T_13_18.sp4_h_l_38
 (28 7)  (722 295)  (722 295)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 295)  (723 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (726 295)  (726 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (727 295)  (727 295)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_3
 (34 7)  (728 295)  (728 295)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_3
 (35 7)  (729 295)  (729 295)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_3
 (36 7)  (730 295)  (730 295)  LC_3 Logic Functioning bit
 (39 7)  (733 295)  (733 295)  LC_3 Logic Functioning bit
 (42 7)  (736 295)  (736 295)  LC_3 Logic Functioning bit
 (43 7)  (737 295)  (737 295)  LC_3 Logic Functioning bit
 (52 7)  (746 295)  (746 295)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (5 8)  (699 296)  (699 296)  routing T_13_18.sp4_h_l_38 <X> T_13_18.sp4_h_r_6
 (9 8)  (703 296)  (703 296)  routing T_13_18.sp4_v_t_42 <X> T_13_18.sp4_h_r_7
 (12 8)  (706 296)  (706 296)  routing T_13_18.sp4_v_b_8 <X> T_13_18.sp4_h_r_8
 (15 8)  (709 296)  (709 296)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g2_1
 (16 8)  (710 296)  (710 296)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g2_1
 (17 8)  (711 296)  (711 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (716 296)  (716 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (721 296)  (721 296)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (722 296)  (722 296)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (723 296)  (723 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (724 296)  (724 296)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (726 296)  (726 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (729 296)  (729 296)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_4
 (36 8)  (730 296)  (730 296)  LC_4 Logic Functioning bit
 (39 8)  (733 296)  (733 296)  LC_4 Logic Functioning bit
 (40 8)  (734 296)  (734 296)  LC_4 Logic Functioning bit
 (41 8)  (735 296)  (735 296)  LC_4 Logic Functioning bit
 (44 8)  (738 296)  (738 296)  LC_4 Logic Functioning bit
 (48 8)  (742 296)  (742 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (4 9)  (698 297)  (698 297)  routing T_13_18.sp4_h_l_38 <X> T_13_18.sp4_h_r_6
 (11 9)  (705 297)  (705 297)  routing T_13_18.sp4_v_b_8 <X> T_13_18.sp4_h_r_8
 (17 9)  (711 297)  (711 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (712 297)  (712 297)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g2_1
 (27 9)  (721 297)  (721 297)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (722 297)  (722 297)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 297)  (723 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (726 297)  (726 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (727 297)  (727 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_4
 (34 9)  (728 297)  (728 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_4
 (35 9)  (729 297)  (729 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_4
 (36 9)  (730 297)  (730 297)  LC_4 Logic Functioning bit
 (39 9)  (733 297)  (733 297)  LC_4 Logic Functioning bit
 (42 9)  (736 297)  (736 297)  LC_4 Logic Functioning bit
 (43 9)  (737 297)  (737 297)  LC_4 Logic Functioning bit
 (52 9)  (746 297)  (746 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (16 10)  (710 298)  (710 298)  routing T_13_18.sp12_v_t_10 <X> T_13_18.lc_trk_g2_5
 (17 10)  (711 298)  (711 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 10)  (716 298)  (716 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (717 298)  (717 298)  routing T_13_18.sp4_h_r_31 <X> T_13_18.lc_trk_g2_7
 (24 10)  (718 298)  (718 298)  routing T_13_18.sp4_h_r_31 <X> T_13_18.lc_trk_g2_7
 (28 10)  (722 298)  (722 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 298)  (723 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (724 298)  (724 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (726 298)  (726 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (729 298)  (729 298)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.input_2_5
 (36 10)  (730 298)  (730 298)  LC_5 Logic Functioning bit
 (39 10)  (733 298)  (733 298)  LC_5 Logic Functioning bit
 (40 10)  (734 298)  (734 298)  LC_5 Logic Functioning bit
 (41 10)  (735 298)  (735 298)  LC_5 Logic Functioning bit
 (44 10)  (738 298)  (738 298)  LC_5 Logic Functioning bit
 (46 10)  (740 298)  (740 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (711 299)  (711 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (715 299)  (715 299)  routing T_13_18.sp4_h_r_31 <X> T_13_18.lc_trk_g2_7
 (22 11)  (716 299)  (716 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (722 299)  (722 299)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 299)  (723 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (726 299)  (726 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (727 299)  (727 299)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.input_2_5
 (35 11)  (729 299)  (729 299)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.input_2_5
 (36 11)  (730 299)  (730 299)  LC_5 Logic Functioning bit
 (39 11)  (733 299)  (733 299)  LC_5 Logic Functioning bit
 (42 11)  (736 299)  (736 299)  LC_5 Logic Functioning bit
 (43 11)  (737 299)  (737 299)  LC_5 Logic Functioning bit
 (53 11)  (747 299)  (747 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (10 12)  (704 300)  (704 300)  routing T_13_18.sp4_v_t_40 <X> T_13_18.sp4_h_r_10
 (15 12)  (709 300)  (709 300)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g3_1
 (16 12)  (710 300)  (710 300)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g3_1
 (17 12)  (711 300)  (711 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (716 300)  (716 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (717 300)  (717 300)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g3_3
 (24 12)  (718 300)  (718 300)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g3_3
 (29 12)  (723 300)  (723 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (724 300)  (724 300)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (726 300)  (726 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (729 300)  (729 300)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.input_2_6
 (36 12)  (730 300)  (730 300)  LC_6 Logic Functioning bit
 (39 12)  (733 300)  (733 300)  LC_6 Logic Functioning bit
 (40 12)  (734 300)  (734 300)  LC_6 Logic Functioning bit
 (41 12)  (735 300)  (735 300)  LC_6 Logic Functioning bit
 (44 12)  (738 300)  (738 300)  LC_6 Logic Functioning bit
 (48 12)  (742 300)  (742 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (13 13)  (707 301)  (707 301)  routing T_13_18.sp4_v_t_43 <X> T_13_18.sp4_h_r_11
 (18 13)  (712 301)  (712 301)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g3_1
 (21 13)  (715 301)  (715 301)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g3_3
 (27 13)  (721 301)  (721 301)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (722 301)  (722 301)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 301)  (723 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (724 301)  (724 301)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (726 301)  (726 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (727 301)  (727 301)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.input_2_6
 (35 13)  (729 301)  (729 301)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.input_2_6
 (36 13)  (730 301)  (730 301)  LC_6 Logic Functioning bit
 (39 13)  (733 301)  (733 301)  LC_6 Logic Functioning bit
 (42 13)  (736 301)  (736 301)  LC_6 Logic Functioning bit
 (43 13)  (737 301)  (737 301)  LC_6 Logic Functioning bit
 (46 13)  (740 301)  (740 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (745 301)  (745 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (10 14)  (704 302)  (704 302)  routing T_13_18.sp4_v_b_5 <X> T_13_18.sp4_h_l_47
 (21 14)  (715 302)  (715 302)  routing T_13_18.sp4_v_t_26 <X> T_13_18.lc_trk_g3_7
 (22 14)  (716 302)  (716 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (717 302)  (717 302)  routing T_13_18.sp4_v_t_26 <X> T_13_18.lc_trk_g3_7
 (27 14)  (721 302)  (721 302)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (722 302)  (722 302)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 302)  (723 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (726 302)  (726 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (730 302)  (730 302)  LC_7 Logic Functioning bit
 (39 14)  (733 302)  (733 302)  LC_7 Logic Functioning bit
 (40 14)  (734 302)  (734 302)  LC_7 Logic Functioning bit
 (41 14)  (735 302)  (735 302)  LC_7 Logic Functioning bit
 (44 14)  (738 302)  (738 302)  LC_7 Logic Functioning bit
 (47 14)  (741 302)  (741 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (708 303)  (708 303)  routing T_13_18.sp4_h_l_17 <X> T_13_18.lc_trk_g3_4
 (15 15)  (709 303)  (709 303)  routing T_13_18.sp4_h_l_17 <X> T_13_18.lc_trk_g3_4
 (16 15)  (710 303)  (710 303)  routing T_13_18.sp4_h_l_17 <X> T_13_18.lc_trk_g3_4
 (17 15)  (711 303)  (711 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (715 303)  (715 303)  routing T_13_18.sp4_v_t_26 <X> T_13_18.lc_trk_g3_7
 (22 15)  (716 303)  (716 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (717 303)  (717 303)  routing T_13_18.sp4_h_r_30 <X> T_13_18.lc_trk_g3_6
 (24 15)  (718 303)  (718 303)  routing T_13_18.sp4_h_r_30 <X> T_13_18.lc_trk_g3_6
 (25 15)  (719 303)  (719 303)  routing T_13_18.sp4_h_r_30 <X> T_13_18.lc_trk_g3_6
 (28 15)  (722 303)  (722 303)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (723 303)  (723 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (724 303)  (724 303)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (726 303)  (726 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (728 303)  (728 303)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.input_2_7
 (36 15)  (730 303)  (730 303)  LC_7 Logic Functioning bit
 (39 15)  (733 303)  (733 303)  LC_7 Logic Functioning bit
 (42 15)  (736 303)  (736 303)  LC_7 Logic Functioning bit
 (43 15)  (737 303)  (737 303)  LC_7 Logic Functioning bit
 (52 15)  (746 303)  (746 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_14_18

 (3 0)  (751 288)  (751 288)  routing T_14_18.sp12_v_t_23 <X> T_14_18.sp12_v_b_0
 (13 0)  (761 288)  (761 288)  routing T_14_18.sp4_v_t_39 <X> T_14_18.sp4_v_b_2
 (14 0)  (762 288)  (762 288)  routing T_14_18.sp4_h_l_5 <X> T_14_18.lc_trk_g0_0
 (15 0)  (763 288)  (763 288)  routing T_14_18.sp4_v_b_17 <X> T_14_18.lc_trk_g0_1
 (16 0)  (764 288)  (764 288)  routing T_14_18.sp4_v_b_17 <X> T_14_18.lc_trk_g0_1
 (17 0)  (765 288)  (765 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (770 288)  (770 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (774 288)  (774 288)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (777 288)  (777 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (779 288)  (779 288)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (780 288)  (780 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (783 288)  (783 288)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.input_2_0
 (36 0)  (784 288)  (784 288)  LC_0 Logic Functioning bit
 (37 0)  (785 288)  (785 288)  LC_0 Logic Functioning bit
 (38 0)  (786 288)  (786 288)  LC_0 Logic Functioning bit
 (39 0)  (787 288)  (787 288)  LC_0 Logic Functioning bit
 (43 0)  (791 288)  (791 288)  LC_0 Logic Functioning bit
 (44 0)  (792 288)  (792 288)  LC_0 Logic Functioning bit
 (45 0)  (793 288)  (793 288)  LC_0 Logic Functioning bit
 (14 1)  (762 289)  (762 289)  routing T_14_18.sp4_h_l_5 <X> T_14_18.lc_trk_g0_0
 (15 1)  (763 289)  (763 289)  routing T_14_18.sp4_h_l_5 <X> T_14_18.lc_trk_g0_0
 (16 1)  (764 289)  (764 289)  routing T_14_18.sp4_h_l_5 <X> T_14_18.lc_trk_g0_0
 (17 1)  (765 289)  (765 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (769 289)  (769 289)  routing T_14_18.sp4_r_v_b_32 <X> T_14_18.lc_trk_g0_3
 (22 1)  (770 289)  (770 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (773 289)  (773 289)  routing T_14_18.sp4_r_v_b_33 <X> T_14_18.lc_trk_g0_2
 (29 1)  (777 289)  (777 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (780 289)  (780 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (783 289)  (783 289)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.input_2_0
 (37 1)  (785 289)  (785 289)  LC_0 Logic Functioning bit
 (39 1)  (787 289)  (787 289)  LC_0 Logic Functioning bit
 (43 1)  (791 289)  (791 289)  LC_0 Logic Functioning bit
 (46 1)  (794 289)  (794 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (49 1)  (797 289)  (797 289)  Carry_In_Mux bit 

 (0 2)  (748 290)  (748 290)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (749 290)  (749 290)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (750 290)  (750 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (763 290)  (763 290)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g0_5
 (16 2)  (764 290)  (764 290)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g0_5
 (17 2)  (765 290)  (765 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (766 290)  (766 290)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g0_5
 (21 2)  (769 290)  (769 290)  routing T_14_18.sp4_h_l_2 <X> T_14_18.lc_trk_g0_7
 (22 2)  (770 290)  (770 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (771 290)  (771 290)  routing T_14_18.sp4_h_l_2 <X> T_14_18.lc_trk_g0_7
 (24 2)  (772 290)  (772 290)  routing T_14_18.sp4_h_l_2 <X> T_14_18.lc_trk_g0_7
 (25 2)  (773 290)  (773 290)  routing T_14_18.sp4_h_r_14 <X> T_14_18.lc_trk_g0_6
 (26 2)  (774 290)  (774 290)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (777 290)  (777 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (780 290)  (780 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 290)  (781 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (782 290)  (782 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (784 290)  (784 290)  LC_1 Logic Functioning bit
 (38 2)  (786 290)  (786 290)  LC_1 Logic Functioning bit
 (41 2)  (789 290)  (789 290)  LC_1 Logic Functioning bit
 (44 2)  (792 290)  (792 290)  LC_1 Logic Functioning bit
 (45 2)  (793 290)  (793 290)  LC_1 Logic Functioning bit
 (0 3)  (748 291)  (748 291)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (8 3)  (756 291)  (756 291)  routing T_14_18.sp4_h_r_7 <X> T_14_18.sp4_v_t_36
 (9 3)  (757 291)  (757 291)  routing T_14_18.sp4_h_r_7 <X> T_14_18.sp4_v_t_36
 (10 3)  (758 291)  (758 291)  routing T_14_18.sp4_h_r_7 <X> T_14_18.sp4_v_t_36
 (14 3)  (762 291)  (762 291)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g0_4
 (15 3)  (763 291)  (763 291)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g0_4
 (16 3)  (764 291)  (764 291)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g0_4
 (17 3)  (765 291)  (765 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (766 291)  (766 291)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g0_5
 (22 3)  (770 291)  (770 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (771 291)  (771 291)  routing T_14_18.sp4_h_r_14 <X> T_14_18.lc_trk_g0_6
 (24 3)  (772 291)  (772 291)  routing T_14_18.sp4_h_r_14 <X> T_14_18.lc_trk_g0_6
 (29 3)  (777 291)  (777 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (780 291)  (780 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (784 291)  (784 291)  LC_1 Logic Functioning bit
 (37 3)  (785 291)  (785 291)  LC_1 Logic Functioning bit
 (39 3)  (787 291)  (787 291)  LC_1 Logic Functioning bit
 (40 3)  (788 291)  (788 291)  LC_1 Logic Functioning bit
 (43 3)  (791 291)  (791 291)  LC_1 Logic Functioning bit
 (51 3)  (799 291)  (799 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (801 291)  (801 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (748 292)  (748 292)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (1 4)  (749 292)  (749 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (9 4)  (757 292)  (757 292)  routing T_14_18.sp4_v_t_41 <X> T_14_18.sp4_h_r_4
 (15 4)  (763 292)  (763 292)  routing T_14_18.sp4_v_b_17 <X> T_14_18.lc_trk_g1_1
 (16 4)  (764 292)  (764 292)  routing T_14_18.sp4_v_b_17 <X> T_14_18.lc_trk_g1_1
 (17 4)  (765 292)  (765 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (769 292)  (769 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (22 4)  (770 292)  (770 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (771 292)  (771 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (24 4)  (772 292)  (772 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (25 4)  (773 292)  (773 292)  routing T_14_18.sp4_h_l_7 <X> T_14_18.lc_trk_g1_2
 (29 4)  (777 292)  (777 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (778 292)  (778 292)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (779 292)  (779 292)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (780 292)  (780 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (784 292)  (784 292)  LC_2 Logic Functioning bit
 (38 4)  (786 292)  (786 292)  LC_2 Logic Functioning bit
 (39 4)  (787 292)  (787 292)  LC_2 Logic Functioning bit
 (43 4)  (791 292)  (791 292)  LC_2 Logic Functioning bit
 (44 4)  (792 292)  (792 292)  LC_2 Logic Functioning bit
 (45 4)  (793 292)  (793 292)  LC_2 Logic Functioning bit
 (1 5)  (749 293)  (749 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (9 5)  (757 293)  (757 293)  routing T_14_18.sp4_v_t_45 <X> T_14_18.sp4_v_b_4
 (10 5)  (758 293)  (758 293)  routing T_14_18.sp4_v_t_45 <X> T_14_18.sp4_v_b_4
 (21 5)  (769 293)  (769 293)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (22 5)  (770 293)  (770 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (771 293)  (771 293)  routing T_14_18.sp4_h_l_7 <X> T_14_18.lc_trk_g1_2
 (24 5)  (772 293)  (772 293)  routing T_14_18.sp4_h_l_7 <X> T_14_18.lc_trk_g1_2
 (25 5)  (773 293)  (773 293)  routing T_14_18.sp4_h_l_7 <X> T_14_18.lc_trk_g1_2
 (26 5)  (774 293)  (774 293)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 293)  (777 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (778 293)  (778 293)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (780 293)  (780 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (782 293)  (782 293)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.input_2_2
 (37 5)  (785 293)  (785 293)  LC_2 Logic Functioning bit
 (38 5)  (786 293)  (786 293)  LC_2 Logic Functioning bit
 (39 5)  (787 293)  (787 293)  LC_2 Logic Functioning bit
 (43 5)  (791 293)  (791 293)  LC_2 Logic Functioning bit
 (51 5)  (799 293)  (799 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (801 293)  (801 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (763 294)  (763 294)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g1_5
 (16 6)  (764 294)  (764 294)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g1_5
 (17 6)  (765 294)  (765 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (766 294)  (766 294)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g1_5
 (21 6)  (769 294)  (769 294)  routing T_14_18.sp4_h_l_10 <X> T_14_18.lc_trk_g1_7
 (22 6)  (770 294)  (770 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (771 294)  (771 294)  routing T_14_18.sp4_h_l_10 <X> T_14_18.lc_trk_g1_7
 (24 6)  (772 294)  (772 294)  routing T_14_18.sp4_h_l_10 <X> T_14_18.lc_trk_g1_7
 (25 6)  (773 294)  (773 294)  routing T_14_18.sp4_h_l_11 <X> T_14_18.lc_trk_g1_6
 (27 6)  (775 294)  (775 294)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 294)  (777 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (779 294)  (779 294)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (780 294)  (780 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (782 294)  (782 294)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (783 294)  (783 294)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.input_2_3
 (36 6)  (784 294)  (784 294)  LC_3 Logic Functioning bit
 (37 6)  (785 294)  (785 294)  LC_3 Logic Functioning bit
 (38 6)  (786 294)  (786 294)  LC_3 Logic Functioning bit
 (39 6)  (787 294)  (787 294)  LC_3 Logic Functioning bit
 (43 6)  (791 294)  (791 294)  LC_3 Logic Functioning bit
 (44 6)  (792 294)  (792 294)  LC_3 Logic Functioning bit
 (45 6)  (793 294)  (793 294)  LC_3 Logic Functioning bit
 (18 7)  (766 295)  (766 295)  routing T_14_18.sp4_h_r_21 <X> T_14_18.lc_trk_g1_5
 (21 7)  (769 295)  (769 295)  routing T_14_18.sp4_h_l_10 <X> T_14_18.lc_trk_g1_7
 (22 7)  (770 295)  (770 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (771 295)  (771 295)  routing T_14_18.sp4_h_l_11 <X> T_14_18.lc_trk_g1_6
 (24 7)  (772 295)  (772 295)  routing T_14_18.sp4_h_l_11 <X> T_14_18.lc_trk_g1_6
 (25 7)  (773 295)  (773 295)  routing T_14_18.sp4_h_l_11 <X> T_14_18.lc_trk_g1_6
 (26 7)  (774 295)  (774 295)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 295)  (777 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (780 295)  (780 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (781 295)  (781 295)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.input_2_3
 (37 7)  (785 295)  (785 295)  LC_3 Logic Functioning bit
 (39 7)  (787 295)  (787 295)  LC_3 Logic Functioning bit
 (43 7)  (791 295)  (791 295)  LC_3 Logic Functioning bit
 (51 7)  (799 295)  (799 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (801 295)  (801 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (6 8)  (754 296)  (754 296)  routing T_14_18.sp4_h_r_1 <X> T_14_18.sp4_v_b_6
 (12 8)  (760 296)  (760 296)  routing T_14_18.sp4_v_b_8 <X> T_14_18.sp4_h_r_8
 (14 8)  (762 296)  (762 296)  routing T_14_18.rgt_op_0 <X> T_14_18.lc_trk_g2_0
 (26 8)  (774 296)  (774 296)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (775 296)  (775 296)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 296)  (777 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 296)  (778 296)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (779 296)  (779 296)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (780 296)  (780 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (784 296)  (784 296)  LC_4 Logic Functioning bit
 (38 8)  (786 296)  (786 296)  LC_4 Logic Functioning bit
 (39 8)  (787 296)  (787 296)  LC_4 Logic Functioning bit
 (43 8)  (791 296)  (791 296)  LC_4 Logic Functioning bit
 (44 8)  (792 296)  (792 296)  LC_4 Logic Functioning bit
 (45 8)  (793 296)  (793 296)  LC_4 Logic Functioning bit
 (52 8)  (800 296)  (800 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (11 9)  (759 297)  (759 297)  routing T_14_18.sp4_v_b_8 <X> T_14_18.sp4_h_r_8
 (15 9)  (763 297)  (763 297)  routing T_14_18.rgt_op_0 <X> T_14_18.lc_trk_g2_0
 (17 9)  (765 297)  (765 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (770 297)  (770 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (771 297)  (771 297)  routing T_14_18.sp4_v_b_42 <X> T_14_18.lc_trk_g2_2
 (24 9)  (772 297)  (772 297)  routing T_14_18.sp4_v_b_42 <X> T_14_18.lc_trk_g2_2
 (26 9)  (774 297)  (774 297)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (775 297)  (775 297)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (776 297)  (776 297)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 297)  (777 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (778 297)  (778 297)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (780 297)  (780 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (782 297)  (782 297)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.input_2_4
 (37 9)  (785 297)  (785 297)  LC_4 Logic Functioning bit
 (38 9)  (786 297)  (786 297)  LC_4 Logic Functioning bit
 (39 9)  (787 297)  (787 297)  LC_4 Logic Functioning bit
 (43 9)  (791 297)  (791 297)  LC_4 Logic Functioning bit
 (53 9)  (801 297)  (801 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (752 298)  (752 298)  routing T_14_18.sp4_h_r_0 <X> T_14_18.sp4_v_t_43
 (6 10)  (754 298)  (754 298)  routing T_14_18.sp4_h_r_0 <X> T_14_18.sp4_v_t_43
 (16 10)  (764 298)  (764 298)  routing T_14_18.sp4_v_b_37 <X> T_14_18.lc_trk_g2_5
 (17 10)  (765 298)  (765 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (766 298)  (766 298)  routing T_14_18.sp4_v_b_37 <X> T_14_18.lc_trk_g2_5
 (26 10)  (774 298)  (774 298)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (775 298)  (775 298)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 298)  (777 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (778 298)  (778 298)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (780 298)  (780 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (781 298)  (781 298)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (784 298)  (784 298)  LC_5 Logic Functioning bit
 (38 10)  (786 298)  (786 298)  LC_5 Logic Functioning bit
 (41 10)  (789 298)  (789 298)  LC_5 Logic Functioning bit
 (44 10)  (792 298)  (792 298)  LC_5 Logic Functioning bit
 (45 10)  (793 298)  (793 298)  LC_5 Logic Functioning bit
 (5 11)  (753 299)  (753 299)  routing T_14_18.sp4_h_r_0 <X> T_14_18.sp4_v_t_43
 (17 11)  (765 299)  (765 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (766 299)  (766 299)  routing T_14_18.sp4_v_b_37 <X> T_14_18.lc_trk_g2_5
 (22 11)  (770 299)  (770 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (777 299)  (777 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (778 299)  (778 299)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (780 299)  (780 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (784 299)  (784 299)  LC_5 Logic Functioning bit
 (37 11)  (785 299)  (785 299)  LC_5 Logic Functioning bit
 (39 11)  (787 299)  (787 299)  LC_5 Logic Functioning bit
 (40 11)  (788 299)  (788 299)  LC_5 Logic Functioning bit
 (43 11)  (791 299)  (791 299)  LC_5 Logic Functioning bit
 (53 11)  (801 299)  (801 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (763 300)  (763 300)  routing T_14_18.sp4_h_r_33 <X> T_14_18.lc_trk_g3_1
 (16 12)  (764 300)  (764 300)  routing T_14_18.sp4_h_r_33 <X> T_14_18.lc_trk_g3_1
 (17 12)  (765 300)  (765 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (766 300)  (766 300)  routing T_14_18.sp4_h_r_33 <X> T_14_18.lc_trk_g3_1
 (26 12)  (774 300)  (774 300)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (775 300)  (775 300)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 300)  (777 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (779 300)  (779 300)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (780 300)  (780 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (784 300)  (784 300)  LC_6 Logic Functioning bit
 (38 12)  (786 300)  (786 300)  LC_6 Logic Functioning bit
 (39 12)  (787 300)  (787 300)  LC_6 Logic Functioning bit
 (43 12)  (791 300)  (791 300)  LC_6 Logic Functioning bit
 (44 12)  (792 300)  (792 300)  LC_6 Logic Functioning bit
 (45 12)  (793 300)  (793 300)  LC_6 Logic Functioning bit
 (51 12)  (799 300)  (799 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (774 301)  (774 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (776 301)  (776 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 301)  (777 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (778 301)  (778 301)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (780 301)  (780 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (782 301)  (782 301)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.input_2_6
 (37 13)  (785 301)  (785 301)  LC_6 Logic Functioning bit
 (38 13)  (786 301)  (786 301)  LC_6 Logic Functioning bit
 (39 13)  (787 301)  (787 301)  LC_6 Logic Functioning bit
 (43 13)  (791 301)  (791 301)  LC_6 Logic Functioning bit
 (0 14)  (748 302)  (748 302)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 302)  (749 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (761 302)  (761 302)  routing T_14_18.sp4_h_r_11 <X> T_14_18.sp4_v_t_46
 (15 14)  (763 302)  (763 302)  routing T_14_18.sp4_h_l_16 <X> T_14_18.lc_trk_g3_5
 (16 14)  (764 302)  (764 302)  routing T_14_18.sp4_h_l_16 <X> T_14_18.lc_trk_g3_5
 (17 14)  (765 302)  (765 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (769 302)  (769 302)  routing T_14_18.sp4_h_l_34 <X> T_14_18.lc_trk_g3_7
 (22 14)  (770 302)  (770 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (771 302)  (771 302)  routing T_14_18.sp4_h_l_34 <X> T_14_18.lc_trk_g3_7
 (24 14)  (772 302)  (772 302)  routing T_14_18.sp4_h_l_34 <X> T_14_18.lc_trk_g3_7
 (26 14)  (774 302)  (774 302)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (775 302)  (775 302)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 302)  (777 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (779 302)  (779 302)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (780 302)  (780 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (781 302)  (781 302)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (782 302)  (782 302)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (784 302)  (784 302)  LC_7 Logic Functioning bit
 (38 14)  (786 302)  (786 302)  LC_7 Logic Functioning bit
 (41 14)  (789 302)  (789 302)  LC_7 Logic Functioning bit
 (44 14)  (792 302)  (792 302)  LC_7 Logic Functioning bit
 (45 14)  (793 302)  (793 302)  LC_7 Logic Functioning bit
 (1 15)  (749 303)  (749 303)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (12 15)  (760 303)  (760 303)  routing T_14_18.sp4_h_r_11 <X> T_14_18.sp4_v_t_46
 (18 15)  (766 303)  (766 303)  routing T_14_18.sp4_h_l_16 <X> T_14_18.lc_trk_g3_5
 (21 15)  (769 303)  (769 303)  routing T_14_18.sp4_h_l_34 <X> T_14_18.lc_trk_g3_7
 (29 15)  (777 303)  (777 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (778 303)  (778 303)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (780 303)  (780 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (784 303)  (784 303)  LC_7 Logic Functioning bit
 (37 15)  (785 303)  (785 303)  LC_7 Logic Functioning bit
 (39 15)  (787 303)  (787 303)  LC_7 Logic Functioning bit
 (40 15)  (788 303)  (788 303)  LC_7 Logic Functioning bit
 (43 15)  (791 303)  (791 303)  LC_7 Logic Functioning bit
 (53 15)  (801 303)  (801 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_18

 (16 0)  (818 288)  (818 288)  routing T_15_18.sp4_v_b_9 <X> T_15_18.lc_trk_g0_1
 (17 0)  (819 288)  (819 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (820 288)  (820 288)  routing T_15_18.sp4_v_b_9 <X> T_15_18.lc_trk_g0_1
 (25 0)  (827 288)  (827 288)  routing T_15_18.sp4_v_b_10 <X> T_15_18.lc_trk_g0_2
 (27 0)  (829 288)  (829 288)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 288)  (831 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 288)  (832 288)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (834 288)  (834 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 288)  (835 288)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (836 288)  (836 288)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (837 288)  (837 288)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.input_2_0
 (36 0)  (838 288)  (838 288)  LC_0 Logic Functioning bit
 (37 0)  (839 288)  (839 288)  LC_0 Logic Functioning bit
 (41 0)  (843 288)  (843 288)  LC_0 Logic Functioning bit
 (43 0)  (845 288)  (845 288)  LC_0 Logic Functioning bit
 (45 0)  (847 288)  (847 288)  LC_0 Logic Functioning bit
 (48 0)  (850 288)  (850 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (18 1)  (820 289)  (820 289)  routing T_15_18.sp4_v_b_9 <X> T_15_18.lc_trk_g0_1
 (22 1)  (824 289)  (824 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (825 289)  (825 289)  routing T_15_18.sp4_v_b_10 <X> T_15_18.lc_trk_g0_2
 (25 1)  (827 289)  (827 289)  routing T_15_18.sp4_v_b_10 <X> T_15_18.lc_trk_g0_2
 (30 1)  (832 289)  (832 289)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (834 289)  (834 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (838 289)  (838 289)  LC_0 Logic Functioning bit
 (37 1)  (839 289)  (839 289)  LC_0 Logic Functioning bit
 (41 1)  (843 289)  (843 289)  LC_0 Logic Functioning bit
 (42 1)  (844 289)  (844 289)  LC_0 Logic Functioning bit
 (52 1)  (854 289)  (854 289)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (802 290)  (802 290)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (803 290)  (803 290)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (804 290)  (804 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (811 290)  (811 290)  routing T_15_18.sp4_h_r_10 <X> T_15_18.sp4_h_l_36
 (10 2)  (812 290)  (812 290)  routing T_15_18.sp4_h_r_10 <X> T_15_18.sp4_h_l_36
 (21 2)  (823 290)  (823 290)  routing T_15_18.lft_op_7 <X> T_15_18.lc_trk_g0_7
 (22 2)  (824 290)  (824 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (826 290)  (826 290)  routing T_15_18.lft_op_7 <X> T_15_18.lc_trk_g0_7
 (28 2)  (830 290)  (830 290)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 290)  (831 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (833 290)  (833 290)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 290)  (834 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (836 290)  (836 290)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (839 290)  (839 290)  LC_1 Logic Functioning bit
 (41 2)  (843 290)  (843 290)  LC_1 Logic Functioning bit
 (42 2)  (844 290)  (844 290)  LC_1 Logic Functioning bit
 (46 2)  (848 290)  (848 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (852 290)  (852 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (802 291)  (802 291)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (14 3)  (816 291)  (816 291)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g0_4
 (15 3)  (817 291)  (817 291)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g0_4
 (16 3)  (818 291)  (818 291)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g0_4
 (17 3)  (819 291)  (819 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (828 291)  (828 291)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (829 291)  (829 291)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (830 291)  (830 291)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 291)  (831 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (839 291)  (839 291)  LC_1 Logic Functioning bit
 (40 3)  (842 291)  (842 291)  LC_1 Logic Functioning bit
 (1 4)  (803 292)  (803 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (12 4)  (814 292)  (814 292)  routing T_15_18.sp4_h_l_39 <X> T_15_18.sp4_h_r_5
 (15 4)  (817 292)  (817 292)  routing T_15_18.sp4_h_r_1 <X> T_15_18.lc_trk_g1_1
 (16 4)  (818 292)  (818 292)  routing T_15_18.sp4_h_r_1 <X> T_15_18.lc_trk_g1_1
 (17 4)  (819 292)  (819 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (823 292)  (823 292)  routing T_15_18.sp4_h_r_19 <X> T_15_18.lc_trk_g1_3
 (22 4)  (824 292)  (824 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (825 292)  (825 292)  routing T_15_18.sp4_h_r_19 <X> T_15_18.lc_trk_g1_3
 (24 4)  (826 292)  (826 292)  routing T_15_18.sp4_h_r_19 <X> T_15_18.lc_trk_g1_3
 (29 4)  (831 292)  (831 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (832 292)  (832 292)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (834 292)  (834 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (835 292)  (835 292)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (836 292)  (836 292)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (837 292)  (837 292)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_2
 (36 4)  (838 292)  (838 292)  LC_2 Logic Functioning bit
 (37 4)  (839 292)  (839 292)  LC_2 Logic Functioning bit
 (41 4)  (843 292)  (843 292)  LC_2 Logic Functioning bit
 (43 4)  (845 292)  (845 292)  LC_2 Logic Functioning bit
 (45 4)  (847 292)  (847 292)  LC_2 Logic Functioning bit
 (52 4)  (854 292)  (854 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (802 293)  (802 293)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 5)  (803 293)  (803 293)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (9 5)  (811 293)  (811 293)  routing T_15_18.sp4_v_t_41 <X> T_15_18.sp4_v_b_4
 (13 5)  (815 293)  (815 293)  routing T_15_18.sp4_h_l_39 <X> T_15_18.sp4_h_r_5
 (18 5)  (820 293)  (820 293)  routing T_15_18.sp4_h_r_1 <X> T_15_18.lc_trk_g1_1
 (21 5)  (823 293)  (823 293)  routing T_15_18.sp4_h_r_19 <X> T_15_18.lc_trk_g1_3
 (30 5)  (832 293)  (832 293)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (834 293)  (834 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (835 293)  (835 293)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_2
 (35 5)  (837 293)  (837 293)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_2
 (36 5)  (838 293)  (838 293)  LC_2 Logic Functioning bit
 (37 5)  (839 293)  (839 293)  LC_2 Logic Functioning bit
 (41 5)  (843 293)  (843 293)  LC_2 Logic Functioning bit
 (42 5)  (844 293)  (844 293)  LC_2 Logic Functioning bit
 (48 5)  (850 293)  (850 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (853 293)  (853 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (854 293)  (854 293)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (5 6)  (807 294)  (807 294)  routing T_15_18.sp4_v_b_3 <X> T_15_18.sp4_h_l_38
 (10 6)  (812 294)  (812 294)  routing T_15_18.sp4_v_b_11 <X> T_15_18.sp4_h_l_41
 (15 6)  (817 294)  (817 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (17 6)  (819 294)  (819 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (820 294)  (820 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (19 6)  (821 294)  (821 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (25 6)  (827 294)  (827 294)  routing T_15_18.lft_op_6 <X> T_15_18.lc_trk_g1_6
 (26 6)  (828 294)  (828 294)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (830 294)  (830 294)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 294)  (831 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (833 294)  (833 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 294)  (834 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (835 294)  (835 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (836 294)  (836 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (39 6)  (841 294)  (841 294)  LC_3 Logic Functioning bit
 (42 6)  (844 294)  (844 294)  LC_3 Logic Functioning bit
 (50 6)  (852 294)  (852 294)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (805 295)  (805 295)  routing T_15_18.sp12_h_l_23 <X> T_15_18.sp12_v_t_23
 (22 7)  (824 295)  (824 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (826 295)  (826 295)  routing T_15_18.lft_op_6 <X> T_15_18.lc_trk_g1_6
 (26 7)  (828 295)  (828 295)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (829 295)  (829 295)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 295)  (831 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (833 295)  (833 295)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (839 295)  (839 295)  LC_3 Logic Functioning bit
 (38 7)  (840 295)  (840 295)  LC_3 Logic Functioning bit
 (42 7)  (844 295)  (844 295)  LC_3 Logic Functioning bit
 (51 7)  (853 295)  (853 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (817 296)  (817 296)  routing T_15_18.sp4_h_r_25 <X> T_15_18.lc_trk_g2_1
 (16 8)  (818 296)  (818 296)  routing T_15_18.sp4_h_r_25 <X> T_15_18.lc_trk_g2_1
 (17 8)  (819 296)  (819 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (28 8)  (830 296)  (830 296)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 296)  (831 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (834 296)  (834 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 296)  (835 296)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (836 296)  (836 296)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 296)  (838 296)  LC_4 Logic Functioning bit
 (38 8)  (840 296)  (840 296)  LC_4 Logic Functioning bit
 (43 8)  (845 296)  (845 296)  LC_4 Logic Functioning bit
 (45 8)  (847 296)  (847 296)  LC_4 Logic Functioning bit
 (53 8)  (855 296)  (855 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (806 297)  (806 297)  routing T_15_18.sp4_v_t_36 <X> T_15_18.sp4_h_r_6
 (17 9)  (819 297)  (819 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (820 297)  (820 297)  routing T_15_18.sp4_h_r_25 <X> T_15_18.lc_trk_g2_1
 (27 9)  (829 297)  (829 297)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 297)  (831 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (839 297)  (839 297)  LC_4 Logic Functioning bit
 (39 9)  (841 297)  (841 297)  LC_4 Logic Functioning bit
 (41 9)  (843 297)  (843 297)  LC_4 Logic Functioning bit
 (42 9)  (844 297)  (844 297)  LC_4 Logic Functioning bit
 (43 9)  (845 297)  (845 297)  LC_4 Logic Functioning bit
 (47 9)  (849 297)  (849 297)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (5 10)  (807 298)  (807 298)  routing T_15_18.sp4_v_b_6 <X> T_15_18.sp4_h_l_43
 (9 10)  (811 298)  (811 298)  routing T_15_18.sp4_v_b_7 <X> T_15_18.sp4_h_l_42
 (26 10)  (828 298)  (828 298)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (830 298)  (830 298)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 298)  (831 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (833 298)  (833 298)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 298)  (834 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (835 298)  (835 298)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (836 298)  (836 298)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (39 10)  (841 298)  (841 298)  LC_5 Logic Functioning bit
 (42 10)  (844 298)  (844 298)  LC_5 Logic Functioning bit
 (50 10)  (852 298)  (852 298)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (853 298)  (853 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (824 299)  (824 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (827 299)  (827 299)  routing T_15_18.sp4_r_v_b_38 <X> T_15_18.lc_trk_g2_6
 (26 11)  (828 299)  (828 299)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 299)  (831 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (833 299)  (833 299)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (839 299)  (839 299)  LC_5 Logic Functioning bit
 (38 11)  (840 299)  (840 299)  LC_5 Logic Functioning bit
 (42 11)  (844 299)  (844 299)  LC_5 Logic Functioning bit
 (26 12)  (828 300)  (828 300)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (831 300)  (831 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (834 300)  (834 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 300)  (835 300)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (836 300)  (836 300)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (838 300)  (838 300)  LC_6 Logic Functioning bit
 (38 12)  (840 300)  (840 300)  LC_6 Logic Functioning bit
 (43 12)  (845 300)  (845 300)  LC_6 Logic Functioning bit
 (45 12)  (847 300)  (847 300)  LC_6 Logic Functioning bit
 (17 13)  (819 301)  (819 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (824 301)  (824 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (829 301)  (829 301)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (830 301)  (830 301)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 301)  (831 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (839 301)  (839 301)  LC_6 Logic Functioning bit
 (39 13)  (841 301)  (841 301)  LC_6 Logic Functioning bit
 (41 13)  (843 301)  (843 301)  LC_6 Logic Functioning bit
 (42 13)  (844 301)  (844 301)  LC_6 Logic Functioning bit
 (43 13)  (845 301)  (845 301)  LC_6 Logic Functioning bit
 (46 13)  (848 301)  (848 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (8 14)  (810 302)  (810 302)  routing T_15_18.sp4_v_t_41 <X> T_15_18.sp4_h_l_47
 (9 14)  (811 302)  (811 302)  routing T_15_18.sp4_v_t_41 <X> T_15_18.sp4_h_l_47
 (10 14)  (812 302)  (812 302)  routing T_15_18.sp4_v_t_41 <X> T_15_18.sp4_h_l_47
 (15 14)  (817 302)  (817 302)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g3_5
 (16 14)  (818 302)  (818 302)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g3_5
 (17 14)  (819 302)  (819 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (820 302)  (820 302)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g3_5
 (22 14)  (824 302)  (824 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (830 302)  (830 302)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 302)  (831 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (834 302)  (834 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (839 302)  (839 302)  LC_7 Logic Functioning bit
 (41 14)  (843 302)  (843 302)  LC_7 Logic Functioning bit
 (42 14)  (844 302)  (844 302)  LC_7 Logic Functioning bit
 (47 14)  (849 302)  (849 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (852 302)  (852 302)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (820 303)  (820 303)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g3_5
 (26 15)  (828 303)  (828 303)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (829 303)  (829 303)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (830 303)  (830 303)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 303)  (831 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (833 303)  (833 303)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (839 303)  (839 303)  LC_7 Logic Functioning bit
 (40 15)  (842 303)  (842 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (21 0)  (877 288)  (877 288)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g0_3
 (22 0)  (878 288)  (878 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (879 288)  (879 288)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g0_3
 (24 0)  (880 288)  (880 288)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g0_3
 (21 1)  (877 289)  (877 289)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g0_3
 (14 2)  (870 290)  (870 290)  routing T_16_18.sp4_v_t_1 <X> T_16_18.lc_trk_g0_4
 (15 2)  (871 290)  (871 290)  routing T_16_18.sp4_v_b_21 <X> T_16_18.lc_trk_g0_5
 (16 2)  (872 290)  (872 290)  routing T_16_18.sp4_v_b_21 <X> T_16_18.lc_trk_g0_5
 (17 2)  (873 290)  (873 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (881 290)  (881 290)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g0_6
 (26 2)  (882 290)  (882 290)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (885 290)  (885 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (886 290)  (886 290)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (888 290)  (888 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (889 290)  (889 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (890 290)  (890 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (891 290)  (891 290)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_1
 (36 2)  (892 290)  (892 290)  LC_1 Logic Functioning bit
 (37 2)  (893 290)  (893 290)  LC_1 Logic Functioning bit
 (38 2)  (894 290)  (894 290)  LC_1 Logic Functioning bit
 (39 2)  (895 290)  (895 290)  LC_1 Logic Functioning bit
 (41 2)  (897 290)  (897 290)  LC_1 Logic Functioning bit
 (42 2)  (898 290)  (898 290)  LC_1 Logic Functioning bit
 (43 2)  (899 290)  (899 290)  LC_1 Logic Functioning bit
 (48 2)  (904 290)  (904 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (14 3)  (870 291)  (870 291)  routing T_16_18.sp4_v_t_1 <X> T_16_18.lc_trk_g0_4
 (16 3)  (872 291)  (872 291)  routing T_16_18.sp4_v_t_1 <X> T_16_18.lc_trk_g0_4
 (17 3)  (873 291)  (873 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (878 291)  (878 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (879 291)  (879 291)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g0_6
 (25 3)  (881 291)  (881 291)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g0_6
 (27 3)  (883 291)  (883 291)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 291)  (885 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (886 291)  (886 291)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (888 291)  (888 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (889 291)  (889 291)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_1
 (36 3)  (892 291)  (892 291)  LC_1 Logic Functioning bit
 (37 3)  (893 291)  (893 291)  LC_1 Logic Functioning bit
 (38 3)  (894 291)  (894 291)  LC_1 Logic Functioning bit
 (39 3)  (895 291)  (895 291)  LC_1 Logic Functioning bit
 (40 3)  (896 291)  (896 291)  LC_1 Logic Functioning bit
 (41 3)  (897 291)  (897 291)  LC_1 Logic Functioning bit
 (42 3)  (898 291)  (898 291)  LC_1 Logic Functioning bit
 (43 3)  (899 291)  (899 291)  LC_1 Logic Functioning bit
 (5 6)  (861 294)  (861 294)  routing T_16_18.sp4_v_b_3 <X> T_16_18.sp4_h_l_38
 (14 6)  (870 294)  (870 294)  routing T_16_18.lft_op_4 <X> T_16_18.lc_trk_g1_4
 (27 6)  (883 294)  (883 294)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (884 294)  (884 294)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 294)  (885 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (888 294)  (888 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 294)  (889 294)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (892 294)  (892 294)  LC_3 Logic Functioning bit
 (37 6)  (893 294)  (893 294)  LC_3 Logic Functioning bit
 (38 6)  (894 294)  (894 294)  LC_3 Logic Functioning bit
 (39 6)  (895 294)  (895 294)  LC_3 Logic Functioning bit
 (41 6)  (897 294)  (897 294)  LC_3 Logic Functioning bit
 (42 6)  (898 294)  (898 294)  LC_3 Logic Functioning bit
 (43 6)  (899 294)  (899 294)  LC_3 Logic Functioning bit
 (15 7)  (871 295)  (871 295)  routing T_16_18.lft_op_4 <X> T_16_18.lc_trk_g1_4
 (17 7)  (873 295)  (873 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (883 295)  (883 295)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (884 295)  (884 295)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 295)  (885 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (886 295)  (886 295)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (888 295)  (888 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (889 295)  (889 295)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.input_2_3
 (34 7)  (890 295)  (890 295)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.input_2_3
 (35 7)  (891 295)  (891 295)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.input_2_3
 (36 7)  (892 295)  (892 295)  LC_3 Logic Functioning bit
 (37 7)  (893 295)  (893 295)  LC_3 Logic Functioning bit
 (38 7)  (894 295)  (894 295)  LC_3 Logic Functioning bit
 (39 7)  (895 295)  (895 295)  LC_3 Logic Functioning bit
 (40 7)  (896 295)  (896 295)  LC_3 Logic Functioning bit
 (41 7)  (897 295)  (897 295)  LC_3 Logic Functioning bit
 (42 7)  (898 295)  (898 295)  LC_3 Logic Functioning bit
 (43 7)  (899 295)  (899 295)  LC_3 Logic Functioning bit
 (6 8)  (862 296)  (862 296)  routing T_16_18.sp4_h_r_1 <X> T_16_18.sp4_v_b_6
 (8 8)  (864 296)  (864 296)  routing T_16_18.sp4_h_l_42 <X> T_16_18.sp4_h_r_7
 (26 8)  (882 296)  (882 296)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (885 296)  (885 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (887 296)  (887 296)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 296)  (888 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (891 296)  (891 296)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.input_2_4
 (36 8)  (892 296)  (892 296)  LC_4 Logic Functioning bit
 (37 8)  (893 296)  (893 296)  LC_4 Logic Functioning bit
 (38 8)  (894 296)  (894 296)  LC_4 Logic Functioning bit
 (39 8)  (895 296)  (895 296)  LC_4 Logic Functioning bit
 (41 8)  (897 296)  (897 296)  LC_4 Logic Functioning bit
 (42 8)  (898 296)  (898 296)  LC_4 Logic Functioning bit
 (43 8)  (899 296)  (899 296)  LC_4 Logic Functioning bit
 (14 9)  (870 297)  (870 297)  routing T_16_18.tnl_op_0 <X> T_16_18.lc_trk_g2_0
 (15 9)  (871 297)  (871 297)  routing T_16_18.tnl_op_0 <X> T_16_18.lc_trk_g2_0
 (17 9)  (873 297)  (873 297)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (29 9)  (885 297)  (885 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (886 297)  (886 297)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (888 297)  (888 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (889 297)  (889 297)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.input_2_4
 (36 9)  (892 297)  (892 297)  LC_4 Logic Functioning bit
 (37 9)  (893 297)  (893 297)  LC_4 Logic Functioning bit
 (38 9)  (894 297)  (894 297)  LC_4 Logic Functioning bit
 (39 9)  (895 297)  (895 297)  LC_4 Logic Functioning bit
 (40 9)  (896 297)  (896 297)  LC_4 Logic Functioning bit
 (41 9)  (897 297)  (897 297)  LC_4 Logic Functioning bit
 (42 9)  (898 297)  (898 297)  LC_4 Logic Functioning bit
 (43 9)  (899 297)  (899 297)  LC_4 Logic Functioning bit
 (13 10)  (869 298)  (869 298)  routing T_16_18.sp4_v_b_8 <X> T_16_18.sp4_v_t_45
 (16 10)  (872 298)  (872 298)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g2_5
 (17 10)  (873 298)  (873 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (874 298)  (874 298)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g2_5
 (11 11)  (867 299)  (867 299)  routing T_16_18.sp4_h_r_8 <X> T_16_18.sp4_h_l_45
 (14 11)  (870 299)  (870 299)  routing T_16_18.tnl_op_4 <X> T_16_18.lc_trk_g2_4
 (15 11)  (871 299)  (871 299)  routing T_16_18.tnl_op_4 <X> T_16_18.lc_trk_g2_4
 (17 11)  (873 299)  (873 299)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (874 299)  (874 299)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g2_5
 (14 12)  (870 300)  (870 300)  routing T_16_18.bnl_op_0 <X> T_16_18.lc_trk_g3_0
 (15 12)  (871 300)  (871 300)  routing T_16_18.sp4_v_t_28 <X> T_16_18.lc_trk_g3_1
 (16 12)  (872 300)  (872 300)  routing T_16_18.sp4_v_t_28 <X> T_16_18.lc_trk_g3_1
 (17 12)  (873 300)  (873 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (878 300)  (878 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (879 300)  (879 300)  routing T_16_18.sp12_v_b_11 <X> T_16_18.lc_trk_g3_3
 (25 12)  (881 300)  (881 300)  routing T_16_18.bnl_op_2 <X> T_16_18.lc_trk_g3_2
 (4 13)  (860 301)  (860 301)  routing T_16_18.sp4_h_l_36 <X> T_16_18.sp4_h_r_9
 (6 13)  (862 301)  (862 301)  routing T_16_18.sp4_h_l_36 <X> T_16_18.sp4_h_r_9
 (11 13)  (867 301)  (867 301)  routing T_16_18.sp4_h_l_46 <X> T_16_18.sp4_h_r_11
 (14 13)  (870 301)  (870 301)  routing T_16_18.bnl_op_0 <X> T_16_18.lc_trk_g3_0
 (17 13)  (873 301)  (873 301)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (878 301)  (878 301)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (881 301)  (881 301)  routing T_16_18.bnl_op_2 <X> T_16_18.lc_trk_g3_2
 (5 14)  (861 302)  (861 302)  routing T_16_18.sp4_v_t_44 <X> T_16_18.sp4_h_l_44
 (9 14)  (865 302)  (865 302)  routing T_16_18.sp4_v_b_10 <X> T_16_18.sp4_h_l_47
 (6 15)  (862 303)  (862 303)  routing T_16_18.sp4_v_t_44 <X> T_16_18.sp4_h_l_44


LogicTile_17_18

 (26 0)  (936 288)  (936 288)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (939 288)  (939 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (940 288)  (940 288)  routing T_17_18.lc_trk_g0_5 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (942 288)  (942 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (943 288)  (943 288)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (944 288)  (944 288)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (947 288)  (947 288)  LC_0 Logic Functioning bit
 (39 0)  (949 288)  (949 288)  LC_0 Logic Functioning bit
 (45 0)  (955 288)  (955 288)  LC_0 Logic Functioning bit
 (27 1)  (937 289)  (937 289)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (938 289)  (938 289)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 289)  (939 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (941 289)  (941 289)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (946 289)  (946 289)  LC_0 Logic Functioning bit
 (37 1)  (947 289)  (947 289)  LC_0 Logic Functioning bit
 (38 1)  (948 289)  (948 289)  LC_0 Logic Functioning bit
 (39 1)  (949 289)  (949 289)  LC_0 Logic Functioning bit
 (41 1)  (951 289)  (951 289)  LC_0 Logic Functioning bit
 (43 1)  (953 289)  (953 289)  LC_0 Logic Functioning bit
 (47 1)  (957 289)  (957 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (910 290)  (910 290)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (911 290)  (911 290)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (912 290)  (912 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (925 290)  (925 290)  routing T_17_18.top_op_5 <X> T_17_18.lc_trk_g0_5
 (17 2)  (927 290)  (927 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (910 291)  (910 291)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (18 3)  (928 291)  (928 291)  routing T_17_18.top_op_5 <X> T_17_18.lc_trk_g0_5
 (1 4)  (911 292)  (911 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (932 292)  (932 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (933 292)  (933 292)  routing T_17_18.sp4_v_b_19 <X> T_17_18.lc_trk_g1_3
 (24 4)  (934 292)  (934 292)  routing T_17_18.sp4_v_b_19 <X> T_17_18.lc_trk_g1_3
 (0 5)  (910 293)  (910 293)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (1 5)  (911 293)  (911 293)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (19 6)  (929 294)  (929 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (3 7)  (913 295)  (913 295)  routing T_17_18.sp12_h_l_23 <X> T_17_18.sp12_v_t_23
 (8 7)  (918 295)  (918 295)  routing T_17_18.sp4_v_b_1 <X> T_17_18.sp4_v_t_41
 (10 7)  (920 295)  (920 295)  routing T_17_18.sp4_v_b_1 <X> T_17_18.sp4_v_t_41
 (22 13)  (932 301)  (932 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (933 301)  (933 301)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g3_2
 (24 13)  (934 301)  (934 301)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g3_2
 (25 13)  (935 301)  (935 301)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g3_2
 (15 14)  (925 302)  (925 302)  routing T_17_18.sp4_v_t_32 <X> T_17_18.lc_trk_g3_5
 (16 14)  (926 302)  (926 302)  routing T_17_18.sp4_v_t_32 <X> T_17_18.lc_trk_g3_5
 (17 14)  (927 302)  (927 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_18_18

 (21 0)  (985 288)  (985 288)  routing T_18_18.sp4_v_b_3 <X> T_18_18.lc_trk_g0_3
 (22 0)  (986 288)  (986 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (987 288)  (987 288)  routing T_18_18.sp4_v_b_3 <X> T_18_18.lc_trk_g0_3
 (0 2)  (964 290)  (964 290)  routing T_18_18.glb_netwk_7 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (965 290)  (965 290)  routing T_18_18.glb_netwk_7 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (966 290)  (966 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (978 290)  (978 290)  routing T_18_18.sp4_v_t_1 <X> T_18_18.lc_trk_g0_4
 (31 2)  (995 290)  (995 290)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (996 290)  (996 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (1005 290)  (1005 290)  LC_1 Logic Functioning bit
 (43 2)  (1007 290)  (1007 290)  LC_1 Logic Functioning bit
 (0 3)  (964 291)  (964 291)  routing T_18_18.glb_netwk_7 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (10 3)  (974 291)  (974 291)  routing T_18_18.sp4_h_l_45 <X> T_18_18.sp4_v_t_36
 (14 3)  (978 291)  (978 291)  routing T_18_18.sp4_v_t_1 <X> T_18_18.lc_trk_g0_4
 (16 3)  (980 291)  (980 291)  routing T_18_18.sp4_v_t_1 <X> T_18_18.lc_trk_g0_4
 (17 3)  (981 291)  (981 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (991 291)  (991 291)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (992 291)  (992 291)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (993 291)  (993 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (40 3)  (1004 291)  (1004 291)  LC_1 Logic Functioning bit
 (42 3)  (1006 291)  (1006 291)  LC_1 Logic Functioning bit
 (53 3)  (1017 291)  (1017 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (35 6)  (999 294)  (999 294)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.input_2_3
 (38 6)  (1002 294)  (1002 294)  LC_3 Logic Functioning bit
 (41 6)  (1005 294)  (1005 294)  LC_3 Logic Functioning bit
 (53 6)  (1017 294)  (1017 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (27 7)  (991 295)  (991 295)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (992 295)  (992 295)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (993 295)  (993 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (996 295)  (996 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (997 295)  (997 295)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.input_2_3
 (34 7)  (998 295)  (998 295)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.input_2_3
 (35 7)  (999 295)  (999 295)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.input_2_3
 (39 7)  (1003 295)  (1003 295)  LC_3 Logic Functioning bit
 (40 7)  (1004 295)  (1004 295)  LC_3 Logic Functioning bit
 (22 8)  (986 296)  (986 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (987 296)  (987 296)  routing T_18_18.sp4_v_t_30 <X> T_18_18.lc_trk_g2_3
 (24 8)  (988 296)  (988 296)  routing T_18_18.sp4_v_t_30 <X> T_18_18.lc_trk_g2_3
 (25 8)  (989 296)  (989 296)  routing T_18_18.sp4_v_t_23 <X> T_18_18.lc_trk_g2_2
 (29 8)  (993 296)  (993 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (996 296)  (996 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (997 296)  (997 296)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (998 296)  (998 296)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (1001 296)  (1001 296)  LC_4 Logic Functioning bit
 (39 8)  (1003 296)  (1003 296)  LC_4 Logic Functioning bit
 (53 8)  (1017 296)  (1017 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (8 9)  (972 297)  (972 297)  routing T_18_18.sp4_h_l_36 <X> T_18_18.sp4_v_b_7
 (9 9)  (973 297)  (973 297)  routing T_18_18.sp4_h_l_36 <X> T_18_18.sp4_v_b_7
 (10 9)  (974 297)  (974 297)  routing T_18_18.sp4_h_l_36 <X> T_18_18.sp4_v_b_7
 (22 9)  (986 297)  (986 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (987 297)  (987 297)  routing T_18_18.sp4_v_t_23 <X> T_18_18.lc_trk_g2_2
 (25 9)  (989 297)  (989 297)  routing T_18_18.sp4_v_t_23 <X> T_18_18.lc_trk_g2_2
 (30 9)  (994 297)  (994 297)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (37 9)  (1001 297)  (1001 297)  LC_4 Logic Functioning bit
 (39 9)  (1003 297)  (1003 297)  LC_4 Logic Functioning bit
 (5 10)  (969 298)  (969 298)  routing T_18_18.sp4_v_b_6 <X> T_18_18.sp4_h_l_43
 (25 10)  (989 298)  (989 298)  routing T_18_18.wire_logic_cluster/lc_6/out <X> T_18_18.lc_trk_g2_6
 (14 11)  (978 299)  (978 299)  routing T_18_18.sp4_r_v_b_36 <X> T_18_18.lc_trk_g2_4
 (17 11)  (981 299)  (981 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (986 299)  (986 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (978 300)  (978 300)  routing T_18_18.sp4_v_b_24 <X> T_18_18.lc_trk_g3_0
 (25 12)  (989 300)  (989 300)  routing T_18_18.sp12_v_t_1 <X> T_18_18.lc_trk_g3_2
 (26 12)  (990 300)  (990 300)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (991 300)  (991 300)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (992 300)  (992 300)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (993 300)  (993 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (996 300)  (996 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (997 300)  (997 300)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (999 300)  (999 300)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.input_2_6
 (36 12)  (1000 300)  (1000 300)  LC_6 Logic Functioning bit
 (37 12)  (1001 300)  (1001 300)  LC_6 Logic Functioning bit
 (39 12)  (1003 300)  (1003 300)  LC_6 Logic Functioning bit
 (42 12)  (1006 300)  (1006 300)  LC_6 Logic Functioning bit
 (43 12)  (1007 300)  (1007 300)  LC_6 Logic Functioning bit
 (45 12)  (1009 300)  (1009 300)  LC_6 Logic Functioning bit
 (16 13)  (980 301)  (980 301)  routing T_18_18.sp4_v_b_24 <X> T_18_18.lc_trk_g3_0
 (17 13)  (981 301)  (981 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (986 301)  (986 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (988 301)  (988 301)  routing T_18_18.sp12_v_t_1 <X> T_18_18.lc_trk_g3_2
 (25 13)  (989 301)  (989 301)  routing T_18_18.sp12_v_t_1 <X> T_18_18.lc_trk_g3_2
 (26 13)  (990 301)  (990 301)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (992 301)  (992 301)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (993 301)  (993 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (994 301)  (994 301)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (995 301)  (995 301)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (996 301)  (996 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (997 301)  (997 301)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.input_2_6
 (39 13)  (1003 301)  (1003 301)  LC_6 Logic Functioning bit
 (25 14)  (989 302)  (989 302)  routing T_18_18.bnl_op_6 <X> T_18_18.lc_trk_g3_6
 (32 14)  (996 302)  (996 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (997 302)  (997 302)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (1001 302)  (1001 302)  LC_7 Logic Functioning bit
 (39 14)  (1003 302)  (1003 302)  LC_7 Logic Functioning bit
 (13 15)  (977 303)  (977 303)  routing T_18_18.sp4_v_b_6 <X> T_18_18.sp4_h_l_46
 (22 15)  (986 303)  (986 303)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (989 303)  (989 303)  routing T_18_18.bnl_op_6 <X> T_18_18.lc_trk_g3_6
 (26 15)  (990 303)  (990 303)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (991 303)  (991 303)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (992 303)  (992 303)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (993 303)  (993 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (995 303)  (995 303)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (1000 303)  (1000 303)  LC_7 Logic Functioning bit
 (38 15)  (1002 303)  (1002 303)  LC_7 Logic Functioning bit


RAM_Tile_19_18

 (7 0)  (1025 288)  (1025 288)  Ram config bit: MEMT_bram_cbit_1

 (3 1)  (1021 289)  (1021 289)  routing T_19_18.sp12_h_l_23 <X> T_19_18.sp12_v_b_0
 (22 1)  (1040 289)  (1040 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1043 289)  (1043 289)  routing T_19_18.sp4_r_v_b_33 <X> T_19_18.lc_trk_g0_2
 (0 2)  (1018 290)  (1018 290)  routing T_19_18.glb_netwk_7 <X> T_19_18.wire_bram/ram/WCLK
 (1 2)  (1019 290)  (1019 290)  routing T_19_18.glb_netwk_7 <X> T_19_18.wire_bram/ram/WCLK
 (2 2)  (1020 290)  (1020 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/WCLK
 (7 2)  (1025 290)  (1025 290)  Ram config bit: MEMT_bram_cbit_3

 (8 2)  (1026 290)  (1026 290)  routing T_19_18.sp4_v_t_36 <X> T_19_18.sp4_h_l_36
 (9 2)  (1027 290)  (1027 290)  routing T_19_18.sp4_v_t_36 <X> T_19_18.sp4_h_l_36
 (0 3)  (1018 291)  (1018 291)  routing T_19_18.glb_netwk_7 <X> T_19_18.wire_bram/ram/WCLK
 (13 3)  (1031 291)  (1031 291)  routing T_19_18.sp4_v_b_9 <X> T_19_18.sp4_h_l_39
 (19 3)  (1037 291)  (1037 291)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_b_5 sp4_v_b_14
 (1 4)  (1019 292)  (1019 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1025 292)  (1025 292)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (27 4)  (1045 292)  (1045 292)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_bram/ram/WDATA_5
 (29 4)  (1047 292)  (1047 292)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_4 wire_bram/ram/WDATA_5
 (30 4)  (1048 292)  (1048 292)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_bram/ram/WDATA_5
 (36 4)  (1054 292)  (1054 292)  Enable bit of Mux _out_links/OutMux8_2 => wire_bram/ram/RDATA_5 sp4_h_r_36
 (1 5)  (1019 293)  (1019 293)  routing T_19_18.lc_trk_g0_2 <X> T_19_18.wire_bram/ram/WCLKE
 (7 5)  (1025 293)  (1025 293)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (7 6)  (1025 294)  (1025 294)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (8 6)  (1026 294)  (1026 294)  routing T_19_18.sp4_v_t_47 <X> T_19_18.sp4_h_l_41
 (9 6)  (1027 294)  (1027 294)  routing T_19_18.sp4_v_t_47 <X> T_19_18.sp4_h_l_41
 (10 6)  (1028 294)  (1028 294)  routing T_19_18.sp4_v_t_47 <X> T_19_18.sp4_h_l_41
 (7 7)  (1025 295)  (1025 295)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (12 7)  (1030 295)  (1030 295)  routing T_19_18.sp4_h_l_40 <X> T_19_18.sp4_v_t_40
 (14 7)  (1032 295)  (1032 295)  routing T_19_18.sp12_h_r_20 <X> T_19_18.lc_trk_g1_4
 (16 7)  (1034 295)  (1034 295)  routing T_19_18.sp12_h_r_20 <X> T_19_18.lc_trk_g1_4
 (17 7)  (1035 295)  (1035 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (17 10)  (1035 298)  (1035 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (12 11)  (1030 299)  (1030 299)  routing T_19_18.sp4_h_l_45 <X> T_19_18.sp4_v_t_45
 (18 11)  (1036 299)  (1036 299)  routing T_19_18.sp4_r_v_b_37 <X> T_19_18.lc_trk_g2_5
 (28 12)  (1046 300)  (1046 300)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_bram/ram/WDATA_1
 (29 12)  (1047 300)  (1047 300)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_1
 (30 12)  (1048 300)  (1048 300)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_bram/ram/WDATA_1
 (38 12)  (1056 300)  (1056 300)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_1 sp4_v_b_28
 (0 14)  (1018 302)  (1018 302)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_bram/ram/WE
 (1 14)  (1019 302)  (1019 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (9 14)  (1027 302)  (1027 302)  routing T_19_18.sp4_v_b_10 <X> T_19_18.sp4_h_l_47
 (15 14)  (1033 302)  (1033 302)  routing T_19_18.sp4_v_b_45 <X> T_19_18.lc_trk_g3_5
 (16 14)  (1034 302)  (1034 302)  routing T_19_18.sp4_v_b_45 <X> T_19_18.lc_trk_g3_5
 (17 14)  (1035 302)  (1035 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1018 303)  (1018 303)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_bram/ram/WE
 (1 15)  (1019 303)  (1019 303)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_bram/ram/WE


LogicTile_20_18

 (11 2)  (1071 290)  (1071 290)  routing T_20_18.sp4_h_l_44 <X> T_20_18.sp4_v_t_39
 (8 7)  (1068 295)  (1068 295)  routing T_20_18.sp4_h_r_10 <X> T_20_18.sp4_v_t_41
 (9 7)  (1069 295)  (1069 295)  routing T_20_18.sp4_h_r_10 <X> T_20_18.sp4_v_t_41
 (10 7)  (1070 295)  (1070 295)  routing T_20_18.sp4_h_r_10 <X> T_20_18.sp4_v_t_41
 (8 9)  (1068 297)  (1068 297)  routing T_20_18.sp4_h_l_42 <X> T_20_18.sp4_v_b_7
 (9 9)  (1069 297)  (1069 297)  routing T_20_18.sp4_h_l_42 <X> T_20_18.sp4_v_b_7
 (12 10)  (1072 298)  (1072 298)  routing T_20_18.sp4_v_b_8 <X> T_20_18.sp4_h_l_45
 (12 15)  (1072 303)  (1072 303)  routing T_20_18.sp4_h_l_46 <X> T_20_18.sp4_v_t_46


LogicTile_21_18

 (2 14)  (1116 302)  (1116 302)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_6_17

 (3 14)  (327 286)  (327 286)  routing T_6_17.sp12_h_r_1 <X> T_6_17.sp12_v_t_22
 (3 15)  (327 287)  (327 287)  routing T_6_17.sp12_h_r_1 <X> T_6_17.sp12_v_t_22


LogicTile_11_17

 (3 6)  (585 278)  (585 278)  routing T_11_17.sp12_h_r_0 <X> T_11_17.sp12_v_t_23
 (3 7)  (585 279)  (585 279)  routing T_11_17.sp12_h_r_0 <X> T_11_17.sp12_v_t_23


LogicTile_12_17

 (14 6)  (650 278)  (650 278)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g1_4
 (14 7)  (650 279)  (650 279)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g1_4
 (15 7)  (651 279)  (651 279)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g1_4
 (16 7)  (652 279)  (652 279)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g1_4
 (17 7)  (653 279)  (653 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (15 8)  (651 280)  (651 280)  routing T_12_17.sp4_h_r_33 <X> T_12_17.lc_trk_g2_1
 (16 8)  (652 280)  (652 280)  routing T_12_17.sp4_h_r_33 <X> T_12_17.lc_trk_g2_1
 (17 8)  (653 280)  (653 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (654 280)  (654 280)  routing T_12_17.sp4_h_r_33 <X> T_12_17.lc_trk_g2_1
 (25 10)  (661 282)  (661 282)  routing T_12_17.sp4_v_b_30 <X> T_12_17.lc_trk_g2_6
 (22 11)  (658 283)  (658 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (659 283)  (659 283)  routing T_12_17.sp4_v_b_30 <X> T_12_17.lc_trk_g2_6
 (26 12)  (662 284)  (662 284)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (663 284)  (663 284)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (665 284)  (665 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (666 284)  (666 284)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (668 284)  (668 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (669 284)  (669 284)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (673 284)  (673 284)  LC_6 Logic Functioning bit
 (39 12)  (675 284)  (675 284)  LC_6 Logic Functioning bit
 (52 12)  (688 284)  (688 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (662 285)  (662 285)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (664 285)  (664 285)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (665 285)  (665 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0


LogicTile_13_17

 (5 0)  (699 272)  (699 272)  routing T_13_17.sp4_v_t_37 <X> T_13_17.sp4_h_r_0
 (22 0)  (716 272)  (716 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (717 272)  (717 272)  routing T_13_17.sp4_v_b_19 <X> T_13_17.lc_trk_g0_3
 (24 0)  (718 272)  (718 272)  routing T_13_17.sp4_v_b_19 <X> T_13_17.lc_trk_g0_3
 (27 0)  (721 272)  (721 272)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (722 272)  (722 272)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 272)  (723 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (725 272)  (725 272)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (726 272)  (726 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (729 272)  (729 272)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_0
 (36 0)  (730 272)  (730 272)  LC_0 Logic Functioning bit
 (43 0)  (737 272)  (737 272)  LC_0 Logic Functioning bit
 (44 0)  (738 272)  (738 272)  LC_0 Logic Functioning bit
 (14 1)  (708 273)  (708 273)  routing T_13_17.sp4_r_v_b_35 <X> T_13_17.lc_trk_g0_0
 (17 1)  (711 273)  (711 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (27 1)  (721 273)  (721 273)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (722 273)  (722 273)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 273)  (723 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (724 273)  (724 273)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (725 273)  (725 273)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (726 273)  (726 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (727 273)  (727 273)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_0
 (34 1)  (728 273)  (728 273)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_0
 (35 1)  (729 273)  (729 273)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_0
 (36 1)  (730 273)  (730 273)  LC_0 Logic Functioning bit
 (37 1)  (731 273)  (731 273)  LC_0 Logic Functioning bit
 (38 1)  (732 273)  (732 273)  LC_0 Logic Functioning bit
 (42 1)  (736 273)  (736 273)  LC_0 Logic Functioning bit
 (48 1)  (742 273)  (742 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (50 1)  (744 273)  (744 273)  Carry_In_Mux bit 

 (0 2)  (694 274)  (694 274)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (695 274)  (695 274)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (696 274)  (696 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (13 2)  (707 274)  (707 274)  routing T_13_17.sp4_h_r_2 <X> T_13_17.sp4_v_t_39
 (21 2)  (715 274)  (715 274)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g0_7
 (22 2)  (716 274)  (716 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (717 274)  (717 274)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g0_7
 (24 2)  (718 274)  (718 274)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g0_7
 (25 2)  (719 274)  (719 274)  routing T_13_17.sp4_v_t_3 <X> T_13_17.lc_trk_g0_6
 (28 2)  (722 274)  (722 274)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 274)  (723 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (724 274)  (724 274)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (726 274)  (726 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (728 274)  (728 274)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (730 274)  (730 274)  LC_1 Logic Functioning bit
 (37 2)  (731 274)  (731 274)  LC_1 Logic Functioning bit
 (38 2)  (732 274)  (732 274)  LC_1 Logic Functioning bit
 (39 2)  (733 274)  (733 274)  LC_1 Logic Functioning bit
 (44 2)  (738 274)  (738 274)  LC_1 Logic Functioning bit
 (45 2)  (739 274)  (739 274)  LC_1 Logic Functioning bit
 (47 2)  (741 274)  (741 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (694 275)  (694 275)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (12 3)  (706 275)  (706 275)  routing T_13_17.sp4_h_r_2 <X> T_13_17.sp4_v_t_39
 (21 3)  (715 275)  (715 275)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g0_7
 (22 3)  (716 275)  (716 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (717 275)  (717 275)  routing T_13_17.sp4_v_t_3 <X> T_13_17.lc_trk_g0_6
 (25 3)  (719 275)  (719 275)  routing T_13_17.sp4_v_t_3 <X> T_13_17.lc_trk_g0_6
 (32 3)  (726 275)  (726 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (729 275)  (729 275)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.input_2_1
 (36 3)  (730 275)  (730 275)  LC_1 Logic Functioning bit
 (37 3)  (731 275)  (731 275)  LC_1 Logic Functioning bit
 (38 3)  (732 275)  (732 275)  LC_1 Logic Functioning bit
 (39 3)  (733 275)  (733 275)  LC_1 Logic Functioning bit
 (52 3)  (746 275)  (746 275)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (16 4)  (710 276)  (710 276)  routing T_13_17.sp12_h_r_9 <X> T_13_17.lc_trk_g1_1
 (17 4)  (711 276)  (711 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (715 276)  (715 276)  routing T_13_17.sp4_h_r_11 <X> T_13_17.lc_trk_g1_3
 (22 4)  (716 276)  (716 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (717 276)  (717 276)  routing T_13_17.sp4_h_r_11 <X> T_13_17.lc_trk_g1_3
 (24 4)  (718 276)  (718 276)  routing T_13_17.sp4_h_r_11 <X> T_13_17.lc_trk_g1_3
 (26 4)  (720 276)  (720 276)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (721 276)  (721 276)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 276)  (723 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 276)  (724 276)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (726 276)  (726 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (730 276)  (730 276)  LC_2 Logic Functioning bit
 (39 4)  (733 276)  (733 276)  LC_2 Logic Functioning bit
 (40 4)  (734 276)  (734 276)  LC_2 Logic Functioning bit
 (41 4)  (735 276)  (735 276)  LC_2 Logic Functioning bit
 (44 4)  (738 276)  (738 276)  LC_2 Logic Functioning bit
 (47 4)  (741 276)  (741 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (745 276)  (745 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (27 5)  (721 277)  (721 277)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (722 277)  (722 277)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 277)  (723 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (724 277)  (724 277)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (726 277)  (726 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (727 277)  (727 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.input_2_2
 (34 5)  (728 277)  (728 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.input_2_2
 (35 5)  (729 277)  (729 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.input_2_2
 (36 5)  (730 277)  (730 277)  LC_2 Logic Functioning bit
 (39 5)  (733 277)  (733 277)  LC_2 Logic Functioning bit
 (42 5)  (736 277)  (736 277)  LC_2 Logic Functioning bit
 (43 5)  (737 277)  (737 277)  LC_2 Logic Functioning bit
 (48 5)  (742 277)  (742 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (52 5)  (746 277)  (746 277)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (708 278)  (708 278)  routing T_13_17.sp4_v_t_1 <X> T_13_17.lc_trk_g1_4
 (22 6)  (716 278)  (716 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (720 278)  (720 278)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (723 278)  (723 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (726 278)  (726 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (730 278)  (730 278)  LC_3 Logic Functioning bit
 (39 6)  (733 278)  (733 278)  LC_3 Logic Functioning bit
 (40 6)  (734 278)  (734 278)  LC_3 Logic Functioning bit
 (41 6)  (735 278)  (735 278)  LC_3 Logic Functioning bit
 (44 6)  (738 278)  (738 278)  LC_3 Logic Functioning bit
 (46 6)  (740 278)  (740 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (741 278)  (741 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (708 279)  (708 279)  routing T_13_17.sp4_v_t_1 <X> T_13_17.lc_trk_g1_4
 (16 7)  (710 279)  (710 279)  routing T_13_17.sp4_v_t_1 <X> T_13_17.lc_trk_g1_4
 (17 7)  (711 279)  (711 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (716 279)  (716 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (719 279)  (719 279)  routing T_13_17.sp4_r_v_b_30 <X> T_13_17.lc_trk_g1_6
 (28 7)  (722 279)  (722 279)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 279)  (723 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (726 279)  (726 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (727 279)  (727 279)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.input_2_3
 (35 7)  (729 279)  (729 279)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.input_2_3
 (36 7)  (730 279)  (730 279)  LC_3 Logic Functioning bit
 (39 7)  (733 279)  (733 279)  LC_3 Logic Functioning bit
 (42 7)  (736 279)  (736 279)  LC_3 Logic Functioning bit
 (43 7)  (737 279)  (737 279)  LC_3 Logic Functioning bit
 (9 8)  (703 280)  (703 280)  routing T_13_17.sp4_v_t_42 <X> T_13_17.sp4_h_r_7
 (12 8)  (706 280)  (706 280)  routing T_13_17.sp4_v_b_2 <X> T_13_17.sp4_h_r_8
 (21 8)  (715 280)  (715 280)  routing T_13_17.sp4_h_r_43 <X> T_13_17.lc_trk_g2_3
 (22 8)  (716 280)  (716 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (717 280)  (717 280)  routing T_13_17.sp4_h_r_43 <X> T_13_17.lc_trk_g2_3
 (24 8)  (718 280)  (718 280)  routing T_13_17.sp4_h_r_43 <X> T_13_17.lc_trk_g2_3
 (26 8)  (720 280)  (720 280)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (722 280)  (722 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (723 280)  (723 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (724 280)  (724 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (726 280)  (726 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (729 280)  (729 280)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.input_2_4
 (36 8)  (730 280)  (730 280)  LC_4 Logic Functioning bit
 (39 8)  (733 280)  (733 280)  LC_4 Logic Functioning bit
 (40 8)  (734 280)  (734 280)  LC_4 Logic Functioning bit
 (41 8)  (735 280)  (735 280)  LC_4 Logic Functioning bit
 (44 8)  (738 280)  (738 280)  LC_4 Logic Functioning bit
 (47 8)  (741 280)  (741 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (11 9)  (705 281)  (705 281)  routing T_13_17.sp4_v_b_2 <X> T_13_17.sp4_h_r_8
 (13 9)  (707 281)  (707 281)  routing T_13_17.sp4_v_b_2 <X> T_13_17.sp4_h_r_8
 (21 9)  (715 281)  (715 281)  routing T_13_17.sp4_h_r_43 <X> T_13_17.lc_trk_g2_3
 (27 9)  (721 281)  (721 281)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (722 281)  (722 281)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 281)  (723 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (724 281)  (724 281)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (726 281)  (726 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (729 281)  (729 281)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.input_2_4
 (36 9)  (730 281)  (730 281)  LC_4 Logic Functioning bit
 (39 9)  (733 281)  (733 281)  LC_4 Logic Functioning bit
 (42 9)  (736 281)  (736 281)  LC_4 Logic Functioning bit
 (43 9)  (737 281)  (737 281)  LC_4 Logic Functioning bit
 (53 9)  (747 281)  (747 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (708 282)  (708 282)  routing T_13_17.sp4_h_r_36 <X> T_13_17.lc_trk_g2_4
 (15 10)  (709 282)  (709 282)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g2_5
 (16 10)  (710 282)  (710 282)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g2_5
 (17 10)  (711 282)  (711 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (716 282)  (716 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (717 282)  (717 282)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g2_7
 (24 10)  (718 282)  (718 282)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g2_7
 (26 10)  (720 282)  (720 282)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (722 282)  (722 282)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 282)  (723 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (724 282)  (724 282)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (726 282)  (726 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (729 282)  (729 282)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.input_2_5
 (36 10)  (730 282)  (730 282)  LC_5 Logic Functioning bit
 (39 10)  (733 282)  (733 282)  LC_5 Logic Functioning bit
 (40 10)  (734 282)  (734 282)  LC_5 Logic Functioning bit
 (41 10)  (735 282)  (735 282)  LC_5 Logic Functioning bit
 (44 10)  (738 282)  (738 282)  LC_5 Logic Functioning bit
 (47 10)  (741 282)  (741 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (709 283)  (709 283)  routing T_13_17.sp4_h_r_36 <X> T_13_17.lc_trk_g2_4
 (16 11)  (710 283)  (710 283)  routing T_13_17.sp4_h_r_36 <X> T_13_17.lc_trk_g2_4
 (17 11)  (711 283)  (711 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (712 283)  (712 283)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g2_5
 (21 11)  (715 283)  (715 283)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g2_7
 (22 11)  (716 283)  (716 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (717 283)  (717 283)  routing T_13_17.sp4_h_r_30 <X> T_13_17.lc_trk_g2_6
 (24 11)  (718 283)  (718 283)  routing T_13_17.sp4_h_r_30 <X> T_13_17.lc_trk_g2_6
 (25 11)  (719 283)  (719 283)  routing T_13_17.sp4_h_r_30 <X> T_13_17.lc_trk_g2_6
 (28 11)  (722 283)  (722 283)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 283)  (723 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (724 283)  (724 283)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (726 283)  (726 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (728 283)  (728 283)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.input_2_5
 (36 11)  (730 283)  (730 283)  LC_5 Logic Functioning bit
 (39 11)  (733 283)  (733 283)  LC_5 Logic Functioning bit
 (42 11)  (736 283)  (736 283)  LC_5 Logic Functioning bit
 (43 11)  (737 283)  (737 283)  LC_5 Logic Functioning bit
 (53 11)  (747 283)  (747 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (709 284)  (709 284)  routing T_13_17.sp4_h_r_25 <X> T_13_17.lc_trk_g3_1
 (16 12)  (710 284)  (710 284)  routing T_13_17.sp4_h_r_25 <X> T_13_17.lc_trk_g3_1
 (17 12)  (711 284)  (711 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (716 284)  (716 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (717 284)  (717 284)  routing T_13_17.sp4_h_r_27 <X> T_13_17.lc_trk_g3_3
 (24 12)  (718 284)  (718 284)  routing T_13_17.sp4_h_r_27 <X> T_13_17.lc_trk_g3_3
 (26 12)  (720 284)  (720 284)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (721 284)  (721 284)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (722 284)  (722 284)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 284)  (723 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (726 284)  (726 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (729 284)  (729 284)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.input_2_6
 (36 12)  (730 284)  (730 284)  LC_6 Logic Functioning bit
 (39 12)  (733 284)  (733 284)  LC_6 Logic Functioning bit
 (40 12)  (734 284)  (734 284)  LC_6 Logic Functioning bit
 (41 12)  (735 284)  (735 284)  LC_6 Logic Functioning bit
 (44 12)  (738 284)  (738 284)  LC_6 Logic Functioning bit
 (47 12)  (741 284)  (741 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (4 13)  (698 285)  (698 285)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_h_r_9
 (8 13)  (702 285)  (702 285)  routing T_13_17.sp4_h_r_10 <X> T_13_17.sp4_v_b_10
 (14 13)  (708 285)  (708 285)  routing T_13_17.sp4_h_r_24 <X> T_13_17.lc_trk_g3_0
 (15 13)  (709 285)  (709 285)  routing T_13_17.sp4_h_r_24 <X> T_13_17.lc_trk_g3_0
 (16 13)  (710 285)  (710 285)  routing T_13_17.sp4_h_r_24 <X> T_13_17.lc_trk_g3_0
 (17 13)  (711 285)  (711 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (712 285)  (712 285)  routing T_13_17.sp4_h_r_25 <X> T_13_17.lc_trk_g3_1
 (21 13)  (715 285)  (715 285)  routing T_13_17.sp4_h_r_27 <X> T_13_17.lc_trk_g3_3
 (22 13)  (716 285)  (716 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (717 285)  (717 285)  routing T_13_17.sp12_v_b_18 <X> T_13_17.lc_trk_g3_2
 (25 13)  (719 285)  (719 285)  routing T_13_17.sp12_v_b_18 <X> T_13_17.lc_trk_g3_2
 (27 13)  (721 285)  (721 285)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (722 285)  (722 285)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 285)  (723 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (726 285)  (726 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (728 285)  (728 285)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.input_2_6
 (35 13)  (729 285)  (729 285)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.input_2_6
 (36 13)  (730 285)  (730 285)  LC_6 Logic Functioning bit
 (39 13)  (733 285)  (733 285)  LC_6 Logic Functioning bit
 (42 13)  (736 285)  (736 285)  LC_6 Logic Functioning bit
 (43 13)  (737 285)  (737 285)  LC_6 Logic Functioning bit
 (53 13)  (747 285)  (747 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (15 14)  (709 286)  (709 286)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g3_5
 (16 14)  (710 286)  (710 286)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g3_5
 (17 14)  (711 286)  (711 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (716 286)  (716 286)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (718 286)  (718 286)  routing T_13_17.tnr_op_7 <X> T_13_17.lc_trk_g3_7
 (27 14)  (721 286)  (721 286)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 286)  (723 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (44 14)  (738 286)  (738 286)  LC_7 Logic Functioning bit
 (8 15)  (702 287)  (702 287)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_47
 (9 15)  (703 287)  (703 287)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_47
 (10 15)  (704 287)  (704 287)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_47
 (18 15)  (712 287)  (712 287)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g3_5
 (30 15)  (724 287)  (724 287)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_7/in_1


LogicTile_14_17

 (10 0)  (758 272)  (758 272)  routing T_14_17.sp4_v_t_45 <X> T_14_17.sp4_h_r_1
 (11 0)  (759 272)  (759 272)  routing T_14_17.sp4_h_r_9 <X> T_14_17.sp4_v_b_2
 (12 0)  (760 272)  (760 272)  routing T_14_17.sp4_v_b_8 <X> T_14_17.sp4_h_r_2
 (25 0)  (773 272)  (773 272)  routing T_14_17.sp4_v_b_10 <X> T_14_17.lc_trk_g0_2
 (29 0)  (777 272)  (777 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 272)  (778 272)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (779 272)  (779 272)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (780 272)  (780 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (781 272)  (781 272)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (783 272)  (783 272)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_0
 (36 0)  (784 272)  (784 272)  LC_0 Logic Functioning bit
 (38 0)  (786 272)  (786 272)  LC_0 Logic Functioning bit
 (39 0)  (787 272)  (787 272)  LC_0 Logic Functioning bit
 (43 0)  (791 272)  (791 272)  LC_0 Logic Functioning bit
 (44 0)  (792 272)  (792 272)  LC_0 Logic Functioning bit
 (45 0)  (793 272)  (793 272)  LC_0 Logic Functioning bit
 (11 1)  (759 273)  (759 273)  routing T_14_17.sp4_v_b_8 <X> T_14_17.sp4_h_r_2
 (13 1)  (761 273)  (761 273)  routing T_14_17.sp4_v_b_8 <X> T_14_17.sp4_h_r_2
 (14 1)  (762 273)  (762 273)  routing T_14_17.sp4_r_v_b_35 <X> T_14_17.lc_trk_g0_0
 (17 1)  (765 273)  (765 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (770 273)  (770 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (771 273)  (771 273)  routing T_14_17.sp4_v_b_10 <X> T_14_17.lc_trk_g0_2
 (25 1)  (773 273)  (773 273)  routing T_14_17.sp4_v_b_10 <X> T_14_17.lc_trk_g0_2
 (26 1)  (774 273)  (774 273)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (775 273)  (775 273)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 273)  (777 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (778 273)  (778 273)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (780 273)  (780 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (781 273)  (781 273)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_0
 (35 1)  (783 273)  (783 273)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_0
 (37 1)  (785 273)  (785 273)  LC_0 Logic Functioning bit
 (38 1)  (786 273)  (786 273)  LC_0 Logic Functioning bit
 (39 1)  (787 273)  (787 273)  LC_0 Logic Functioning bit
 (43 1)  (791 273)  (791 273)  LC_0 Logic Functioning bit
 (49 1)  (797 273)  (797 273)  Carry_In_Mux bit 

 (51 1)  (799 273)  (799 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (748 274)  (748 274)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (749 274)  (749 274)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (750 274)  (750 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (757 274)  (757 274)  routing T_14_17.sp4_h_r_10 <X> T_14_17.sp4_h_l_36
 (10 2)  (758 274)  (758 274)  routing T_14_17.sp4_h_r_10 <X> T_14_17.sp4_h_l_36
 (21 2)  (769 274)  (769 274)  routing T_14_17.sp4_v_b_15 <X> T_14_17.lc_trk_g0_7
 (22 2)  (770 274)  (770 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (771 274)  (771 274)  routing T_14_17.sp4_v_b_15 <X> T_14_17.lc_trk_g0_7
 (26 2)  (774 274)  (774 274)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (775 274)  (775 274)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 274)  (777 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (778 274)  (778 274)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (779 274)  (779 274)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (780 274)  (780 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 274)  (781 274)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (782 274)  (782 274)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (783 274)  (783 274)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_1
 (36 2)  (784 274)  (784 274)  LC_1 Logic Functioning bit
 (38 2)  (786 274)  (786 274)  LC_1 Logic Functioning bit
 (41 2)  (789 274)  (789 274)  LC_1 Logic Functioning bit
 (44 2)  (792 274)  (792 274)  LC_1 Logic Functioning bit
 (45 2)  (793 274)  (793 274)  LC_1 Logic Functioning bit
 (0 3)  (748 275)  (748 275)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (14 3)  (762 275)  (762 275)  routing T_14_17.sp4_r_v_b_28 <X> T_14_17.lc_trk_g0_4
 (17 3)  (765 275)  (765 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (769 275)  (769 275)  routing T_14_17.sp4_v_b_15 <X> T_14_17.lc_trk_g0_7
 (22 3)  (770 275)  (770 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (773 275)  (773 275)  routing T_14_17.sp4_r_v_b_30 <X> T_14_17.lc_trk_g0_6
 (28 3)  (776 275)  (776 275)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 275)  (777 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (780 275)  (780 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (781 275)  (781 275)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_1
 (34 3)  (782 275)  (782 275)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_1
 (35 3)  (783 275)  (783 275)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_1
 (36 3)  (784 275)  (784 275)  LC_1 Logic Functioning bit
 (37 3)  (785 275)  (785 275)  LC_1 Logic Functioning bit
 (39 3)  (787 275)  (787 275)  LC_1 Logic Functioning bit
 (40 3)  (788 275)  (788 275)  LC_1 Logic Functioning bit
 (43 3)  (791 275)  (791 275)  LC_1 Logic Functioning bit
 (51 3)  (799 275)  (799 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (749 276)  (749 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (763 276)  (763 276)  routing T_14_17.sp4_v_b_17 <X> T_14_17.lc_trk_g1_1
 (16 4)  (764 276)  (764 276)  routing T_14_17.sp4_v_b_17 <X> T_14_17.lc_trk_g1_1
 (17 4)  (765 276)  (765 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (769 276)  (769 276)  routing T_14_17.sp4_h_r_19 <X> T_14_17.lc_trk_g1_3
 (22 4)  (770 276)  (770 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (771 276)  (771 276)  routing T_14_17.sp4_h_r_19 <X> T_14_17.lc_trk_g1_3
 (24 4)  (772 276)  (772 276)  routing T_14_17.sp4_h_r_19 <X> T_14_17.lc_trk_g1_3
 (25 4)  (773 276)  (773 276)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g1_2
 (27 4)  (775 276)  (775 276)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (776 276)  (776 276)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 276)  (777 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (778 276)  (778 276)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (779 276)  (779 276)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (780 276)  (780 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (781 276)  (781 276)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (784 276)  (784 276)  LC_2 Logic Functioning bit
 (37 4)  (785 276)  (785 276)  LC_2 Logic Functioning bit
 (38 4)  (786 276)  (786 276)  LC_2 Logic Functioning bit
 (39 4)  (787 276)  (787 276)  LC_2 Logic Functioning bit
 (43 4)  (791 276)  (791 276)  LC_2 Logic Functioning bit
 (44 4)  (792 276)  (792 276)  LC_2 Logic Functioning bit
 (45 4)  (793 276)  (793 276)  LC_2 Logic Functioning bit
 (1 5)  (749 277)  (749 277)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (21 5)  (769 277)  (769 277)  routing T_14_17.sp4_h_r_19 <X> T_14_17.lc_trk_g1_3
 (22 5)  (770 277)  (770 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (771 277)  (771 277)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g1_2
 (24 5)  (772 277)  (772 277)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g1_2
 (25 5)  (773 277)  (773 277)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g1_2
 (28 5)  (776 277)  (776 277)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 277)  (777 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (778 277)  (778 277)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (780 277)  (780 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (785 277)  (785 277)  LC_2 Logic Functioning bit
 (39 5)  (787 277)  (787 277)  LC_2 Logic Functioning bit
 (43 5)  (791 277)  (791 277)  LC_2 Logic Functioning bit
 (51 5)  (799 277)  (799 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (801 277)  (801 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (8 6)  (756 278)  (756 278)  routing T_14_17.sp4_v_t_41 <X> T_14_17.sp4_h_l_41
 (9 6)  (757 278)  (757 278)  routing T_14_17.sp4_v_t_41 <X> T_14_17.sp4_h_l_41
 (14 6)  (762 278)  (762 278)  routing T_14_17.sp4_h_l_9 <X> T_14_17.lc_trk_g1_4
 (15 6)  (763 278)  (763 278)  routing T_14_17.sp4_h_r_13 <X> T_14_17.lc_trk_g1_5
 (16 6)  (764 278)  (764 278)  routing T_14_17.sp4_h_r_13 <X> T_14_17.lc_trk_g1_5
 (17 6)  (765 278)  (765 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (766 278)  (766 278)  routing T_14_17.sp4_h_r_13 <X> T_14_17.lc_trk_g1_5
 (22 6)  (770 278)  (770 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (771 278)  (771 278)  routing T_14_17.sp4_h_r_7 <X> T_14_17.lc_trk_g1_7
 (24 6)  (772 278)  (772 278)  routing T_14_17.sp4_h_r_7 <X> T_14_17.lc_trk_g1_7
 (26 6)  (774 278)  (774 278)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (776 278)  (776 278)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 278)  (777 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (778 278)  (778 278)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (780 278)  (780 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (781 278)  (781 278)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (782 278)  (782 278)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (783 278)  (783 278)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.input_2_3
 (36 6)  (784 278)  (784 278)  LC_3 Logic Functioning bit
 (38 6)  (786 278)  (786 278)  LC_3 Logic Functioning bit
 (44 6)  (792 278)  (792 278)  LC_3 Logic Functioning bit
 (45 6)  (793 278)  (793 278)  LC_3 Logic Functioning bit
 (14 7)  (762 279)  (762 279)  routing T_14_17.sp4_h_l_9 <X> T_14_17.lc_trk_g1_4
 (15 7)  (763 279)  (763 279)  routing T_14_17.sp4_h_l_9 <X> T_14_17.lc_trk_g1_4
 (16 7)  (764 279)  (764 279)  routing T_14_17.sp4_h_l_9 <X> T_14_17.lc_trk_g1_4
 (17 7)  (765 279)  (765 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (769 279)  (769 279)  routing T_14_17.sp4_h_r_7 <X> T_14_17.lc_trk_g1_7
 (28 7)  (776 279)  (776 279)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 279)  (777 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (778 279)  (778 279)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (780 279)  (780 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (782 279)  (782 279)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.input_2_3
 (36 7)  (784 279)  (784 279)  LC_3 Logic Functioning bit
 (37 7)  (785 279)  (785 279)  LC_3 Logic Functioning bit
 (39 7)  (787 279)  (787 279)  LC_3 Logic Functioning bit
 (40 7)  (788 279)  (788 279)  LC_3 Logic Functioning bit
 (42 7)  (790 279)  (790 279)  LC_3 Logic Functioning bit
 (43 7)  (791 279)  (791 279)  LC_3 Logic Functioning bit
 (51 7)  (799 279)  (799 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (801 279)  (801 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (752 280)  (752 280)  routing T_14_17.sp4_v_t_43 <X> T_14_17.sp4_v_b_6
 (9 8)  (757 280)  (757 280)  routing T_14_17.sp4_h_l_41 <X> T_14_17.sp4_h_r_7
 (10 8)  (758 280)  (758 280)  routing T_14_17.sp4_h_l_41 <X> T_14_17.sp4_h_r_7
 (26 8)  (774 280)  (774 280)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (776 280)  (776 280)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 280)  (777 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 280)  (778 280)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (780 280)  (780 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (781 280)  (781 280)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (782 280)  (782 280)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (783 280)  (783 280)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_4
 (36 8)  (784 280)  (784 280)  LC_4 Logic Functioning bit
 (38 8)  (786 280)  (786 280)  LC_4 Logic Functioning bit
 (39 8)  (787 280)  (787 280)  LC_4 Logic Functioning bit
 (43 8)  (791 280)  (791 280)  LC_4 Logic Functioning bit
 (44 8)  (792 280)  (792 280)  LC_4 Logic Functioning bit
 (45 8)  (793 280)  (793 280)  LC_4 Logic Functioning bit
 (17 9)  (765 281)  (765 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (770 281)  (770 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (771 281)  (771 281)  routing T_14_17.sp4_v_b_42 <X> T_14_17.lc_trk_g2_2
 (24 9)  (772 281)  (772 281)  routing T_14_17.sp4_v_b_42 <X> T_14_17.lc_trk_g2_2
 (26 9)  (774 281)  (774 281)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 281)  (777 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (778 281)  (778 281)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (780 281)  (780 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (781 281)  (781 281)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_4
 (37 9)  (785 281)  (785 281)  LC_4 Logic Functioning bit
 (38 9)  (786 281)  (786 281)  LC_4 Logic Functioning bit
 (39 9)  (787 281)  (787 281)  LC_4 Logic Functioning bit
 (43 9)  (791 281)  (791 281)  LC_4 Logic Functioning bit
 (51 9)  (799 281)  (799 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (801 281)  (801 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (9 10)  (757 282)  (757 282)  routing T_14_17.sp4_h_r_4 <X> T_14_17.sp4_h_l_42
 (10 10)  (758 282)  (758 282)  routing T_14_17.sp4_h_r_4 <X> T_14_17.sp4_h_l_42
 (14 10)  (762 282)  (762 282)  routing T_14_17.bnl_op_4 <X> T_14_17.lc_trk_g2_4
 (17 10)  (765 282)  (765 282)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (766 282)  (766 282)  routing T_14_17.bnl_op_5 <X> T_14_17.lc_trk_g2_5
 (21 10)  (769 282)  (769 282)  routing T_14_17.sp4_v_t_26 <X> T_14_17.lc_trk_g2_7
 (22 10)  (770 282)  (770 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (771 282)  (771 282)  routing T_14_17.sp4_v_t_26 <X> T_14_17.lc_trk_g2_7
 (25 10)  (773 282)  (773 282)  routing T_14_17.bnl_op_6 <X> T_14_17.lc_trk_g2_6
 (27 10)  (775 282)  (775 282)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 282)  (777 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (778 282)  (778 282)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (780 282)  (780 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (782 282)  (782 282)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (783 282)  (783 282)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.input_2_5
 (36 10)  (784 282)  (784 282)  LC_5 Logic Functioning bit
 (38 10)  (786 282)  (786 282)  LC_5 Logic Functioning bit
 (41 10)  (789 282)  (789 282)  LC_5 Logic Functioning bit
 (44 10)  (792 282)  (792 282)  LC_5 Logic Functioning bit
 (45 10)  (793 282)  (793 282)  LC_5 Logic Functioning bit
 (4 11)  (752 283)  (752 283)  routing T_14_17.sp4_v_b_1 <X> T_14_17.sp4_h_l_43
 (8 11)  (756 283)  (756 283)  routing T_14_17.sp4_h_l_42 <X> T_14_17.sp4_v_t_42
 (14 11)  (762 283)  (762 283)  routing T_14_17.bnl_op_4 <X> T_14_17.lc_trk_g2_4
 (17 11)  (765 283)  (765 283)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (766 283)  (766 283)  routing T_14_17.bnl_op_5 <X> T_14_17.lc_trk_g2_5
 (21 11)  (769 283)  (769 283)  routing T_14_17.sp4_v_t_26 <X> T_14_17.lc_trk_g2_7
 (22 11)  (770 283)  (770 283)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (773 283)  (773 283)  routing T_14_17.bnl_op_6 <X> T_14_17.lc_trk_g2_6
 (27 11)  (775 283)  (775 283)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (776 283)  (776 283)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 283)  (777 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (778 283)  (778 283)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (780 283)  (780 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (781 283)  (781 283)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.input_2_5
 (34 11)  (782 283)  (782 283)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.input_2_5
 (36 11)  (784 283)  (784 283)  LC_5 Logic Functioning bit
 (37 11)  (785 283)  (785 283)  LC_5 Logic Functioning bit
 (39 11)  (787 283)  (787 283)  LC_5 Logic Functioning bit
 (40 11)  (788 283)  (788 283)  LC_5 Logic Functioning bit
 (43 11)  (791 283)  (791 283)  LC_5 Logic Functioning bit
 (53 11)  (801 283)  (801 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (12 12)  (760 284)  (760 284)  routing T_14_17.sp4_v_t_46 <X> T_14_17.sp4_h_r_11
 (14 12)  (762 284)  (762 284)  routing T_14_17.bnl_op_0 <X> T_14_17.lc_trk_g3_0
 (15 12)  (763 284)  (763 284)  routing T_14_17.sp4_h_r_25 <X> T_14_17.lc_trk_g3_1
 (16 12)  (764 284)  (764 284)  routing T_14_17.sp4_h_r_25 <X> T_14_17.lc_trk_g3_1
 (17 12)  (765 284)  (765 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (769 284)  (769 284)  routing T_14_17.sp12_v_t_0 <X> T_14_17.lc_trk_g3_3
 (22 12)  (770 284)  (770 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (772 284)  (772 284)  routing T_14_17.sp12_v_t_0 <X> T_14_17.lc_trk_g3_3
 (27 12)  (775 284)  (775 284)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 284)  (777 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (780 284)  (780 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 284)  (781 284)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (782 284)  (782 284)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (783 284)  (783 284)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_6
 (36 12)  (784 284)  (784 284)  LC_6 Logic Functioning bit
 (38 12)  (786 284)  (786 284)  LC_6 Logic Functioning bit
 (39 12)  (787 284)  (787 284)  LC_6 Logic Functioning bit
 (43 12)  (791 284)  (791 284)  LC_6 Logic Functioning bit
 (44 12)  (792 284)  (792 284)  LC_6 Logic Functioning bit
 (45 12)  (793 284)  (793 284)  LC_6 Logic Functioning bit
 (51 12)  (799 284)  (799 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (756 285)  (756 285)  routing T_14_17.sp4_v_t_42 <X> T_14_17.sp4_v_b_10
 (10 13)  (758 285)  (758 285)  routing T_14_17.sp4_v_t_42 <X> T_14_17.sp4_v_b_10
 (14 13)  (762 285)  (762 285)  routing T_14_17.bnl_op_0 <X> T_14_17.lc_trk_g3_0
 (17 13)  (765 285)  (765 285)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (766 285)  (766 285)  routing T_14_17.sp4_h_r_25 <X> T_14_17.lc_trk_g3_1
 (21 13)  (769 285)  (769 285)  routing T_14_17.sp12_v_t_0 <X> T_14_17.lc_trk_g3_3
 (26 13)  (774 285)  (774 285)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (775 285)  (775 285)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (776 285)  (776 285)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 285)  (777 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (778 285)  (778 285)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (780 285)  (780 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (781 285)  (781 285)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.input_2_6
 (37 13)  (785 285)  (785 285)  LC_6 Logic Functioning bit
 (38 13)  (786 285)  (786 285)  LC_6 Logic Functioning bit
 (39 13)  (787 285)  (787 285)  LC_6 Logic Functioning bit
 (43 13)  (791 285)  (791 285)  LC_6 Logic Functioning bit
 (1 14)  (749 286)  (749 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (753 286)  (753 286)  routing T_14_17.sp4_v_b_9 <X> T_14_17.sp4_h_l_44
 (14 14)  (762 286)  (762 286)  routing T_14_17.bnl_op_4 <X> T_14_17.lc_trk_g3_4
 (15 14)  (763 286)  (763 286)  routing T_14_17.sp4_h_r_45 <X> T_14_17.lc_trk_g3_5
 (16 14)  (764 286)  (764 286)  routing T_14_17.sp4_h_r_45 <X> T_14_17.lc_trk_g3_5
 (17 14)  (765 286)  (765 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (766 286)  (766 286)  routing T_14_17.sp4_h_r_45 <X> T_14_17.lc_trk_g3_5
 (22 14)  (770 286)  (770 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (771 286)  (771 286)  routing T_14_17.sp12_v_t_12 <X> T_14_17.lc_trk_g3_7
 (25 14)  (773 286)  (773 286)  routing T_14_17.bnl_op_6 <X> T_14_17.lc_trk_g3_6
 (28 14)  (776 286)  (776 286)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 286)  (777 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (779 286)  (779 286)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (780 286)  (780 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (781 286)  (781 286)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (782 286)  (782 286)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (783 286)  (783 286)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.input_2_7
 (36 14)  (784 286)  (784 286)  LC_7 Logic Functioning bit
 (38 14)  (786 286)  (786 286)  LC_7 Logic Functioning bit
 (41 14)  (789 286)  (789 286)  LC_7 Logic Functioning bit
 (44 14)  (792 286)  (792 286)  LC_7 Logic Functioning bit
 (45 14)  (793 286)  (793 286)  LC_7 Logic Functioning bit
 (51 14)  (799 286)  (799 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (749 287)  (749 287)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (8 15)  (756 287)  (756 287)  routing T_14_17.sp4_h_r_4 <X> T_14_17.sp4_v_t_47
 (9 15)  (757 287)  (757 287)  routing T_14_17.sp4_h_r_4 <X> T_14_17.sp4_v_t_47
 (10 15)  (758 287)  (758 287)  routing T_14_17.sp4_h_r_4 <X> T_14_17.sp4_v_t_47
 (14 15)  (762 287)  (762 287)  routing T_14_17.bnl_op_4 <X> T_14_17.lc_trk_g3_4
 (17 15)  (765 287)  (765 287)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (766 287)  (766 287)  routing T_14_17.sp4_h_r_45 <X> T_14_17.lc_trk_g3_5
 (22 15)  (770 287)  (770 287)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (773 287)  (773 287)  routing T_14_17.bnl_op_6 <X> T_14_17.lc_trk_g3_6
 (27 15)  (775 287)  (775 287)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (776 287)  (776 287)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (777 287)  (777 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (778 287)  (778 287)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (779 287)  (779 287)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (780 287)  (780 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (781 287)  (781 287)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.input_2_7
 (34 15)  (782 287)  (782 287)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.input_2_7
 (36 15)  (784 287)  (784 287)  LC_7 Logic Functioning bit
 (37 15)  (785 287)  (785 287)  LC_7 Logic Functioning bit
 (39 15)  (787 287)  (787 287)  LC_7 Logic Functioning bit
 (40 15)  (788 287)  (788 287)  LC_7 Logic Functioning bit
 (43 15)  (791 287)  (791 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (25 0)  (827 272)  (827 272)  routing T_15_17.sp4_h_r_10 <X> T_15_17.lc_trk_g0_2
 (28 0)  (830 272)  (830 272)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 272)  (831 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (833 272)  (833 272)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 272)  (834 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (836 272)  (836 272)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (838 272)  (838 272)  LC_0 Logic Functioning bit
 (37 0)  (839 272)  (839 272)  LC_0 Logic Functioning bit
 (41 0)  (843 272)  (843 272)  LC_0 Logic Functioning bit
 (43 0)  (845 272)  (845 272)  LC_0 Logic Functioning bit
 (45 0)  (847 272)  (847 272)  LC_0 Logic Functioning bit
 (46 0)  (848 272)  (848 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (816 273)  (816 273)  routing T_15_17.sp4_h_r_0 <X> T_15_17.lc_trk_g0_0
 (15 1)  (817 273)  (817 273)  routing T_15_17.sp4_h_r_0 <X> T_15_17.lc_trk_g0_0
 (16 1)  (818 273)  (818 273)  routing T_15_17.sp4_h_r_0 <X> T_15_17.lc_trk_g0_0
 (17 1)  (819 273)  (819 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (824 273)  (824 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (825 273)  (825 273)  routing T_15_17.sp4_h_r_10 <X> T_15_17.lc_trk_g0_2
 (24 1)  (826 273)  (826 273)  routing T_15_17.sp4_h_r_10 <X> T_15_17.lc_trk_g0_2
 (30 1)  (832 273)  (832 273)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (834 273)  (834 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (837 273)  (837 273)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.input_2_0
 (36 1)  (838 273)  (838 273)  LC_0 Logic Functioning bit
 (37 1)  (839 273)  (839 273)  LC_0 Logic Functioning bit
 (41 1)  (843 273)  (843 273)  LC_0 Logic Functioning bit
 (42 1)  (844 273)  (844 273)  LC_0 Logic Functioning bit
 (0 2)  (802 274)  (802 274)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (803 274)  (803 274)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (804 274)  (804 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (810 274)  (810 274)  routing T_15_17.sp4_v_t_36 <X> T_15_17.sp4_h_l_36
 (9 2)  (811 274)  (811 274)  routing T_15_17.sp4_v_t_36 <X> T_15_17.sp4_h_l_36
 (27 2)  (829 274)  (829 274)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (830 274)  (830 274)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 274)  (831 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (832 274)  (832 274)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (833 274)  (833 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 274)  (834 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (836 274)  (836 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (39 2)  (841 274)  (841 274)  LC_1 Logic Functioning bit
 (42 2)  (844 274)  (844 274)  LC_1 Logic Functioning bit
 (50 2)  (852 274)  (852 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (802 275)  (802 275)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (4 3)  (806 275)  (806 275)  routing T_15_17.sp4_v_b_7 <X> T_15_17.sp4_h_l_37
 (22 3)  (824 275)  (824 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (827 275)  (827 275)  routing T_15_17.sp4_r_v_b_30 <X> T_15_17.lc_trk_g0_6
 (26 3)  (828 275)  (828 275)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (829 275)  (829 275)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (830 275)  (830 275)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 275)  (831 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (833 275)  (833 275)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (839 275)  (839 275)  LC_1 Logic Functioning bit
 (38 3)  (840 275)  (840 275)  LC_1 Logic Functioning bit
 (42 3)  (844 275)  (844 275)  LC_1 Logic Functioning bit
 (48 3)  (850 275)  (850 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (802 276)  (802 276)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (1 4)  (803 276)  (803 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (824 276)  (824 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (825 276)  (825 276)  routing T_15_17.sp4_h_r_3 <X> T_15_17.lc_trk_g1_3
 (24 4)  (826 276)  (826 276)  routing T_15_17.sp4_h_r_3 <X> T_15_17.lc_trk_g1_3
 (27 4)  (829 276)  (829 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (830 276)  (830 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 276)  (831 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (832 276)  (832 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (833 276)  (833 276)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 276)  (834 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (836 276)  (836 276)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (837 276)  (837 276)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.input_2_2
 (36 4)  (838 276)  (838 276)  LC_2 Logic Functioning bit
 (37 4)  (839 276)  (839 276)  LC_2 Logic Functioning bit
 (41 4)  (843 276)  (843 276)  LC_2 Logic Functioning bit
 (43 4)  (845 276)  (845 276)  LC_2 Logic Functioning bit
 (45 4)  (847 276)  (847 276)  LC_2 Logic Functioning bit
 (46 4)  (848 276)  (848 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (803 277)  (803 277)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (19 5)  (821 277)  (821 277)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (21 5)  (823 277)  (823 277)  routing T_15_17.sp4_h_r_3 <X> T_15_17.lc_trk_g1_3
 (32 5)  (834 277)  (834 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (837 277)  (837 277)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.input_2_2
 (36 5)  (838 277)  (838 277)  LC_2 Logic Functioning bit
 (37 5)  (839 277)  (839 277)  LC_2 Logic Functioning bit
 (41 5)  (843 277)  (843 277)  LC_2 Logic Functioning bit
 (42 5)  (844 277)  (844 277)  LC_2 Logic Functioning bit
 (11 6)  (813 278)  (813 278)  routing T_15_17.sp4_v_b_9 <X> T_15_17.sp4_v_t_40
 (12 6)  (814 278)  (814 278)  routing T_15_17.sp4_h_r_2 <X> T_15_17.sp4_h_l_40
 (13 6)  (815 278)  (815 278)  routing T_15_17.sp4_v_b_9 <X> T_15_17.sp4_v_t_40
 (14 6)  (816 278)  (816 278)  routing T_15_17.bnr_op_4 <X> T_15_17.lc_trk_g1_4
 (22 6)  (824 278)  (824 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (829 278)  (829 278)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (830 278)  (830 278)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 278)  (831 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 278)  (832 278)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (833 278)  (833 278)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 278)  (834 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (836 278)  (836 278)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (39 6)  (841 278)  (841 278)  LC_3 Logic Functioning bit
 (42 6)  (844 278)  (844 278)  LC_3 Logic Functioning bit
 (50 6)  (852 278)  (852 278)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (855 278)  (855 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (4 7)  (806 279)  (806 279)  routing T_15_17.sp4_v_b_10 <X> T_15_17.sp4_h_l_38
 (13 7)  (815 279)  (815 279)  routing T_15_17.sp4_h_r_2 <X> T_15_17.sp4_h_l_40
 (14 7)  (816 279)  (816 279)  routing T_15_17.bnr_op_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (819 279)  (819 279)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (823 279)  (823 279)  routing T_15_17.sp4_r_v_b_31 <X> T_15_17.lc_trk_g1_7
 (26 7)  (828 279)  (828 279)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (830 279)  (830 279)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 279)  (831 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (833 279)  (833 279)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (839 279)  (839 279)  LC_3 Logic Functioning bit
 (38 7)  (840 279)  (840 279)  LC_3 Logic Functioning bit
 (42 7)  (844 279)  (844 279)  LC_3 Logic Functioning bit
 (17 8)  (819 280)  (819 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (823 280)  (823 280)  routing T_15_17.bnl_op_3 <X> T_15_17.lc_trk_g2_3
 (22 8)  (824 280)  (824 280)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (829 280)  (829 280)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (830 280)  (830 280)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 280)  (831 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (833 280)  (833 280)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 280)  (834 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (836 280)  (836 280)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 280)  (838 280)  LC_4 Logic Functioning bit
 (37 8)  (839 280)  (839 280)  LC_4 Logic Functioning bit
 (41 8)  (843 280)  (843 280)  LC_4 Logic Functioning bit
 (43 8)  (845 280)  (845 280)  LC_4 Logic Functioning bit
 (45 8)  (847 280)  (847 280)  LC_4 Logic Functioning bit
 (51 8)  (853 280)  (853 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (855 280)  (855 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (18 9)  (820 281)  (820 281)  routing T_15_17.sp4_r_v_b_33 <X> T_15_17.lc_trk_g2_1
 (21 9)  (823 281)  (823 281)  routing T_15_17.bnl_op_3 <X> T_15_17.lc_trk_g2_3
 (22 9)  (824 281)  (824 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (832 281)  (832 281)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (834 281)  (834 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (836 281)  (836 281)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.input_2_4
 (35 9)  (837 281)  (837 281)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.input_2_4
 (36 9)  (838 281)  (838 281)  LC_4 Logic Functioning bit
 (37 9)  (839 281)  (839 281)  LC_4 Logic Functioning bit
 (41 9)  (843 281)  (843 281)  LC_4 Logic Functioning bit
 (42 9)  (844 281)  (844 281)  LC_4 Logic Functioning bit
 (51 9)  (853 281)  (853 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (807 282)  (807 282)  routing T_15_17.sp4_v_b_6 <X> T_15_17.sp4_h_l_43
 (10 10)  (812 282)  (812 282)  routing T_15_17.sp4_v_b_2 <X> T_15_17.sp4_h_l_42
 (12 10)  (814 282)  (814 282)  routing T_15_17.sp4_v_t_45 <X> T_15_17.sp4_h_l_45
 (17 10)  (819 282)  (819 282)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (820 282)  (820 282)  routing T_15_17.bnl_op_5 <X> T_15_17.lc_trk_g2_5
 (27 10)  (829 282)  (829 282)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 282)  (831 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (832 282)  (832 282)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (834 282)  (834 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (835 282)  (835 282)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (836 282)  (836 282)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (839 282)  (839 282)  LC_5 Logic Functioning bit
 (41 10)  (843 282)  (843 282)  LC_5 Logic Functioning bit
 (42 10)  (844 282)  (844 282)  LC_5 Logic Functioning bit
 (46 10)  (848 282)  (848 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (852 282)  (852 282)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (813 283)  (813 283)  routing T_15_17.sp4_v_t_45 <X> T_15_17.sp4_h_l_45
 (18 11)  (820 283)  (820 283)  routing T_15_17.bnl_op_5 <X> T_15_17.lc_trk_g2_5
 (28 11)  (830 283)  (830 283)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 283)  (831 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (832 283)  (832 283)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (838 283)  (838 283)  LC_5 Logic Functioning bit
 (41 11)  (843 283)  (843 283)  LC_5 Logic Functioning bit
 (17 12)  (819 284)  (819 284)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (820 284)  (820 284)  routing T_15_17.bnl_op_1 <X> T_15_17.lc_trk_g3_1
 (25 12)  (827 284)  (827 284)  routing T_15_17.bnl_op_2 <X> T_15_17.lc_trk_g3_2
 (28 12)  (830 284)  (830 284)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (831 284)  (831 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (832 284)  (832 284)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (833 284)  (833 284)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 284)  (834 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (836 284)  (836 284)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (838 284)  (838 284)  LC_6 Logic Functioning bit
 (37 12)  (839 284)  (839 284)  LC_6 Logic Functioning bit
 (41 12)  (843 284)  (843 284)  LC_6 Logic Functioning bit
 (43 12)  (845 284)  (845 284)  LC_6 Logic Functioning bit
 (45 12)  (847 284)  (847 284)  LC_6 Logic Functioning bit
 (46 12)  (848 284)  (848 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (18 13)  (820 285)  (820 285)  routing T_15_17.bnl_op_1 <X> T_15_17.lc_trk_g3_1
 (22 13)  (824 285)  (824 285)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (827 285)  (827 285)  routing T_15_17.bnl_op_2 <X> T_15_17.lc_trk_g3_2
 (32 13)  (834 285)  (834 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (838 285)  (838 285)  LC_6 Logic Functioning bit
 (37 13)  (839 285)  (839 285)  LC_6 Logic Functioning bit
 (41 13)  (843 285)  (843 285)  LC_6 Logic Functioning bit
 (42 13)  (844 285)  (844 285)  LC_6 Logic Functioning bit
 (53 13)  (855 285)  (855 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (816 286)  (816 286)  routing T_15_17.bnl_op_4 <X> T_15_17.lc_trk_g3_4
 (17 14)  (819 286)  (819 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (828 286)  (828 286)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (829 286)  (829 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (830 286)  (830 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 286)  (831 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 286)  (832 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (833 286)  (833 286)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (834 286)  (834 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (836 286)  (836 286)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (39 14)  (841 286)  (841 286)  LC_7 Logic Functioning bit
 (42 14)  (844 286)  (844 286)  LC_7 Logic Functioning bit
 (50 14)  (852 286)  (852 286)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (806 287)  (806 287)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_44
 (6 15)  (808 287)  (808 287)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_44
 (14 15)  (816 287)  (816 287)  routing T_15_17.bnl_op_4 <X> T_15_17.lc_trk_g3_4
 (17 15)  (819 287)  (819 287)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (829 287)  (829 287)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (830 287)  (830 287)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 287)  (831 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (833 287)  (833 287)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (839 287)  (839 287)  LC_7 Logic Functioning bit
 (38 15)  (840 287)  (840 287)  LC_7 Logic Functioning bit
 (42 15)  (844 287)  (844 287)  LC_7 Logic Functioning bit
 (48 15)  (850 287)  (850 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_17

 (14 1)  (870 273)  (870 273)  routing T_16_17.sp4_r_v_b_35 <X> T_16_17.lc_trk_g0_0
 (17 1)  (873 273)  (873 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (856 274)  (856 274)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (857 274)  (857 274)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (858 274)  (858 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (861 274)  (861 274)  routing T_16_17.sp4_v_b_0 <X> T_16_17.sp4_h_l_37
 (8 2)  (864 274)  (864 274)  routing T_16_17.sp4_v_t_36 <X> T_16_17.sp4_h_l_36
 (9 2)  (865 274)  (865 274)  routing T_16_17.sp4_v_t_36 <X> T_16_17.sp4_h_l_36
 (26 2)  (882 274)  (882 274)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (883 274)  (883 274)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (884 274)  (884 274)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 274)  (885 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (887 274)  (887 274)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (888 274)  (888 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (889 274)  (889 274)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (891 274)  (891 274)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.input_2_1
 (42 2)  (898 274)  (898 274)  LC_1 Logic Functioning bit
 (43 2)  (899 274)  (899 274)  LC_1 Logic Functioning bit
 (48 2)  (904 274)  (904 274)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (856 275)  (856 275)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (26 3)  (882 275)  (882 275)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (883 275)  (883 275)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 275)  (885 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (886 275)  (886 275)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (888 275)  (888 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (889 275)  (889 275)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.input_2_1
 (34 3)  (890 275)  (890 275)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.input_2_1
 (36 3)  (892 275)  (892 275)  LC_1 Logic Functioning bit
 (37 3)  (893 275)  (893 275)  LC_1 Logic Functioning bit
 (38 3)  (894 275)  (894 275)  LC_1 Logic Functioning bit
 (39 3)  (895 275)  (895 275)  LC_1 Logic Functioning bit
 (42 3)  (898 275)  (898 275)  LC_1 Logic Functioning bit
 (43 3)  (899 275)  (899 275)  LC_1 Logic Functioning bit
 (22 4)  (878 276)  (878 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (880 276)  (880 276)  routing T_16_17.top_op_3 <X> T_16_17.lc_trk_g1_3
 (21 5)  (877 277)  (877 277)  routing T_16_17.top_op_3 <X> T_16_17.lc_trk_g1_3
 (11 6)  (867 278)  (867 278)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_v_t_40
 (25 6)  (881 278)  (881 278)  routing T_16_17.lft_op_6 <X> T_16_17.lc_trk_g1_6
 (29 6)  (885 278)  (885 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (887 278)  (887 278)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (888 278)  (888 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 278)  (889 278)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (890 278)  (890 278)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (892 278)  (892 278)  LC_3 Logic Functioning bit
 (38 6)  (894 278)  (894 278)  LC_3 Logic Functioning bit
 (14 7)  (870 279)  (870 279)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g1_4
 (15 7)  (871 279)  (871 279)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g1_4
 (17 7)  (873 279)  (873 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (878 279)  (878 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (880 279)  (880 279)  routing T_16_17.lft_op_6 <X> T_16_17.lc_trk_g1_6
 (31 7)  (887 279)  (887 279)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (892 279)  (892 279)  LC_3 Logic Functioning bit
 (38 7)  (894 279)  (894 279)  LC_3 Logic Functioning bit
 (21 8)  (877 280)  (877 280)  routing T_16_17.wire_logic_cluster/lc_3/out <X> T_16_17.lc_trk_g2_3
 (22 8)  (878 280)  (878 280)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (883 280)  (883 280)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 280)  (885 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (886 280)  (886 280)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (888 280)  (888 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (889 280)  (889 280)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (890 280)  (890 280)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (40 8)  (896 280)  (896 280)  LC_4 Logic Functioning bit
 (41 8)  (897 280)  (897 280)  LC_4 Logic Functioning bit
 (42 8)  (898 280)  (898 280)  LC_4 Logic Functioning bit
 (43 8)  (899 280)  (899 280)  LC_4 Logic Functioning bit
 (17 9)  (873 281)  (873 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (27 9)  (883 281)  (883 281)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (884 281)  (884 281)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 281)  (885 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (886 281)  (886 281)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (14 10)  (870 282)  (870 282)  routing T_16_17.sp4_v_t_17 <X> T_16_17.lc_trk_g2_4
 (17 10)  (873 282)  (873 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (882 282)  (882 282)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (884 282)  (884 282)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 282)  (885 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (886 282)  (886 282)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (888 282)  (888 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (890 282)  (890 282)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (891 282)  (891 282)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.input_2_5
 (36 10)  (892 282)  (892 282)  LC_5 Logic Functioning bit
 (37 10)  (893 282)  (893 282)  LC_5 Logic Functioning bit
 (38 10)  (894 282)  (894 282)  LC_5 Logic Functioning bit
 (39 10)  (895 282)  (895 282)  LC_5 Logic Functioning bit
 (41 10)  (897 282)  (897 282)  LC_5 Logic Functioning bit
 (42 10)  (898 282)  (898 282)  LC_5 Logic Functioning bit
 (43 10)  (899 282)  (899 282)  LC_5 Logic Functioning bit
 (8 11)  (864 283)  (864 283)  routing T_16_17.sp4_v_b_4 <X> T_16_17.sp4_v_t_42
 (10 11)  (866 283)  (866 283)  routing T_16_17.sp4_v_b_4 <X> T_16_17.sp4_v_t_42
 (16 11)  (872 283)  (872 283)  routing T_16_17.sp4_v_t_17 <X> T_16_17.lc_trk_g2_4
 (17 11)  (873 283)  (873 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (874 283)  (874 283)  routing T_16_17.sp4_r_v_b_37 <X> T_16_17.lc_trk_g2_5
 (22 11)  (878 283)  (878 283)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (880 283)  (880 283)  routing T_16_17.tnl_op_6 <X> T_16_17.lc_trk_g2_6
 (25 11)  (881 283)  (881 283)  routing T_16_17.tnl_op_6 <X> T_16_17.lc_trk_g2_6
 (28 11)  (884 283)  (884 283)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 283)  (885 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (886 283)  (886 283)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (887 283)  (887 283)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (888 283)  (888 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (890 283)  (890 283)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.input_2_5
 (36 11)  (892 283)  (892 283)  LC_5 Logic Functioning bit
 (37 11)  (893 283)  (893 283)  LC_5 Logic Functioning bit
 (38 11)  (894 283)  (894 283)  LC_5 Logic Functioning bit
 (39 11)  (895 283)  (895 283)  LC_5 Logic Functioning bit
 (40 11)  (896 283)  (896 283)  LC_5 Logic Functioning bit
 (41 11)  (897 283)  (897 283)  LC_5 Logic Functioning bit
 (42 11)  (898 283)  (898 283)  LC_5 Logic Functioning bit
 (43 11)  (899 283)  (899 283)  LC_5 Logic Functioning bit
 (13 12)  (869 284)  (869 284)  routing T_16_17.sp4_h_l_46 <X> T_16_17.sp4_v_b_11
 (14 12)  (870 284)  (870 284)  routing T_16_17.sp4_v_b_24 <X> T_16_17.lc_trk_g3_0
 (15 12)  (871 284)  (871 284)  routing T_16_17.sp4_h_r_25 <X> T_16_17.lc_trk_g3_1
 (16 12)  (872 284)  (872 284)  routing T_16_17.sp4_h_r_25 <X> T_16_17.lc_trk_g3_1
 (17 12)  (873 284)  (873 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (877 284)  (877 284)  routing T_16_17.sp4_h_r_35 <X> T_16_17.lc_trk_g3_3
 (22 12)  (878 284)  (878 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (879 284)  (879 284)  routing T_16_17.sp4_h_r_35 <X> T_16_17.lc_trk_g3_3
 (24 12)  (880 284)  (880 284)  routing T_16_17.sp4_h_r_35 <X> T_16_17.lc_trk_g3_3
 (28 12)  (884 284)  (884 284)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 284)  (885 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (887 284)  (887 284)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (888 284)  (888 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (889 284)  (889 284)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (890 284)  (890 284)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (891 284)  (891 284)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.input_2_6
 (36 12)  (892 284)  (892 284)  LC_6 Logic Functioning bit
 (37 12)  (893 284)  (893 284)  LC_6 Logic Functioning bit
 (39 12)  (895 284)  (895 284)  LC_6 Logic Functioning bit
 (43 12)  (899 284)  (899 284)  LC_6 Logic Functioning bit
 (45 12)  (901 284)  (901 284)  LC_6 Logic Functioning bit
 (11 13)  (867 285)  (867 285)  routing T_16_17.sp4_h_l_46 <X> T_16_17.sp4_h_r_11
 (12 13)  (868 285)  (868 285)  routing T_16_17.sp4_h_l_46 <X> T_16_17.sp4_v_b_11
 (16 13)  (872 285)  (872 285)  routing T_16_17.sp4_v_b_24 <X> T_16_17.lc_trk_g3_0
 (17 13)  (873 285)  (873 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (874 285)  (874 285)  routing T_16_17.sp4_h_r_25 <X> T_16_17.lc_trk_g3_1
 (28 13)  (884 285)  (884 285)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 285)  (885 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (886 285)  (886 285)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (887 285)  (887 285)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (888 285)  (888 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (889 285)  (889 285)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.input_2_6
 (34 13)  (890 285)  (890 285)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.input_2_6
 (36 13)  (892 285)  (892 285)  LC_6 Logic Functioning bit
 (38 13)  (894 285)  (894 285)  LC_6 Logic Functioning bit
 (4 14)  (860 286)  (860 286)  routing T_16_17.sp4_v_b_9 <X> T_16_17.sp4_v_t_44
 (8 14)  (864 286)  (864 286)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_47
 (9 14)  (865 286)  (865 286)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_47
 (10 14)  (866 286)  (866 286)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_47
 (11 14)  (867 286)  (867 286)  routing T_16_17.sp4_v_b_3 <X> T_16_17.sp4_v_t_46
 (13 14)  (869 286)  (869 286)  routing T_16_17.sp4_v_b_3 <X> T_16_17.sp4_v_t_46
 (14 14)  (870 286)  (870 286)  routing T_16_17.wire_logic_cluster/lc_4/out <X> T_16_17.lc_trk_g3_4
 (15 14)  (871 286)  (871 286)  routing T_16_17.sp4_h_r_45 <X> T_16_17.lc_trk_g3_5
 (16 14)  (872 286)  (872 286)  routing T_16_17.sp4_h_r_45 <X> T_16_17.lc_trk_g3_5
 (17 14)  (873 286)  (873 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (874 286)  (874 286)  routing T_16_17.sp4_h_r_45 <X> T_16_17.lc_trk_g3_5
 (21 14)  (877 286)  (877 286)  routing T_16_17.sp4_h_l_34 <X> T_16_17.lc_trk_g3_7
 (22 14)  (878 286)  (878 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (879 286)  (879 286)  routing T_16_17.sp4_h_l_34 <X> T_16_17.lc_trk_g3_7
 (24 14)  (880 286)  (880 286)  routing T_16_17.sp4_h_l_34 <X> T_16_17.lc_trk_g3_7
 (25 14)  (881 286)  (881 286)  routing T_16_17.wire_logic_cluster/lc_6/out <X> T_16_17.lc_trk_g3_6
 (8 15)  (864 287)  (864 287)  routing T_16_17.sp4_v_b_7 <X> T_16_17.sp4_v_t_47
 (10 15)  (866 287)  (866 287)  routing T_16_17.sp4_v_b_7 <X> T_16_17.sp4_v_t_47
 (17 15)  (873 287)  (873 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (874 287)  (874 287)  routing T_16_17.sp4_h_r_45 <X> T_16_17.lc_trk_g3_5
 (21 15)  (877 287)  (877 287)  routing T_16_17.sp4_h_l_34 <X> T_16_17.lc_trk_g3_7
 (22 15)  (878 287)  (878 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_17

 (2 0)  (912 272)  (912 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (25 0)  (935 272)  (935 272)  routing T_17_17.sp4_v_b_10 <X> T_17_17.lc_trk_g0_2
 (27 0)  (937 272)  (937 272)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 272)  (939 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (940 272)  (940 272)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (941 272)  (941 272)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (942 272)  (942 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (944 272)  (944 272)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (39 0)  (949 272)  (949 272)  LC_0 Logic Functioning bit
 (45 0)  (955 272)  (955 272)  LC_0 Logic Functioning bit
 (15 1)  (925 273)  (925 273)  routing T_17_17.sp4_v_t_5 <X> T_17_17.lc_trk_g0_0
 (16 1)  (926 273)  (926 273)  routing T_17_17.sp4_v_t_5 <X> T_17_17.lc_trk_g0_0
 (17 1)  (927 273)  (927 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (932 273)  (932 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (933 273)  (933 273)  routing T_17_17.sp4_v_b_10 <X> T_17_17.lc_trk_g0_2
 (25 1)  (935 273)  (935 273)  routing T_17_17.sp4_v_b_10 <X> T_17_17.lc_trk_g0_2
 (26 1)  (936 273)  (936 273)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (937 273)  (937 273)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 273)  (939 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (941 273)  (941 273)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (942 273)  (942 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (948 273)  (948 273)  LC_0 Logic Functioning bit
 (39 1)  (949 273)  (949 273)  LC_0 Logic Functioning bit
 (41 1)  (951 273)  (951 273)  LC_0 Logic Functioning bit
 (44 1)  (954 273)  (954 273)  LC_0 Logic Functioning bit
 (0 2)  (910 274)  (910 274)  routing T_17_17.glb_netwk_7 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (911 274)  (911 274)  routing T_17_17.glb_netwk_7 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (912 274)  (912 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (910 275)  (910 275)  routing T_17_17.glb_netwk_7 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 3)  (911 275)  (911 275)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (0 4)  (910 276)  (910 276)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (1 4)  (911 276)  (911 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (2 4)  (912 276)  (912 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (924 276)  (924 276)  routing T_17_17.sp4_v_b_8 <X> T_17_17.lc_trk_g1_0
 (22 4)  (932 276)  (932 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (933 276)  (933 276)  routing T_17_17.sp4_v_b_19 <X> T_17_17.lc_trk_g1_3
 (24 4)  (934 276)  (934 276)  routing T_17_17.sp4_v_b_19 <X> T_17_17.lc_trk_g1_3
 (26 4)  (936 276)  (936 276)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (937 276)  (937 276)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 276)  (939 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (942 276)  (942 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (944 276)  (944 276)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (39 4)  (949 276)  (949 276)  LC_2 Logic Functioning bit
 (1 5)  (911 277)  (911 277)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (14 5)  (924 277)  (924 277)  routing T_17_17.sp4_v_b_8 <X> T_17_17.lc_trk_g1_0
 (16 5)  (926 277)  (926 277)  routing T_17_17.sp4_v_b_8 <X> T_17_17.lc_trk_g1_0
 (17 5)  (927 277)  (927 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (932 277)  (932 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (933 277)  (933 277)  routing T_17_17.sp12_h_l_17 <X> T_17_17.lc_trk_g1_2
 (25 5)  (935 277)  (935 277)  routing T_17_17.sp12_h_l_17 <X> T_17_17.lc_trk_g1_2
 (26 5)  (936 277)  (936 277)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (937 277)  (937 277)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 277)  (939 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (940 277)  (940 277)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (942 277)  (942 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (945 277)  (945 277)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.input_2_2
 (53 5)  (963 277)  (963 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 6)  (932 278)  (932 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (933 278)  (933 278)  routing T_17_17.sp4_h_r_7 <X> T_17_17.lc_trk_g1_7
 (24 6)  (934 278)  (934 278)  routing T_17_17.sp4_h_r_7 <X> T_17_17.lc_trk_g1_7
 (25 6)  (935 278)  (935 278)  routing T_17_17.sp4_h_l_11 <X> T_17_17.lc_trk_g1_6
 (14 7)  (924 279)  (924 279)  routing T_17_17.sp12_h_r_20 <X> T_17_17.lc_trk_g1_4
 (16 7)  (926 279)  (926 279)  routing T_17_17.sp12_h_r_20 <X> T_17_17.lc_trk_g1_4
 (17 7)  (927 279)  (927 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (21 7)  (931 279)  (931 279)  routing T_17_17.sp4_h_r_7 <X> T_17_17.lc_trk_g1_7
 (22 7)  (932 279)  (932 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (933 279)  (933 279)  routing T_17_17.sp4_h_l_11 <X> T_17_17.lc_trk_g1_6
 (24 7)  (934 279)  (934 279)  routing T_17_17.sp4_h_l_11 <X> T_17_17.lc_trk_g1_6
 (25 7)  (935 279)  (935 279)  routing T_17_17.sp4_h_l_11 <X> T_17_17.lc_trk_g1_6
 (9 8)  (919 280)  (919 280)  routing T_17_17.sp4_v_t_42 <X> T_17_17.sp4_h_r_7
 (25 8)  (935 280)  (935 280)  routing T_17_17.sp4_v_t_23 <X> T_17_17.lc_trk_g2_2
 (22 9)  (932 281)  (932 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (933 281)  (933 281)  routing T_17_17.sp4_v_t_23 <X> T_17_17.lc_trk_g2_2
 (25 9)  (935 281)  (935 281)  routing T_17_17.sp4_v_t_23 <X> T_17_17.lc_trk_g2_2
 (4 11)  (914 283)  (914 283)  routing T_17_17.sp4_h_r_10 <X> T_17_17.sp4_h_l_43
 (6 11)  (916 283)  (916 283)  routing T_17_17.sp4_h_r_10 <X> T_17_17.sp4_h_l_43
 (12 11)  (922 283)  (922 283)  routing T_17_17.sp4_h_l_45 <X> T_17_17.sp4_v_t_45
 (10 12)  (920 284)  (920 284)  routing T_17_17.sp4_v_t_40 <X> T_17_17.sp4_h_r_10
 (27 12)  (937 284)  (937 284)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 284)  (939 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (940 284)  (940 284)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (941 284)  (941 284)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (942 284)  (942 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (944 284)  (944 284)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (39 12)  (949 284)  (949 284)  LC_6 Logic Functioning bit
 (40 12)  (950 284)  (950 284)  LC_6 Logic Functioning bit
 (45 12)  (955 284)  (955 284)  LC_6 Logic Functioning bit
 (26 13)  (936 285)  (936 285)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (937 285)  (937 285)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 285)  (939 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (941 285)  (941 285)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (942 285)  (942 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (40 13)  (950 285)  (950 285)  LC_6 Logic Functioning bit
 (41 13)  (951 285)  (951 285)  LC_6 Logic Functioning bit
 (44 13)  (954 285)  (954 285)  LC_6 Logic Functioning bit
 (8 14)  (918 286)  (918 286)  routing T_17_17.sp4_v_t_41 <X> T_17_17.sp4_h_l_47
 (9 14)  (919 286)  (919 286)  routing T_17_17.sp4_v_t_41 <X> T_17_17.sp4_h_l_47
 (10 14)  (920 286)  (920 286)  routing T_17_17.sp4_v_t_41 <X> T_17_17.sp4_h_l_47
 (12 14)  (922 286)  (922 286)  routing T_17_17.sp4_v_t_46 <X> T_17_17.sp4_h_l_46
 (38 14)  (948 286)  (948 286)  LC_7 Logic Functioning bit
 (39 14)  (949 286)  (949 286)  LC_7 Logic Functioning bit
 (40 14)  (950 286)  (950 286)  LC_7 Logic Functioning bit
 (41 14)  (951 286)  (951 286)  LC_7 Logic Functioning bit
 (45 14)  (955 286)  (955 286)  LC_7 Logic Functioning bit
 (50 14)  (960 286)  (960 286)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (961 286)  (961 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (921 287)  (921 287)  routing T_17_17.sp4_v_t_46 <X> T_17_17.sp4_h_l_46
 (38 15)  (948 287)  (948 287)  LC_7 Logic Functioning bit
 (39 15)  (949 287)  (949 287)  LC_7 Logic Functioning bit
 (40 15)  (950 287)  (950 287)  LC_7 Logic Functioning bit
 (41 15)  (951 287)  (951 287)  LC_7 Logic Functioning bit


LogicTile_18_17

 (8 0)  (972 272)  (972 272)  routing T_18_17.sp4_h_l_40 <X> T_18_17.sp4_h_r_1
 (10 0)  (974 272)  (974 272)  routing T_18_17.sp4_h_l_40 <X> T_18_17.sp4_h_r_1
 (22 0)  (986 272)  (986 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (989 272)  (989 272)  routing T_18_17.wire_logic_cluster/lc_2/out <X> T_18_17.lc_trk_g0_2
 (27 0)  (991 272)  (991 272)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 272)  (993 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (994 272)  (994 272)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (996 272)  (996 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (997 272)  (997 272)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (999 272)  (999 272)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.input_2_0
 (37 0)  (1001 272)  (1001 272)  LC_0 Logic Functioning bit
 (39 0)  (1003 272)  (1003 272)  LC_0 Logic Functioning bit
 (44 0)  (1008 272)  (1008 272)  LC_0 Logic Functioning bit
 (8 1)  (972 273)  (972 273)  routing T_18_17.sp4_h_r_1 <X> T_18_17.sp4_v_b_1
 (22 1)  (986 273)  (986 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (994 273)  (994 273)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (995 273)  (995 273)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (996 273)  (996 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (999 273)  (999 273)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.input_2_0
 (37 1)  (1001 273)  (1001 273)  LC_0 Logic Functioning bit
 (39 1)  (1003 273)  (1003 273)  LC_0 Logic Functioning bit
 (50 1)  (1014 273)  (1014 273)  Carry_In_Mux bit 

 (0 2)  (964 274)  (964 274)  routing T_18_17.glb_netwk_7 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (965 274)  (965 274)  routing T_18_17.glb_netwk_7 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (966 274)  (966 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (980 274)  (980 274)  routing T_18_17.sp12_h_r_13 <X> T_18_17.lc_trk_g0_5
 (17 2)  (981 274)  (981 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 2)  (986 274)  (986 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (987 274)  (987 274)  routing T_18_17.sp12_h_r_23 <X> T_18_17.lc_trk_g0_7
 (27 2)  (991 274)  (991 274)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (992 274)  (992 274)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 274)  (993 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (996 274)  (996 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 274)  (1000 274)  LC_1 Logic Functioning bit
 (38 2)  (1002 274)  (1002 274)  LC_1 Logic Functioning bit
 (41 2)  (1005 274)  (1005 274)  LC_1 Logic Functioning bit
 (42 2)  (1006 274)  (1006 274)  LC_1 Logic Functioning bit
 (44 2)  (1008 274)  (1008 274)  LC_1 Logic Functioning bit
 (45 2)  (1009 274)  (1009 274)  LC_1 Logic Functioning bit
 (0 3)  (964 275)  (964 275)  routing T_18_17.glb_netwk_7 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (21 3)  (985 275)  (985 275)  routing T_18_17.sp12_h_r_23 <X> T_18_17.lc_trk_g0_7
 (22 3)  (986 275)  (986 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (988 275)  (988 275)  routing T_18_17.top_op_6 <X> T_18_17.lc_trk_g0_6
 (25 3)  (989 275)  (989 275)  routing T_18_17.top_op_6 <X> T_18_17.lc_trk_g0_6
 (27 3)  (991 275)  (991 275)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (993 275)  (993 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (996 275)  (996 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (999 275)  (999 275)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.input_2_1
 (36 3)  (1000 275)  (1000 275)  LC_1 Logic Functioning bit
 (39 3)  (1003 275)  (1003 275)  LC_1 Logic Functioning bit
 (40 3)  (1004 275)  (1004 275)  LC_1 Logic Functioning bit
 (42 3)  (1006 275)  (1006 275)  LC_1 Logic Functioning bit
 (6 4)  (970 276)  (970 276)  routing T_18_17.sp4_h_r_10 <X> T_18_17.sp4_v_b_3
 (14 4)  (978 276)  (978 276)  routing T_18_17.wire_logic_cluster/lc_0/out <X> T_18_17.lc_trk_g1_0
 (15 4)  (979 276)  (979 276)  routing T_18_17.sp4_h_r_9 <X> T_18_17.lc_trk_g1_1
 (16 4)  (980 276)  (980 276)  routing T_18_17.sp4_h_r_9 <X> T_18_17.lc_trk_g1_1
 (17 4)  (981 276)  (981 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (982 276)  (982 276)  routing T_18_17.sp4_h_r_9 <X> T_18_17.lc_trk_g1_1
 (21 4)  (985 276)  (985 276)  routing T_18_17.wire_logic_cluster/lc_3/out <X> T_18_17.lc_trk_g1_3
 (22 4)  (986 276)  (986 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (990 276)  (990 276)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (993 276)  (993 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (996 276)  (996 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 276)  (1000 276)  LC_2 Logic Functioning bit
 (41 4)  (1005 276)  (1005 276)  LC_2 Logic Functioning bit
 (44 4)  (1008 276)  (1008 276)  LC_2 Logic Functioning bit
 (45 4)  (1009 276)  (1009 276)  LC_2 Logic Functioning bit
 (17 5)  (981 277)  (981 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (990 277)  (990 277)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (991 277)  (991 277)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (993 277)  (993 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (994 277)  (994 277)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (996 277)  (996 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (999 277)  (999 277)  routing T_18_17.lc_trk_g0_2 <X> T_18_17.input_2_2
 (36 5)  (1000 277)  (1000 277)  LC_2 Logic Functioning bit
 (37 5)  (1001 277)  (1001 277)  LC_2 Logic Functioning bit
 (39 5)  (1003 277)  (1003 277)  LC_2 Logic Functioning bit
 (40 5)  (1004 277)  (1004 277)  LC_2 Logic Functioning bit
 (41 5)  (1005 277)  (1005 277)  LC_2 Logic Functioning bit
 (42 5)  (1006 277)  (1006 277)  LC_2 Logic Functioning bit
 (9 6)  (973 278)  (973 278)  routing T_18_17.sp4_v_b_4 <X> T_18_17.sp4_h_l_41
 (22 6)  (986 278)  (986 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (988 278)  (988 278)  routing T_18_17.top_op_7 <X> T_18_17.lc_trk_g1_7
 (26 6)  (990 278)  (990 278)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (991 278)  (991 278)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 278)  (993 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (996 278)  (996 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 278)  (1000 278)  LC_3 Logic Functioning bit
 (38 6)  (1002 278)  (1002 278)  LC_3 Logic Functioning bit
 (41 6)  (1005 278)  (1005 278)  LC_3 Logic Functioning bit
 (42 6)  (1006 278)  (1006 278)  LC_3 Logic Functioning bit
 (44 6)  (1008 278)  (1008 278)  LC_3 Logic Functioning bit
 (45 6)  (1009 278)  (1009 278)  LC_3 Logic Functioning bit
 (21 7)  (985 279)  (985 279)  routing T_18_17.top_op_7 <X> T_18_17.lc_trk_g1_7
 (22 7)  (986 279)  (986 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (990 279)  (990 279)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (991 279)  (991 279)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (992 279)  (992 279)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (993 279)  (993 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (994 279)  (994 279)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (996 279)  (996 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (999 279)  (999 279)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.input_2_3
 (36 7)  (1000 279)  (1000 279)  LC_3 Logic Functioning bit
 (39 7)  (1003 279)  (1003 279)  LC_3 Logic Functioning bit
 (40 7)  (1004 279)  (1004 279)  LC_3 Logic Functioning bit
 (42 7)  (1006 279)  (1006 279)  LC_3 Logic Functioning bit
 (21 8)  (985 280)  (985 280)  routing T_18_17.sp4_h_r_35 <X> T_18_17.lc_trk_g2_3
 (22 8)  (986 280)  (986 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (987 280)  (987 280)  routing T_18_17.sp4_h_r_35 <X> T_18_17.lc_trk_g2_3
 (24 8)  (988 280)  (988 280)  routing T_18_17.sp4_h_r_35 <X> T_18_17.lc_trk_g2_3
 (26 8)  (990 280)  (990 280)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (993 280)  (993 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (996 280)  (996 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (999 280)  (999 280)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.input_2_4
 (36 8)  (1000 280)  (1000 280)  LC_4 Logic Functioning bit
 (41 8)  (1005 280)  (1005 280)  LC_4 Logic Functioning bit
 (44 8)  (1008 280)  (1008 280)  LC_4 Logic Functioning bit
 (45 8)  (1009 280)  (1009 280)  LC_4 Logic Functioning bit
 (3 9)  (967 281)  (967 281)  routing T_18_17.sp12_h_l_22 <X> T_18_17.sp12_v_b_1
 (26 9)  (990 281)  (990 281)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (991 281)  (991 281)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (992 281)  (992 281)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (993 281)  (993 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (994 281)  (994 281)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (996 281)  (996 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (997 281)  (997 281)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.input_2_4
 (36 9)  (1000 281)  (1000 281)  LC_4 Logic Functioning bit
 (37 9)  (1001 281)  (1001 281)  LC_4 Logic Functioning bit
 (39 9)  (1003 281)  (1003 281)  LC_4 Logic Functioning bit
 (40 9)  (1004 281)  (1004 281)  LC_4 Logic Functioning bit
 (41 9)  (1005 281)  (1005 281)  LC_4 Logic Functioning bit
 (42 9)  (1006 281)  (1006 281)  LC_4 Logic Functioning bit
 (4 10)  (968 282)  (968 282)  routing T_18_17.sp4_v_b_10 <X> T_18_17.sp4_v_t_43
 (6 10)  (970 282)  (970 282)  routing T_18_17.sp4_v_b_10 <X> T_18_17.sp4_v_t_43
 (14 10)  (978 282)  (978 282)  routing T_18_17.wire_logic_cluster/lc_4/out <X> T_18_17.lc_trk_g2_4
 (15 10)  (979 282)  (979 282)  routing T_18_17.sp4_h_r_45 <X> T_18_17.lc_trk_g2_5
 (16 10)  (980 282)  (980 282)  routing T_18_17.sp4_h_r_45 <X> T_18_17.lc_trk_g2_5
 (17 10)  (981 282)  (981 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (982 282)  (982 282)  routing T_18_17.sp4_h_r_45 <X> T_18_17.lc_trk_g2_5
 (27 10)  (991 282)  (991 282)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (992 282)  (992 282)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (993 282)  (993 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (994 282)  (994 282)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (996 282)  (996 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (999 282)  (999 282)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.input_2_5
 (41 10)  (1005 282)  (1005 282)  LC_5 Logic Functioning bit
 (43 10)  (1007 282)  (1007 282)  LC_5 Logic Functioning bit
 (48 10)  (1012 282)  (1012 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (10 11)  (974 283)  (974 283)  routing T_18_17.sp4_h_l_39 <X> T_18_17.sp4_v_t_42
 (17 11)  (981 283)  (981 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (982 283)  (982 283)  routing T_18_17.sp4_h_r_45 <X> T_18_17.lc_trk_g2_5
 (26 11)  (990 283)  (990 283)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (993 283)  (993 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (996 283)  (996 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (997 283)  (997 283)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.input_2_5
 (40 11)  (1004 283)  (1004 283)  LC_5 Logic Functioning bit
 (42 11)  (1006 283)  (1006 283)  LC_5 Logic Functioning bit
 (46 11)  (1010 283)  (1010 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (52 11)  (1016 283)  (1016 283)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 12)  (968 284)  (968 284)  routing T_18_17.sp4_h_l_44 <X> T_18_17.sp4_v_b_9
 (11 12)  (975 284)  (975 284)  routing T_18_17.sp4_h_l_40 <X> T_18_17.sp4_v_b_11
 (13 12)  (977 284)  (977 284)  routing T_18_17.sp4_h_l_40 <X> T_18_17.sp4_v_b_11
 (17 12)  (981 284)  (981 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (982 284)  (982 284)  routing T_18_17.wire_logic_cluster/lc_1/out <X> T_18_17.lc_trk_g3_1
 (21 12)  (985 284)  (985 284)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g3_3
 (22 12)  (986 284)  (986 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (987 284)  (987 284)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g3_3
 (24 12)  (988 284)  (988 284)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g3_3
 (29 12)  (993 284)  (993 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (994 284)  (994 284)  routing T_18_17.lc_trk_g0_5 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (995 284)  (995 284)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (996 284)  (996 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1000 284)  (1000 284)  LC_6 Logic Functioning bit
 (38 12)  (1002 284)  (1002 284)  LC_6 Logic Functioning bit
 (5 13)  (969 285)  (969 285)  routing T_18_17.sp4_h_l_44 <X> T_18_17.sp4_v_b_9
 (12 13)  (976 285)  (976 285)  routing T_18_17.sp4_h_l_40 <X> T_18_17.sp4_v_b_11
 (21 13)  (985 285)  (985 285)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g3_3
 (26 13)  (990 285)  (990 285)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (991 285)  (991 285)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (992 285)  (992 285)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (993 285)  (993 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (995 285)  (995 285)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1000 285)  (1000 285)  LC_6 Logic Functioning bit
 (37 13)  (1001 285)  (1001 285)  LC_6 Logic Functioning bit
 (38 13)  (1002 285)  (1002 285)  LC_6 Logic Functioning bit
 (39 13)  (1003 285)  (1003 285)  LC_6 Logic Functioning bit
 (41 13)  (1005 285)  (1005 285)  LC_6 Logic Functioning bit
 (43 13)  (1007 285)  (1007 285)  LC_6 Logic Functioning bit
 (10 14)  (974 286)  (974 286)  routing T_18_17.sp4_v_b_5 <X> T_18_17.sp4_h_l_47
 (15 14)  (979 286)  (979 286)  routing T_18_17.sp4_h_r_45 <X> T_18_17.lc_trk_g3_5
 (16 14)  (980 286)  (980 286)  routing T_18_17.sp4_h_r_45 <X> T_18_17.lc_trk_g3_5
 (17 14)  (981 286)  (981 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (982 286)  (982 286)  routing T_18_17.sp4_h_r_45 <X> T_18_17.lc_trk_g3_5
 (21 14)  (985 286)  (985 286)  routing T_18_17.wire_logic_cluster/lc_7/out <X> T_18_17.lc_trk_g3_7
 (22 14)  (986 286)  (986 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (989 286)  (989 286)  routing T_18_17.wire_logic_cluster/lc_6/out <X> T_18_17.lc_trk_g3_6
 (27 14)  (991 286)  (991 286)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (992 286)  (992 286)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (993 286)  (993 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (996 286)  (996 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (998 286)  (998 286)  routing T_18_17.lc_trk_g1_1 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1000 286)  (1000 286)  LC_7 Logic Functioning bit
 (37 14)  (1001 286)  (1001 286)  LC_7 Logic Functioning bit
 (38 14)  (1002 286)  (1002 286)  LC_7 Logic Functioning bit
 (39 14)  (1003 286)  (1003 286)  LC_7 Logic Functioning bit
 (41 14)  (1005 286)  (1005 286)  LC_7 Logic Functioning bit
 (43 14)  (1007 286)  (1007 286)  LC_7 Logic Functioning bit
 (18 15)  (982 287)  (982 287)  routing T_18_17.sp4_h_r_45 <X> T_18_17.lc_trk_g3_5
 (22 15)  (986 287)  (986 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (990 287)  (990 287)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (992 287)  (992 287)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (993 287)  (993 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (994 287)  (994 287)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (37 15)  (1001 287)  (1001 287)  LC_7 Logic Functioning bit
 (39 15)  (1003 287)  (1003 287)  LC_7 Logic Functioning bit


RAM_Tile_19_17

 (3 1)  (1021 273)  (1021 273)  routing T_19_17.sp12_h_l_23 <X> T_19_17.sp12_v_b_0
 (7 1)  (1025 273)  (1025 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1018 274)  (1018 274)  routing T_19_17.glb_netwk_7 <X> T_19_17.wire_bram/ram/RCLK
 (1 2)  (1019 274)  (1019 274)  routing T_19_17.glb_netwk_7 <X> T_19_17.wire_bram/ram/RCLK
 (2 2)  (1020 274)  (1020 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/RCLK
 (5 2)  (1023 274)  (1023 274)  routing T_19_17.sp4_v_t_37 <X> T_19_17.sp4_h_l_37
 (9 2)  (1027 274)  (1027 274)  routing T_19_17.sp4_v_b_1 <X> T_19_17.sp4_h_l_36
 (12 2)  (1030 274)  (1030 274)  routing T_19_17.sp4_v_b_2 <X> T_19_17.sp4_h_l_39
 (13 2)  (1031 274)  (1031 274)  routing T_19_17.sp4_v_b_2 <X> T_19_17.sp4_v_t_39
 (0 3)  (1018 275)  (1018 275)  routing T_19_17.glb_netwk_7 <X> T_19_17.wire_bram/ram/RCLK
 (6 3)  (1024 275)  (1024 275)  routing T_19_17.sp4_v_t_37 <X> T_19_17.sp4_h_l_37
 (14 3)  (1032 275)  (1032 275)  routing T_19_17.sp4_h_r_4 <X> T_19_17.lc_trk_g0_4
 (15 3)  (1033 275)  (1033 275)  routing T_19_17.sp4_h_r_4 <X> T_19_17.lc_trk_g0_4
 (16 3)  (1034 275)  (1034 275)  routing T_19_17.sp4_h_r_4 <X> T_19_17.lc_trk_g0_4
 (17 3)  (1035 275)  (1035 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (8 4)  (1026 276)  (1026 276)  routing T_19_17.sp4_h_l_45 <X> T_19_17.sp4_h_r_4
 (10 4)  (1028 276)  (1028 276)  routing T_19_17.sp4_h_l_45 <X> T_19_17.sp4_h_r_4
 (28 4)  (1046 276)  (1046 276)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_bram/ram/WDATA_13
 (29 4)  (1047 276)  (1047 276)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_13
 (40 4)  (1058 276)  (1058 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_bram/ram/RDATA_13 sp4_r_v_b_21
 (9 5)  (1027 277)  (1027 277)  routing T_19_17.sp4_v_t_45 <X> T_19_17.sp4_v_b_4
 (10 5)  (1028 277)  (1028 277)  routing T_19_17.sp4_v_t_45 <X> T_19_17.sp4_v_b_4
 (30 5)  (1048 277)  (1048 277)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_bram/ram/WDATA_13
 (5 6)  (1023 278)  (1023 278)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_l_38
 (11 6)  (1029 278)  (1029 278)  routing T_19_17.sp4_v_b_9 <X> T_19_17.sp4_v_t_40
 (13 6)  (1031 278)  (1031 278)  routing T_19_17.sp4_v_b_9 <X> T_19_17.sp4_v_t_40
 (4 7)  (1022 279)  (1022 279)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_l_38
 (6 7)  (1024 279)  (1024 279)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_l_38
 (2 8)  (1020 280)  (1020 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9
 (13 8)  (1031 280)  (1031 280)  routing T_19_17.sp4_h_l_45 <X> T_19_17.sp4_v_b_8
 (21 8)  (1039 280)  (1039 280)  routing T_19_17.sp12_v_b_3 <X> T_19_17.lc_trk_g2_3
 (22 8)  (1040 280)  (1040 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_3 lc_trk_g2_3
 (24 8)  (1042 280)  (1042 280)  routing T_19_17.sp12_v_b_3 <X> T_19_17.lc_trk_g2_3
 (12 9)  (1030 281)  (1030 281)  routing T_19_17.sp4_h_l_45 <X> T_19_17.sp4_v_b_8
 (21 9)  (1039 281)  (1039 281)  routing T_19_17.sp12_v_b_3 <X> T_19_17.lc_trk_g2_3
 (5 10)  (1023 282)  (1023 282)  routing T_19_17.sp4_v_b_6 <X> T_19_17.sp4_h_l_43
 (12 10)  (1030 282)  (1030 282)  routing T_19_17.sp4_v_t_45 <X> T_19_17.sp4_h_l_45
 (11 11)  (1029 283)  (1029 283)  routing T_19_17.sp4_v_t_45 <X> T_19_17.sp4_h_l_45
 (27 12)  (1045 284)  (1045 284)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_bram/ram/WDATA_9
 (28 12)  (1046 284)  (1046 284)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_bram/ram/WDATA_9
 (29 12)  (1047 284)  (1047 284)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_2 wire_bram/ram/WDATA_9
 (39 12)  (1057 284)  (1057 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_9 sp4_v_b_44
 (22 13)  (1040 285)  (1040 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (1048 285)  (1048 285)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_bram/ram/WDATA_9
 (1 14)  (1019 286)  (1019 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (8 14)  (1026 286)  (1026 286)  routing T_19_17.sp4_v_t_41 <X> T_19_17.sp4_h_l_47
 (9 14)  (1027 286)  (1027 286)  routing T_19_17.sp4_v_t_41 <X> T_19_17.sp4_h_l_47
 (10 14)  (1028 286)  (1028 286)  routing T_19_17.sp4_v_t_41 <X> T_19_17.sp4_h_l_47
 (1 15)  (1019 287)  (1019 287)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_bram/ram/RE
 (8 15)  (1026 287)  (1026 287)  routing T_19_17.sp4_v_b_7 <X> T_19_17.sp4_v_t_47
 (10 15)  (1028 287)  (1028 287)  routing T_19_17.sp4_v_b_7 <X> T_19_17.sp4_v_t_47


LogicTile_20_17

 (6 2)  (1066 274)  (1066 274)  routing T_20_17.sp4_h_l_42 <X> T_20_17.sp4_v_t_37
 (11 4)  (1071 276)  (1071 276)  routing T_20_17.sp4_h_l_46 <X> T_20_17.sp4_v_b_5
 (13 4)  (1073 276)  (1073 276)  routing T_20_17.sp4_h_l_46 <X> T_20_17.sp4_v_b_5
 (8 5)  (1068 277)  (1068 277)  routing T_20_17.sp4_h_l_41 <X> T_20_17.sp4_v_b_4
 (9 5)  (1069 277)  (1069 277)  routing T_20_17.sp4_h_l_41 <X> T_20_17.sp4_v_b_4
 (12 5)  (1072 277)  (1072 277)  routing T_20_17.sp4_h_l_46 <X> T_20_17.sp4_v_b_5
 (11 12)  (1071 284)  (1071 284)  routing T_20_17.sp4_h_l_40 <X> T_20_17.sp4_v_b_11
 (13 12)  (1073 284)  (1073 284)  routing T_20_17.sp4_h_l_40 <X> T_20_17.sp4_v_b_11
 (12 13)  (1072 285)  (1072 285)  routing T_20_17.sp4_h_l_40 <X> T_20_17.sp4_v_b_11


RAM_Tile_6_16

 (12 12)  (336 268)  (336 268)  routing T_6_16.sp4_v_t_46 <X> T_6_16.sp4_h_r_11


LogicTile_10_16

 (11 13)  (539 269)  (539 269)  routing T_10_16.sp4_h_l_46 <X> T_10_16.sp4_h_r_11


LogicTile_13_16

 (14 0)  (708 256)  (708 256)  routing T_13_16.sp4_h_r_8 <X> T_13_16.lc_trk_g0_0
 (25 0)  (719 256)  (719 256)  routing T_13_16.sp4_h_l_7 <X> T_13_16.lc_trk_g0_2
 (29 0)  (723 256)  (723 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (724 256)  (724 256)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (726 256)  (726 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (727 256)  (727 256)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (729 256)  (729 256)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_0
 (38 0)  (732 256)  (732 256)  LC_0 Logic Functioning bit
 (40 0)  (734 256)  (734 256)  LC_0 Logic Functioning bit
 (41 0)  (735 256)  (735 256)  LC_0 Logic Functioning bit
 (13 1)  (707 257)  (707 257)  routing T_13_16.sp4_v_t_44 <X> T_13_16.sp4_h_r_2
 (15 1)  (709 257)  (709 257)  routing T_13_16.sp4_h_r_8 <X> T_13_16.lc_trk_g0_0
 (16 1)  (710 257)  (710 257)  routing T_13_16.sp4_h_r_8 <X> T_13_16.lc_trk_g0_0
 (17 1)  (711 257)  (711 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (716 257)  (716 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (717 257)  (717 257)  routing T_13_16.sp4_h_l_7 <X> T_13_16.lc_trk_g0_2
 (24 1)  (718 257)  (718 257)  routing T_13_16.sp4_h_l_7 <X> T_13_16.lc_trk_g0_2
 (25 1)  (719 257)  (719 257)  routing T_13_16.sp4_h_l_7 <X> T_13_16.lc_trk_g0_2
 (26 1)  (720 257)  (720 257)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 257)  (723 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (726 257)  (726 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (728 257)  (728 257)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_0
 (35 1)  (729 257)  (729 257)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_0
 (39 1)  (733 257)  (733 257)  LC_0 Logic Functioning bit
 (40 1)  (734 257)  (734 257)  LC_0 Logic Functioning bit
 (42 1)  (736 257)  (736 257)  LC_0 Logic Functioning bit
 (51 1)  (745 257)  (745 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 2)  (708 258)  (708 258)  routing T_13_16.sp4_h_l_1 <X> T_13_16.lc_trk_g0_4
 (15 2)  (709 258)  (709 258)  routing T_13_16.bot_op_5 <X> T_13_16.lc_trk_g0_5
 (17 2)  (711 258)  (711 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (721 258)  (721 258)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 258)  (723 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (726 258)  (726 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 258)  (727 258)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (730 258)  (730 258)  LC_1 Logic Functioning bit
 (38 2)  (732 258)  (732 258)  LC_1 Logic Functioning bit
 (40 2)  (734 258)  (734 258)  LC_1 Logic Functioning bit
 (41 2)  (735 258)  (735 258)  LC_1 Logic Functioning bit
 (42 2)  (736 258)  (736 258)  LC_1 Logic Functioning bit
 (43 2)  (737 258)  (737 258)  LC_1 Logic Functioning bit
 (47 2)  (741 258)  (741 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (15 3)  (709 259)  (709 259)  routing T_13_16.sp4_h_l_1 <X> T_13_16.lc_trk_g0_4
 (16 3)  (710 259)  (710 259)  routing T_13_16.sp4_h_l_1 <X> T_13_16.lc_trk_g0_4
 (17 3)  (711 259)  (711 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (716 259)  (716 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (719 259)  (719 259)  routing T_13_16.sp4_r_v_b_30 <X> T_13_16.lc_trk_g0_6
 (30 3)  (724 259)  (724 259)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (725 259)  (725 259)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (730 259)  (730 259)  LC_1 Logic Functioning bit
 (38 3)  (732 259)  (732 259)  LC_1 Logic Functioning bit
 (40 3)  (734 259)  (734 259)  LC_1 Logic Functioning bit
 (41 3)  (735 259)  (735 259)  LC_1 Logic Functioning bit
 (42 3)  (736 259)  (736 259)  LC_1 Logic Functioning bit
 (43 3)  (737 259)  (737 259)  LC_1 Logic Functioning bit
 (9 4)  (703 260)  (703 260)  routing T_13_16.sp4_v_t_41 <X> T_13_16.sp4_h_r_4
 (12 4)  (706 260)  (706 260)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_h_r_5
 (21 4)  (715 260)  (715 260)  routing T_13_16.wire_logic_cluster/lc_3/out <X> T_13_16.lc_trk_g1_3
 (22 4)  (716 260)  (716 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (719 260)  (719 260)  routing T_13_16.sp4_h_l_7 <X> T_13_16.lc_trk_g1_2
 (26 4)  (720 260)  (720 260)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (723 260)  (723 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 260)  (724 260)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (726 260)  (726 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (727 260)  (727 260)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (729 260)  (729 260)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.input_2_2
 (36 4)  (730 260)  (730 260)  LC_2 Logic Functioning bit
 (37 4)  (731 260)  (731 260)  LC_2 Logic Functioning bit
 (38 4)  (732 260)  (732 260)  LC_2 Logic Functioning bit
 (14 5)  (708 261)  (708 261)  routing T_13_16.sp4_h_r_0 <X> T_13_16.lc_trk_g1_0
 (15 5)  (709 261)  (709 261)  routing T_13_16.sp4_h_r_0 <X> T_13_16.lc_trk_g1_0
 (16 5)  (710 261)  (710 261)  routing T_13_16.sp4_h_r_0 <X> T_13_16.lc_trk_g1_0
 (17 5)  (711 261)  (711 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (716 261)  (716 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (717 261)  (717 261)  routing T_13_16.sp4_h_l_7 <X> T_13_16.lc_trk_g1_2
 (24 5)  (718 261)  (718 261)  routing T_13_16.sp4_h_l_7 <X> T_13_16.lc_trk_g1_2
 (25 5)  (719 261)  (719 261)  routing T_13_16.sp4_h_l_7 <X> T_13_16.lc_trk_g1_2
 (26 5)  (720 261)  (720 261)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (721 261)  (721 261)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 261)  (723 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (726 261)  (726 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (728 261)  (728 261)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.input_2_2
 (15 6)  (709 262)  (709 262)  routing T_13_16.sp4_h_r_13 <X> T_13_16.lc_trk_g1_5
 (16 6)  (710 262)  (710 262)  routing T_13_16.sp4_h_r_13 <X> T_13_16.lc_trk_g1_5
 (17 6)  (711 262)  (711 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (712 262)  (712 262)  routing T_13_16.sp4_h_r_13 <X> T_13_16.lc_trk_g1_5
 (21 6)  (715 262)  (715 262)  routing T_13_16.sp4_h_l_2 <X> T_13_16.lc_trk_g1_7
 (22 6)  (716 262)  (716 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (717 262)  (717 262)  routing T_13_16.sp4_h_l_2 <X> T_13_16.lc_trk_g1_7
 (24 6)  (718 262)  (718 262)  routing T_13_16.sp4_h_l_2 <X> T_13_16.lc_trk_g1_7
 (26 6)  (720 262)  (720 262)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (723 262)  (723 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (725 262)  (725 262)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (726 262)  (726 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (730 262)  (730 262)  LC_3 Logic Functioning bit
 (40 6)  (734 262)  (734 262)  LC_3 Logic Functioning bit
 (43 6)  (737 262)  (737 262)  LC_3 Logic Functioning bit
 (28 7)  (722 263)  (722 263)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 263)  (723 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (726 263)  (726 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (728 263)  (728 263)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.input_2_3
 (36 7)  (730 263)  (730 263)  LC_3 Logic Functioning bit
 (37 7)  (731 263)  (731 263)  LC_3 Logic Functioning bit
 (38 7)  (732 263)  (732 263)  LC_3 Logic Functioning bit
 (41 7)  (735 263)  (735 263)  LC_3 Logic Functioning bit
 (42 7)  (736 263)  (736 263)  LC_3 Logic Functioning bit
 (43 7)  (737 263)  (737 263)  LC_3 Logic Functioning bit
 (9 8)  (703 264)  (703 264)  routing T_13_16.sp4_v_t_42 <X> T_13_16.sp4_h_r_7
 (17 8)  (711 264)  (711 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (712 264)  (712 264)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g2_1
 (26 8)  (720 264)  (720 264)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (723 264)  (723 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (724 264)  (724 264)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (726 264)  (726 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (727 264)  (727 264)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (730 264)  (730 264)  LC_4 Logic Functioning bit
 (38 8)  (732 264)  (732 264)  LC_4 Logic Functioning bit
 (40 8)  (734 264)  (734 264)  LC_4 Logic Functioning bit
 (42 8)  (736 264)  (736 264)  LC_4 Logic Functioning bit
 (46 8)  (740 264)  (740 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (716 265)  (716 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (720 265)  (720 265)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (721 265)  (721 265)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 265)  (723 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (53 9)  (747 265)  (747 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (16 10)  (710 266)  (710 266)  routing T_13_16.sp4_v_b_37 <X> T_13_16.lc_trk_g2_5
 (17 10)  (711 266)  (711 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (712 266)  (712 266)  routing T_13_16.sp4_v_b_37 <X> T_13_16.lc_trk_g2_5
 (27 10)  (721 266)  (721 266)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 266)  (723 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (724 266)  (724 266)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (726 266)  (726 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (729 266)  (729 266)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.input_2_5
 (37 10)  (731 266)  (731 266)  LC_5 Logic Functioning bit
 (39 10)  (733 266)  (733 266)  LC_5 Logic Functioning bit
 (40 10)  (734 266)  (734 266)  LC_5 Logic Functioning bit
 (18 11)  (712 267)  (712 267)  routing T_13_16.sp4_v_b_37 <X> T_13_16.lc_trk_g2_5
 (28 11)  (722 267)  (722 267)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 267)  (723 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (724 267)  (724 267)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (725 267)  (725 267)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (726 267)  (726 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (731 267)  (731 267)  LC_5 Logic Functioning bit
 (38 11)  (732 267)  (732 267)  LC_5 Logic Functioning bit
 (39 11)  (733 267)  (733 267)  LC_5 Logic Functioning bit
 (40 11)  (734 267)  (734 267)  LC_5 Logic Functioning bit
 (26 12)  (720 268)  (720 268)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (723 268)  (723 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (724 268)  (724 268)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (726 268)  (726 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 268)  (727 268)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (730 268)  (730 268)  LC_6 Logic Functioning bit
 (37 12)  (731 268)  (731 268)  LC_6 Logic Functioning bit
 (38 12)  (732 268)  (732 268)  LC_6 Logic Functioning bit
 (39 12)  (733 268)  (733 268)  LC_6 Logic Functioning bit
 (40 12)  (734 268)  (734 268)  LC_6 Logic Functioning bit
 (42 12)  (736 268)  (736 268)  LC_6 Logic Functioning bit
 (26 13)  (720 269)  (720 269)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (721 269)  (721 269)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 269)  (723 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (26 14)  (720 270)  (720 270)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (723 270)  (723 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (724 270)  (724 270)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (725 270)  (725 270)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (726 270)  (726 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (728 270)  (728 270)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (730 270)  (730 270)  LC_7 Logic Functioning bit
 (38 14)  (732 270)  (732 270)  LC_7 Logic Functioning bit
 (43 14)  (737 270)  (737 270)  LC_7 Logic Functioning bit
 (29 15)  (723 271)  (723 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (724 271)  (724 271)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (725 271)  (725 271)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (726 271)  (726 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (728 271)  (728 271)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.input_2_7
 (35 15)  (729 271)  (729 271)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.input_2_7
 (36 15)  (730 271)  (730 271)  LC_7 Logic Functioning bit
 (37 15)  (731 271)  (731 271)  LC_7 Logic Functioning bit
 (38 15)  (732 271)  (732 271)  LC_7 Logic Functioning bit
 (39 15)  (733 271)  (733 271)  LC_7 Logic Functioning bit
 (42 15)  (736 271)  (736 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (4 0)  (752 256)  (752 256)  routing T_14_16.sp4_v_t_41 <X> T_14_16.sp4_v_b_0
 (6 0)  (754 256)  (754 256)  routing T_14_16.sp4_v_t_41 <X> T_14_16.sp4_v_b_0
 (11 0)  (759 256)  (759 256)  routing T_14_16.sp4_v_t_43 <X> T_14_16.sp4_v_b_2
 (13 0)  (761 256)  (761 256)  routing T_14_16.sp4_v_t_43 <X> T_14_16.sp4_v_b_2
 (14 0)  (762 256)  (762 256)  routing T_14_16.sp4_h_l_5 <X> T_14_16.lc_trk_g0_0
 (22 0)  (770 256)  (770 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (771 256)  (771 256)  routing T_14_16.sp4_v_b_19 <X> T_14_16.lc_trk_g0_3
 (24 0)  (772 256)  (772 256)  routing T_14_16.sp4_v_b_19 <X> T_14_16.lc_trk_g0_3
 (25 0)  (773 256)  (773 256)  routing T_14_16.lft_op_2 <X> T_14_16.lc_trk_g0_2
 (26 0)  (774 256)  (774 256)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (776 256)  (776 256)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 256)  (777 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 256)  (778 256)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (779 256)  (779 256)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (780 256)  (780 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (782 256)  (782 256)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (783 256)  (783 256)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_0
 (36 0)  (784 256)  (784 256)  LC_0 Logic Functioning bit
 (37 0)  (785 256)  (785 256)  LC_0 Logic Functioning bit
 (39 0)  (787 256)  (787 256)  LC_0 Logic Functioning bit
 (43 0)  (791 256)  (791 256)  LC_0 Logic Functioning bit
 (44 0)  (792 256)  (792 256)  LC_0 Logic Functioning bit
 (45 0)  (793 256)  (793 256)  LC_0 Logic Functioning bit
 (14 1)  (762 257)  (762 257)  routing T_14_16.sp4_h_l_5 <X> T_14_16.lc_trk_g0_0
 (15 1)  (763 257)  (763 257)  routing T_14_16.sp4_h_l_5 <X> T_14_16.lc_trk_g0_0
 (16 1)  (764 257)  (764 257)  routing T_14_16.sp4_h_l_5 <X> T_14_16.lc_trk_g0_0
 (17 1)  (765 257)  (765 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (770 257)  (770 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (772 257)  (772 257)  routing T_14_16.lft_op_2 <X> T_14_16.lc_trk_g0_2
 (29 1)  (777 257)  (777 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (778 257)  (778 257)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (780 257)  (780 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (781 257)  (781 257)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_0
 (34 1)  (782 257)  (782 257)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_0
 (36 1)  (784 257)  (784 257)  LC_0 Logic Functioning bit
 (38 1)  (786 257)  (786 257)  LC_0 Logic Functioning bit
 (49 1)  (797 257)  (797 257)  Carry_In_Mux bit 

 (51 1)  (799 257)  (799 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (801 257)  (801 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (748 258)  (748 258)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (749 258)  (749 258)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (750 258)  (750 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (752 258)  (752 258)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_37
 (5 2)  (753 258)  (753 258)  routing T_14_16.sp4_v_b_0 <X> T_14_16.sp4_h_l_37
 (14 2)  (762 258)  (762 258)  routing T_14_16.lft_op_4 <X> T_14_16.lc_trk_g0_4
 (17 2)  (765 258)  (765 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (769 258)  (769 258)  routing T_14_16.lft_op_7 <X> T_14_16.lc_trk_g0_7
 (22 2)  (770 258)  (770 258)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (772 258)  (772 258)  routing T_14_16.lft_op_7 <X> T_14_16.lc_trk_g0_7
 (25 2)  (773 258)  (773 258)  routing T_14_16.lft_op_6 <X> T_14_16.lc_trk_g0_6
 (27 2)  (775 258)  (775 258)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (776 258)  (776 258)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 258)  (777 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (779 258)  (779 258)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (780 258)  (780 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (783 258)  (783 258)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.input_2_1
 (36 2)  (784 258)  (784 258)  LC_1 Logic Functioning bit
 (41 2)  (789 258)  (789 258)  LC_1 Logic Functioning bit
 (43 2)  (791 258)  (791 258)  LC_1 Logic Functioning bit
 (44 2)  (792 258)  (792 258)  LC_1 Logic Functioning bit
 (45 2)  (793 258)  (793 258)  LC_1 Logic Functioning bit
 (52 2)  (800 258)  (800 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (748 259)  (748 259)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (5 3)  (753 259)  (753 259)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_37
 (15 3)  (763 259)  (763 259)  routing T_14_16.lft_op_4 <X> T_14_16.lc_trk_g0_4
 (17 3)  (765 259)  (765 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (766 259)  (766 259)  routing T_14_16.sp4_r_v_b_29 <X> T_14_16.lc_trk_g0_5
 (22 3)  (770 259)  (770 259)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (772 259)  (772 259)  routing T_14_16.lft_op_6 <X> T_14_16.lc_trk_g0_6
 (27 3)  (775 259)  (775 259)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 259)  (777 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (780 259)  (780 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (781 259)  (781 259)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.input_2_1
 (36 3)  (784 259)  (784 259)  LC_1 Logic Functioning bit
 (40 3)  (788 259)  (788 259)  LC_1 Logic Functioning bit
 (42 3)  (790 259)  (790 259)  LC_1 Logic Functioning bit
 (53 3)  (801 259)  (801 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (749 260)  (749 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (756 260)  (756 260)  routing T_14_16.sp4_v_b_10 <X> T_14_16.sp4_h_r_4
 (9 4)  (757 260)  (757 260)  routing T_14_16.sp4_v_b_10 <X> T_14_16.sp4_h_r_4
 (10 4)  (758 260)  (758 260)  routing T_14_16.sp4_v_b_10 <X> T_14_16.sp4_h_r_4
 (11 4)  (759 260)  (759 260)  routing T_14_16.sp4_h_l_46 <X> T_14_16.sp4_v_b_5
 (13 4)  (761 260)  (761 260)  routing T_14_16.sp4_h_l_46 <X> T_14_16.sp4_v_b_5
 (15 4)  (763 260)  (763 260)  routing T_14_16.sp4_h_l_4 <X> T_14_16.lc_trk_g1_1
 (16 4)  (764 260)  (764 260)  routing T_14_16.sp4_h_l_4 <X> T_14_16.lc_trk_g1_1
 (17 4)  (765 260)  (765 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (766 260)  (766 260)  routing T_14_16.sp4_h_l_4 <X> T_14_16.lc_trk_g1_1
 (21 4)  (769 260)  (769 260)  routing T_14_16.sp4_h_r_19 <X> T_14_16.lc_trk_g1_3
 (22 4)  (770 260)  (770 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (771 260)  (771 260)  routing T_14_16.sp4_h_r_19 <X> T_14_16.lc_trk_g1_3
 (24 4)  (772 260)  (772 260)  routing T_14_16.sp4_h_r_19 <X> T_14_16.lc_trk_g1_3
 (25 4)  (773 260)  (773 260)  routing T_14_16.sp4_h_l_7 <X> T_14_16.lc_trk_g1_2
 (26 4)  (774 260)  (774 260)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (777 260)  (777 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (779 260)  (779 260)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (780 260)  (780 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (781 260)  (781 260)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (782 260)  (782 260)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (783 260)  (783 260)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_2
 (36 4)  (784 260)  (784 260)  LC_2 Logic Functioning bit
 (37 4)  (785 260)  (785 260)  LC_2 Logic Functioning bit
 (39 4)  (787 260)  (787 260)  LC_2 Logic Functioning bit
 (43 4)  (791 260)  (791 260)  LC_2 Logic Functioning bit
 (44 4)  (792 260)  (792 260)  LC_2 Logic Functioning bit
 (45 4)  (793 260)  (793 260)  LC_2 Logic Functioning bit
 (0 5)  (748 261)  (748 261)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (1 5)  (749 261)  (749 261)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (12 5)  (760 261)  (760 261)  routing T_14_16.sp4_h_l_46 <X> T_14_16.sp4_v_b_5
 (14 5)  (762 261)  (762 261)  routing T_14_16.sp4_r_v_b_24 <X> T_14_16.lc_trk_g1_0
 (17 5)  (765 261)  (765 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (766 261)  (766 261)  routing T_14_16.sp4_h_l_4 <X> T_14_16.lc_trk_g1_1
 (21 5)  (769 261)  (769 261)  routing T_14_16.sp4_h_r_19 <X> T_14_16.lc_trk_g1_3
 (22 5)  (770 261)  (770 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (771 261)  (771 261)  routing T_14_16.sp4_h_l_7 <X> T_14_16.lc_trk_g1_2
 (24 5)  (772 261)  (772 261)  routing T_14_16.sp4_h_l_7 <X> T_14_16.lc_trk_g1_2
 (25 5)  (773 261)  (773 261)  routing T_14_16.sp4_h_l_7 <X> T_14_16.lc_trk_g1_2
 (29 5)  (777 261)  (777 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (778 261)  (778 261)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (780 261)  (780 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (781 261)  (781 261)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_2
 (34 5)  (782 261)  (782 261)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_2
 (36 5)  (784 261)  (784 261)  LC_2 Logic Functioning bit
 (38 5)  (786 261)  (786 261)  LC_2 Logic Functioning bit
 (48 5)  (796 261)  (796 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (799 261)  (799 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (759 262)  (759 262)  routing T_14_16.sp4_h_r_11 <X> T_14_16.sp4_v_t_40
 (13 6)  (761 262)  (761 262)  routing T_14_16.sp4_h_r_11 <X> T_14_16.sp4_v_t_40
 (15 6)  (763 262)  (763 262)  routing T_14_16.lft_op_5 <X> T_14_16.lc_trk_g1_5
 (17 6)  (765 262)  (765 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (766 262)  (766 262)  routing T_14_16.lft_op_5 <X> T_14_16.lc_trk_g1_5
 (21 6)  (769 262)  (769 262)  routing T_14_16.sp4_h_l_2 <X> T_14_16.lc_trk_g1_7
 (22 6)  (770 262)  (770 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (771 262)  (771 262)  routing T_14_16.sp4_h_l_2 <X> T_14_16.lc_trk_g1_7
 (24 6)  (772 262)  (772 262)  routing T_14_16.sp4_h_l_2 <X> T_14_16.lc_trk_g1_7
 (25 6)  (773 262)  (773 262)  routing T_14_16.lft_op_6 <X> T_14_16.lc_trk_g1_6
 (26 6)  (774 262)  (774 262)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (775 262)  (775 262)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 262)  (777 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (780 262)  (780 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (783 262)  (783 262)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.input_2_3
 (36 6)  (784 262)  (784 262)  LC_3 Logic Functioning bit
 (37 6)  (785 262)  (785 262)  LC_3 Logic Functioning bit
 (38 6)  (786 262)  (786 262)  LC_3 Logic Functioning bit
 (39 6)  (787 262)  (787 262)  LC_3 Logic Functioning bit
 (41 6)  (789 262)  (789 262)  LC_3 Logic Functioning bit
 (43 6)  (791 262)  (791 262)  LC_3 Logic Functioning bit
 (44 6)  (792 262)  (792 262)  LC_3 Logic Functioning bit
 (45 6)  (793 262)  (793 262)  LC_3 Logic Functioning bit
 (12 7)  (760 263)  (760 263)  routing T_14_16.sp4_h_r_11 <X> T_14_16.sp4_v_t_40
 (14 7)  (762 263)  (762 263)  routing T_14_16.sp4_r_v_b_28 <X> T_14_16.lc_trk_g1_4
 (17 7)  (765 263)  (765 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (770 263)  (770 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (772 263)  (772 263)  routing T_14_16.lft_op_6 <X> T_14_16.lc_trk_g1_6
 (26 7)  (774 263)  (774 263)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 263)  (777 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (779 263)  (779 263)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (780 263)  (780 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (784 263)  (784 263)  LC_3 Logic Functioning bit
 (38 7)  (786 263)  (786 263)  LC_3 Logic Functioning bit
 (40 7)  (788 263)  (788 263)  LC_3 Logic Functioning bit
 (42 7)  (790 263)  (790 263)  LC_3 Logic Functioning bit
 (51 7)  (799 263)  (799 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (752 264)  (752 264)  routing T_14_16.sp4_h_l_37 <X> T_14_16.sp4_v_b_6
 (6 8)  (754 264)  (754 264)  routing T_14_16.sp4_h_l_37 <X> T_14_16.sp4_v_b_6
 (13 8)  (761 264)  (761 264)  routing T_14_16.sp4_v_t_45 <X> T_14_16.sp4_v_b_8
 (15 8)  (763 264)  (763 264)  routing T_14_16.sp4_h_r_33 <X> T_14_16.lc_trk_g2_1
 (16 8)  (764 264)  (764 264)  routing T_14_16.sp4_h_r_33 <X> T_14_16.lc_trk_g2_1
 (17 8)  (765 264)  (765 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (766 264)  (766 264)  routing T_14_16.sp4_h_r_33 <X> T_14_16.lc_trk_g2_1
 (21 8)  (769 264)  (769 264)  routing T_14_16.sp4_h_r_35 <X> T_14_16.lc_trk_g2_3
 (22 8)  (770 264)  (770 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (771 264)  (771 264)  routing T_14_16.sp4_h_r_35 <X> T_14_16.lc_trk_g2_3
 (24 8)  (772 264)  (772 264)  routing T_14_16.sp4_h_r_35 <X> T_14_16.lc_trk_g2_3
 (26 8)  (774 264)  (774 264)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (775 264)  (775 264)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 264)  (777 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 264)  (778 264)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (779 264)  (779 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (780 264)  (780 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (781 264)  (781 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (782 264)  (782 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (783 264)  (783 264)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.input_2_4
 (36 8)  (784 264)  (784 264)  LC_4 Logic Functioning bit
 (38 8)  (786 264)  (786 264)  LC_4 Logic Functioning bit
 (44 8)  (792 264)  (792 264)  LC_4 Logic Functioning bit
 (45 8)  (793 264)  (793 264)  LC_4 Logic Functioning bit
 (5 9)  (753 265)  (753 265)  routing T_14_16.sp4_h_l_37 <X> T_14_16.sp4_v_b_6
 (27 9)  (775 265)  (775 265)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 265)  (777 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (778 265)  (778 265)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (779 265)  (779 265)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (780 265)  (780 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (781 265)  (781 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.input_2_4
 (34 9)  (782 265)  (782 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.input_2_4
 (35 9)  (783 265)  (783 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.input_2_4
 (36 9)  (784 265)  (784 265)  LC_4 Logic Functioning bit
 (37 9)  (785 265)  (785 265)  LC_4 Logic Functioning bit
 (39 9)  (787 265)  (787 265)  LC_4 Logic Functioning bit
 (40 9)  (788 265)  (788 265)  LC_4 Logic Functioning bit
 (42 9)  (790 265)  (790 265)  LC_4 Logic Functioning bit
 (43 9)  (791 265)  (791 265)  LC_4 Logic Functioning bit
 (51 9)  (799 265)  (799 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (765 266)  (765 266)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (766 266)  (766 266)  routing T_14_16.bnl_op_5 <X> T_14_16.lc_trk_g2_5
 (21 10)  (769 266)  (769 266)  routing T_14_16.sp4_v_t_18 <X> T_14_16.lc_trk_g2_7
 (22 10)  (770 266)  (770 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (771 266)  (771 266)  routing T_14_16.sp4_v_t_18 <X> T_14_16.lc_trk_g2_7
 (29 10)  (777 266)  (777 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (779 266)  (779 266)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (780 266)  (780 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (782 266)  (782 266)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (783 266)  (783 266)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_5
 (36 10)  (784 266)  (784 266)  LC_5 Logic Functioning bit
 (38 10)  (786 266)  (786 266)  LC_5 Logic Functioning bit
 (39 10)  (787 266)  (787 266)  LC_5 Logic Functioning bit
 (43 10)  (791 266)  (791 266)  LC_5 Logic Functioning bit
 (44 10)  (792 266)  (792 266)  LC_5 Logic Functioning bit
 (45 10)  (793 266)  (793 266)  LC_5 Logic Functioning bit
 (51 10)  (799 266)  (799 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (762 267)  (762 267)  routing T_14_16.sp4_r_v_b_36 <X> T_14_16.lc_trk_g2_4
 (17 11)  (765 267)  (765 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (766 267)  (766 267)  routing T_14_16.bnl_op_5 <X> T_14_16.lc_trk_g2_5
 (26 11)  (774 267)  (774 267)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (776 267)  (776 267)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 267)  (777 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (780 267)  (780 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (782 267)  (782 267)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_5
 (35 11)  (783 267)  (783 267)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_5
 (37 11)  (785 267)  (785 267)  LC_5 Logic Functioning bit
 (38 11)  (786 267)  (786 267)  LC_5 Logic Functioning bit
 (39 11)  (787 267)  (787 267)  LC_5 Logic Functioning bit
 (43 11)  (791 267)  (791 267)  LC_5 Logic Functioning bit
 (16 12)  (764 268)  (764 268)  routing T_14_16.sp4_v_b_33 <X> T_14_16.lc_trk_g3_1
 (17 12)  (765 268)  (765 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (766 268)  (766 268)  routing T_14_16.sp4_v_b_33 <X> T_14_16.lc_trk_g3_1
 (26 12)  (774 268)  (774 268)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (775 268)  (775 268)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 268)  (777 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (780 268)  (780 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 268)  (781 268)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (783 268)  (783 268)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_6
 (36 12)  (784 268)  (784 268)  LC_6 Logic Functioning bit
 (38 12)  (786 268)  (786 268)  LC_6 Logic Functioning bit
 (41 12)  (789 268)  (789 268)  LC_6 Logic Functioning bit
 (44 12)  (792 268)  (792 268)  LC_6 Logic Functioning bit
 (45 12)  (793 268)  (793 268)  LC_6 Logic Functioning bit
 (46 12)  (794 268)  (794 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (799 268)  (799 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (753 269)  (753 269)  routing T_14_16.sp4_h_r_9 <X> T_14_16.sp4_v_b_9
 (15 13)  (763 269)  (763 269)  routing T_14_16.sp4_v_t_29 <X> T_14_16.lc_trk_g3_0
 (16 13)  (764 269)  (764 269)  routing T_14_16.sp4_v_t_29 <X> T_14_16.lc_trk_g3_0
 (17 13)  (765 269)  (765 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (766 269)  (766 269)  routing T_14_16.sp4_v_b_33 <X> T_14_16.lc_trk_g3_1
 (27 13)  (775 269)  (775 269)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 269)  (777 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (778 269)  (778 269)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (780 269)  (780 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (783 269)  (783 269)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_6
 (36 13)  (784 269)  (784 269)  LC_6 Logic Functioning bit
 (37 13)  (785 269)  (785 269)  LC_6 Logic Functioning bit
 (39 13)  (787 269)  (787 269)  LC_6 Logic Functioning bit
 (40 13)  (788 269)  (788 269)  LC_6 Logic Functioning bit
 (43 13)  (791 269)  (791 269)  LC_6 Logic Functioning bit
 (0 14)  (748 270)  (748 270)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 270)  (749 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (765 270)  (765 270)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (766 270)  (766 270)  routing T_14_16.bnl_op_5 <X> T_14_16.lc_trk_g3_5
 (21 14)  (769 270)  (769 270)  routing T_14_16.sp4_v_t_26 <X> T_14_16.lc_trk_g3_7
 (22 14)  (770 270)  (770 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (771 270)  (771 270)  routing T_14_16.sp4_v_t_26 <X> T_14_16.lc_trk_g3_7
 (27 14)  (775 270)  (775 270)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 270)  (777 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (778 270)  (778 270)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (779 270)  (779 270)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (780 270)  (780 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (782 270)  (782 270)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (783 270)  (783 270)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_7
 (36 14)  (784 270)  (784 270)  LC_7 Logic Functioning bit
 (38 14)  (786 270)  (786 270)  LC_7 Logic Functioning bit
 (39 14)  (787 270)  (787 270)  LC_7 Logic Functioning bit
 (43 14)  (791 270)  (791 270)  LC_7 Logic Functioning bit
 (44 14)  (792 270)  (792 270)  LC_7 Logic Functioning bit
 (45 14)  (793 270)  (793 270)  LC_7 Logic Functioning bit
 (1 15)  (749 271)  (749 271)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (762 271)  (762 271)  routing T_14_16.sp4_r_v_b_44 <X> T_14_16.lc_trk_g3_4
 (17 15)  (765 271)  (765 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (766 271)  (766 271)  routing T_14_16.bnl_op_5 <X> T_14_16.lc_trk_g3_5
 (21 15)  (769 271)  (769 271)  routing T_14_16.sp4_v_t_26 <X> T_14_16.lc_trk_g3_7
 (22 15)  (770 271)  (770 271)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (772 271)  (772 271)  routing T_14_16.tnr_op_6 <X> T_14_16.lc_trk_g3_6
 (27 15)  (775 271)  (775 271)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (776 271)  (776 271)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (777 271)  (777 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (778 271)  (778 271)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (780 271)  (780 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (782 271)  (782 271)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_7
 (35 15)  (783 271)  (783 271)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_7
 (37 15)  (785 271)  (785 271)  LC_7 Logic Functioning bit
 (38 15)  (786 271)  (786 271)  LC_7 Logic Functioning bit
 (39 15)  (787 271)  (787 271)  LC_7 Logic Functioning bit
 (43 15)  (791 271)  (791 271)  LC_7 Logic Functioning bit
 (53 15)  (801 271)  (801 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_16

 (10 0)  (812 256)  (812 256)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_h_r_1
 (14 0)  (816 256)  (816 256)  routing T_15_16.lft_op_0 <X> T_15_16.lc_trk_g0_0
 (15 0)  (817 256)  (817 256)  routing T_15_16.lft_op_1 <X> T_15_16.lc_trk_g0_1
 (17 0)  (819 256)  (819 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (820 256)  (820 256)  routing T_15_16.lft_op_1 <X> T_15_16.lc_trk_g0_1
 (21 0)  (823 256)  (823 256)  routing T_15_16.sp4_h_r_19 <X> T_15_16.lc_trk_g0_3
 (22 0)  (824 256)  (824 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (825 256)  (825 256)  routing T_15_16.sp4_h_r_19 <X> T_15_16.lc_trk_g0_3
 (24 0)  (826 256)  (826 256)  routing T_15_16.sp4_h_r_19 <X> T_15_16.lc_trk_g0_3
 (28 0)  (830 256)  (830 256)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 256)  (831 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 256)  (832 256)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (833 256)  (833 256)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 256)  (834 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 256)  (835 256)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (836 256)  (836 256)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (837 256)  (837 256)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.input_2_0
 (36 0)  (838 256)  (838 256)  LC_0 Logic Functioning bit
 (37 0)  (839 256)  (839 256)  LC_0 Logic Functioning bit
 (41 0)  (843 256)  (843 256)  LC_0 Logic Functioning bit
 (43 0)  (845 256)  (845 256)  LC_0 Logic Functioning bit
 (45 0)  (847 256)  (847 256)  LC_0 Logic Functioning bit
 (46 0)  (848 256)  (848 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (850 256)  (850 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (15 1)  (817 257)  (817 257)  routing T_15_16.lft_op_0 <X> T_15_16.lc_trk_g0_0
 (17 1)  (819 257)  (819 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (823 257)  (823 257)  routing T_15_16.sp4_h_r_19 <X> T_15_16.lc_trk_g0_3
 (32 1)  (834 257)  (834 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (838 257)  (838 257)  LC_0 Logic Functioning bit
 (37 1)  (839 257)  (839 257)  LC_0 Logic Functioning bit
 (41 1)  (843 257)  (843 257)  LC_0 Logic Functioning bit
 (42 1)  (844 257)  (844 257)  LC_0 Logic Functioning bit
 (47 1)  (849 257)  (849 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (855 257)  (855 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (802 258)  (802 258)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (803 258)  (803 258)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (804 258)  (804 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (28 2)  (830 258)  (830 258)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 258)  (831 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (833 258)  (833 258)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 258)  (834 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 258)  (835 258)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (839 258)  (839 258)  LC_1 Logic Functioning bit
 (41 2)  (843 258)  (843 258)  LC_1 Logic Functioning bit
 (42 2)  (844 258)  (844 258)  LC_1 Logic Functioning bit
 (50 2)  (852 258)  (852 258)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (802 259)  (802 259)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (9 3)  (811 259)  (811 259)  routing T_15_16.sp4_v_b_1 <X> T_15_16.sp4_v_t_36
 (14 3)  (816 259)  (816 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (15 3)  (817 259)  (817 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (16 3)  (818 259)  (818 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (819 259)  (819 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (824 259)  (824 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (827 259)  (827 259)  routing T_15_16.sp4_r_v_b_30 <X> T_15_16.lc_trk_g0_6
 (26 3)  (828 259)  (828 259)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (829 259)  (829 259)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (830 259)  (830 259)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 259)  (831 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (839 259)  (839 259)  LC_1 Logic Functioning bit
 (40 3)  (842 259)  (842 259)  LC_1 Logic Functioning bit
 (48 3)  (850 259)  (850 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (802 260)  (802 260)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (1 4)  (803 260)  (803 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (805 260)  (805 260)  routing T_15_16.sp12_v_t_23 <X> T_15_16.sp12_h_r_0
 (12 4)  (814 260)  (814 260)  routing T_15_16.sp4_v_t_40 <X> T_15_16.sp4_h_r_5
 (22 4)  (824 260)  (824 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (825 260)  (825 260)  routing T_15_16.sp4_h_r_3 <X> T_15_16.lc_trk_g1_3
 (24 4)  (826 260)  (826 260)  routing T_15_16.sp4_h_r_3 <X> T_15_16.lc_trk_g1_3
 (26 4)  (828 260)  (828 260)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (829 260)  (829 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (830 260)  (830 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 260)  (831 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (832 260)  (832 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (833 260)  (833 260)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 260)  (834 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (835 260)  (835 260)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (836 260)  (836 260)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (838 260)  (838 260)  LC_2 Logic Functioning bit
 (38 4)  (840 260)  (840 260)  LC_2 Logic Functioning bit
 (43 4)  (845 260)  (845 260)  LC_2 Logic Functioning bit
 (45 4)  (847 260)  (847 260)  LC_2 Logic Functioning bit
 (53 4)  (855 260)  (855 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (803 261)  (803 261)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (21 5)  (823 261)  (823 261)  routing T_15_16.sp4_h_r_3 <X> T_15_16.lc_trk_g1_3
 (26 5)  (828 261)  (828 261)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 261)  (831 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (832 261)  (832 261)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (37 5)  (839 261)  (839 261)  LC_2 Logic Functioning bit
 (39 5)  (841 261)  (841 261)  LC_2 Logic Functioning bit
 (41 5)  (843 261)  (843 261)  LC_2 Logic Functioning bit
 (42 5)  (844 261)  (844 261)  LC_2 Logic Functioning bit
 (43 5)  (845 261)  (845 261)  LC_2 Logic Functioning bit
 (47 5)  (849 261)  (849 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (52 5)  (854 261)  (854 261)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (15 6)  (817 262)  (817 262)  routing T_15_16.sp4_h_r_13 <X> T_15_16.lc_trk_g1_5
 (16 6)  (818 262)  (818 262)  routing T_15_16.sp4_h_r_13 <X> T_15_16.lc_trk_g1_5
 (17 6)  (819 262)  (819 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (820 262)  (820 262)  routing T_15_16.sp4_h_r_13 <X> T_15_16.lc_trk_g1_5
 (27 6)  (829 262)  (829 262)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (830 262)  (830 262)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 262)  (831 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 262)  (832 262)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (834 262)  (834 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (835 262)  (835 262)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (42 6)  (844 262)  (844 262)  LC_3 Logic Functioning bit
 (43 6)  (845 262)  (845 262)  LC_3 Logic Functioning bit
 (46 6)  (848 262)  (848 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (852 262)  (852 262)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (828 263)  (828 263)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (829 263)  (829 263)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (830 263)  (830 263)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 263)  (831 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (39 7)  (841 263)  (841 263)  LC_3 Logic Functioning bit
 (40 7)  (842 263)  (842 263)  LC_3 Logic Functioning bit
 (43 7)  (845 263)  (845 263)  LC_3 Logic Functioning bit
 (4 8)  (806 264)  (806 264)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_v_b_6
 (6 8)  (808 264)  (808 264)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_v_b_6
 (25 8)  (827 264)  (827 264)  routing T_15_16.sp4_h_r_34 <X> T_15_16.lc_trk_g2_2
 (28 8)  (830 264)  (830 264)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 264)  (831 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (832 264)  (832 264)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (833 264)  (833 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 264)  (834 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 264)  (835 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (836 264)  (836 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 264)  (838 264)  LC_4 Logic Functioning bit
 (37 8)  (839 264)  (839 264)  LC_4 Logic Functioning bit
 (41 8)  (843 264)  (843 264)  LC_4 Logic Functioning bit
 (43 8)  (845 264)  (845 264)  LC_4 Logic Functioning bit
 (45 8)  (847 264)  (847 264)  LC_4 Logic Functioning bit
 (46 8)  (848 264)  (848 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (807 265)  (807 265)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_v_b_6
 (9 9)  (811 265)  (811 265)  routing T_15_16.sp4_v_t_42 <X> T_15_16.sp4_v_b_7
 (14 9)  (816 265)  (816 265)  routing T_15_16.sp4_r_v_b_32 <X> T_15_16.lc_trk_g2_0
 (17 9)  (819 265)  (819 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (824 265)  (824 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (825 265)  (825 265)  routing T_15_16.sp4_h_r_34 <X> T_15_16.lc_trk_g2_2
 (24 9)  (826 265)  (826 265)  routing T_15_16.sp4_h_r_34 <X> T_15_16.lc_trk_g2_2
 (30 9)  (832 265)  (832 265)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (834 265)  (834 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (836 265)  (836 265)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.input_2_4
 (35 9)  (837 265)  (837 265)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.input_2_4
 (36 9)  (838 265)  (838 265)  LC_4 Logic Functioning bit
 (37 9)  (839 265)  (839 265)  LC_4 Logic Functioning bit
 (41 9)  (843 265)  (843 265)  LC_4 Logic Functioning bit
 (42 9)  (844 265)  (844 265)  LC_4 Logic Functioning bit
 (46 9)  (848 265)  (848 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (850 265)  (850 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (854 265)  (854 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (816 266)  (816 266)  routing T_15_16.bnl_op_4 <X> T_15_16.lc_trk_g2_4
 (17 10)  (819 266)  (819 266)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (820 266)  (820 266)  routing T_15_16.bnl_op_5 <X> T_15_16.lc_trk_g2_5
 (21 10)  (823 266)  (823 266)  routing T_15_16.bnl_op_7 <X> T_15_16.lc_trk_g2_7
 (22 10)  (824 266)  (824 266)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (828 266)  (828 266)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (829 266)  (829 266)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (830 266)  (830 266)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 266)  (831 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (832 266)  (832 266)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (834 266)  (834 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (835 266)  (835 266)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (42 10)  (844 266)  (844 266)  LC_5 Logic Functioning bit
 (43 10)  (845 266)  (845 266)  LC_5 Logic Functioning bit
 (50 10)  (852 266)  (852 266)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (855 266)  (855 266)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (8 11)  (810 267)  (810 267)  routing T_15_16.sp4_v_b_4 <X> T_15_16.sp4_v_t_42
 (10 11)  (812 267)  (812 267)  routing T_15_16.sp4_v_b_4 <X> T_15_16.sp4_v_t_42
 (14 11)  (816 267)  (816 267)  routing T_15_16.bnl_op_4 <X> T_15_16.lc_trk_g2_4
 (17 11)  (819 267)  (819 267)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (820 267)  (820 267)  routing T_15_16.bnl_op_5 <X> T_15_16.lc_trk_g2_5
 (21 11)  (823 267)  (823 267)  routing T_15_16.bnl_op_7 <X> T_15_16.lc_trk_g2_7
 (22 11)  (824 267)  (824 267)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (826 267)  (826 267)  routing T_15_16.tnr_op_6 <X> T_15_16.lc_trk_g2_6
 (26 11)  (828 267)  (828 267)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (829 267)  (829 267)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (830 267)  (830 267)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 267)  (831 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (832 267)  (832 267)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (38 11)  (840 267)  (840 267)  LC_5 Logic Functioning bit
 (41 11)  (843 267)  (843 267)  LC_5 Logic Functioning bit
 (42 11)  (844 267)  (844 267)  LC_5 Logic Functioning bit
 (11 12)  (813 268)  (813 268)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_v_b_11
 (26 12)  (828 268)  (828 268)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (831 268)  (831 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (834 268)  (834 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (837 268)  (837 268)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_6
 (36 12)  (838 268)  (838 268)  LC_6 Logic Functioning bit
 (37 12)  (839 268)  (839 268)  LC_6 Logic Functioning bit
 (38 12)  (840 268)  (840 268)  LC_6 Logic Functioning bit
 (45 12)  (847 268)  (847 268)  LC_6 Logic Functioning bit
 (8 13)  (810 269)  (810 269)  routing T_15_16.sp4_h_r_10 <X> T_15_16.sp4_v_b_10
 (12 13)  (814 269)  (814 269)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_v_b_11
 (22 13)  (824 269)  (824 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (827 269)  (827 269)  routing T_15_16.sp4_r_v_b_42 <X> T_15_16.lc_trk_g3_2
 (27 13)  (829 269)  (829 269)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 269)  (831 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (833 269)  (833 269)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (834 269)  (834 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (835 269)  (835 269)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_6
 (35 13)  (837 269)  (837 269)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_6
 (36 13)  (838 269)  (838 269)  LC_6 Logic Functioning bit
 (37 13)  (839 269)  (839 269)  LC_6 Logic Functioning bit
 (39 13)  (841 269)  (841 269)  LC_6 Logic Functioning bit
 (41 13)  (843 269)  (843 269)  LC_6 Logic Functioning bit
 (43 13)  (845 269)  (845 269)  LC_6 Logic Functioning bit
 (46 13)  (848 269)  (848 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (855 269)  (855 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (816 270)  (816 270)  routing T_15_16.rgt_op_4 <X> T_15_16.lc_trk_g3_4
 (17 14)  (819 270)  (819 270)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (820 270)  (820 270)  routing T_15_16.bnl_op_5 <X> T_15_16.lc_trk_g3_5
 (22 14)  (824 270)  (824 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (827 270)  (827 270)  routing T_15_16.bnl_op_6 <X> T_15_16.lc_trk_g3_6
 (29 14)  (831 270)  (831 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (834 270)  (834 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (835 270)  (835 270)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (42 14)  (844 270)  (844 270)  LC_7 Logic Functioning bit
 (43 14)  (845 270)  (845 270)  LC_7 Logic Functioning bit
 (50 14)  (852 270)  (852 270)  Cascade bit: LH_LC07_inmux02_5

 (9 15)  (811 271)  (811 271)  routing T_15_16.sp4_v_b_2 <X> T_15_16.sp4_v_t_47
 (10 15)  (812 271)  (812 271)  routing T_15_16.sp4_v_b_2 <X> T_15_16.sp4_v_t_47
 (15 15)  (817 271)  (817 271)  routing T_15_16.rgt_op_4 <X> T_15_16.lc_trk_g3_4
 (17 15)  (819 271)  (819 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (820 271)  (820 271)  routing T_15_16.bnl_op_5 <X> T_15_16.lc_trk_g3_5
 (21 15)  (823 271)  (823 271)  routing T_15_16.sp4_r_v_b_47 <X> T_15_16.lc_trk_g3_7
 (22 15)  (824 271)  (824 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (827 271)  (827 271)  routing T_15_16.bnl_op_6 <X> T_15_16.lc_trk_g3_6
 (26 15)  (828 271)  (828 271)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (829 271)  (829 271)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (830 271)  (830 271)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 271)  (831 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (39 15)  (841 271)  (841 271)  LC_7 Logic Functioning bit
 (40 15)  (842 271)  (842 271)  LC_7 Logic Functioning bit
 (43 15)  (845 271)  (845 271)  LC_7 Logic Functioning bit
 (51 15)  (853 271)  (853 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_16

 (5 0)  (861 256)  (861 256)  routing T_16_16.sp4_v_t_37 <X> T_16_16.sp4_h_r_0
 (14 0)  (870 256)  (870 256)  routing T_16_16.lft_op_0 <X> T_16_16.lc_trk_g0_0
 (21 0)  (877 256)  (877 256)  routing T_16_16.sp12_h_r_3 <X> T_16_16.lc_trk_g0_3
 (22 0)  (878 256)  (878 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (880 256)  (880 256)  routing T_16_16.sp12_h_r_3 <X> T_16_16.lc_trk_g0_3
 (25 0)  (881 256)  (881 256)  routing T_16_16.lft_op_2 <X> T_16_16.lc_trk_g0_2
 (26 0)  (882 256)  (882 256)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (884 256)  (884 256)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 256)  (885 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (887 256)  (887 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (888 256)  (888 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (889 256)  (889 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (890 256)  (890 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (38 0)  (894 256)  (894 256)  LC_0 Logic Functioning bit
 (41 0)  (897 256)  (897 256)  LC_0 Logic Functioning bit
 (42 0)  (898 256)  (898 256)  LC_0 Logic Functioning bit
 (15 1)  (871 257)  (871 257)  routing T_16_16.lft_op_0 <X> T_16_16.lc_trk_g0_0
 (17 1)  (873 257)  (873 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (877 257)  (877 257)  routing T_16_16.sp12_h_r_3 <X> T_16_16.lc_trk_g0_3
 (22 1)  (878 257)  (878 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (880 257)  (880 257)  routing T_16_16.lft_op_2 <X> T_16_16.lc_trk_g0_2
 (27 1)  (883 257)  (883 257)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (884 257)  (884 257)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 257)  (885 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (887 257)  (887 257)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (888 257)  (888 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (891 257)  (891 257)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.input_2_0
 (36 1)  (892 257)  (892 257)  LC_0 Logic Functioning bit
 (38 1)  (894 257)  (894 257)  LC_0 Logic Functioning bit
 (41 1)  (897 257)  (897 257)  LC_0 Logic Functioning bit
 (0 2)  (856 258)  (856 258)  routing T_16_16.glb_netwk_7 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (857 258)  (857 258)  routing T_16_16.glb_netwk_7 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (858 258)  (858 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (861 258)  (861 258)  routing T_16_16.sp4_v_t_37 <X> T_16_16.sp4_h_l_37
 (12 2)  (868 258)  (868 258)  routing T_16_16.sp4_h_r_11 <X> T_16_16.sp4_h_l_39
 (26 2)  (882 258)  (882 258)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (884 258)  (884 258)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 258)  (885 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (887 258)  (887 258)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (888 258)  (888 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (890 258)  (890 258)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (893 258)  (893 258)  LC_1 Logic Functioning bit
 (39 2)  (895 258)  (895 258)  LC_1 Logic Functioning bit
 (40 2)  (896 258)  (896 258)  LC_1 Logic Functioning bit
 (42 2)  (898 258)  (898 258)  LC_1 Logic Functioning bit
 (0 3)  (856 259)  (856 259)  routing T_16_16.glb_netwk_7 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (6 3)  (862 259)  (862 259)  routing T_16_16.sp4_v_t_37 <X> T_16_16.sp4_h_l_37
 (13 3)  (869 259)  (869 259)  routing T_16_16.sp4_h_r_11 <X> T_16_16.sp4_h_l_39
 (26 3)  (882 259)  (882 259)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (883 259)  (883 259)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (884 259)  (884 259)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 259)  (885 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (886 259)  (886 259)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (888 259)  (888 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (889 259)  (889 259)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.input_2_1
 (35 3)  (891 259)  (891 259)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.input_2_1
 (36 3)  (892 259)  (892 259)  LC_1 Logic Functioning bit
 (37 3)  (893 259)  (893 259)  LC_1 Logic Functioning bit
 (39 3)  (895 259)  (895 259)  LC_1 Logic Functioning bit
 (40 3)  (896 259)  (896 259)  LC_1 Logic Functioning bit
 (42 3)  (898 259)  (898 259)  LC_1 Logic Functioning bit
 (14 4)  (870 260)  (870 260)  routing T_16_16.lft_op_0 <X> T_16_16.lc_trk_g1_0
 (21 4)  (877 260)  (877 260)  routing T_16_16.wire_logic_cluster/lc_3/out <X> T_16_16.lc_trk_g1_3
 (22 4)  (878 260)  (878 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (881 260)  (881 260)  routing T_16_16.lft_op_2 <X> T_16_16.lc_trk_g1_2
 (26 4)  (882 260)  (882 260)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (883 260)  (883 260)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 260)  (885 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (888 260)  (888 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (890 260)  (890 260)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (891 260)  (891 260)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.input_2_2
 (39 4)  (895 260)  (895 260)  LC_2 Logic Functioning bit
 (15 5)  (871 261)  (871 261)  routing T_16_16.lft_op_0 <X> T_16_16.lc_trk_g1_0
 (17 5)  (873 261)  (873 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (878 261)  (878 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (880 261)  (880 261)  routing T_16_16.lft_op_2 <X> T_16_16.lc_trk_g1_2
 (28 5)  (884 261)  (884 261)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 261)  (885 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (887 261)  (887 261)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (888 261)  (888 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (889 261)  (889 261)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.input_2_2
 (35 5)  (891 261)  (891 261)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.input_2_2
 (37 5)  (893 261)  (893 261)  LC_2 Logic Functioning bit
 (38 5)  (894 261)  (894 261)  LC_2 Logic Functioning bit
 (39 5)  (895 261)  (895 261)  LC_2 Logic Functioning bit
 (14 6)  (870 262)  (870 262)  routing T_16_16.sp4_h_l_1 <X> T_16_16.lc_trk_g1_4
 (15 6)  (871 262)  (871 262)  routing T_16_16.top_op_5 <X> T_16_16.lc_trk_g1_5
 (17 6)  (873 262)  (873 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (29 6)  (885 262)  (885 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (887 262)  (887 262)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (888 262)  (888 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 262)  (889 262)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (890 262)  (890 262)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (41 6)  (897 262)  (897 262)  LC_3 Logic Functioning bit
 (43 6)  (899 262)  (899 262)  LC_3 Logic Functioning bit
 (8 7)  (864 263)  (864 263)  routing T_16_16.sp4_h_l_41 <X> T_16_16.sp4_v_t_41
 (15 7)  (871 263)  (871 263)  routing T_16_16.sp4_h_l_1 <X> T_16_16.lc_trk_g1_4
 (16 7)  (872 263)  (872 263)  routing T_16_16.sp4_h_l_1 <X> T_16_16.lc_trk_g1_4
 (17 7)  (873 263)  (873 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (874 263)  (874 263)  routing T_16_16.top_op_5 <X> T_16_16.lc_trk_g1_5
 (41 7)  (897 263)  (897 263)  LC_3 Logic Functioning bit
 (43 7)  (899 263)  (899 263)  LC_3 Logic Functioning bit
 (13 8)  (869 264)  (869 264)  routing T_16_16.sp4_v_t_45 <X> T_16_16.sp4_v_b_8
 (14 8)  (870 264)  (870 264)  routing T_16_16.wire_logic_cluster/lc_0/out <X> T_16_16.lc_trk_g2_0
 (15 8)  (871 264)  (871 264)  routing T_16_16.sp4_v_t_28 <X> T_16_16.lc_trk_g2_1
 (16 8)  (872 264)  (872 264)  routing T_16_16.sp4_v_t_28 <X> T_16_16.lc_trk_g2_1
 (17 8)  (873 264)  (873 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (877 264)  (877 264)  routing T_16_16.wire_logic_cluster/lc_3/out <X> T_16_16.lc_trk_g2_3
 (22 8)  (878 264)  (878 264)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (881 264)  (881 264)  routing T_16_16.wire_logic_cluster/lc_2/out <X> T_16_16.lc_trk_g2_2
 (27 8)  (883 264)  (883 264)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (884 264)  (884 264)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 264)  (885 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (887 264)  (887 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 264)  (888 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (889 264)  (889 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (890 264)  (890 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (45 8)  (901 264)  (901 264)  LC_4 Logic Functioning bit
 (46 8)  (902 264)  (902 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (907 264)  (907 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (873 265)  (873 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (878 265)  (878 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (882 265)  (882 265)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (883 265)  (883 265)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (884 265)  (884 265)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 265)  (885 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (41 9)  (897 265)  (897 265)  LC_4 Logic Functioning bit
 (8 10)  (864 266)  (864 266)  routing T_16_16.sp4_v_t_36 <X> T_16_16.sp4_h_l_42
 (9 10)  (865 266)  (865 266)  routing T_16_16.sp4_v_t_36 <X> T_16_16.sp4_h_l_42
 (10 10)  (866 266)  (866 266)  routing T_16_16.sp4_v_t_36 <X> T_16_16.sp4_h_l_42
 (14 10)  (870 266)  (870 266)  routing T_16_16.bnl_op_4 <X> T_16_16.lc_trk_g2_4
 (25 10)  (881 266)  (881 266)  routing T_16_16.bnl_op_6 <X> T_16_16.lc_trk_g2_6
 (26 10)  (882 266)  (882 266)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (883 266)  (883 266)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (884 266)  (884 266)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 266)  (885 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (888 266)  (888 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (889 266)  (889 266)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (892 266)  (892 266)  LC_5 Logic Functioning bit
 (38 10)  (894 266)  (894 266)  LC_5 Logic Functioning bit
 (41 10)  (897 266)  (897 266)  LC_5 Logic Functioning bit
 (42 10)  (898 266)  (898 266)  LC_5 Logic Functioning bit
 (43 10)  (899 266)  (899 266)  LC_5 Logic Functioning bit
 (14 11)  (870 267)  (870 267)  routing T_16_16.bnl_op_4 <X> T_16_16.lc_trk_g2_4
 (17 11)  (873 267)  (873 267)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (878 267)  (878 267)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (881 267)  (881 267)  routing T_16_16.bnl_op_6 <X> T_16_16.lc_trk_g2_6
 (27 11)  (883 267)  (883 267)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 267)  (885 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (888 267)  (888 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (891 267)  (891 267)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.input_2_5
 (36 11)  (892 267)  (892 267)  LC_5 Logic Functioning bit
 (37 11)  (893 267)  (893 267)  LC_5 Logic Functioning bit
 (38 11)  (894 267)  (894 267)  LC_5 Logic Functioning bit
 (39 11)  (895 267)  (895 267)  LC_5 Logic Functioning bit
 (40 11)  (896 267)  (896 267)  LC_5 Logic Functioning bit
 (41 11)  (897 267)  (897 267)  LC_5 Logic Functioning bit
 (42 11)  (898 267)  (898 267)  LC_5 Logic Functioning bit
 (43 11)  (899 267)  (899 267)  LC_5 Logic Functioning bit
 (16 12)  (872 268)  (872 268)  routing T_16_16.sp4_v_t_12 <X> T_16_16.lc_trk_g3_1
 (17 12)  (873 268)  (873 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (874 268)  (874 268)  routing T_16_16.sp4_v_t_12 <X> T_16_16.lc_trk_g3_1
 (22 12)  (878 268)  (878 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (879 268)  (879 268)  routing T_16_16.sp4_h_r_27 <X> T_16_16.lc_trk_g3_3
 (24 12)  (880 268)  (880 268)  routing T_16_16.sp4_h_r_27 <X> T_16_16.lc_trk_g3_3
 (17 13)  (873 269)  (873 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (877 269)  (877 269)  routing T_16_16.sp4_h_r_27 <X> T_16_16.lc_trk_g3_3
 (5 14)  (861 270)  (861 270)  routing T_16_16.sp4_v_t_44 <X> T_16_16.sp4_h_l_44
 (12 14)  (868 270)  (868 270)  routing T_16_16.sp4_v_t_40 <X> T_16_16.sp4_h_l_46
 (14 14)  (870 270)  (870 270)  routing T_16_16.sp4_h_r_44 <X> T_16_16.lc_trk_g3_4
 (16 14)  (872 270)  (872 270)  routing T_16_16.sp4_v_b_37 <X> T_16_16.lc_trk_g3_5
 (17 14)  (873 270)  (873 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (874 270)  (874 270)  routing T_16_16.sp4_v_b_37 <X> T_16_16.lc_trk_g3_5
 (28 14)  (884 270)  (884 270)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 270)  (885 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (886 270)  (886 270)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (888 270)  (888 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (890 270)  (890 270)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (891 270)  (891 270)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.input_2_7
 (37 14)  (893 270)  (893 270)  LC_7 Logic Functioning bit
 (6 15)  (862 271)  (862 271)  routing T_16_16.sp4_v_t_44 <X> T_16_16.sp4_h_l_44
 (11 15)  (867 271)  (867 271)  routing T_16_16.sp4_v_t_40 <X> T_16_16.sp4_h_l_46
 (13 15)  (869 271)  (869 271)  routing T_16_16.sp4_v_t_40 <X> T_16_16.sp4_h_l_46
 (14 15)  (870 271)  (870 271)  routing T_16_16.sp4_h_r_44 <X> T_16_16.lc_trk_g3_4
 (15 15)  (871 271)  (871 271)  routing T_16_16.sp4_h_r_44 <X> T_16_16.lc_trk_g3_4
 (16 15)  (872 271)  (872 271)  routing T_16_16.sp4_h_r_44 <X> T_16_16.lc_trk_g3_4
 (17 15)  (873 271)  (873 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (874 271)  (874 271)  routing T_16_16.sp4_v_b_37 <X> T_16_16.lc_trk_g3_5
 (22 15)  (878 271)  (878 271)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (880 271)  (880 271)  routing T_16_16.tnl_op_6 <X> T_16_16.lc_trk_g3_6
 (25 15)  (881 271)  (881 271)  routing T_16_16.tnl_op_6 <X> T_16_16.lc_trk_g3_6
 (26 15)  (882 271)  (882 271)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (883 271)  (883 271)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 271)  (885 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (887 271)  (887 271)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (888 271)  (888 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (889 271)  (889 271)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.input_2_7
 (34 15)  (890 271)  (890 271)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.input_2_7
 (35 15)  (891 271)  (891 271)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.input_2_7


LogicTile_17_16

 (26 0)  (936 256)  (936 256)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (937 256)  (937 256)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 256)  (939 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (941 256)  (941 256)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (942 256)  (942 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (945 256)  (945 256)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.input_2_0
 (36 0)  (946 256)  (946 256)  LC_0 Logic Functioning bit
 (43 0)  (953 256)  (953 256)  LC_0 Logic Functioning bit
 (22 1)  (932 257)  (932 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (934 257)  (934 257)  routing T_17_16.top_op_2 <X> T_17_16.lc_trk_g0_2
 (25 1)  (935 257)  (935 257)  routing T_17_16.top_op_2 <X> T_17_16.lc_trk_g0_2
 (26 1)  (936 257)  (936 257)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (938 257)  (938 257)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 257)  (939 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (940 257)  (940 257)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (941 257)  (941 257)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (942 257)  (942 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (944 257)  (944 257)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.input_2_0
 (37 1)  (947 257)  (947 257)  LC_0 Logic Functioning bit
 (39 1)  (949 257)  (949 257)  LC_0 Logic Functioning bit
 (52 1)  (962 257)  (962 257)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (22 2)  (932 258)  (932 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (935 258)  (935 258)  routing T_17_16.sp4_h_l_11 <X> T_17_16.lc_trk_g0_6
 (28 2)  (938 258)  (938 258)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 258)  (939 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (940 258)  (940 258)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (941 258)  (941 258)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (942 258)  (942 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (945 258)  (945 258)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.input_2_1
 (36 2)  (946 258)  (946 258)  LC_1 Logic Functioning bit
 (37 2)  (947 258)  (947 258)  LC_1 Logic Functioning bit
 (38 2)  (948 258)  (948 258)  LC_1 Logic Functioning bit
 (21 3)  (931 259)  (931 259)  routing T_17_16.sp4_r_v_b_31 <X> T_17_16.lc_trk_g0_7
 (22 3)  (932 259)  (932 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (933 259)  (933 259)  routing T_17_16.sp4_h_l_11 <X> T_17_16.lc_trk_g0_6
 (24 3)  (934 259)  (934 259)  routing T_17_16.sp4_h_l_11 <X> T_17_16.lc_trk_g0_6
 (25 3)  (935 259)  (935 259)  routing T_17_16.sp4_h_l_11 <X> T_17_16.lc_trk_g0_6
 (26 3)  (936 259)  (936 259)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (937 259)  (937 259)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 259)  (939 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (940 259)  (940 259)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (941 259)  (941 259)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (942 259)  (942 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (943 259)  (943 259)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.input_2_1
 (36 3)  (946 259)  (946 259)  LC_1 Logic Functioning bit
 (38 3)  (948 259)  (948 259)  LC_1 Logic Functioning bit
 (43 3)  (953 259)  (953 259)  LC_1 Logic Functioning bit
 (47 3)  (957 259)  (957 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (32 4)  (942 260)  (942 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (944 260)  (944 260)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (41 4)  (951 260)  (951 260)  LC_2 Logic Functioning bit
 (43 4)  (953 260)  (953 260)  LC_2 Logic Functioning bit
 (46 4)  (956 260)  (956 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (958 260)  (958 260)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (14 5)  (924 261)  (924 261)  routing T_17_16.top_op_0 <X> T_17_16.lc_trk_g1_0
 (15 5)  (925 261)  (925 261)  routing T_17_16.top_op_0 <X> T_17_16.lc_trk_g1_0
 (17 5)  (927 261)  (927 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (932 261)  (932 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (933 261)  (933 261)  routing T_17_16.sp12_h_l_17 <X> T_17_16.lc_trk_g1_2
 (25 5)  (935 261)  (935 261)  routing T_17_16.sp12_h_l_17 <X> T_17_16.lc_trk_g1_2
 (26 5)  (936 261)  (936 261)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 261)  (939 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (40 5)  (950 261)  (950 261)  LC_2 Logic Functioning bit
 (42 5)  (952 261)  (952 261)  LC_2 Logic Functioning bit
 (15 6)  (925 262)  (925 262)  routing T_17_16.sp4_h_r_13 <X> T_17_16.lc_trk_g1_5
 (16 6)  (926 262)  (926 262)  routing T_17_16.sp4_h_r_13 <X> T_17_16.lc_trk_g1_5
 (17 6)  (927 262)  (927 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (928 262)  (928 262)  routing T_17_16.sp4_h_r_13 <X> T_17_16.lc_trk_g1_5
 (27 6)  (937 262)  (937 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (938 262)  (938 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 262)  (939 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (940 262)  (940 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (942 262)  (942 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (943 262)  (943 262)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (948 262)  (948 262)  LC_3 Logic Functioning bit
 (39 6)  (949 262)  (949 262)  LC_3 Logic Functioning bit
 (40 6)  (950 262)  (950 262)  LC_3 Logic Functioning bit
 (41 6)  (951 262)  (951 262)  LC_3 Logic Functioning bit
 (46 6)  (956 262)  (956 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (937 263)  (937 263)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (938 263)  (938 263)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 263)  (939 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (942 263)  (942 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (943 263)  (943 263)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.input_2_3
 (38 7)  (948 263)  (948 263)  LC_3 Logic Functioning bit
 (39 7)  (949 263)  (949 263)  LC_3 Logic Functioning bit
 (40 7)  (950 263)  (950 263)  LC_3 Logic Functioning bit
 (41 7)  (951 263)  (951 263)  LC_3 Logic Functioning bit
 (42 7)  (952 263)  (952 263)  LC_3 Logic Functioning bit
 (53 7)  (963 263)  (963 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (915 264)  (915 264)  routing T_17_16.sp4_v_b_0 <X> T_17_16.sp4_h_r_6
 (8 8)  (918 264)  (918 264)  routing T_17_16.sp4_v_b_1 <X> T_17_16.sp4_h_r_7
 (9 8)  (919 264)  (919 264)  routing T_17_16.sp4_v_b_1 <X> T_17_16.sp4_h_r_7
 (10 8)  (920 264)  (920 264)  routing T_17_16.sp4_v_b_1 <X> T_17_16.sp4_h_r_7
 (14 8)  (924 264)  (924 264)  routing T_17_16.sp4_h_r_40 <X> T_17_16.lc_trk_g2_0
 (15 8)  (925 264)  (925 264)  routing T_17_16.sp4_h_r_41 <X> T_17_16.lc_trk_g2_1
 (16 8)  (926 264)  (926 264)  routing T_17_16.sp4_h_r_41 <X> T_17_16.lc_trk_g2_1
 (17 8)  (927 264)  (927 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (928 264)  (928 264)  routing T_17_16.sp4_h_r_41 <X> T_17_16.lc_trk_g2_1
 (26 8)  (936 264)  (936 264)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (937 264)  (937 264)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 264)  (939 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (941 264)  (941 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (942 264)  (942 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (943 264)  (943 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (944 264)  (944 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (945 264)  (945 264)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.input_2_4
 (36 8)  (946 264)  (946 264)  LC_4 Logic Functioning bit
 (37 8)  (947 264)  (947 264)  LC_4 Logic Functioning bit
 (43 8)  (953 264)  (953 264)  LC_4 Logic Functioning bit
 (51 8)  (961 264)  (961 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (914 265)  (914 265)  routing T_17_16.sp4_v_b_0 <X> T_17_16.sp4_h_r_6
 (6 9)  (916 265)  (916 265)  routing T_17_16.sp4_v_b_0 <X> T_17_16.sp4_h_r_6
 (14 9)  (924 265)  (924 265)  routing T_17_16.sp4_h_r_40 <X> T_17_16.lc_trk_g2_0
 (15 9)  (925 265)  (925 265)  routing T_17_16.sp4_h_r_40 <X> T_17_16.lc_trk_g2_0
 (16 9)  (926 265)  (926 265)  routing T_17_16.sp4_h_r_40 <X> T_17_16.lc_trk_g2_0
 (17 9)  (927 265)  (927 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (928 265)  (928 265)  routing T_17_16.sp4_h_r_41 <X> T_17_16.lc_trk_g2_1
 (26 9)  (936 265)  (936 265)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (938 265)  (938 265)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 265)  (939 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (940 265)  (940 265)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (942 265)  (942 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (945 265)  (945 265)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.input_2_4
 (37 9)  (947 265)  (947 265)  LC_4 Logic Functioning bit
 (39 9)  (949 265)  (949 265)  LC_4 Logic Functioning bit
 (42 9)  (952 265)  (952 265)  LC_4 Logic Functioning bit
 (15 10)  (925 266)  (925 266)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g2_5
 (16 10)  (926 266)  (926 266)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g2_5
 (17 10)  (927 266)  (927 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (935 266)  (935 266)  routing T_17_16.sp4_v_b_38 <X> T_17_16.lc_trk_g2_6
 (6 11)  (916 267)  (916 267)  routing T_17_16.sp4_h_r_6 <X> T_17_16.sp4_h_l_43
 (18 11)  (928 267)  (928 267)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g2_5
 (22 11)  (932 267)  (932 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (933 267)  (933 267)  routing T_17_16.sp4_v_b_38 <X> T_17_16.lc_trk_g2_6
 (25 11)  (935 267)  (935 267)  routing T_17_16.sp4_v_b_38 <X> T_17_16.lc_trk_g2_6
 (8 12)  (918 268)  (918 268)  routing T_17_16.sp4_v_b_4 <X> T_17_16.sp4_h_r_10
 (9 12)  (919 268)  (919 268)  routing T_17_16.sp4_v_b_4 <X> T_17_16.sp4_h_r_10
 (10 12)  (920 268)  (920 268)  routing T_17_16.sp4_v_b_4 <X> T_17_16.sp4_h_r_10
 (14 12)  (924 268)  (924 268)  routing T_17_16.sp4_h_l_21 <X> T_17_16.lc_trk_g3_0
 (26 12)  (936 268)  (936 268)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (937 268)  (937 268)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 268)  (939 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (941 268)  (941 268)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (942 268)  (942 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (943 268)  (943 268)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (944 268)  (944 268)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (945 268)  (945 268)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.input_2_6
 (36 12)  (946 268)  (946 268)  LC_6 Logic Functioning bit
 (37 12)  (947 268)  (947 268)  LC_6 Logic Functioning bit
 (43 12)  (953 268)  (953 268)  LC_6 Logic Functioning bit
 (15 13)  (925 269)  (925 269)  routing T_17_16.sp4_h_l_21 <X> T_17_16.lc_trk_g3_0
 (16 13)  (926 269)  (926 269)  routing T_17_16.sp4_h_l_21 <X> T_17_16.lc_trk_g3_0
 (17 13)  (927 269)  (927 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (936 269)  (936 269)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (938 269)  (938 269)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 269)  (939 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (940 269)  (940 269)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (941 269)  (941 269)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (942 269)  (942 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (945 269)  (945 269)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.input_2_6
 (37 13)  (947 269)  (947 269)  LC_6 Logic Functioning bit
 (39 13)  (949 269)  (949 269)  LC_6 Logic Functioning bit
 (42 13)  (952 269)  (952 269)  LC_6 Logic Functioning bit
 (47 13)  (957 269)  (957 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (5 14)  (915 270)  (915 270)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_h_l_44
 (9 14)  (919 270)  (919 270)  routing T_17_16.sp4_h_r_7 <X> T_17_16.sp4_h_l_47
 (10 14)  (920 270)  (920 270)  routing T_17_16.sp4_h_r_7 <X> T_17_16.sp4_h_l_47
 (14 14)  (924 270)  (924 270)  routing T_17_16.sp4_h_r_36 <X> T_17_16.lc_trk_g3_4
 (16 14)  (926 270)  (926 270)  routing T_17_16.sp4_v_b_37 <X> T_17_16.lc_trk_g3_5
 (17 14)  (927 270)  (927 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (928 270)  (928 270)  routing T_17_16.sp4_v_b_37 <X> T_17_16.lc_trk_g3_5
 (4 15)  (914 271)  (914 271)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_h_l_44
 (6 15)  (916 271)  (916 271)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_h_l_44
 (15 15)  (925 271)  (925 271)  routing T_17_16.sp4_h_r_36 <X> T_17_16.lc_trk_g3_4
 (16 15)  (926 271)  (926 271)  routing T_17_16.sp4_h_r_36 <X> T_17_16.lc_trk_g3_4
 (17 15)  (927 271)  (927 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (928 271)  (928 271)  routing T_17_16.sp4_v_b_37 <X> T_17_16.lc_trk_g3_5
 (22 15)  (932 271)  (932 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_18_16

 (14 0)  (978 256)  (978 256)  routing T_18_16.sp4_v_b_8 <X> T_18_16.lc_trk_g0_0
 (14 1)  (978 257)  (978 257)  routing T_18_16.sp4_v_b_8 <X> T_18_16.lc_trk_g0_0
 (16 1)  (980 257)  (980 257)  routing T_18_16.sp4_v_b_8 <X> T_18_16.lc_trk_g0_0
 (17 1)  (981 257)  (981 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (0 2)  (964 258)  (964 258)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (965 258)  (965 258)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (966 258)  (966 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (986 258)  (986 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (987 258)  (987 258)  routing T_18_16.sp4_v_b_23 <X> T_18_16.lc_trk_g0_7
 (24 2)  (988 258)  (988 258)  routing T_18_16.sp4_v_b_23 <X> T_18_16.lc_trk_g0_7
 (0 3)  (964 259)  (964 259)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 4)  (965 260)  (965 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (985 260)  (985 260)  routing T_18_16.sp4_v_b_11 <X> T_18_16.lc_trk_g1_3
 (22 4)  (986 260)  (986 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (987 260)  (987 260)  routing T_18_16.sp4_v_b_11 <X> T_18_16.lc_trk_g1_3
 (26 4)  (990 260)  (990 260)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (993 260)  (993 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (994 260)  (994 260)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (996 260)  (996 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (997 260)  (997 260)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (998 260)  (998 260)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (1004 260)  (1004 260)  LC_2 Logic Functioning bit
 (45 4)  (1009 260)  (1009 260)  LC_2 Logic Functioning bit
 (0 5)  (964 261)  (964 261)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (1 5)  (965 261)  (965 261)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (21 5)  (985 261)  (985 261)  routing T_18_16.sp4_v_b_11 <X> T_18_16.lc_trk_g1_3
 (27 5)  (991 261)  (991 261)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (992 261)  (992 261)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (993 261)  (993 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (994 261)  (994 261)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (995 261)  (995 261)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (996 261)  (996 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (1002 261)  (1002 261)  LC_2 Logic Functioning bit
 (40 5)  (1004 261)  (1004 261)  LC_2 Logic Functioning bit
 (41 5)  (1005 261)  (1005 261)  LC_2 Logic Functioning bit
 (44 5)  (1008 261)  (1008 261)  LC_2 Logic Functioning bit
 (51 5)  (1015 261)  (1015 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (969 262)  (969 262)  routing T_18_16.sp4_v_b_3 <X> T_18_16.sp4_h_l_38
 (5 10)  (969 266)  (969 266)  routing T_18_16.sp4_v_t_43 <X> T_18_16.sp4_h_l_43
 (6 11)  (970 267)  (970 267)  routing T_18_16.sp4_v_t_43 <X> T_18_16.sp4_h_l_43
 (25 12)  (989 268)  (989 268)  routing T_18_16.sp12_v_t_1 <X> T_18_16.lc_trk_g3_2
 (22 13)  (986 269)  (986 269)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (988 269)  (988 269)  routing T_18_16.sp12_v_t_1 <X> T_18_16.lc_trk_g3_2
 (25 13)  (989 269)  (989 269)  routing T_18_16.sp12_v_t_1 <X> T_18_16.lc_trk_g3_2
 (4 14)  (968 270)  (968 270)  routing T_18_16.sp4_h_r_9 <X> T_18_16.sp4_v_t_44
 (15 14)  (979 270)  (979 270)  routing T_18_16.sp4_h_l_24 <X> T_18_16.lc_trk_g3_5
 (16 14)  (980 270)  (980 270)  routing T_18_16.sp4_h_l_24 <X> T_18_16.lc_trk_g3_5
 (17 14)  (981 270)  (981 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (982 270)  (982 270)  routing T_18_16.sp4_h_l_24 <X> T_18_16.lc_trk_g3_5
 (5 15)  (969 271)  (969 271)  routing T_18_16.sp4_h_r_9 <X> T_18_16.sp4_v_t_44


RAM_Tile_19_16

 (7 0)  (1025 256)  (1025 256)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1018 258)  (1018 258)  routing T_19_16.glb_netwk_7 <X> T_19_16.wire_bram/ram/WCLK
 (1 2)  (1019 258)  (1019 258)  routing T_19_16.glb_netwk_7 <X> T_19_16.wire_bram/ram/WCLK
 (2 2)  (1020 258)  (1020 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/WCLK
 (5 2)  (1023 258)  (1023 258)  routing T_19_16.sp4_v_b_0 <X> T_19_16.sp4_h_l_37
 (7 2)  (1025 258)  (1025 258)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1029 258)  (1029 258)  routing T_19_16.sp4_v_b_6 <X> T_19_16.sp4_v_t_39
 (13 2)  (1031 258)  (1031 258)  routing T_19_16.sp4_v_b_6 <X> T_19_16.sp4_v_t_39
 (0 3)  (1018 259)  (1018 259)  routing T_19_16.glb_netwk_7 <X> T_19_16.wire_bram/ram/WCLK
 (0 4)  (1018 260)  (1018 260)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_bram/ram/WCLKE
 (1 4)  (1019 260)  (1019 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (27 4)  (1045 260)  (1045 260)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_bram/ram/WDATA_5
 (28 4)  (1046 260)  (1046 260)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_bram/ram/WDATA_5
 (29 4)  (1047 260)  (1047 260)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_5
 (38 4)  (1056 260)  (1056 260)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (1 5)  (1019 261)  (1019 261)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_bram/ram/WCLKE
 (7 5)  (1025 261)  (1025 261)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (37 5)  (1055 261)  (1055 261)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_5 sp4_h_r_20
 (5 6)  (1023 262)  (1023 262)  routing T_19_16.sp4_v_t_44 <X> T_19_16.sp4_h_l_38
 (8 6)  (1026 262)  (1026 262)  routing T_19_16.sp4_v_t_41 <X> T_19_16.sp4_h_l_41
 (9 6)  (1027 262)  (1027 262)  routing T_19_16.sp4_v_t_41 <X> T_19_16.sp4_h_l_41
 (15 6)  (1033 262)  (1033 262)  routing T_19_16.sp4_v_t_8 <X> T_19_16.lc_trk_g1_5
 (16 6)  (1034 262)  (1034 262)  routing T_19_16.sp4_v_t_8 <X> T_19_16.lc_trk_g1_5
 (17 6)  (1035 262)  (1035 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (4 7)  (1022 263)  (1022 263)  routing T_19_16.sp4_v_t_44 <X> T_19_16.sp4_h_l_38
 (6 7)  (1024 263)  (1024 263)  routing T_19_16.sp4_v_t_44 <X> T_19_16.sp4_h_l_38
 (7 7)  (1025 263)  (1025 263)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (21 8)  (1039 264)  (1039 264)  routing T_19_16.sp12_v_t_0 <X> T_19_16.lc_trk_g2_3
 (22 8)  (1040 264)  (1040 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1042 264)  (1042 264)  routing T_19_16.sp12_v_t_0 <X> T_19_16.lc_trk_g2_3
 (25 8)  (1043 264)  (1043 264)  routing T_19_16.sp4_h_r_34 <X> T_19_16.lc_trk_g2_2
 (21 9)  (1039 265)  (1039 265)  routing T_19_16.sp12_v_t_0 <X> T_19_16.lc_trk_g2_3
 (22 9)  (1040 265)  (1040 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1041 265)  (1041 265)  routing T_19_16.sp4_h_r_34 <X> T_19_16.lc_trk_g2_2
 (24 9)  (1042 265)  (1042 265)  routing T_19_16.sp4_h_r_34 <X> T_19_16.lc_trk_g2_2
 (28 12)  (1046 268)  (1046 268)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_bram/ram/WDATA_1
 (29 12)  (1047 268)  (1047 268)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_1
 (39 12)  (1057 268)  (1057 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (17 13)  (1035 269)  (1035 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (30 13)  (1048 269)  (1048 269)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_bram/ram/WDATA_1
 (40 13)  (1058 269)  (1058 269)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_1 sp12_v_b_12
 (1 14)  (1019 270)  (1019 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1018 271)  (1018 271)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_bram/ram/WE
 (1 15)  (1019 271)  (1019 271)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_bram/ram/WE


LogicTile_20_16

 (5 15)  (1065 271)  (1065 271)  routing T_20_16.sp4_h_l_44 <X> T_20_16.sp4_v_t_44


DSP_Tile_0_15



LogicTile_1_15



LogicTile_2_15



LogicTile_3_15



LogicTile_4_15



LogicTile_5_15



RAM_Tile_6_15



LogicTile_7_15



LogicTile_8_15



LogicTile_9_15



LogicTile_10_15



LogicTile_11_15



LogicTile_12_15

 (4 10)  (640 250)  (640 250)  routing T_12_15.sp4_h_r_6 <X> T_12_15.sp4_v_t_43
 (5 11)  (641 251)  (641 251)  routing T_12_15.sp4_h_r_6 <X> T_12_15.sp4_v_t_43


LogicTile_13_15

 (15 0)  (709 240)  (709 240)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (17 0)  (711 240)  (711 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (716 240)  (716 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (718 240)  (718 240)  routing T_13_15.bot_op_3 <X> T_13_15.lc_trk_g0_3
 (27 0)  (721 240)  (721 240)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 240)  (723 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (726 240)  (726 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (730 240)  (730 240)  LC_0 Logic Functioning bit
 (37 0)  (731 240)  (731 240)  LC_0 Logic Functioning bit
 (38 0)  (732 240)  (732 240)  LC_0 Logic Functioning bit
 (39 0)  (733 240)  (733 240)  LC_0 Logic Functioning bit
 (41 0)  (735 240)  (735 240)  LC_0 Logic Functioning bit
 (43 0)  (737 240)  (737 240)  LC_0 Logic Functioning bit
 (45 0)  (739 240)  (739 240)  LC_0 Logic Functioning bit
 (18 1)  (712 241)  (712 241)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (36 1)  (730 241)  (730 241)  LC_0 Logic Functioning bit
 (37 1)  (731 241)  (731 241)  LC_0 Logic Functioning bit
 (38 1)  (732 241)  (732 241)  LC_0 Logic Functioning bit
 (39 1)  (733 241)  (733 241)  LC_0 Logic Functioning bit
 (41 1)  (735 241)  (735 241)  LC_0 Logic Functioning bit
 (43 1)  (737 241)  (737 241)  LC_0 Logic Functioning bit
 (47 1)  (741 241)  (741 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (743 241)  (743 241)  Carry_In_Mux bit 

 (51 1)  (745 241)  (745 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (694 242)  (694 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (695 242)  (695 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (696 242)  (696 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (698 242)  (698 242)  routing T_13_15.sp4_h_r_0 <X> T_13_15.sp4_v_t_37
 (22 2)  (716 242)  (716 242)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (718 242)  (718 242)  routing T_13_15.bot_op_7 <X> T_13_15.lc_trk_g0_7
 (26 2)  (720 242)  (720 242)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (721 242)  (721 242)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 242)  (723 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (725 242)  (725 242)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 242)  (726 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 242)  (727 242)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (730 242)  (730 242)  LC_1 Logic Functioning bit
 (37 2)  (731 242)  (731 242)  LC_1 Logic Functioning bit
 (38 2)  (732 242)  (732 242)  LC_1 Logic Functioning bit
 (39 2)  (733 242)  (733 242)  LC_1 Logic Functioning bit
 (41 2)  (735 242)  (735 242)  LC_1 Logic Functioning bit
 (43 2)  (737 242)  (737 242)  LC_1 Logic Functioning bit
 (52 2)  (746 242)  (746 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (694 243)  (694 243)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (5 3)  (699 243)  (699 243)  routing T_13_15.sp4_h_r_0 <X> T_13_15.sp4_v_t_37
 (26 3)  (720 243)  (720 243)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 243)  (723 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (725 243)  (725 243)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (731 243)  (731 243)  LC_1 Logic Functioning bit
 (39 3)  (733 243)  (733 243)  LC_1 Logic Functioning bit
 (14 4)  (708 244)  (708 244)  routing T_13_15.wire_logic_cluster/lc_0/out <X> T_13_15.lc_trk_g1_0
 (17 4)  (711 244)  (711 244)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (712 244)  (712 244)  routing T_13_15.bnr_op_1 <X> T_13_15.lc_trk_g1_1
 (29 4)  (723 244)  (723 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (726 244)  (726 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (727 244)  (727 244)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (730 244)  (730 244)  LC_2 Logic Functioning bit
 (37 4)  (731 244)  (731 244)  LC_2 Logic Functioning bit
 (38 4)  (732 244)  (732 244)  LC_2 Logic Functioning bit
 (39 4)  (733 244)  (733 244)  LC_2 Logic Functioning bit
 (41 4)  (735 244)  (735 244)  LC_2 Logic Functioning bit
 (43 4)  (737 244)  (737 244)  LC_2 Logic Functioning bit
 (4 5)  (698 245)  (698 245)  routing T_13_15.sp4_v_t_47 <X> T_13_15.sp4_h_r_3
 (17 5)  (711 245)  (711 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (712 245)  (712 245)  routing T_13_15.bnr_op_1 <X> T_13_15.lc_trk_g1_1
 (22 5)  (716 245)  (716 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (719 245)  (719 245)  routing T_13_15.sp4_r_v_b_26 <X> T_13_15.lc_trk_g1_2
 (27 5)  (721 245)  (721 245)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 245)  (723 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (724 245)  (724 245)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (725 245)  (725 245)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (730 245)  (730 245)  LC_2 Logic Functioning bit
 (38 5)  (732 245)  (732 245)  LC_2 Logic Functioning bit
 (51 5)  (745 245)  (745 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (711 246)  (711 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (712 246)  (712 246)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g1_5
 (27 6)  (721 246)  (721 246)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 246)  (723 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (726 246)  (726 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 246)  (727 246)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (730 246)  (730 246)  LC_3 Logic Functioning bit
 (37 6)  (731 246)  (731 246)  LC_3 Logic Functioning bit
 (38 6)  (732 246)  (732 246)  LC_3 Logic Functioning bit
 (39 6)  (733 246)  (733 246)  LC_3 Logic Functioning bit
 (41 6)  (735 246)  (735 246)  LC_3 Logic Functioning bit
 (43 6)  (737 246)  (737 246)  LC_3 Logic Functioning bit
 (15 7)  (709 247)  (709 247)  routing T_13_15.bot_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (711 247)  (711 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (28 7)  (722 247)  (722 247)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 247)  (723 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (725 247)  (725 247)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (731 247)  (731 247)  LC_3 Logic Functioning bit
 (39 7)  (733 247)  (733 247)  LC_3 Logic Functioning bit
 (51 7)  (745 247)  (745 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (708 248)  (708 248)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (16 8)  (710 248)  (710 248)  routing T_13_15.sp4_v_t_12 <X> T_13_15.lc_trk_g2_1
 (17 8)  (711 248)  (711 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (712 248)  (712 248)  routing T_13_15.sp4_v_t_12 <X> T_13_15.lc_trk_g2_1
 (21 8)  (715 248)  (715 248)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g2_3
 (22 8)  (716 248)  (716 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (718 248)  (718 248)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g2_3
 (25 8)  (719 248)  (719 248)  routing T_13_15.rgt_op_2 <X> T_13_15.lc_trk_g2_2
 (26 8)  (720 248)  (720 248)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (723 248)  (723 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (726 248)  (726 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (728 248)  (728 248)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (730 248)  (730 248)  LC_4 Logic Functioning bit
 (37 8)  (731 248)  (731 248)  LC_4 Logic Functioning bit
 (43 8)  (737 248)  (737 248)  LC_4 Logic Functioning bit
 (14 9)  (708 249)  (708 249)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (15 9)  (709 249)  (709 249)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (16 9)  (710 249)  (710 249)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (17 9)  (711 249)  (711 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (716 249)  (716 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (718 249)  (718 249)  routing T_13_15.rgt_op_2 <X> T_13_15.lc_trk_g2_2
 (27 9)  (721 249)  (721 249)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 249)  (723 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (725 249)  (725 249)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (726 249)  (726 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (727 249)  (727 249)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.input_2_4
 (37 9)  (731 249)  (731 249)  LC_4 Logic Functioning bit
 (39 9)  (733 249)  (733 249)  LC_4 Logic Functioning bit
 (42 9)  (736 249)  (736 249)  LC_4 Logic Functioning bit
 (14 10)  (708 250)  (708 250)  routing T_13_15.rgt_op_4 <X> T_13_15.lc_trk_g2_4
 (25 10)  (719 250)  (719 250)  routing T_13_15.rgt_op_6 <X> T_13_15.lc_trk_g2_6
 (27 10)  (721 250)  (721 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (722 250)  (722 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 250)  (723 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (726 250)  (726 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (728 250)  (728 250)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (730 250)  (730 250)  LC_5 Logic Functioning bit
 (38 10)  (732 250)  (732 250)  LC_5 Logic Functioning bit
 (40 10)  (734 250)  (734 250)  LC_5 Logic Functioning bit
 (41 10)  (735 250)  (735 250)  LC_5 Logic Functioning bit
 (42 10)  (736 250)  (736 250)  LC_5 Logic Functioning bit
 (43 10)  (737 250)  (737 250)  LC_5 Logic Functioning bit
 (15 11)  (709 251)  (709 251)  routing T_13_15.rgt_op_4 <X> T_13_15.lc_trk_g2_4
 (17 11)  (711 251)  (711 251)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (716 251)  (716 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (718 251)  (718 251)  routing T_13_15.rgt_op_6 <X> T_13_15.lc_trk_g2_6
 (36 11)  (730 251)  (730 251)  LC_5 Logic Functioning bit
 (38 11)  (732 251)  (732 251)  LC_5 Logic Functioning bit
 (40 11)  (734 251)  (734 251)  LC_5 Logic Functioning bit
 (41 11)  (735 251)  (735 251)  LC_5 Logic Functioning bit
 (42 11)  (736 251)  (736 251)  LC_5 Logic Functioning bit
 (43 11)  (737 251)  (737 251)  LC_5 Logic Functioning bit
 (46 11)  (740 251)  (740 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (709 252)  (709 252)  routing T_13_15.sp4_v_t_28 <X> T_13_15.lc_trk_g3_1
 (16 12)  (710 252)  (710 252)  routing T_13_15.sp4_v_t_28 <X> T_13_15.lc_trk_g3_1
 (17 12)  (711 252)  (711 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (7 14)  (701 254)  (701 254)  Column buffer control bit: LH_colbuf_cntl_7

 (26 14)  (720 254)  (720 254)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (721 254)  (721 254)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 254)  (723 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (725 254)  (725 254)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (726 254)  (726 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (727 254)  (727 254)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (730 254)  (730 254)  LC_7 Logic Functioning bit
 (37 14)  (731 254)  (731 254)  LC_7 Logic Functioning bit
 (38 14)  (732 254)  (732 254)  LC_7 Logic Functioning bit
 (39 14)  (733 254)  (733 254)  LC_7 Logic Functioning bit
 (41 14)  (735 254)  (735 254)  LC_7 Logic Functioning bit
 (43 14)  (737 254)  (737 254)  LC_7 Logic Functioning bit
 (53 14)  (747 254)  (747 254)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (27 15)  (721 255)  (721 255)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (723 255)  (723 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (731 255)  (731 255)  LC_7 Logic Functioning bit
 (39 15)  (733 255)  (733 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (28 0)  (776 240)  (776 240)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 240)  (777 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 240)  (778 240)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (780 240)  (780 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (782 240)  (782 240)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (784 240)  (784 240)  LC_0 Logic Functioning bit
 (38 0)  (786 240)  (786 240)  LC_0 Logic Functioning bit
 (39 0)  (787 240)  (787 240)  LC_0 Logic Functioning bit
 (43 0)  (791 240)  (791 240)  LC_0 Logic Functioning bit
 (44 0)  (792 240)  (792 240)  LC_0 Logic Functioning bit
 (45 0)  (793 240)  (793 240)  LC_0 Logic Functioning bit
 (15 1)  (763 241)  (763 241)  routing T_14_15.sp4_v_t_5 <X> T_14_15.lc_trk_g0_0
 (16 1)  (764 241)  (764 241)  routing T_14_15.sp4_v_t_5 <X> T_14_15.lc_trk_g0_0
 (17 1)  (765 241)  (765 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (770 241)  (770 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (771 241)  (771 241)  routing T_14_15.sp4_h_r_2 <X> T_14_15.lc_trk_g0_2
 (24 1)  (772 241)  (772 241)  routing T_14_15.sp4_h_r_2 <X> T_14_15.lc_trk_g0_2
 (25 1)  (773 241)  (773 241)  routing T_14_15.sp4_h_r_2 <X> T_14_15.lc_trk_g0_2
 (27 1)  (775 241)  (775 241)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (776 241)  (776 241)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 241)  (777 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (779 241)  (779 241)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (780 241)  (780 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (783 241)  (783 241)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.input_2_0
 (38 1)  (786 241)  (786 241)  LC_0 Logic Functioning bit
 (39 1)  (787 241)  (787 241)  LC_0 Logic Functioning bit
 (0 2)  (748 242)  (748 242)  routing T_14_15.glb_netwk_7 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (749 242)  (749 242)  routing T_14_15.glb_netwk_7 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (750 242)  (750 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (763 242)  (763 242)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g0_5
 (17 2)  (765 242)  (765 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (766 242)  (766 242)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g0_5
 (25 2)  (773 242)  (773 242)  routing T_14_15.sp4_h_r_14 <X> T_14_15.lc_trk_g0_6
 (29 2)  (777 242)  (777 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (780 242)  (780 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 242)  (781 242)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (782 242)  (782 242)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (784 242)  (784 242)  LC_1 Logic Functioning bit
 (37 2)  (785 242)  (785 242)  LC_1 Logic Functioning bit
 (38 2)  (786 242)  (786 242)  LC_1 Logic Functioning bit
 (41 2)  (789 242)  (789 242)  LC_1 Logic Functioning bit
 (43 2)  (791 242)  (791 242)  LC_1 Logic Functioning bit
 (44 2)  (792 242)  (792 242)  LC_1 Logic Functioning bit
 (45 2)  (793 242)  (793 242)  LC_1 Logic Functioning bit
 (0 3)  (748 243)  (748 243)  routing T_14_15.glb_netwk_7 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (15 3)  (763 243)  (763 243)  routing T_14_15.sp4_v_t_9 <X> T_14_15.lc_trk_g0_4
 (16 3)  (764 243)  (764 243)  routing T_14_15.sp4_v_t_9 <X> T_14_15.lc_trk_g0_4
 (17 3)  (765 243)  (765 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (770 243)  (770 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (771 243)  (771 243)  routing T_14_15.sp4_h_r_14 <X> T_14_15.lc_trk_g0_6
 (24 3)  (772 243)  (772 243)  routing T_14_15.sp4_h_r_14 <X> T_14_15.lc_trk_g0_6
 (27 3)  (775 243)  (775 243)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 243)  (777 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (779 243)  (779 243)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (780 243)  (780 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (781 243)  (781 243)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.input_2_1
 (36 3)  (784 243)  (784 243)  LC_1 Logic Functioning bit
 (39 3)  (787 243)  (787 243)  LC_1 Logic Functioning bit
 (40 3)  (788 243)  (788 243)  LC_1 Logic Functioning bit
 (0 4)  (748 244)  (748 244)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (1 4)  (749 244)  (749 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (762 244)  (762 244)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g1_0
 (15 4)  (763 244)  (763 244)  routing T_14_15.sp4_h_r_9 <X> T_14_15.lc_trk_g1_1
 (16 4)  (764 244)  (764 244)  routing T_14_15.sp4_h_r_9 <X> T_14_15.lc_trk_g1_1
 (17 4)  (765 244)  (765 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (766 244)  (766 244)  routing T_14_15.sp4_h_r_9 <X> T_14_15.lc_trk_g1_1
 (22 4)  (770 244)  (770 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (771 244)  (771 244)  routing T_14_15.sp4_v_b_19 <X> T_14_15.lc_trk_g1_3
 (24 4)  (772 244)  (772 244)  routing T_14_15.sp4_v_b_19 <X> T_14_15.lc_trk_g1_3
 (26 4)  (774 244)  (774 244)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (776 244)  (776 244)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 244)  (777 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (779 244)  (779 244)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (780 244)  (780 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (781 244)  (781 244)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (784 244)  (784 244)  LC_2 Logic Functioning bit
 (43 4)  (791 244)  (791 244)  LC_2 Logic Functioning bit
 (44 4)  (792 244)  (792 244)  LC_2 Logic Functioning bit
 (45 4)  (793 244)  (793 244)  LC_2 Logic Functioning bit
 (46 4)  (794 244)  (794 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (749 245)  (749 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (14 5)  (762 245)  (762 245)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g1_0
 (15 5)  (763 245)  (763 245)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g1_0
 (16 5)  (764 245)  (764 245)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g1_0
 (17 5)  (765 245)  (765 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (770 245)  (770 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (771 245)  (771 245)  routing T_14_15.sp4_v_b_18 <X> T_14_15.lc_trk_g1_2
 (24 5)  (772 245)  (772 245)  routing T_14_15.sp4_v_b_18 <X> T_14_15.lc_trk_g1_2
 (26 5)  (774 245)  (774 245)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (775 245)  (775 245)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (776 245)  (776 245)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 245)  (777 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (779 245)  (779 245)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (780 245)  (780 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (782 245)  (782 245)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.input_2_2
 (35 5)  (783 245)  (783 245)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.input_2_2
 (36 5)  (784 245)  (784 245)  LC_2 Logic Functioning bit
 (37 5)  (785 245)  (785 245)  LC_2 Logic Functioning bit
 (38 5)  (786 245)  (786 245)  LC_2 Logic Functioning bit
 (39 5)  (787 245)  (787 245)  LC_2 Logic Functioning bit
 (40 5)  (788 245)  (788 245)  LC_2 Logic Functioning bit
 (42 5)  (790 245)  (790 245)  LC_2 Logic Functioning bit
 (12 6)  (760 246)  (760 246)  routing T_14_15.sp4_h_r_2 <X> T_14_15.sp4_h_l_40
 (14 6)  (762 246)  (762 246)  routing T_14_15.lft_op_4 <X> T_14_15.lc_trk_g1_4
 (15 6)  (763 246)  (763 246)  routing T_14_15.sp4_v_b_21 <X> T_14_15.lc_trk_g1_5
 (16 6)  (764 246)  (764 246)  routing T_14_15.sp4_v_b_21 <X> T_14_15.lc_trk_g1_5
 (17 6)  (765 246)  (765 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (769 246)  (769 246)  routing T_14_15.sp4_v_b_15 <X> T_14_15.lc_trk_g1_7
 (22 6)  (770 246)  (770 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (771 246)  (771 246)  routing T_14_15.sp4_v_b_15 <X> T_14_15.lc_trk_g1_7
 (27 6)  (775 246)  (775 246)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 246)  (777 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (778 246)  (778 246)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (779 246)  (779 246)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (780 246)  (780 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (784 246)  (784 246)  LC_3 Logic Functioning bit
 (38 6)  (786 246)  (786 246)  LC_3 Logic Functioning bit
 (39 6)  (787 246)  (787 246)  LC_3 Logic Functioning bit
 (43 6)  (791 246)  (791 246)  LC_3 Logic Functioning bit
 (44 6)  (792 246)  (792 246)  LC_3 Logic Functioning bit
 (45 6)  (793 246)  (793 246)  LC_3 Logic Functioning bit
 (46 6)  (794 246)  (794 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (13 7)  (761 247)  (761 247)  routing T_14_15.sp4_h_r_2 <X> T_14_15.sp4_h_l_40
 (15 7)  (763 247)  (763 247)  routing T_14_15.lft_op_4 <X> T_14_15.lc_trk_g1_4
 (17 7)  (765 247)  (765 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (769 247)  (769 247)  routing T_14_15.sp4_v_b_15 <X> T_14_15.lc_trk_g1_7
 (26 7)  (774 247)  (774 247)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (776 247)  (776 247)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 247)  (777 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (778 247)  (778 247)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (780 247)  (780 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (781 247)  (781 247)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.input_2_3
 (36 7)  (784 247)  (784 247)  LC_3 Logic Functioning bit
 (38 7)  (786 247)  (786 247)  LC_3 Logic Functioning bit
 (39 7)  (787 247)  (787 247)  LC_3 Logic Functioning bit
 (42 7)  (790 247)  (790 247)  LC_3 Logic Functioning bit
 (53 7)  (801 247)  (801 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (763 248)  (763 248)  routing T_14_15.tnl_op_1 <X> T_14_15.lc_trk_g2_1
 (17 8)  (765 248)  (765 248)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (770 248)  (770 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (771 248)  (771 248)  routing T_14_15.sp12_v_b_19 <X> T_14_15.lc_trk_g2_3
 (25 8)  (773 248)  (773 248)  routing T_14_15.sp4_v_t_23 <X> T_14_15.lc_trk_g2_2
 (28 8)  (776 248)  (776 248)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 248)  (777 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (779 248)  (779 248)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (780 248)  (780 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (782 248)  (782 248)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (783 248)  (783 248)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.input_2_4
 (36 8)  (784 248)  (784 248)  LC_4 Logic Functioning bit
 (37 8)  (785 248)  (785 248)  LC_4 Logic Functioning bit
 (39 8)  (787 248)  (787 248)  LC_4 Logic Functioning bit
 (41 8)  (789 248)  (789 248)  LC_4 Logic Functioning bit
 (43 8)  (791 248)  (791 248)  LC_4 Logic Functioning bit
 (44 8)  (792 248)  (792 248)  LC_4 Logic Functioning bit
 (45 8)  (793 248)  (793 248)  LC_4 Logic Functioning bit
 (4 9)  (752 249)  (752 249)  routing T_14_15.sp4_h_l_47 <X> T_14_15.sp4_h_r_6
 (6 9)  (754 249)  (754 249)  routing T_14_15.sp4_h_l_47 <X> T_14_15.sp4_h_r_6
 (15 9)  (763 249)  (763 249)  routing T_14_15.sp4_v_t_29 <X> T_14_15.lc_trk_g2_0
 (16 9)  (764 249)  (764 249)  routing T_14_15.sp4_v_t_29 <X> T_14_15.lc_trk_g2_0
 (17 9)  (765 249)  (765 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (766 249)  (766 249)  routing T_14_15.tnl_op_1 <X> T_14_15.lc_trk_g2_1
 (21 9)  (769 249)  (769 249)  routing T_14_15.sp12_v_b_19 <X> T_14_15.lc_trk_g2_3
 (22 9)  (770 249)  (770 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (771 249)  (771 249)  routing T_14_15.sp4_v_t_23 <X> T_14_15.lc_trk_g2_2
 (25 9)  (773 249)  (773 249)  routing T_14_15.sp4_v_t_23 <X> T_14_15.lc_trk_g2_2
 (27 9)  (775 249)  (775 249)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 249)  (777 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (780 249)  (780 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (782 249)  (782 249)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.input_2_4
 (36 9)  (784 249)  (784 249)  LC_4 Logic Functioning bit
 (37 9)  (785 249)  (785 249)  LC_4 Logic Functioning bit
 (39 9)  (787 249)  (787 249)  LC_4 Logic Functioning bit
 (46 9)  (794 249)  (794 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (4 10)  (752 250)  (752 250)  routing T_14_15.sp4_h_r_6 <X> T_14_15.sp4_v_t_43
 (14 10)  (762 250)  (762 250)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (16 10)  (764 250)  (764 250)  routing T_14_15.sp4_v_t_16 <X> T_14_15.lc_trk_g2_5
 (17 10)  (765 250)  (765 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (766 250)  (766 250)  routing T_14_15.sp4_v_t_16 <X> T_14_15.lc_trk_g2_5
 (21 10)  (769 250)  (769 250)  routing T_14_15.sp12_v_b_7 <X> T_14_15.lc_trk_g2_7
 (22 10)  (770 250)  (770 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (772 250)  (772 250)  routing T_14_15.sp12_v_b_7 <X> T_14_15.lc_trk_g2_7
 (25 10)  (773 250)  (773 250)  routing T_14_15.sp4_v_b_38 <X> T_14_15.lc_trk_g2_6
 (29 10)  (777 250)  (777 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (778 250)  (778 250)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (779 250)  (779 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (780 250)  (780 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (781 250)  (781 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (782 250)  (782 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (783 250)  (783 250)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.input_2_5
 (36 10)  (784 250)  (784 250)  LC_5 Logic Functioning bit
 (41 10)  (789 250)  (789 250)  LC_5 Logic Functioning bit
 (43 10)  (791 250)  (791 250)  LC_5 Logic Functioning bit
 (44 10)  (792 250)  (792 250)  LC_5 Logic Functioning bit
 (45 10)  (793 250)  (793 250)  LC_5 Logic Functioning bit
 (5 11)  (753 251)  (753 251)  routing T_14_15.sp4_h_r_6 <X> T_14_15.sp4_v_t_43
 (15 11)  (763 251)  (763 251)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (16 11)  (764 251)  (764 251)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (17 11)  (765 251)  (765 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (769 251)  (769 251)  routing T_14_15.sp12_v_b_7 <X> T_14_15.lc_trk_g2_7
 (22 11)  (770 251)  (770 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (771 251)  (771 251)  routing T_14_15.sp4_v_b_38 <X> T_14_15.lc_trk_g2_6
 (25 11)  (773 251)  (773 251)  routing T_14_15.sp4_v_b_38 <X> T_14_15.lc_trk_g2_6
 (26 11)  (774 251)  (774 251)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (775 251)  (775 251)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (776 251)  (776 251)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 251)  (777 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (778 251)  (778 251)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (780 251)  (780 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (784 251)  (784 251)  LC_5 Logic Functioning bit
 (40 11)  (788 251)  (788 251)  LC_5 Logic Functioning bit
 (42 11)  (790 251)  (790 251)  LC_5 Logic Functioning bit
 (46 11)  (794 251)  (794 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (762 252)  (762 252)  routing T_14_15.sp4_h_l_21 <X> T_14_15.lc_trk_g3_0
 (15 12)  (763 252)  (763 252)  routing T_14_15.tnl_op_1 <X> T_14_15.lc_trk_g3_1
 (17 12)  (765 252)  (765 252)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (770 252)  (770 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (771 252)  (771 252)  routing T_14_15.sp12_v_b_11 <X> T_14_15.lc_trk_g3_3
 (26 12)  (774 252)  (774 252)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (777 252)  (777 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 252)  (778 252)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (780 252)  (780 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 252)  (781 252)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (782 252)  (782 252)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (783 252)  (783 252)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_6
 (36 12)  (784 252)  (784 252)  LC_6 Logic Functioning bit
 (37 12)  (785 252)  (785 252)  LC_6 Logic Functioning bit
 (39 12)  (787 252)  (787 252)  LC_6 Logic Functioning bit
 (43 12)  (791 252)  (791 252)  LC_6 Logic Functioning bit
 (44 12)  (792 252)  (792 252)  LC_6 Logic Functioning bit
 (45 12)  (793 252)  (793 252)  LC_6 Logic Functioning bit
 (15 13)  (763 253)  (763 253)  routing T_14_15.sp4_h_l_21 <X> T_14_15.lc_trk_g3_0
 (16 13)  (764 253)  (764 253)  routing T_14_15.sp4_h_l_21 <X> T_14_15.lc_trk_g3_0
 (17 13)  (765 253)  (765 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (766 253)  (766 253)  routing T_14_15.tnl_op_1 <X> T_14_15.lc_trk_g3_1
 (22 13)  (770 253)  (770 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (775 253)  (775 253)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (776 253)  (776 253)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 253)  (777 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (780 253)  (780 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (781 253)  (781 253)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_6
 (35 13)  (783 253)  (783 253)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_6
 (36 13)  (784 253)  (784 253)  LC_6 Logic Functioning bit
 (38 13)  (786 253)  (786 253)  LC_6 Logic Functioning bit
 (46 13)  (794 253)  (794 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (748 254)  (748 254)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 254)  (749 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (755 254)  (755 254)  Column buffer control bit: LH_colbuf_cntl_7

 (10 14)  (758 254)  (758 254)  routing T_14_15.sp4_v_b_5 <X> T_14_15.sp4_h_l_47
 (13 14)  (761 254)  (761 254)  routing T_14_15.sp4_h_r_11 <X> T_14_15.sp4_v_t_46
 (17 14)  (765 254)  (765 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (770 254)  (770 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (774 254)  (774 254)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (776 254)  (776 254)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 254)  (777 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (779 254)  (779 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (780 254)  (780 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (781 254)  (781 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (782 254)  (782 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (783 254)  (783 254)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.input_2_7
 (36 14)  (784 254)  (784 254)  LC_7 Logic Functioning bit
 (41 14)  (789 254)  (789 254)  LC_7 Logic Functioning bit
 (43 14)  (791 254)  (791 254)  LC_7 Logic Functioning bit
 (44 14)  (792 254)  (792 254)  LC_7 Logic Functioning bit
 (45 14)  (793 254)  (793 254)  LC_7 Logic Functioning bit
 (47 14)  (795 254)  (795 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (799 254)  (799 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (749 255)  (749 255)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (12 15)  (760 255)  (760 255)  routing T_14_15.sp4_h_r_11 <X> T_14_15.sp4_v_t_46
 (18 15)  (766 255)  (766 255)  routing T_14_15.sp4_r_v_b_45 <X> T_14_15.lc_trk_g3_5
 (22 15)  (770 255)  (770 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (774 255)  (774 255)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (775 255)  (775 255)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (776 255)  (776 255)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (777 255)  (777 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (780 255)  (780 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (784 255)  (784 255)  LC_7 Logic Functioning bit
 (40 15)  (788 255)  (788 255)  LC_7 Logic Functioning bit
 (42 15)  (790 255)  (790 255)  LC_7 Logic Functioning bit
 (53 15)  (801 255)  (801 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_15

 (5 0)  (807 240)  (807 240)  routing T_15_15.sp4_v_t_37 <X> T_15_15.sp4_h_r_0
 (11 0)  (813 240)  (813 240)  routing T_15_15.sp4_h_l_45 <X> T_15_15.sp4_v_b_2
 (13 0)  (815 240)  (815 240)  routing T_15_15.sp4_h_l_45 <X> T_15_15.sp4_v_b_2
 (14 0)  (816 240)  (816 240)  routing T_15_15.sp4_h_l_5 <X> T_15_15.lc_trk_g0_0
 (15 0)  (817 240)  (817 240)  routing T_15_15.sp4_h_r_9 <X> T_15_15.lc_trk_g0_1
 (16 0)  (818 240)  (818 240)  routing T_15_15.sp4_h_r_9 <X> T_15_15.lc_trk_g0_1
 (17 0)  (819 240)  (819 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (820 240)  (820 240)  routing T_15_15.sp4_h_r_9 <X> T_15_15.lc_trk_g0_1
 (29 0)  (831 240)  (831 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (833 240)  (833 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 240)  (834 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 240)  (835 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (836 240)  (836 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (838 240)  (838 240)  LC_0 Logic Functioning bit
 (38 0)  (840 240)  (840 240)  LC_0 Logic Functioning bit
 (41 0)  (843 240)  (843 240)  LC_0 Logic Functioning bit
 (42 0)  (844 240)  (844 240)  LC_0 Logic Functioning bit
 (43 0)  (845 240)  (845 240)  LC_0 Logic Functioning bit
 (45 0)  (847 240)  (847 240)  LC_0 Logic Functioning bit
 (12 1)  (814 241)  (814 241)  routing T_15_15.sp4_h_l_45 <X> T_15_15.sp4_v_b_2
 (14 1)  (816 241)  (816 241)  routing T_15_15.sp4_h_l_5 <X> T_15_15.lc_trk_g0_0
 (15 1)  (817 241)  (817 241)  routing T_15_15.sp4_h_l_5 <X> T_15_15.lc_trk_g0_0
 (16 1)  (818 241)  (818 241)  routing T_15_15.sp4_h_l_5 <X> T_15_15.lc_trk_g0_0
 (17 1)  (819 241)  (819 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (824 241)  (824 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (827 241)  (827 241)  routing T_15_15.sp4_r_v_b_33 <X> T_15_15.lc_trk_g0_2
 (32 1)  (834 241)  (834 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (836 241)  (836 241)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.input_2_0
 (36 1)  (838 241)  (838 241)  LC_0 Logic Functioning bit
 (38 1)  (840 241)  (840 241)  LC_0 Logic Functioning bit
 (42 1)  (844 241)  (844 241)  LC_0 Logic Functioning bit
 (0 2)  (802 242)  (802 242)  routing T_15_15.glb_netwk_7 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (803 242)  (803 242)  routing T_15_15.glb_netwk_7 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (804 242)  (804 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (811 242)  (811 242)  routing T_15_15.sp4_v_b_1 <X> T_15_15.sp4_h_l_36
 (13 2)  (815 242)  (815 242)  routing T_15_15.sp4_h_r_2 <X> T_15_15.sp4_v_t_39
 (28 2)  (830 242)  (830 242)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 242)  (831 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (832 242)  (832 242)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (833 242)  (833 242)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 242)  (834 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (836 242)  (836 242)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (39 2)  (841 242)  (841 242)  LC_1 Logic Functioning bit
 (42 2)  (844 242)  (844 242)  LC_1 Logic Functioning bit
 (50 2)  (852 242)  (852 242)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (802 243)  (802 243)  routing T_15_15.glb_netwk_7 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (9 3)  (811 243)  (811 243)  routing T_15_15.sp4_v_b_1 <X> T_15_15.sp4_v_t_36
 (12 3)  (814 243)  (814 243)  routing T_15_15.sp4_h_r_2 <X> T_15_15.sp4_v_t_39
 (16 3)  (818 243)  (818 243)  routing T_15_15.sp12_h_r_12 <X> T_15_15.lc_trk_g0_4
 (17 3)  (819 243)  (819 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (27 3)  (829 243)  (829 243)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 243)  (831 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (839 243)  (839 243)  LC_1 Logic Functioning bit
 (38 3)  (840 243)  (840 243)  LC_1 Logic Functioning bit
 (42 3)  (844 243)  (844 243)  LC_1 Logic Functioning bit
 (51 3)  (853 243)  (853 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (803 244)  (803 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (816 244)  (816 244)  routing T_15_15.lft_op_0 <X> T_15_15.lc_trk_g1_0
 (15 4)  (817 244)  (817 244)  routing T_15_15.lft_op_1 <X> T_15_15.lc_trk_g1_1
 (17 4)  (819 244)  (819 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (820 244)  (820 244)  routing T_15_15.lft_op_1 <X> T_15_15.lc_trk_g1_1
 (19 4)  (821 244)  (821 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (823 244)  (823 244)  routing T_15_15.lft_op_3 <X> T_15_15.lc_trk_g1_3
 (22 4)  (824 244)  (824 244)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (826 244)  (826 244)  routing T_15_15.lft_op_3 <X> T_15_15.lc_trk_g1_3
 (25 4)  (827 244)  (827 244)  routing T_15_15.lft_op_2 <X> T_15_15.lc_trk_g1_2
 (26 4)  (828 244)  (828 244)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (829 244)  (829 244)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 244)  (831 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (833 244)  (833 244)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 244)  (834 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (835 244)  (835 244)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (836 244)  (836 244)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (838 244)  (838 244)  LC_2 Logic Functioning bit
 (38 4)  (840 244)  (840 244)  LC_2 Logic Functioning bit
 (43 4)  (845 244)  (845 244)  LC_2 Logic Functioning bit
 (45 4)  (847 244)  (847 244)  LC_2 Logic Functioning bit
 (1 5)  (803 245)  (803 245)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_7/cen
 (15 5)  (817 245)  (817 245)  routing T_15_15.lft_op_0 <X> T_15_15.lc_trk_g1_0
 (17 5)  (819 245)  (819 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (824 245)  (824 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (826 245)  (826 245)  routing T_15_15.lft_op_2 <X> T_15_15.lc_trk_g1_2
 (26 5)  (828 245)  (828 245)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (829 245)  (829 245)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 245)  (831 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (832 245)  (832 245)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (37 5)  (839 245)  (839 245)  LC_2 Logic Functioning bit
 (39 5)  (841 245)  (841 245)  LC_2 Logic Functioning bit
 (41 5)  (843 245)  (843 245)  LC_2 Logic Functioning bit
 (42 5)  (844 245)  (844 245)  LC_2 Logic Functioning bit
 (43 5)  (845 245)  (845 245)  LC_2 Logic Functioning bit
 (14 6)  (816 246)  (816 246)  routing T_15_15.lft_op_4 <X> T_15_15.lc_trk_g1_4
 (17 6)  (819 246)  (819 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (824 246)  (824 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (825 246)  (825 246)  routing T_15_15.sp4_h_r_7 <X> T_15_15.lc_trk_g1_7
 (24 6)  (826 246)  (826 246)  routing T_15_15.sp4_h_r_7 <X> T_15_15.lc_trk_g1_7
 (27 6)  (829 246)  (829 246)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 246)  (831 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 246)  (832 246)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (834 246)  (834 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (836 246)  (836 246)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (839 246)  (839 246)  LC_3 Logic Functioning bit
 (41 6)  (843 246)  (843 246)  LC_3 Logic Functioning bit
 (42 6)  (844 246)  (844 246)  LC_3 Logic Functioning bit
 (46 6)  (848 246)  (848 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (852 246)  (852 246)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (810 247)  (810 247)  routing T_15_15.sp4_v_b_1 <X> T_15_15.sp4_v_t_41
 (10 7)  (812 247)  (812 247)  routing T_15_15.sp4_v_b_1 <X> T_15_15.sp4_v_t_41
 (15 7)  (817 247)  (817 247)  routing T_15_15.lft_op_4 <X> T_15_15.lc_trk_g1_4
 (17 7)  (819 247)  (819 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (823 247)  (823 247)  routing T_15_15.sp4_h_r_7 <X> T_15_15.lc_trk_g1_7
 (28 7)  (830 247)  (830 247)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 247)  (831 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (838 247)  (838 247)  LC_3 Logic Functioning bit
 (41 7)  (843 247)  (843 247)  LC_3 Logic Functioning bit
 (17 8)  (819 248)  (819 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (828 248)  (828 248)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (31 8)  (833 248)  (833 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 248)  (834 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 248)  (835 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (836 248)  (836 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 248)  (838 248)  LC_4 Logic Functioning bit
 (38 8)  (840 248)  (840 248)  LC_4 Logic Functioning bit
 (41 8)  (843 248)  (843 248)  LC_4 Logic Functioning bit
 (42 8)  (844 248)  (844 248)  LC_4 Logic Functioning bit
 (43 8)  (845 248)  (845 248)  LC_4 Logic Functioning bit
 (45 8)  (847 248)  (847 248)  LC_4 Logic Functioning bit
 (46 8)  (848 248)  (848 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (831 249)  (831 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (834 249)  (834 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (836 249)  (836 249)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.input_2_4
 (35 9)  (837 249)  (837 249)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.input_2_4
 (37 9)  (839 249)  (839 249)  LC_4 Logic Functioning bit
 (39 9)  (841 249)  (841 249)  LC_4 Logic Functioning bit
 (43 9)  (845 249)  (845 249)  LC_4 Logic Functioning bit
 (48 9)  (850 249)  (850 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (28 10)  (830 250)  (830 250)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 250)  (831 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (832 250)  (832 250)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (833 250)  (833 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 250)  (834 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (836 250)  (836 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (39 10)  (841 250)  (841 250)  LC_5 Logic Functioning bit
 (42 10)  (844 250)  (844 250)  LC_5 Logic Functioning bit
 (50 10)  (852 250)  (852 250)  Cascade bit: LH_LC05_inmux02_5

 (9 11)  (811 251)  (811 251)  routing T_15_15.sp4_v_b_7 <X> T_15_15.sp4_v_t_42
 (14 11)  (816 251)  (816 251)  routing T_15_15.sp4_h_l_17 <X> T_15_15.lc_trk_g2_4
 (15 11)  (817 251)  (817 251)  routing T_15_15.sp4_h_l_17 <X> T_15_15.lc_trk_g2_4
 (16 11)  (818 251)  (818 251)  routing T_15_15.sp4_h_l_17 <X> T_15_15.lc_trk_g2_4
 (17 11)  (819 251)  (819 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (828 251)  (828 251)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (829 251)  (829 251)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 251)  (831 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (839 251)  (839 251)  LC_5 Logic Functioning bit
 (38 11)  (840 251)  (840 251)  LC_5 Logic Functioning bit
 (42 11)  (844 251)  (844 251)  LC_5 Logic Functioning bit
 (51 11)  (853 251)  (853 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (27 12)  (829 252)  (829 252)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (831 252)  (831 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (832 252)  (832 252)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (833 252)  (833 252)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 252)  (834 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 252)  (835 252)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (836 252)  (836 252)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (838 252)  (838 252)  LC_6 Logic Functioning bit
 (37 12)  (839 252)  (839 252)  LC_6 Logic Functioning bit
 (41 12)  (843 252)  (843 252)  LC_6 Logic Functioning bit
 (43 12)  (845 252)  (845 252)  LC_6 Logic Functioning bit
 (45 12)  (847 252)  (847 252)  LC_6 Logic Functioning bit
 (32 13)  (834 253)  (834 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (838 253)  (838 253)  LC_6 Logic Functioning bit
 (37 13)  (839 253)  (839 253)  LC_6 Logic Functioning bit
 (41 13)  (843 253)  (843 253)  LC_6 Logic Functioning bit
 (42 13)  (844 253)  (844 253)  LC_6 Logic Functioning bit
 (7 14)  (809 254)  (809 254)  Column buffer control bit: LH_colbuf_cntl_7

 (27 14)  (829 254)  (829 254)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 254)  (831 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 254)  (832 254)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (834 254)  (834 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (836 254)  (836 254)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (839 254)  (839 254)  LC_7 Logic Functioning bit
 (41 14)  (843 254)  (843 254)  LC_7 Logic Functioning bit
 (42 14)  (844 254)  (844 254)  LC_7 Logic Functioning bit
 (50 14)  (852 254)  (852 254)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (817 255)  (817 255)  routing T_15_15.tnr_op_4 <X> T_15_15.lc_trk_g3_4
 (17 15)  (819 255)  (819 255)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (28 15)  (830 255)  (830 255)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 255)  (831 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (833 255)  (833 255)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (838 255)  (838 255)  LC_7 Logic Functioning bit
 (41 15)  (843 255)  (843 255)  LC_7 Logic Functioning bit
 (51 15)  (853 255)  (853 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_15

 (10 0)  (866 240)  (866 240)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_r_1
 (27 0)  (883 240)  (883 240)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 240)  (885 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (886 240)  (886 240)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (888 240)  (888 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (889 240)  (889 240)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (890 240)  (890 240)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (891 240)  (891 240)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.input_2_0
 (36 0)  (892 240)  (892 240)  LC_0 Logic Functioning bit
 (37 0)  (893 240)  (893 240)  LC_0 Logic Functioning bit
 (39 0)  (895 240)  (895 240)  LC_0 Logic Functioning bit
 (11 1)  (867 241)  (867 241)  routing T_16_15.sp4_h_l_43 <X> T_16_15.sp4_h_r_2
 (13 1)  (869 241)  (869 241)  routing T_16_15.sp4_h_l_43 <X> T_16_15.sp4_h_r_2
 (28 1)  (884 241)  (884 241)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 241)  (885 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (888 241)  (888 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (891 241)  (891 241)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.input_2_0
 (36 1)  (892 241)  (892 241)  LC_0 Logic Functioning bit
 (37 1)  (893 241)  (893 241)  LC_0 Logic Functioning bit
 (38 1)  (894 241)  (894 241)  LC_0 Logic Functioning bit
 (39 1)  (895 241)  (895 241)  LC_0 Logic Functioning bit
 (52 1)  (908 241)  (908 241)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (15 2)  (871 242)  (871 242)  routing T_16_15.top_op_5 <X> T_16_15.lc_trk_g0_5
 (17 2)  (873 242)  (873 242)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (881 242)  (881 242)  routing T_16_15.lft_op_6 <X> T_16_15.lc_trk_g0_6
 (18 3)  (874 243)  (874 243)  routing T_16_15.top_op_5 <X> T_16_15.lc_trk_g0_5
 (22 3)  (878 243)  (878 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (880 243)  (880 243)  routing T_16_15.lft_op_6 <X> T_16_15.lc_trk_g0_6
 (15 4)  (871 244)  (871 244)  routing T_16_15.top_op_1 <X> T_16_15.lc_trk_g1_1
 (17 4)  (873 244)  (873 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (25 4)  (881 244)  (881 244)  routing T_16_15.wire_logic_cluster/lc_2/out <X> T_16_15.lc_trk_g1_2
 (27 4)  (883 244)  (883 244)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 244)  (885 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (886 244)  (886 244)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (888 244)  (888 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 244)  (889 244)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (890 244)  (890 244)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (891 244)  (891 244)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.input_2_2
 (36 4)  (892 244)  (892 244)  LC_2 Logic Functioning bit
 (37 4)  (893 244)  (893 244)  LC_2 Logic Functioning bit
 (43 4)  (899 244)  (899 244)  LC_2 Logic Functioning bit
 (18 5)  (874 245)  (874 245)  routing T_16_15.top_op_1 <X> T_16_15.lc_trk_g1_1
 (22 5)  (878 245)  (878 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (884 245)  (884 245)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 245)  (885 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (887 245)  (887 245)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (888 245)  (888 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (891 245)  (891 245)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.input_2_2
 (36 5)  (892 245)  (892 245)  LC_2 Logic Functioning bit
 (37 5)  (893 245)  (893 245)  LC_2 Logic Functioning bit
 (38 5)  (894 245)  (894 245)  LC_2 Logic Functioning bit
 (41 5)  (897 245)  (897 245)  LC_2 Logic Functioning bit
 (42 5)  (898 245)  (898 245)  LC_2 Logic Functioning bit
 (14 6)  (870 246)  (870 246)  routing T_16_15.lft_op_4 <X> T_16_15.lc_trk_g1_4
 (22 6)  (878 246)  (878 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (880 246)  (880 246)  routing T_16_15.top_op_7 <X> T_16_15.lc_trk_g1_7
 (28 6)  (884 246)  (884 246)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 246)  (885 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (886 246)  (886 246)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (888 246)  (888 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (890 246)  (890 246)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (891 246)  (891 246)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.input_2_3
 (36 6)  (892 246)  (892 246)  LC_3 Logic Functioning bit
 (37 6)  (893 246)  (893 246)  LC_3 Logic Functioning bit
 (38 6)  (894 246)  (894 246)  LC_3 Logic Functioning bit
 (42 6)  (898 246)  (898 246)  LC_3 Logic Functioning bit
 (43 6)  (899 246)  (899 246)  LC_3 Logic Functioning bit
 (15 7)  (871 247)  (871 247)  routing T_16_15.lft_op_4 <X> T_16_15.lc_trk_g1_4
 (17 7)  (873 247)  (873 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (877 247)  (877 247)  routing T_16_15.top_op_7 <X> T_16_15.lc_trk_g1_7
 (26 7)  (882 247)  (882 247)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (883 247)  (883 247)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 247)  (885 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (888 247)  (888 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (889 247)  (889 247)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.input_2_3
 (34 7)  (890 247)  (890 247)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.input_2_3
 (36 7)  (892 247)  (892 247)  LC_3 Logic Functioning bit
 (37 7)  (893 247)  (893 247)  LC_3 Logic Functioning bit
 (38 7)  (894 247)  (894 247)  LC_3 Logic Functioning bit
 (39 7)  (895 247)  (895 247)  LC_3 Logic Functioning bit
 (40 7)  (896 247)  (896 247)  LC_3 Logic Functioning bit
 (42 7)  (898 247)  (898 247)  LC_3 Logic Functioning bit
 (43 7)  (899 247)  (899 247)  LC_3 Logic Functioning bit
 (26 8)  (882 248)  (882 248)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (883 248)  (883 248)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (884 248)  (884 248)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 248)  (885 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (886 248)  (886 248)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (887 248)  (887 248)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 248)  (888 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (891 248)  (891 248)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.input_2_4
 (36 8)  (892 248)  (892 248)  LC_4 Logic Functioning bit
 (37 8)  (893 248)  (893 248)  LC_4 Logic Functioning bit
 (38 8)  (894 248)  (894 248)  LC_4 Logic Functioning bit
 (41 8)  (897 248)  (897 248)  LC_4 Logic Functioning bit
 (43 8)  (899 248)  (899 248)  LC_4 Logic Functioning bit
 (13 9)  (869 249)  (869 249)  routing T_16_15.sp4_v_t_38 <X> T_16_15.sp4_h_r_8
 (14 9)  (870 249)  (870 249)  routing T_16_15.tnl_op_0 <X> T_16_15.lc_trk_g2_0
 (15 9)  (871 249)  (871 249)  routing T_16_15.tnl_op_0 <X> T_16_15.lc_trk_g2_0
 (17 9)  (873 249)  (873 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (882 249)  (882 249)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (883 249)  (883 249)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (884 249)  (884 249)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 249)  (885 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (886 249)  (886 249)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (888 249)  (888 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (890 249)  (890 249)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.input_2_4
 (35 9)  (891 249)  (891 249)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.input_2_4
 (36 9)  (892 249)  (892 249)  LC_4 Logic Functioning bit
 (37 9)  (893 249)  (893 249)  LC_4 Logic Functioning bit
 (38 9)  (894 249)  (894 249)  LC_4 Logic Functioning bit
 (42 9)  (898 249)  (898 249)  LC_4 Logic Functioning bit
 (6 11)  (862 251)  (862 251)  routing T_16_15.sp4_h_r_6 <X> T_16_15.sp4_h_l_43
 (9 11)  (865 251)  (865 251)  routing T_16_15.sp4_v_b_11 <X> T_16_15.sp4_v_t_42
 (10 11)  (866 251)  (866 251)  routing T_16_15.sp4_v_b_11 <X> T_16_15.sp4_v_t_42
 (11 11)  (867 251)  (867 251)  routing T_16_15.sp4_h_r_8 <X> T_16_15.sp4_h_l_45
 (14 11)  (870 251)  (870 251)  routing T_16_15.tnl_op_4 <X> T_16_15.lc_trk_g2_4
 (15 11)  (871 251)  (871 251)  routing T_16_15.tnl_op_4 <X> T_16_15.lc_trk_g2_4
 (17 11)  (873 251)  (873 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (27 12)  (883 252)  (883 252)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 252)  (885 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (886 252)  (886 252)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (888 252)  (888 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (889 252)  (889 252)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (890 252)  (890 252)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (891 252)  (891 252)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.input_2_6
 (16 13)  (872 253)  (872 253)  routing T_16_15.sp12_v_b_8 <X> T_16_15.lc_trk_g3_0
 (17 13)  (873 253)  (873 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (878 253)  (878 253)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (880 253)  (880 253)  routing T_16_15.tnl_op_2 <X> T_16_15.lc_trk_g3_2
 (25 13)  (881 253)  (881 253)  routing T_16_15.tnl_op_2 <X> T_16_15.lc_trk_g3_2
 (28 13)  (884 253)  (884 253)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 253)  (885 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (887 253)  (887 253)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (888 253)  (888 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (889 253)  (889 253)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.input_2_6
 (39 13)  (895 253)  (895 253)  LC_6 Logic Functioning bit
 (4 14)  (860 254)  (860 254)  routing T_16_15.sp4_v_b_9 <X> T_16_15.sp4_v_t_44
 (7 14)  (863 254)  (863 254)  Column buffer control bit: LH_colbuf_cntl_7

 (10 14)  (866 254)  (866 254)  routing T_16_15.sp4_v_b_5 <X> T_16_15.sp4_h_l_47
 (14 14)  (870 254)  (870 254)  routing T_16_15.wire_logic_cluster/lc_4/out <X> T_16_15.lc_trk_g3_4
 (21 14)  (877 254)  (877 254)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g3_7
 (22 14)  (878 254)  (878 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (879 254)  (879 254)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g3_7
 (25 14)  (881 254)  (881 254)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g3_6
 (8 15)  (864 255)  (864 255)  routing T_16_15.sp4_h_l_47 <X> T_16_15.sp4_v_t_47
 (17 15)  (873 255)  (873 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (877 255)  (877 255)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g3_7
 (22 15)  (878 255)  (878 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_15

 (5 0)  (915 240)  (915 240)  routing T_17_15.sp4_h_l_44 <X> T_17_15.sp4_h_r_0
 (11 0)  (921 240)  (921 240)  routing T_17_15.sp4_h_r_9 <X> T_17_15.sp4_v_b_2
 (17 0)  (927 240)  (927 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (931 240)  (931 240)  routing T_17_15.bnr_op_3 <X> T_17_15.lc_trk_g0_3
 (22 0)  (932 240)  (932 240)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (937 240)  (937 240)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (938 240)  (938 240)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 240)  (939 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (941 240)  (941 240)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (942 240)  (942 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (944 240)  (944 240)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (946 240)  (946 240)  LC_0 Logic Functioning bit
 (38 0)  (948 240)  (948 240)  LC_0 Logic Functioning bit
 (39 0)  (949 240)  (949 240)  LC_0 Logic Functioning bit
 (44 0)  (954 240)  (954 240)  LC_0 Logic Functioning bit
 (46 0)  (956 240)  (956 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (914 241)  (914 241)  routing T_17_15.sp4_h_l_44 <X> T_17_15.sp4_h_r_0
 (21 1)  (931 241)  (931 241)  routing T_17_15.bnr_op_3 <X> T_17_15.lc_trk_g0_3
 (26 1)  (936 241)  (936 241)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (937 241)  (937 241)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 241)  (939 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (940 241)  (940 241)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (941 241)  (941 241)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (942 241)  (942 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (943 241)  (943 241)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.input_2_0
 (35 1)  (945 241)  (945 241)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.input_2_0
 (36 1)  (946 241)  (946 241)  LC_0 Logic Functioning bit
 (37 1)  (947 241)  (947 241)  LC_0 Logic Functioning bit
 (38 1)  (948 241)  (948 241)  LC_0 Logic Functioning bit
 (39 1)  (949 241)  (949 241)  LC_0 Logic Functioning bit
 (43 1)  (953 241)  (953 241)  LC_0 Logic Functioning bit
 (11 2)  (921 242)  (921 242)  routing T_17_15.sp4_h_l_44 <X> T_17_15.sp4_v_t_39
 (16 2)  (926 242)  (926 242)  routing T_17_15.sp12_h_r_13 <X> T_17_15.lc_trk_g0_5
 (17 2)  (927 242)  (927 242)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (21 2)  (931 242)  (931 242)  routing T_17_15.sp4_h_l_2 <X> T_17_15.lc_trk_g0_7
 (22 2)  (932 242)  (932 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (933 242)  (933 242)  routing T_17_15.sp4_h_l_2 <X> T_17_15.lc_trk_g0_7
 (24 2)  (934 242)  (934 242)  routing T_17_15.sp4_h_l_2 <X> T_17_15.lc_trk_g0_7
 (28 2)  (938 242)  (938 242)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 242)  (939 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (942 242)  (942 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (944 242)  (944 242)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (945 242)  (945 242)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.input_2_1
 (36 2)  (946 242)  (946 242)  LC_1 Logic Functioning bit
 (38 2)  (948 242)  (948 242)  LC_1 Logic Functioning bit
 (43 2)  (953 242)  (953 242)  LC_1 Logic Functioning bit
 (44 2)  (954 242)  (954 242)  LC_1 Logic Functioning bit
 (46 2)  (956 242)  (956 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (915 243)  (915 243)  routing T_17_15.sp4_h_l_37 <X> T_17_15.sp4_v_t_37
 (26 3)  (936 243)  (936 243)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 243)  (939 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (940 243)  (940 243)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (941 243)  (941 243)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (942 243)  (942 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (944 243)  (944 243)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.input_2_1
 (37 3)  (947 243)  (947 243)  LC_1 Logic Functioning bit
 (39 3)  (949 243)  (949 243)  LC_1 Logic Functioning bit
 (40 3)  (950 243)  (950 243)  LC_1 Logic Functioning bit
 (42 3)  (952 243)  (952 243)  LC_1 Logic Functioning bit
 (43 3)  (953 243)  (953 243)  LC_1 Logic Functioning bit
 (21 4)  (931 244)  (931 244)  routing T_17_15.sp4_h_r_19 <X> T_17_15.lc_trk_g1_3
 (22 4)  (932 244)  (932 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (933 244)  (933 244)  routing T_17_15.sp4_h_r_19 <X> T_17_15.lc_trk_g1_3
 (24 4)  (934 244)  (934 244)  routing T_17_15.sp4_h_r_19 <X> T_17_15.lc_trk_g1_3
 (25 4)  (935 244)  (935 244)  routing T_17_15.sp4_v_b_2 <X> T_17_15.lc_trk_g1_2
 (27 4)  (937 244)  (937 244)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (938 244)  (938 244)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 244)  (939 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (941 244)  (941 244)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (942 244)  (942 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 244)  (943 244)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (946 244)  (946 244)  LC_2 Logic Functioning bit
 (39 4)  (949 244)  (949 244)  LC_2 Logic Functioning bit
 (43 4)  (953 244)  (953 244)  LC_2 Logic Functioning bit
 (44 4)  (954 244)  (954 244)  LC_2 Logic Functioning bit
 (14 5)  (924 245)  (924 245)  routing T_17_15.sp4_h_r_0 <X> T_17_15.lc_trk_g1_0
 (15 5)  (925 245)  (925 245)  routing T_17_15.sp4_h_r_0 <X> T_17_15.lc_trk_g1_0
 (16 5)  (926 245)  (926 245)  routing T_17_15.sp4_h_r_0 <X> T_17_15.lc_trk_g1_0
 (17 5)  (927 245)  (927 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (931 245)  (931 245)  routing T_17_15.sp4_h_r_19 <X> T_17_15.lc_trk_g1_3
 (22 5)  (932 245)  (932 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (933 245)  (933 245)  routing T_17_15.sp4_v_b_2 <X> T_17_15.lc_trk_g1_2
 (26 5)  (936 245)  (936 245)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (937 245)  (937 245)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 245)  (939 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (942 245)  (942 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (943 245)  (943 245)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.input_2_2
 (35 5)  (945 245)  (945 245)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.input_2_2
 (36 5)  (946 245)  (946 245)  LC_2 Logic Functioning bit
 (37 5)  (947 245)  (947 245)  LC_2 Logic Functioning bit
 (38 5)  (948 245)  (948 245)  LC_2 Logic Functioning bit
 (42 5)  (952 245)  (952 245)  LC_2 Logic Functioning bit
 (43 5)  (953 245)  (953 245)  LC_2 Logic Functioning bit
 (51 5)  (961 245)  (961 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (913 246)  (913 246)  routing T_17_15.sp12_h_r_0 <X> T_17_15.sp12_v_t_23
 (6 6)  (916 246)  (916 246)  routing T_17_15.sp4_h_l_47 <X> T_17_15.sp4_v_t_38
 (9 6)  (919 246)  (919 246)  routing T_17_15.sp4_v_b_4 <X> T_17_15.sp4_h_l_41
 (12 6)  (922 246)  (922 246)  routing T_17_15.sp4_v_t_40 <X> T_17_15.sp4_h_l_40
 (14 6)  (924 246)  (924 246)  routing T_17_15.sp4_h_l_1 <X> T_17_15.lc_trk_g1_4
 (25 6)  (935 246)  (935 246)  routing T_17_15.wire_logic_cluster/lc_6/out <X> T_17_15.lc_trk_g1_6
 (26 6)  (936 246)  (936 246)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (938 246)  (938 246)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 246)  (939 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (942 246)  (942 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (944 246)  (944 246)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (946 246)  (946 246)  LC_3 Logic Functioning bit
 (38 6)  (948 246)  (948 246)  LC_3 Logic Functioning bit
 (43 6)  (953 246)  (953 246)  LC_3 Logic Functioning bit
 (44 6)  (954 246)  (954 246)  LC_3 Logic Functioning bit
 (52 6)  (962 246)  (962 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (913 247)  (913 247)  routing T_17_15.sp12_h_r_0 <X> T_17_15.sp12_v_t_23
 (9 7)  (919 247)  (919 247)  routing T_17_15.sp4_v_b_8 <X> T_17_15.sp4_v_t_41
 (10 7)  (920 247)  (920 247)  routing T_17_15.sp4_v_b_8 <X> T_17_15.sp4_v_t_41
 (11 7)  (921 247)  (921 247)  routing T_17_15.sp4_v_t_40 <X> T_17_15.sp4_h_l_40
 (15 7)  (925 247)  (925 247)  routing T_17_15.sp4_h_l_1 <X> T_17_15.lc_trk_g1_4
 (16 7)  (926 247)  (926 247)  routing T_17_15.sp4_h_l_1 <X> T_17_15.lc_trk_g1_4
 (17 7)  (927 247)  (927 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (932 247)  (932 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (936 247)  (936 247)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (938 247)  (938 247)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 247)  (939 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (940 247)  (940 247)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (941 247)  (941 247)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (942 247)  (942 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (946 247)  (946 247)  LC_3 Logic Functioning bit
 (38 7)  (948 247)  (948 247)  LC_3 Logic Functioning bit
 (40 7)  (950 247)  (950 247)  LC_3 Logic Functioning bit
 (42 7)  (952 247)  (952 247)  LC_3 Logic Functioning bit
 (43 7)  (953 247)  (953 247)  LC_3 Logic Functioning bit
 (8 8)  (918 248)  (918 248)  routing T_17_15.sp4_v_b_7 <X> T_17_15.sp4_h_r_7
 (9 8)  (919 248)  (919 248)  routing T_17_15.sp4_v_b_7 <X> T_17_15.sp4_h_r_7
 (17 8)  (927 248)  (927 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (932 248)  (932 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (933 248)  (933 248)  routing T_17_15.sp4_v_t_30 <X> T_17_15.lc_trk_g2_3
 (24 8)  (934 248)  (934 248)  routing T_17_15.sp4_v_t_30 <X> T_17_15.lc_trk_g2_3
 (28 8)  (938 248)  (938 248)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 248)  (939 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (942 248)  (942 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (944 248)  (944 248)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (39 8)  (949 248)  (949 248)  LC_4 Logic Functioning bit
 (44 8)  (954 248)  (954 248)  LC_4 Logic Functioning bit
 (47 8)  (957 248)  (957 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (18 9)  (928 249)  (928 249)  routing T_17_15.sp4_r_v_b_33 <X> T_17_15.lc_trk_g2_1
 (22 9)  (932 249)  (932 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (933 249)  (933 249)  routing T_17_15.sp4_h_l_15 <X> T_17_15.lc_trk_g2_2
 (24 9)  (934 249)  (934 249)  routing T_17_15.sp4_h_l_15 <X> T_17_15.lc_trk_g2_2
 (25 9)  (935 249)  (935 249)  routing T_17_15.sp4_h_l_15 <X> T_17_15.lc_trk_g2_2
 (26 9)  (936 249)  (936 249)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (937 249)  (937 249)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 249)  (939 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (941 249)  (941 249)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (942 249)  (942 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (943 249)  (943 249)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.input_2_4
 (35 9)  (945 249)  (945 249)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.input_2_4
 (36 9)  (946 249)  (946 249)  LC_4 Logic Functioning bit
 (38 9)  (948 249)  (948 249)  LC_4 Logic Functioning bit
 (43 9)  (953 249)  (953 249)  LC_4 Logic Functioning bit
 (13 10)  (923 250)  (923 250)  routing T_17_15.sp4_v_b_8 <X> T_17_15.sp4_v_t_45
 (15 10)  (925 250)  (925 250)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g2_5
 (16 10)  (926 250)  (926 250)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g2_5
 (17 10)  (927 250)  (927 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (928 250)  (928 250)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g2_5
 (21 10)  (931 250)  (931 250)  routing T_17_15.sp4_h_l_34 <X> T_17_15.lc_trk_g2_7
 (22 10)  (932 250)  (932 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (933 250)  (933 250)  routing T_17_15.sp4_h_l_34 <X> T_17_15.lc_trk_g2_7
 (24 10)  (934 250)  (934 250)  routing T_17_15.sp4_h_l_34 <X> T_17_15.lc_trk_g2_7
 (26 10)  (936 250)  (936 250)  routing T_17_15.lc_trk_g0_5 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (938 250)  (938 250)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 250)  (939 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (942 250)  (942 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (945 250)  (945 250)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.input_2_5
 (36 10)  (946 250)  (946 250)  LC_5 Logic Functioning bit
 (37 10)  (947 250)  (947 250)  LC_5 Logic Functioning bit
 (41 10)  (951 250)  (951 250)  LC_5 Logic Functioning bit
 (42 10)  (952 250)  (952 250)  LC_5 Logic Functioning bit
 (43 10)  (953 250)  (953 250)  LC_5 Logic Functioning bit
 (48 10)  (958 250)  (958 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (18 11)  (928 251)  (928 251)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g2_5
 (21 11)  (931 251)  (931 251)  routing T_17_15.sp4_h_l_34 <X> T_17_15.lc_trk_g2_7
 (29 11)  (939 251)  (939 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (940 251)  (940 251)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (942 251)  (942 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (945 251)  (945 251)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.input_2_5
 (36 11)  (946 251)  (946 251)  LC_5 Logic Functioning bit
 (37 11)  (947 251)  (947 251)  LC_5 Logic Functioning bit
 (39 11)  (949 251)  (949 251)  LC_5 Logic Functioning bit
 (40 11)  (950 251)  (950 251)  LC_5 Logic Functioning bit
 (41 11)  (951 251)  (951 251)  LC_5 Logic Functioning bit
 (42 11)  (952 251)  (952 251)  LC_5 Logic Functioning bit
 (43 11)  (953 251)  (953 251)  LC_5 Logic Functioning bit
 (28 12)  (938 252)  (938 252)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 252)  (939 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (942 252)  (942 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (944 252)  (944 252)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (946 252)  (946 252)  LC_6 Logic Functioning bit
 (37 12)  (947 252)  (947 252)  LC_6 Logic Functioning bit
 (38 12)  (948 252)  (948 252)  LC_6 Logic Functioning bit
 (39 12)  (949 252)  (949 252)  LC_6 Logic Functioning bit
 (41 12)  (951 252)  (951 252)  LC_6 Logic Functioning bit
 (43 12)  (953 252)  (953 252)  LC_6 Logic Functioning bit
 (4 13)  (914 253)  (914 253)  routing T_17_15.sp4_h_l_36 <X> T_17_15.sp4_h_r_9
 (6 13)  (916 253)  (916 253)  routing T_17_15.sp4_h_l_36 <X> T_17_15.sp4_h_r_9
 (14 13)  (924 253)  (924 253)  routing T_17_15.sp4_h_r_24 <X> T_17_15.lc_trk_g3_0
 (15 13)  (925 253)  (925 253)  routing T_17_15.sp4_h_r_24 <X> T_17_15.lc_trk_g3_0
 (16 13)  (926 253)  (926 253)  routing T_17_15.sp4_h_r_24 <X> T_17_15.lc_trk_g3_0
 (17 13)  (927 253)  (927 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (932 253)  (932 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (935 253)  (935 253)  routing T_17_15.sp4_r_v_b_42 <X> T_17_15.lc_trk_g3_2
 (26 13)  (936 253)  (936 253)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (937 253)  (937 253)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 253)  (939 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (940 253)  (940 253)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (946 253)  (946 253)  LC_6 Logic Functioning bit
 (38 13)  (948 253)  (948 253)  LC_6 Logic Functioning bit
 (7 14)  (917 254)  (917 254)  Column buffer control bit: LH_colbuf_cntl_7

 (8 15)  (918 255)  (918 255)  routing T_17_15.sp4_v_b_7 <X> T_17_15.sp4_v_t_47
 (10 15)  (920 255)  (920 255)  routing T_17_15.sp4_v_b_7 <X> T_17_15.sp4_v_t_47
 (12 15)  (922 255)  (922 255)  routing T_17_15.sp4_h_l_46 <X> T_17_15.sp4_v_t_46


LogicTile_18_15

 (25 0)  (989 240)  (989 240)  routing T_18_15.sp4_h_l_7 <X> T_18_15.lc_trk_g0_2
 (22 1)  (986 241)  (986 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (987 241)  (987 241)  routing T_18_15.sp4_h_l_7 <X> T_18_15.lc_trk_g0_2
 (24 1)  (988 241)  (988 241)  routing T_18_15.sp4_h_l_7 <X> T_18_15.lc_trk_g0_2
 (25 1)  (989 241)  (989 241)  routing T_18_15.sp4_h_l_7 <X> T_18_15.lc_trk_g0_2
 (0 2)  (964 242)  (964 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (965 242)  (965 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (966 242)  (966 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (976 242)  (976 242)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_l_39
 (0 3)  (964 243)  (964 243)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (11 3)  (975 243)  (975 243)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_l_39
 (1 4)  (965 244)  (965 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (965 245)  (965 245)  routing T_18_15.lc_trk_g0_2 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (15 5)  (979 245)  (979 245)  routing T_18_15.bot_op_0 <X> T_18_15.lc_trk_g1_0
 (17 5)  (981 245)  (981 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (13 6)  (977 246)  (977 246)  routing T_18_15.sp4_v_b_5 <X> T_18_15.sp4_v_t_40
 (14 6)  (978 246)  (978 246)  routing T_18_15.bnr_op_4 <X> T_18_15.lc_trk_g1_4
 (26 6)  (990 246)  (990 246)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (992 246)  (992 246)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 246)  (993 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (995 246)  (995 246)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (996 246)  (996 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (997 246)  (997 246)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (998 246)  (998 246)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (39 6)  (1003 246)  (1003 246)  LC_3 Logic Functioning bit
 (40 6)  (1004 246)  (1004 246)  LC_3 Logic Functioning bit
 (45 6)  (1009 246)  (1009 246)  LC_3 Logic Functioning bit
 (11 7)  (975 247)  (975 247)  routing T_18_15.sp4_h_r_9 <X> T_18_15.sp4_h_l_40
 (13 7)  (977 247)  (977 247)  routing T_18_15.sp4_h_r_9 <X> T_18_15.sp4_h_l_40
 (14 7)  (978 247)  (978 247)  routing T_18_15.bnr_op_4 <X> T_18_15.lc_trk_g1_4
 (17 7)  (981 247)  (981 247)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 7)  (991 247)  (991 247)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (993 247)  (993 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (994 247)  (994 247)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (996 247)  (996 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (998 247)  (998 247)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.input_2_3
 (38 7)  (1002 247)  (1002 247)  LC_3 Logic Functioning bit
 (39 7)  (1003 247)  (1003 247)  LC_3 Logic Functioning bit
 (44 7)  (1008 247)  (1008 247)  LC_3 Logic Functioning bit
 (51 7)  (1015 247)  (1015 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (989 248)  (989 248)  routing T_18_15.sp4_v_t_23 <X> T_18_15.lc_trk_g2_2
 (22 9)  (986 249)  (986 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (987 249)  (987 249)  routing T_18_15.sp4_v_t_23 <X> T_18_15.lc_trk_g2_2
 (25 9)  (989 249)  (989 249)  routing T_18_15.sp4_v_t_23 <X> T_18_15.lc_trk_g2_2
 (5 14)  (969 254)  (969 254)  routing T_18_15.sp4_v_t_38 <X> T_18_15.sp4_h_l_44
 (7 14)  (971 254)  (971 254)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (979 254)  (979 254)  routing T_18_15.sp12_v_t_2 <X> T_18_15.lc_trk_g3_5
 (17 14)  (981 254)  (981 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (982 254)  (982 254)  routing T_18_15.sp12_v_t_2 <X> T_18_15.lc_trk_g3_5
 (4 15)  (968 255)  (968 255)  routing T_18_15.sp4_v_t_38 <X> T_18_15.sp4_h_l_44
 (6 15)  (970 255)  (970 255)  routing T_18_15.sp4_v_t_38 <X> T_18_15.sp4_h_l_44
 (18 15)  (982 255)  (982 255)  routing T_18_15.sp12_v_t_2 <X> T_18_15.lc_trk_g3_5


RAM_Tile_19_15

 (7 1)  (1025 241)  (1025 241)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1018 242)  (1018 242)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_bram/ram/RCLK
 (1 2)  (1019 242)  (1019 242)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_bram/ram/RCLK
 (2 2)  (1020 242)  (1020 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/RCLK
 (0 3)  (1018 243)  (1018 243)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_bram/ram/RCLK
 (13 3)  (1031 243)  (1031 243)  routing T_19_15.sp4_v_b_9 <X> T_19_15.sp4_h_l_39
 (27 4)  (1045 244)  (1045 244)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.wire_bram/ram/WDATA_13
 (29 4)  (1047 244)  (1047 244)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_4 wire_bram/ram/WDATA_13
 (30 4)  (1048 244)  (1048 244)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.wire_bram/ram/WDATA_13
 (37 5)  (1055 245)  (1055 245)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_13 sp4_h_l_9
 (40 5)  (1058 245)  (1058 245)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_13 sp12_v_b_20
 (14 7)  (1032 247)  (1032 247)  routing T_19_15.sp4_r_v_b_28 <X> T_19_15.lc_trk_g1_4
 (17 7)  (1035 247)  (1035 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 8)  (1040 248)  (1040 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (1039 249)  (1039 249)  routing T_19_15.sp4_r_v_b_35 <X> T_19_15.lc_trk_g2_3
 (8 10)  (1026 250)  (1026 250)  routing T_19_15.sp4_v_t_36 <X> T_19_15.sp4_h_l_42
 (9 10)  (1027 250)  (1027 250)  routing T_19_15.sp4_v_t_36 <X> T_19_15.sp4_h_l_42
 (10 10)  (1028 250)  (1028 250)  routing T_19_15.sp4_v_t_36 <X> T_19_15.sp4_h_l_42
 (14 10)  (1032 250)  (1032 250)  routing T_19_15.sp4_v_b_28 <X> T_19_15.lc_trk_g2_4
 (16 11)  (1034 251)  (1034 251)  routing T_19_15.sp4_v_b_28 <X> T_19_15.lc_trk_g2_4
 (17 11)  (1035 251)  (1035 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (28 12)  (1046 252)  (1046 252)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_bram/ram/WDATA_9
 (29 12)  (1047 252)  (1047 252)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_9
 (39 12)  (1057 252)  (1057 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_9 sp4_v_b_44
 (30 13)  (1048 253)  (1048 253)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_bram/ram/WDATA_9
 (38 13)  (1056 253)  (1056 253)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_9 sp12_h_r_20
 (0 14)  (1018 254)  (1018 254)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_bram/ram/RE
 (1 14)  (1019 254)  (1019 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (5 14)  (1023 254)  (1023 254)  routing T_19_15.sp4_v_t_44 <X> T_19_15.sp4_h_l_44
 (7 14)  (1025 254)  (1025 254)  Column buffer control bit: MEMB_colbuf_cntl_7

 (1 15)  (1019 255)  (1019 255)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_bram/ram/RE
 (6 15)  (1024 255)  (1024 255)  routing T_19_15.sp4_v_t_44 <X> T_19_15.sp4_h_l_44


LogicTile_20_15

 (6 2)  (1066 242)  (1066 242)  routing T_20_15.sp4_h_l_42 <X> T_20_15.sp4_v_t_37
 (12 7)  (1072 247)  (1072 247)  routing T_20_15.sp4_h_l_40 <X> T_20_15.sp4_v_t_40
 (5 10)  (1065 250)  (1065 250)  routing T_20_15.sp4_v_b_6 <X> T_20_15.sp4_h_l_43
 (11 14)  (1071 254)  (1071 254)  routing T_20_15.sp4_h_l_43 <X> T_20_15.sp4_v_t_46
 (3 15)  (1063 255)  (1063 255)  routing T_20_15.sp12_h_l_22 <X> T_20_15.sp12_v_t_22


LogicTile_21_15



LogicTile_22_15



LogicTile_23_15



LogicTile_24_15



DSP_Tile_25_15



IpCon_Tile_0_14

 (36 0)  (36 224)  (36 224)  LC_0 Logic Functioning bit
 (37 0)  (37 224)  (37 224)  LC_0 Logic Functioning bit
 (42 0)  (42 224)  (42 224)  LC_0 Logic Functioning bit
 (43 0)  (43 224)  (43 224)  LC_0 Logic Functioning bit
 (50 0)  (50 224)  (50 224)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 225)  (36 225)  LC_0 Logic Functioning bit
 (37 1)  (37 225)  (37 225)  LC_0 Logic Functioning bit
 (42 1)  (42 225)  (42 225)  LC_0 Logic Functioning bit
 (43 1)  (43 225)  (43 225)  LC_0 Logic Functioning bit
 (36 2)  (36 226)  (36 226)  LC_1 Logic Functioning bit
 (37 2)  (37 226)  (37 226)  LC_1 Logic Functioning bit
 (42 2)  (42 226)  (42 226)  LC_1 Logic Functioning bit
 (43 2)  (43 226)  (43 226)  LC_1 Logic Functioning bit
 (50 2)  (50 226)  (50 226)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 227)  (36 227)  LC_1 Logic Functioning bit
 (37 3)  (37 227)  (37 227)  LC_1 Logic Functioning bit
 (42 3)  (42 227)  (42 227)  LC_1 Logic Functioning bit
 (43 3)  (43 227)  (43 227)  LC_1 Logic Functioning bit
 (36 4)  (36 228)  (36 228)  LC_2 Logic Functioning bit
 (37 4)  (37 228)  (37 228)  LC_2 Logic Functioning bit
 (42 4)  (42 228)  (42 228)  LC_2 Logic Functioning bit
 (43 4)  (43 228)  (43 228)  LC_2 Logic Functioning bit
 (50 4)  (50 228)  (50 228)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 229)  (36 229)  LC_2 Logic Functioning bit
 (37 5)  (37 229)  (37 229)  LC_2 Logic Functioning bit
 (42 5)  (42 229)  (42 229)  LC_2 Logic Functioning bit
 (43 5)  (43 229)  (43 229)  LC_2 Logic Functioning bit
 (36 6)  (36 230)  (36 230)  LC_3 Logic Functioning bit
 (37 6)  (37 230)  (37 230)  LC_3 Logic Functioning bit
 (42 6)  (42 230)  (42 230)  LC_3 Logic Functioning bit
 (43 6)  (43 230)  (43 230)  LC_3 Logic Functioning bit
 (50 6)  (50 230)  (50 230)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 231)  (36 231)  LC_3 Logic Functioning bit
 (37 7)  (37 231)  (37 231)  LC_3 Logic Functioning bit
 (42 7)  (42 231)  (42 231)  LC_3 Logic Functioning bit
 (43 7)  (43 231)  (43 231)  LC_3 Logic Functioning bit
 (36 8)  (36 232)  (36 232)  LC_4 Logic Functioning bit
 (37 8)  (37 232)  (37 232)  LC_4 Logic Functioning bit
 (42 8)  (42 232)  (42 232)  LC_4 Logic Functioning bit
 (43 8)  (43 232)  (43 232)  LC_4 Logic Functioning bit
 (50 8)  (50 232)  (50 232)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 233)  (36 233)  LC_4 Logic Functioning bit
 (37 9)  (37 233)  (37 233)  LC_4 Logic Functioning bit
 (42 9)  (42 233)  (42 233)  LC_4 Logic Functioning bit
 (43 9)  (43 233)  (43 233)  LC_4 Logic Functioning bit
 (36 10)  (36 234)  (36 234)  LC_5 Logic Functioning bit
 (37 10)  (37 234)  (37 234)  LC_5 Logic Functioning bit
 (42 10)  (42 234)  (42 234)  LC_5 Logic Functioning bit
 (43 10)  (43 234)  (43 234)  LC_5 Logic Functioning bit
 (50 10)  (50 234)  (50 234)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 235)  (36 235)  LC_5 Logic Functioning bit
 (37 11)  (37 235)  (37 235)  LC_5 Logic Functioning bit
 (42 11)  (42 235)  (42 235)  LC_5 Logic Functioning bit
 (43 11)  (43 235)  (43 235)  LC_5 Logic Functioning bit
 (36 12)  (36 236)  (36 236)  LC_6 Logic Functioning bit
 (37 12)  (37 236)  (37 236)  LC_6 Logic Functioning bit
 (42 12)  (42 236)  (42 236)  LC_6 Logic Functioning bit
 (43 12)  (43 236)  (43 236)  LC_6 Logic Functioning bit
 (50 12)  (50 236)  (50 236)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 237)  (36 237)  LC_6 Logic Functioning bit
 (37 13)  (37 237)  (37 237)  LC_6 Logic Functioning bit
 (42 13)  (42 237)  (42 237)  LC_6 Logic Functioning bit
 (43 13)  (43 237)  (43 237)  LC_6 Logic Functioning bit
 (36 14)  (36 238)  (36 238)  LC_7 Logic Functioning bit
 (37 14)  (37 238)  (37 238)  LC_7 Logic Functioning bit
 (42 14)  (42 238)  (42 238)  LC_7 Logic Functioning bit
 (43 14)  (43 238)  (43 238)  LC_7 Logic Functioning bit
 (50 14)  (50 238)  (50 238)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 239)  (36 239)  LC_7 Logic Functioning bit
 (37 15)  (37 239)  (37 239)  LC_7 Logic Functioning bit
 (42 15)  (42 239)  (42 239)  LC_7 Logic Functioning bit
 (43 15)  (43 239)  (43 239)  LC_7 Logic Functioning bit


LogicTile_1_14



LogicTile_2_14



LogicTile_3_14



LogicTile_4_14



LogicTile_5_14



RAM_Tile_6_14



LogicTile_7_14



LogicTile_8_14



LogicTile_9_14



LogicTile_10_14



LogicTile_11_14



LogicTile_12_14



LogicTile_13_14

 (21 0)  (715 224)  (715 224)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g0_3
 (22 0)  (716 224)  (716 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (721 224)  (721 224)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (722 224)  (722 224)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 224)  (723 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (725 224)  (725 224)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (726 224)  (726 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (727 224)  (727 224)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (730 224)  (730 224)  LC_0 Logic Functioning bit
 (37 0)  (731 224)  (731 224)  LC_0 Logic Functioning bit
 (38 0)  (732 224)  (732 224)  LC_0 Logic Functioning bit
 (39 0)  (733 224)  (733 224)  LC_0 Logic Functioning bit
 (44 0)  (738 224)  (738 224)  LC_0 Logic Functioning bit
 (45 0)  (739 224)  (739 224)  LC_0 Logic Functioning bit
 (27 1)  (721 225)  (721 225)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (722 225)  (722 225)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 225)  (723 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (731 225)  (731 225)  LC_0 Logic Functioning bit
 (39 1)  (733 225)  (733 225)  LC_0 Logic Functioning bit
 (50 1)  (744 225)  (744 225)  Carry_In_Mux bit 

 (0 2)  (694 226)  (694 226)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (695 226)  (695 226)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (696 226)  (696 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (711 226)  (711 226)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (712 226)  (712 226)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g0_5
 (26 2)  (720 226)  (720 226)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (721 226)  (721 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (722 226)  (722 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 226)  (723 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (726 226)  (726 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (44 2)  (738 226)  (738 226)  LC_1 Logic Functioning bit
 (45 2)  (739 226)  (739 226)  LC_1 Logic Functioning bit
 (0 3)  (694 227)  (694 227)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (28 3)  (722 227)  (722 227)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 227)  (723 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (726 227)  (726 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (727 227)  (727 227)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.input_2_1
 (39 3)  (733 227)  (733 227)  LC_1 Logic Functioning bit
 (42 3)  (736 227)  (736 227)  LC_1 Logic Functioning bit
 (26 4)  (720 228)  (720 228)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (721 228)  (721 228)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (722 228)  (722 228)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 228)  (723 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (726 228)  (726 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (735 228)  (735 228)  LC_2 Logic Functioning bit
 (44 4)  (738 228)  (738 228)  LC_2 Logic Functioning bit
 (45 4)  (739 228)  (739 228)  LC_2 Logic Functioning bit
 (27 5)  (721 229)  (721 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (722 229)  (722 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 229)  (723 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (724 229)  (724 229)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (726 229)  (726 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (727 229)  (727 229)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.input_2_2
 (34 5)  (728 229)  (728 229)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.input_2_2
 (39 5)  (733 229)  (733 229)  LC_2 Logic Functioning bit
 (51 5)  (745 229)  (745 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (708 230)  (708 230)  routing T_13_14.wire_logic_cluster/lc_4/out <X> T_13_14.lc_trk_g1_4
 (26 6)  (720 230)  (720 230)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (721 230)  (721 230)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (722 230)  (722 230)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 230)  (723 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (726 230)  (726 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (44 6)  (738 230)  (738 230)  LC_3 Logic Functioning bit
 (45 6)  (739 230)  (739 230)  LC_3 Logic Functioning bit
 (10 7)  (704 231)  (704 231)  routing T_13_14.sp4_h_l_46 <X> T_13_14.sp4_v_t_41
 (17 7)  (711 231)  (711 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (722 231)  (722 231)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 231)  (723 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (726 231)  (726 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (729 231)  (729 231)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.input_2_3
 (39 7)  (733 231)  (733 231)  LC_3 Logic Functioning bit
 (42 7)  (736 231)  (736 231)  LC_3 Logic Functioning bit
 (17 8)  (711 232)  (711 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (712 232)  (712 232)  routing T_13_14.wire_logic_cluster/lc_1/out <X> T_13_14.lc_trk_g2_1
 (26 8)  (720 232)  (720 232)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (721 232)  (721 232)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (723 232)  (723 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (724 232)  (724 232)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (726 232)  (726 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (41 8)  (735 232)  (735 232)  LC_4 Logic Functioning bit
 (44 8)  (738 232)  (738 232)  LC_4 Logic Functioning bit
 (45 8)  (739 232)  (739 232)  LC_4 Logic Functioning bit
 (27 9)  (721 233)  (721 233)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (722 233)  (722 233)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 233)  (723 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (726 233)  (726 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (727 233)  (727 233)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.input_2_4
 (34 9)  (728 233)  (728 233)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.input_2_4
 (39 9)  (733 233)  (733 233)  LC_4 Logic Functioning bit
 (4 10)  (698 234)  (698 234)  routing T_13_14.sp4_h_r_6 <X> T_13_14.sp4_v_t_43
 (15 10)  (709 234)  (709 234)  routing T_13_14.sp4_h_l_16 <X> T_13_14.lc_trk_g2_5
 (16 10)  (710 234)  (710 234)  routing T_13_14.sp4_h_l_16 <X> T_13_14.lc_trk_g2_5
 (17 10)  (711 234)  (711 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (715 234)  (715 234)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g2_7
 (22 10)  (716 234)  (716 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (720 234)  (720 234)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (721 234)  (721 234)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (722 234)  (722 234)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 234)  (723 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (726 234)  (726 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (729 234)  (729 234)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.input_2_5
 (44 10)  (738 234)  (738 234)  LC_5 Logic Functioning bit
 (45 10)  (739 234)  (739 234)  LC_5 Logic Functioning bit
 (5 11)  (699 235)  (699 235)  routing T_13_14.sp4_h_r_6 <X> T_13_14.sp4_v_t_43
 (8 11)  (702 235)  (702 235)  routing T_13_14.sp4_h_r_1 <X> T_13_14.sp4_v_t_42
 (9 11)  (703 235)  (703 235)  routing T_13_14.sp4_h_r_1 <X> T_13_14.sp4_v_t_42
 (10 11)  (704 235)  (704 235)  routing T_13_14.sp4_h_r_1 <X> T_13_14.sp4_v_t_42
 (18 11)  (712 235)  (712 235)  routing T_13_14.sp4_h_l_16 <X> T_13_14.lc_trk_g2_5
 (28 11)  (722 235)  (722 235)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 235)  (723 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (726 235)  (726 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (39 11)  (733 235)  (733 235)  LC_5 Logic Functioning bit
 (42 11)  (736 235)  (736 235)  LC_5 Logic Functioning bit
 (5 12)  (699 236)  (699 236)  routing T_13_14.sp4_v_t_44 <X> T_13_14.sp4_h_r_9
 (14 12)  (708 236)  (708 236)  routing T_13_14.wire_logic_cluster/lc_0/out <X> T_13_14.lc_trk_g3_0
 (15 12)  (709 236)  (709 236)  routing T_13_14.rgt_op_1 <X> T_13_14.lc_trk_g3_1
 (17 12)  (711 236)  (711 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (712 236)  (712 236)  routing T_13_14.rgt_op_1 <X> T_13_14.lc_trk_g3_1
 (25 12)  (719 236)  (719 236)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g3_2
 (26 12)  (720 236)  (720 236)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (722 236)  (722 236)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 236)  (723 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (724 236)  (724 236)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (726 236)  (726 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (730 236)  (730 236)  LC_6 Logic Functioning bit
 (38 12)  (732 236)  (732 236)  LC_6 Logic Functioning bit
 (44 12)  (738 236)  (738 236)  LC_6 Logic Functioning bit
 (45 12)  (739 236)  (739 236)  LC_6 Logic Functioning bit
 (17 13)  (711 237)  (711 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (716 237)  (716 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (720 237)  (720 237)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (721 237)  (721 237)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (722 237)  (722 237)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 237)  (723 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (731 237)  (731 237)  LC_6 Logic Functioning bit
 (39 13)  (733 237)  (733 237)  LC_6 Logic Functioning bit
 (46 13)  (740 237)  (740 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (747 237)  (747 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (7 14)  (701 238)  (701 238)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (709 238)  (709 238)  routing T_13_14.sp4_h_l_16 <X> T_13_14.lc_trk_g3_5
 (16 14)  (710 238)  (710 238)  routing T_13_14.sp4_h_l_16 <X> T_13_14.lc_trk_g3_5
 (17 14)  (711 238)  (711 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (716 238)  (716 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (717 238)  (717 238)  routing T_13_14.sp4_v_b_47 <X> T_13_14.lc_trk_g3_7
 (24 14)  (718 238)  (718 238)  routing T_13_14.sp4_v_b_47 <X> T_13_14.lc_trk_g3_7
 (26 14)  (720 238)  (720 238)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (721 238)  (721 238)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (722 238)  (722 238)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 238)  (723 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (726 238)  (726 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (729 238)  (729 238)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.input_2_7
 (44 14)  (738 238)  (738 238)  LC_7 Logic Functioning bit
 (45 14)  (739 238)  (739 238)  LC_7 Logic Functioning bit
 (11 15)  (705 239)  (705 239)  routing T_13_14.sp4_h_r_3 <X> T_13_14.sp4_h_l_46
 (13 15)  (707 239)  (707 239)  routing T_13_14.sp4_h_r_3 <X> T_13_14.sp4_h_l_46
 (18 15)  (712 239)  (712 239)  routing T_13_14.sp4_h_l_16 <X> T_13_14.lc_trk_g3_5
 (28 15)  (722 239)  (722 239)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (723 239)  (723 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (726 239)  (726 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (727 239)  (727 239)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.input_2_7
 (35 15)  (729 239)  (729 239)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.input_2_7
 (39 15)  (733 239)  (733 239)  LC_7 Logic Functioning bit
 (42 15)  (736 239)  (736 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (15 0)  (763 224)  (763 224)  routing T_14_14.top_op_1 <X> T_14_14.lc_trk_g0_1
 (17 0)  (765 224)  (765 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (27 0)  (775 224)  (775 224)  routing T_14_14.lc_trk_g1_0 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 224)  (777 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (780 224)  (780 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (781 224)  (781 224)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (784 224)  (784 224)  LC_0 Logic Functioning bit
 (38 0)  (786 224)  (786 224)  LC_0 Logic Functioning bit
 (40 0)  (788 224)  (788 224)  LC_0 Logic Functioning bit
 (41 0)  (789 224)  (789 224)  LC_0 Logic Functioning bit
 (43 0)  (791 224)  (791 224)  LC_0 Logic Functioning bit
 (14 1)  (762 225)  (762 225)  routing T_14_14.top_op_0 <X> T_14_14.lc_trk_g0_0
 (15 1)  (763 225)  (763 225)  routing T_14_14.top_op_0 <X> T_14_14.lc_trk_g0_0
 (17 1)  (765 225)  (765 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (766 225)  (766 225)  routing T_14_14.top_op_1 <X> T_14_14.lc_trk_g0_1
 (29 1)  (777 225)  (777 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (780 225)  (780 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (781 225)  (781 225)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.input_2_0
 (34 1)  (782 225)  (782 225)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.input_2_0
 (36 1)  (784 225)  (784 225)  LC_0 Logic Functioning bit
 (38 1)  (786 225)  (786 225)  LC_0 Logic Functioning bit
 (40 1)  (788 225)  (788 225)  LC_0 Logic Functioning bit
 (41 1)  (789 225)  (789 225)  LC_0 Logic Functioning bit
 (42 1)  (790 225)  (790 225)  LC_0 Logic Functioning bit
 (48 1)  (796 225)  (796 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (748 226)  (748 226)  routing T_14_14.glb_netwk_7 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (749 226)  (749 226)  routing T_14_14.glb_netwk_7 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (750 226)  (750 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (763 226)  (763 226)  routing T_14_14.top_op_5 <X> T_14_14.lc_trk_g0_5
 (17 2)  (765 226)  (765 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (775 226)  (775 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (776 226)  (776 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 226)  (777 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (778 226)  (778 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (779 226)  (779 226)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (780 226)  (780 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 226)  (781 226)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (783 226)  (783 226)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_1
 (36 2)  (784 226)  (784 226)  LC_1 Logic Functioning bit
 (45 2)  (793 226)  (793 226)  LC_1 Logic Functioning bit
 (46 2)  (794 226)  (794 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (748 227)  (748 227)  routing T_14_14.glb_netwk_7 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (18 3)  (766 227)  (766 227)  routing T_14_14.top_op_5 <X> T_14_14.lc_trk_g0_5
 (26 3)  (774 227)  (774 227)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (776 227)  (776 227)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 227)  (777 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (778 227)  (778 227)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (780 227)  (780 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (781 227)  (781 227)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_1
 (35 3)  (783 227)  (783 227)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_1
 (51 3)  (799 227)  (799 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (749 228)  (749 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (762 228)  (762 228)  routing T_14_14.lft_op_0 <X> T_14_14.lc_trk_g1_0
 (15 4)  (763 228)  (763 228)  routing T_14_14.lft_op_1 <X> T_14_14.lc_trk_g1_1
 (17 4)  (765 228)  (765 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (766 228)  (766 228)  routing T_14_14.lft_op_1 <X> T_14_14.lc_trk_g1_1
 (22 4)  (770 228)  (770 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (771 228)  (771 228)  routing T_14_14.sp4_h_r_3 <X> T_14_14.lc_trk_g1_3
 (24 4)  (772 228)  (772 228)  routing T_14_14.sp4_h_r_3 <X> T_14_14.lc_trk_g1_3
 (29 4)  (777 228)  (777 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (780 228)  (780 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (781 228)  (781 228)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (784 228)  (784 228)  LC_2 Logic Functioning bit
 (37 4)  (785 228)  (785 228)  LC_2 Logic Functioning bit
 (40 4)  (788 228)  (788 228)  LC_2 Logic Functioning bit
 (41 4)  (789 228)  (789 228)  LC_2 Logic Functioning bit
 (42 4)  (790 228)  (790 228)  LC_2 Logic Functioning bit
 (43 4)  (791 228)  (791 228)  LC_2 Logic Functioning bit
 (0 5)  (748 229)  (748 229)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 5)  (749 229)  (749 229)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (15 5)  (763 229)  (763 229)  routing T_14_14.lft_op_0 <X> T_14_14.lc_trk_g1_0
 (17 5)  (765 229)  (765 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (769 229)  (769 229)  routing T_14_14.sp4_h_r_3 <X> T_14_14.lc_trk_g1_3
 (27 5)  (775 229)  (775 229)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (776 229)  (776 229)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 229)  (777 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (780 229)  (780 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (782 229)  (782 229)  routing T_14_14.lc_trk_g1_1 <X> T_14_14.input_2_2
 (36 5)  (784 229)  (784 229)  LC_2 Logic Functioning bit
 (37 5)  (785 229)  (785 229)  LC_2 Logic Functioning bit
 (41 5)  (789 229)  (789 229)  LC_2 Logic Functioning bit
 (43 5)  (791 229)  (791 229)  LC_2 Logic Functioning bit
 (51 5)  (799 229)  (799 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (763 230)  (763 230)  routing T_14_14.lft_op_5 <X> T_14_14.lc_trk_g1_5
 (17 6)  (765 230)  (765 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (766 230)  (766 230)  routing T_14_14.lft_op_5 <X> T_14_14.lc_trk_g1_5
 (17 8)  (765 232)  (765 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (766 232)  (766 232)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g2_1
 (21 8)  (769 232)  (769 232)  routing T_14_14.sp4_h_r_35 <X> T_14_14.lc_trk_g2_3
 (22 8)  (770 232)  (770 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (771 232)  (771 232)  routing T_14_14.sp4_h_r_35 <X> T_14_14.lc_trk_g2_3
 (24 8)  (772 232)  (772 232)  routing T_14_14.sp4_h_r_35 <X> T_14_14.lc_trk_g2_3
 (21 10)  (769 234)  (769 234)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g2_7
 (22 10)  (770 234)  (770 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (771 234)  (771 234)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g2_7
 (24 10)  (772 234)  (772 234)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g2_7
 (14 11)  (762 235)  (762 235)  routing T_14_14.sp4_r_v_b_36 <X> T_14_14.lc_trk_g2_4
 (17 11)  (765 235)  (765 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (769 235)  (769 235)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g2_7
 (15 12)  (763 236)  (763 236)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g3_1
 (16 12)  (764 236)  (764 236)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g3_1
 (17 12)  (765 236)  (765 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (766 236)  (766 236)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g3_1
 (26 12)  (774 236)  (774 236)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (776 236)  (776 236)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 236)  (777 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (779 236)  (779 236)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (780 236)  (780 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (784 236)  (784 236)  LC_6 Logic Functioning bit
 (37 12)  (785 236)  (785 236)  LC_6 Logic Functioning bit
 (38 12)  (786 236)  (786 236)  LC_6 Logic Functioning bit
 (39 12)  (787 236)  (787 236)  LC_6 Logic Functioning bit
 (41 12)  (789 236)  (789 236)  LC_6 Logic Functioning bit
 (43 12)  (791 236)  (791 236)  LC_6 Logic Functioning bit
 (18 13)  (766 237)  (766 237)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g3_1
 (27 13)  (775 237)  (775 237)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 237)  (777 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (785 237)  (785 237)  LC_6 Logic Functioning bit
 (39 13)  (787 237)  (787 237)  LC_6 Logic Functioning bit
 (46 13)  (794 237)  (794 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (3 14)  (751 238)  (751 238)  routing T_14_14.sp12_h_r_1 <X> T_14_14.sp12_v_t_22
 (7 14)  (755 238)  (755 238)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (770 238)  (770 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (3 15)  (751 239)  (751 239)  routing T_14_14.sp12_h_r_1 <X> T_14_14.sp12_v_t_22


LogicTile_15_14

 (12 0)  (814 224)  (814 224)  routing T_15_14.sp4_v_t_39 <X> T_15_14.sp4_h_r_2
 (29 0)  (831 224)  (831 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 224)  (832 224)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (834 224)  (834 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 224)  (835 224)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (838 224)  (838 224)  LC_0 Logic Functioning bit
 (38 0)  (840 224)  (840 224)  LC_0 Logic Functioning bit
 (41 0)  (843 224)  (843 224)  LC_0 Logic Functioning bit
 (14 1)  (816 225)  (816 225)  routing T_15_14.top_op_0 <X> T_15_14.lc_trk_g0_0
 (15 1)  (817 225)  (817 225)  routing T_15_14.top_op_0 <X> T_15_14.lc_trk_g0_0
 (17 1)  (819 225)  (819 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (824 225)  (824 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (826 225)  (826 225)  routing T_15_14.top_op_2 <X> T_15_14.lc_trk_g0_2
 (25 1)  (827 225)  (827 225)  routing T_15_14.top_op_2 <X> T_15_14.lc_trk_g0_2
 (29 1)  (831 225)  (831 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (832 225)  (832 225)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (833 225)  (833 225)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (834 225)  (834 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (837 225)  (837 225)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.input_2_0
 (36 1)  (838 225)  (838 225)  LC_0 Logic Functioning bit
 (38 1)  (840 225)  (840 225)  LC_0 Logic Functioning bit
 (41 1)  (843 225)  (843 225)  LC_0 Logic Functioning bit
 (43 1)  (845 225)  (845 225)  LC_0 Logic Functioning bit
 (21 2)  (823 226)  (823 226)  routing T_15_14.sp4_v_b_15 <X> T_15_14.lc_trk_g0_7
 (22 2)  (824 226)  (824 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (825 226)  (825 226)  routing T_15_14.sp4_v_b_15 <X> T_15_14.lc_trk_g0_7
 (25 2)  (827 226)  (827 226)  routing T_15_14.sp4_h_l_11 <X> T_15_14.lc_trk_g0_6
 (28 2)  (830 226)  (830 226)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 226)  (831 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (833 226)  (833 226)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 226)  (834 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 226)  (835 226)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (838 226)  (838 226)  LC_1 Logic Functioning bit
 (38 2)  (840 226)  (840 226)  LC_1 Logic Functioning bit
 (41 2)  (843 226)  (843 226)  LC_1 Logic Functioning bit
 (43 2)  (845 226)  (845 226)  LC_1 Logic Functioning bit
 (21 3)  (823 227)  (823 227)  routing T_15_14.sp4_v_b_15 <X> T_15_14.lc_trk_g0_7
 (22 3)  (824 227)  (824 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (825 227)  (825 227)  routing T_15_14.sp4_h_l_11 <X> T_15_14.lc_trk_g0_6
 (24 3)  (826 227)  (826 227)  routing T_15_14.sp4_h_l_11 <X> T_15_14.lc_trk_g0_6
 (25 3)  (827 227)  (827 227)  routing T_15_14.sp4_h_l_11 <X> T_15_14.lc_trk_g0_6
 (27 3)  (829 227)  (829 227)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (830 227)  (830 227)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 227)  (831 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (832 227)  (832 227)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (838 227)  (838 227)  LC_1 Logic Functioning bit
 (38 3)  (840 227)  (840 227)  LC_1 Logic Functioning bit
 (40 3)  (842 227)  (842 227)  LC_1 Logic Functioning bit
 (41 3)  (843 227)  (843 227)  LC_1 Logic Functioning bit
 (42 3)  (844 227)  (844 227)  LC_1 Logic Functioning bit
 (43 3)  (845 227)  (845 227)  LC_1 Logic Functioning bit
 (48 3)  (850 227)  (850 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (25 4)  (827 228)  (827 228)  routing T_15_14.sp4_h_r_10 <X> T_15_14.lc_trk_g1_2
 (26 4)  (828 228)  (828 228)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (32 4)  (834 228)  (834 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (836 228)  (836 228)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (838 228)  (838 228)  LC_2 Logic Functioning bit
 (38 4)  (840 228)  (840 228)  LC_2 Logic Functioning bit
 (40 4)  (842 228)  (842 228)  LC_2 Logic Functioning bit
 (41 4)  (843 228)  (843 228)  LC_2 Logic Functioning bit
 (42 4)  (844 228)  (844 228)  LC_2 Logic Functioning bit
 (43 4)  (845 228)  (845 228)  LC_2 Logic Functioning bit
 (22 5)  (824 229)  (824 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (825 229)  (825 229)  routing T_15_14.sp4_h_r_10 <X> T_15_14.lc_trk_g1_2
 (24 5)  (826 229)  (826 229)  routing T_15_14.sp4_h_r_10 <X> T_15_14.lc_trk_g1_2
 (28 5)  (830 229)  (830 229)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 229)  (831 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (833 229)  (833 229)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (839 229)  (839 229)  LC_2 Logic Functioning bit
 (39 5)  (841 229)  (841 229)  LC_2 Logic Functioning bit
 (40 5)  (842 229)  (842 229)  LC_2 Logic Functioning bit
 (41 5)  (843 229)  (843 229)  LC_2 Logic Functioning bit
 (42 5)  (844 229)  (844 229)  LC_2 Logic Functioning bit
 (43 5)  (845 229)  (845 229)  LC_2 Logic Functioning bit
 (53 5)  (855 229)  (855 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (9 6)  (811 230)  (811 230)  routing T_15_14.sp4_h_r_1 <X> T_15_14.sp4_h_l_41
 (10 6)  (812 230)  (812 230)  routing T_15_14.sp4_h_r_1 <X> T_15_14.sp4_h_l_41
 (12 6)  (814 230)  (814 230)  routing T_15_14.sp4_v_t_40 <X> T_15_14.sp4_h_l_40
 (21 6)  (823 230)  (823 230)  routing T_15_14.sp4_v_b_15 <X> T_15_14.lc_trk_g1_7
 (22 6)  (824 230)  (824 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (825 230)  (825 230)  routing T_15_14.sp4_v_b_15 <X> T_15_14.lc_trk_g1_7
 (11 7)  (813 231)  (813 231)  routing T_15_14.sp4_v_t_40 <X> T_15_14.sp4_h_l_40
 (21 7)  (823 231)  (823 231)  routing T_15_14.sp4_v_b_15 <X> T_15_14.lc_trk_g1_7
 (15 8)  (817 232)  (817 232)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g2_1
 (16 8)  (818 232)  (818 232)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g2_1
 (17 8)  (819 232)  (819 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (820 232)  (820 232)  routing T_15_14.sp4_h_r_33 <X> T_15_14.lc_trk_g2_1
 (22 8)  (824 232)  (824 232)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (826 232)  (826 232)  routing T_15_14.tnr_op_3 <X> T_15_14.lc_trk_g2_3
 (25 8)  (827 232)  (827 232)  routing T_15_14.wire_logic_cluster/lc_2/out <X> T_15_14.lc_trk_g2_2
 (26 8)  (828 232)  (828 232)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (830 232)  (830 232)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 232)  (831 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (833 232)  (833 232)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 232)  (834 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 232)  (835 232)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (836 232)  (836 232)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (837 232)  (837 232)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.input_2_4
 (36 8)  (838 232)  (838 232)  LC_4 Logic Functioning bit
 (38 8)  (840 232)  (840 232)  LC_4 Logic Functioning bit
 (39 8)  (841 232)  (841 232)  LC_4 Logic Functioning bit
 (40 8)  (842 232)  (842 232)  LC_4 Logic Functioning bit
 (41 8)  (843 232)  (843 232)  LC_4 Logic Functioning bit
 (43 8)  (845 232)  (845 232)  LC_4 Logic Functioning bit
 (22 9)  (824 233)  (824 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (828 233)  (828 233)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 233)  (831 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (833 233)  (833 233)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (834 233)  (834 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (836 233)  (836 233)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.input_2_4
 (35 9)  (837 233)  (837 233)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.input_2_4
 (37 9)  (839 233)  (839 233)  LC_4 Logic Functioning bit
 (38 9)  (840 233)  (840 233)  LC_4 Logic Functioning bit
 (39 9)  (841 233)  (841 233)  LC_4 Logic Functioning bit
 (40 9)  (842 233)  (842 233)  LC_4 Logic Functioning bit
 (41 9)  (843 233)  (843 233)  LC_4 Logic Functioning bit
 (53 9)  (855 233)  (855 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (11 10)  (813 234)  (813 234)  routing T_15_14.sp4_v_b_0 <X> T_15_14.sp4_v_t_45
 (13 10)  (815 234)  (815 234)  routing T_15_14.sp4_v_b_0 <X> T_15_14.sp4_v_t_45
 (14 10)  (816 234)  (816 234)  routing T_15_14.sp4_h_r_36 <X> T_15_14.lc_trk_g2_4
 (15 11)  (817 235)  (817 235)  routing T_15_14.sp4_h_r_36 <X> T_15_14.lc_trk_g2_4
 (16 11)  (818 235)  (818 235)  routing T_15_14.sp4_h_r_36 <X> T_15_14.lc_trk_g2_4
 (17 11)  (819 235)  (819 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 12)  (829 236)  (829 236)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (831 236)  (831 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (833 236)  (833 236)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 236)  (834 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (839 236)  (839 236)  LC_6 Logic Functioning bit
 (39 12)  (841 236)  (841 236)  LC_6 Logic Functioning bit
 (40 12)  (842 236)  (842 236)  LC_6 Logic Functioning bit
 (41 12)  (843 236)  (843 236)  LC_6 Logic Functioning bit
 (42 12)  (844 236)  (844 236)  LC_6 Logic Functioning bit
 (43 12)  (845 236)  (845 236)  LC_6 Logic Functioning bit
 (51 12)  (853 236)  (853 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (816 237)  (816 237)  routing T_15_14.sp4_r_v_b_40 <X> T_15_14.lc_trk_g3_0
 (17 13)  (819 237)  (819 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (30 13)  (832 237)  (832 237)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (833 237)  (833 237)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (37 13)  (839 237)  (839 237)  LC_6 Logic Functioning bit
 (39 13)  (841 237)  (841 237)  LC_6 Logic Functioning bit
 (40 13)  (842 237)  (842 237)  LC_6 Logic Functioning bit
 (41 13)  (843 237)  (843 237)  LC_6 Logic Functioning bit
 (42 13)  (844 237)  (844 237)  LC_6 Logic Functioning bit
 (43 13)  (845 237)  (845 237)  LC_6 Logic Functioning bit
 (48 13)  (850 237)  (850 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (10 14)  (812 238)  (812 238)  routing T_15_14.sp4_v_b_5 <X> T_15_14.sp4_h_l_47
 (22 15)  (824 239)  (824 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (827 239)  (827 239)  routing T_15_14.sp4_r_v_b_46 <X> T_15_14.lc_trk_g3_6


LogicTile_16_14

 (26 0)  (882 224)  (882 224)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (885 224)  (885 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (886 224)  (886 224)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (887 224)  (887 224)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (888 224)  (888 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (889 224)  (889 224)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (892 224)  (892 224)  LC_0 Logic Functioning bit
 (38 0)  (894 224)  (894 224)  LC_0 Logic Functioning bit
 (40 0)  (896 224)  (896 224)  LC_0 Logic Functioning bit
 (41 0)  (897 224)  (897 224)  LC_0 Logic Functioning bit
 (42 0)  (898 224)  (898 224)  LC_0 Logic Functioning bit
 (43 0)  (899 224)  (899 224)  LC_0 Logic Functioning bit
 (28 1)  (884 225)  (884 225)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 225)  (885 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (887 225)  (887 225)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (40 1)  (896 225)  (896 225)  LC_0 Logic Functioning bit
 (41 1)  (897 225)  (897 225)  LC_0 Logic Functioning bit
 (42 1)  (898 225)  (898 225)  LC_0 Logic Functioning bit
 (43 1)  (899 225)  (899 225)  LC_0 Logic Functioning bit
 (17 2)  (873 226)  (873 226)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (874 226)  (874 226)  routing T_16_14.wire_logic_cluster/lc_5/out <X> T_16_14.lc_trk_g0_5
 (12 4)  (868 228)  (868 228)  routing T_16_14.sp4_v_t_40 <X> T_16_14.sp4_h_r_5
 (15 4)  (871 228)  (871 228)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g1_1
 (16 4)  (872 228)  (872 228)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g1_1
 (17 4)  (873 228)  (873 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (874 228)  (874 228)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g1_1
 (15 6)  (871 230)  (871 230)  routing T_16_14.sp4_h_r_5 <X> T_16_14.lc_trk_g1_5
 (16 6)  (872 230)  (872 230)  routing T_16_14.sp4_h_r_5 <X> T_16_14.lc_trk_g1_5
 (17 6)  (873 230)  (873 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (25 6)  (881 230)  (881 230)  routing T_16_14.wire_logic_cluster/lc_6/out <X> T_16_14.lc_trk_g1_6
 (28 6)  (884 230)  (884 230)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 230)  (885 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (886 230)  (886 230)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (888 230)  (888 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (890 230)  (890 230)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (891 230)  (891 230)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_3
 (36 6)  (892 230)  (892 230)  LC_3 Logic Functioning bit
 (37 6)  (893 230)  (893 230)  LC_3 Logic Functioning bit
 (38 6)  (894 230)  (894 230)  LC_3 Logic Functioning bit
 (39 6)  (895 230)  (895 230)  LC_3 Logic Functioning bit
 (40 6)  (896 230)  (896 230)  LC_3 Logic Functioning bit
 (41 6)  (897 230)  (897 230)  LC_3 Logic Functioning bit
 (42 6)  (898 230)  (898 230)  LC_3 Logic Functioning bit
 (18 7)  (874 231)  (874 231)  routing T_16_14.sp4_h_r_5 <X> T_16_14.lc_trk_g1_5
 (22 7)  (878 231)  (878 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (884 231)  (884 231)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 231)  (885 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (888 231)  (888 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (889 231)  (889 231)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_3
 (34 7)  (890 231)  (890 231)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_3
 (35 7)  (891 231)  (891 231)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_3
 (37 7)  (893 231)  (893 231)  LC_3 Logic Functioning bit
 (39 7)  (895 231)  (895 231)  LC_3 Logic Functioning bit
 (47 7)  (903 231)  (903 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (16 8)  (872 232)  (872 232)  routing T_16_14.sp4_v_b_33 <X> T_16_14.lc_trk_g2_1
 (17 8)  (873 232)  (873 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (874 232)  (874 232)  routing T_16_14.sp4_v_b_33 <X> T_16_14.lc_trk_g2_1
 (27 8)  (883 232)  (883 232)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 232)  (885 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (886 232)  (886 232)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (887 232)  (887 232)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 232)  (888 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (889 232)  (889 232)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (891 232)  (891 232)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.input_2_4
 (36 8)  (892 232)  (892 232)  LC_4 Logic Functioning bit
 (38 8)  (894 232)  (894 232)  LC_4 Logic Functioning bit
 (41 8)  (897 232)  (897 232)  LC_4 Logic Functioning bit
 (43 8)  (899 232)  (899 232)  LC_4 Logic Functioning bit
 (18 9)  (874 233)  (874 233)  routing T_16_14.sp4_v_b_33 <X> T_16_14.lc_trk_g2_1
 (27 9)  (883 233)  (883 233)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 233)  (885 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (886 233)  (886 233)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (888 233)  (888 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (889 233)  (889 233)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.input_2_4
 (36 9)  (892 233)  (892 233)  LC_4 Logic Functioning bit
 (37 9)  (893 233)  (893 233)  LC_4 Logic Functioning bit
 (38 9)  (894 233)  (894 233)  LC_4 Logic Functioning bit
 (41 9)  (897 233)  (897 233)  LC_4 Logic Functioning bit
 (43 9)  (899 233)  (899 233)  LC_4 Logic Functioning bit
 (13 10)  (869 234)  (869 234)  routing T_16_14.sp4_h_r_8 <X> T_16_14.sp4_v_t_45
 (15 10)  (871 234)  (871 234)  routing T_16_14.sp4_v_t_32 <X> T_16_14.lc_trk_g2_5
 (16 10)  (872 234)  (872 234)  routing T_16_14.sp4_v_t_32 <X> T_16_14.lc_trk_g2_5
 (17 10)  (873 234)  (873 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (878 234)  (878 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (879 234)  (879 234)  routing T_16_14.sp12_v_t_12 <X> T_16_14.lc_trk_g2_7
 (26 10)  (882 234)  (882 234)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (884 234)  (884 234)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 234)  (885 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (886 234)  (886 234)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (888 234)  (888 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (890 234)  (890 234)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (893 234)  (893 234)  LC_5 Logic Functioning bit
 (39 10)  (895 234)  (895 234)  LC_5 Logic Functioning bit
 (41 10)  (897 234)  (897 234)  LC_5 Logic Functioning bit
 (43 10)  (899 234)  (899 234)  LC_5 Logic Functioning bit
 (12 11)  (868 235)  (868 235)  routing T_16_14.sp4_h_r_8 <X> T_16_14.sp4_v_t_45
 (14 11)  (870 235)  (870 235)  routing T_16_14.tnl_op_4 <X> T_16_14.lc_trk_g2_4
 (15 11)  (871 235)  (871 235)  routing T_16_14.tnl_op_4 <X> T_16_14.lc_trk_g2_4
 (17 11)  (873 235)  (873 235)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (878 235)  (878 235)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (880 235)  (880 235)  routing T_16_14.tnl_op_6 <X> T_16_14.lc_trk_g2_6
 (25 11)  (881 235)  (881 235)  routing T_16_14.tnl_op_6 <X> T_16_14.lc_trk_g2_6
 (28 11)  (884 235)  (884 235)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 235)  (885 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (886 235)  (886 235)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (37 11)  (893 235)  (893 235)  LC_5 Logic Functioning bit
 (39 11)  (895 235)  (895 235)  LC_5 Logic Functioning bit
 (5 12)  (861 236)  (861 236)  routing T_16_14.sp4_v_t_44 <X> T_16_14.sp4_h_r_9
 (26 12)  (882 236)  (882 236)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (884 236)  (884 236)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 236)  (885 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (887 236)  (887 236)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (888 236)  (888 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (889 236)  (889 236)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (891 236)  (891 236)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.input_2_6
 (36 12)  (892 236)  (892 236)  LC_6 Logic Functioning bit
 (37 12)  (893 236)  (893 236)  LC_6 Logic Functioning bit
 (38 12)  (894 236)  (894 236)  LC_6 Logic Functioning bit
 (41 12)  (897 236)  (897 236)  LC_6 Logic Functioning bit
 (43 12)  (899 236)  (899 236)  LC_6 Logic Functioning bit
 (26 13)  (882 237)  (882 237)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (884 237)  (884 237)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 237)  (885 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (888 237)  (888 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (890 237)  (890 237)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.input_2_6
 (37 13)  (893 237)  (893 237)  LC_6 Logic Functioning bit
 (40 13)  (896 237)  (896 237)  LC_6 Logic Functioning bit
 (42 13)  (898 237)  (898 237)  LC_6 Logic Functioning bit
 (12 14)  (868 238)  (868 238)  routing T_16_14.sp4_v_b_11 <X> T_16_14.sp4_h_l_46
 (22 15)  (878 239)  (878 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (880 239)  (880 239)  routing T_16_14.tnl_op_6 <X> T_16_14.lc_trk_g3_6
 (25 15)  (881 239)  (881 239)  routing T_16_14.tnl_op_6 <X> T_16_14.lc_trk_g3_6


LogicTile_17_14

 (31 2)  (941 226)  (941 226)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (942 226)  (942 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (943 226)  (943 226)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (944 226)  (944 226)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (946 226)  (946 226)  LC_1 Logic Functioning bit
 (37 2)  (947 226)  (947 226)  LC_1 Logic Functioning bit
 (38 2)  (948 226)  (948 226)  LC_1 Logic Functioning bit
 (39 2)  (949 226)  (949 226)  LC_1 Logic Functioning bit
 (41 2)  (951 226)  (951 226)  LC_1 Logic Functioning bit
 (43 2)  (953 226)  (953 226)  LC_1 Logic Functioning bit
 (31 3)  (941 227)  (941 227)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (946 227)  (946 227)  LC_1 Logic Functioning bit
 (37 3)  (947 227)  (947 227)  LC_1 Logic Functioning bit
 (38 3)  (948 227)  (948 227)  LC_1 Logic Functioning bit
 (39 3)  (949 227)  (949 227)  LC_1 Logic Functioning bit
 (40 3)  (950 227)  (950 227)  LC_1 Logic Functioning bit
 (42 3)  (952 227)  (952 227)  LC_1 Logic Functioning bit
 (48 3)  (958 227)  (958 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (963 227)  (963 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (924 228)  (924 228)  routing T_17_14.bnr_op_0 <X> T_17_14.lc_trk_g1_0
 (14 5)  (924 229)  (924 229)  routing T_17_14.bnr_op_0 <X> T_17_14.lc_trk_g1_0
 (17 5)  (927 229)  (927 229)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (13 6)  (923 230)  (923 230)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_v_t_40
 (12 7)  (922 231)  (922 231)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_v_t_40
 (15 8)  (925 232)  (925 232)  routing T_17_14.sp4_v_t_28 <X> T_17_14.lc_trk_g2_1
 (16 8)  (926 232)  (926 232)  routing T_17_14.sp4_v_t_28 <X> T_17_14.lc_trk_g2_1
 (17 8)  (927 232)  (927 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (932 232)  (932 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (933 232)  (933 232)  routing T_17_14.sp4_h_r_27 <X> T_17_14.lc_trk_g2_3
 (24 8)  (934 232)  (934 232)  routing T_17_14.sp4_h_r_27 <X> T_17_14.lc_trk_g2_3
 (28 8)  (938 232)  (938 232)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 232)  (939 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (942 232)  (942 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (944 232)  (944 232)  routing T_17_14.lc_trk_g1_0 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (945 232)  (945 232)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.input_2_4
 (39 8)  (949 232)  (949 232)  LC_4 Logic Functioning bit
 (8 9)  (918 233)  (918 233)  routing T_17_14.sp4_h_l_42 <X> T_17_14.sp4_v_b_7
 (9 9)  (919 233)  (919 233)  routing T_17_14.sp4_h_l_42 <X> T_17_14.sp4_v_b_7
 (21 9)  (931 233)  (931 233)  routing T_17_14.sp4_h_r_27 <X> T_17_14.lc_trk_g2_3
 (26 9)  (936 233)  (936 233)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (937 233)  (937 233)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (938 233)  (938 233)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 233)  (939 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (940 233)  (940 233)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (942 233)  (942 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (943 233)  (943 233)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.input_2_4
 (35 9)  (945 233)  (945 233)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.input_2_4
 (38 9)  (948 233)  (948 233)  LC_4 Logic Functioning bit
 (41 9)  (951 233)  (951 233)  LC_4 Logic Functioning bit
 (51 9)  (961 233)  (961 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (963 233)  (963 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (914 234)  (914 234)  routing T_17_14.sp4_h_r_0 <X> T_17_14.sp4_v_t_43
 (5 10)  (915 234)  (915 234)  routing T_17_14.sp4_h_r_3 <X> T_17_14.sp4_h_l_43
 (6 10)  (916 234)  (916 234)  routing T_17_14.sp4_h_r_0 <X> T_17_14.sp4_v_t_43
 (21 10)  (931 234)  (931 234)  routing T_17_14.sp4_v_t_26 <X> T_17_14.lc_trk_g2_7
 (22 10)  (932 234)  (932 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (933 234)  (933 234)  routing T_17_14.sp4_v_t_26 <X> T_17_14.lc_trk_g2_7
 (27 10)  (937 234)  (937 234)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (938 234)  (938 234)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 234)  (939 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (941 234)  (941 234)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (942 234)  (942 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (943 234)  (943 234)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (945 234)  (945 234)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.input_2_5
 (39 10)  (949 234)  (949 234)  LC_5 Logic Functioning bit
 (53 10)  (963 234)  (963 234)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (4 11)  (914 235)  (914 235)  routing T_17_14.sp4_h_r_3 <X> T_17_14.sp4_h_l_43
 (5 11)  (915 235)  (915 235)  routing T_17_14.sp4_h_r_0 <X> T_17_14.sp4_v_t_43
 (14 11)  (924 235)  (924 235)  routing T_17_14.sp4_h_l_17 <X> T_17_14.lc_trk_g2_4
 (15 11)  (925 235)  (925 235)  routing T_17_14.sp4_h_l_17 <X> T_17_14.lc_trk_g2_4
 (16 11)  (926 235)  (926 235)  routing T_17_14.sp4_h_l_17 <X> T_17_14.lc_trk_g2_4
 (17 11)  (927 235)  (927 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (931 235)  (931 235)  routing T_17_14.sp4_v_t_26 <X> T_17_14.lc_trk_g2_7
 (22 11)  (932 235)  (932 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (935 235)  (935 235)  routing T_17_14.sp4_r_v_b_38 <X> T_17_14.lc_trk_g2_6
 (28 11)  (938 235)  (938 235)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 235)  (939 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (942 235)  (942 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (943 235)  (943 235)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.input_2_5
 (35 11)  (945 235)  (945 235)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.input_2_5
 (36 11)  (946 235)  (946 235)  LC_5 Logic Functioning bit
 (42 11)  (952 235)  (952 235)  LC_5 Logic Functioning bit
 (15 12)  (925 236)  (925 236)  routing T_17_14.sp4_h_r_33 <X> T_17_14.lc_trk_g3_1
 (16 12)  (926 236)  (926 236)  routing T_17_14.sp4_h_r_33 <X> T_17_14.lc_trk_g3_1
 (17 12)  (927 236)  (927 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (928 236)  (928 236)  routing T_17_14.sp4_h_r_33 <X> T_17_14.lc_trk_g3_1
 (22 12)  (932 236)  (932 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (933 236)  (933 236)  routing T_17_14.sp12_v_b_19 <X> T_17_14.lc_trk_g3_3
 (21 13)  (931 237)  (931 237)  routing T_17_14.sp12_v_b_19 <X> T_17_14.lc_trk_g3_3
 (22 14)  (932 238)  (932 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (933 238)  (933 238)  routing T_17_14.sp4_v_b_47 <X> T_17_14.lc_trk_g3_7
 (24 14)  (934 238)  (934 238)  routing T_17_14.sp4_v_b_47 <X> T_17_14.lc_trk_g3_7


LogicTile_18_14

 (14 0)  (978 224)  (978 224)  routing T_18_14.bnr_op_0 <X> T_18_14.lc_trk_g0_0
 (17 0)  (981 224)  (981 224)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (982 224)  (982 224)  routing T_18_14.bnr_op_1 <X> T_18_14.lc_trk_g0_1
 (21 0)  (985 224)  (985 224)  routing T_18_14.bnr_op_3 <X> T_18_14.lc_trk_g0_3
 (22 0)  (986 224)  (986 224)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (989 224)  (989 224)  routing T_18_14.bnr_op_2 <X> T_18_14.lc_trk_g0_2
 (28 0)  (992 224)  (992 224)  routing T_18_14.lc_trk_g2_1 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 224)  (993 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (996 224)  (996 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (997 224)  (997 224)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (998 224)  (998 224)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (999 224)  (999 224)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.input_2_0
 (36 0)  (1000 224)  (1000 224)  LC_0 Logic Functioning bit
 (37 0)  (1001 224)  (1001 224)  LC_0 Logic Functioning bit
 (38 0)  (1002 224)  (1002 224)  LC_0 Logic Functioning bit
 (39 0)  (1003 224)  (1003 224)  LC_0 Logic Functioning bit
 (40 0)  (1004 224)  (1004 224)  LC_0 Logic Functioning bit
 (41 0)  (1005 224)  (1005 224)  LC_0 Logic Functioning bit
 (43 0)  (1007 224)  (1007 224)  LC_0 Logic Functioning bit
 (46 0)  (1010 224)  (1010 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (978 225)  (978 225)  routing T_18_14.bnr_op_0 <X> T_18_14.lc_trk_g0_0
 (17 1)  (981 225)  (981 225)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (982 225)  (982 225)  routing T_18_14.bnr_op_1 <X> T_18_14.lc_trk_g0_1
 (21 1)  (985 225)  (985 225)  routing T_18_14.bnr_op_3 <X> T_18_14.lc_trk_g0_3
 (22 1)  (986 225)  (986 225)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (989 225)  (989 225)  routing T_18_14.bnr_op_2 <X> T_18_14.lc_trk_g0_2
 (26 1)  (990 225)  (990 225)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (991 225)  (991 225)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (992 225)  (992 225)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (993 225)  (993 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (995 225)  (995 225)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (996 225)  (996 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (997 225)  (997 225)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.input_2_0
 (36 1)  (1000 225)  (1000 225)  LC_0 Logic Functioning bit
 (37 1)  (1001 225)  (1001 225)  LC_0 Logic Functioning bit
 (38 1)  (1002 225)  (1002 225)  LC_0 Logic Functioning bit
 (39 1)  (1003 225)  (1003 225)  LC_0 Logic Functioning bit
 (41 1)  (1005 225)  (1005 225)  LC_0 Logic Functioning bit
 (42 1)  (1006 225)  (1006 225)  LC_0 Logic Functioning bit
 (43 1)  (1007 225)  (1007 225)  LC_0 Logic Functioning bit
 (51 1)  (1015 225)  (1015 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (10 2)  (974 226)  (974 226)  routing T_18_14.sp4_v_b_8 <X> T_18_14.sp4_h_l_36
 (29 2)  (993 226)  (993 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (996 226)  (996 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (998 226)  (998 226)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (52 2)  (1016 226)  (1016 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (990 227)  (990 227)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (993 227)  (993 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (996 227)  (996 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (998 227)  (998 227)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.input_2_1
 (35 3)  (999 227)  (999 227)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.input_2_1
 (36 3)  (1000 227)  (1000 227)  LC_1 Logic Functioning bit
 (40 3)  (1004 227)  (1004 227)  LC_1 Logic Functioning bit
 (17 4)  (981 228)  (981 228)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (982 228)  (982 228)  routing T_18_14.bnr_op_1 <X> T_18_14.lc_trk_g1_1
 (25 4)  (989 228)  (989 228)  routing T_18_14.bnr_op_2 <X> T_18_14.lc_trk_g1_2
 (18 5)  (982 229)  (982 229)  routing T_18_14.bnr_op_1 <X> T_18_14.lc_trk_g1_1
 (22 5)  (986 229)  (986 229)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (989 229)  (989 229)  routing T_18_14.bnr_op_2 <X> T_18_14.lc_trk_g1_2
 (27 6)  (991 230)  (991 230)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (992 230)  (992 230)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 230)  (993 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (995 230)  (995 230)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (996 230)  (996 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (997 230)  (997 230)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (998 230)  (998 230)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 230)  (1000 230)  LC_3 Logic Functioning bit
 (37 6)  (1001 230)  (1001 230)  LC_3 Logic Functioning bit
 (38 6)  (1002 230)  (1002 230)  LC_3 Logic Functioning bit
 (39 6)  (1003 230)  (1003 230)  LC_3 Logic Functioning bit
 (41 6)  (1005 230)  (1005 230)  LC_3 Logic Functioning bit
 (43 6)  (1007 230)  (1007 230)  LC_3 Logic Functioning bit
 (4 7)  (968 231)  (968 231)  routing T_18_14.sp4_v_b_10 <X> T_18_14.sp4_h_l_38
 (28 7)  (992 231)  (992 231)  routing T_18_14.lc_trk_g2_1 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (993 231)  (993 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (994 231)  (994 231)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (995 231)  (995 231)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (1000 231)  (1000 231)  LC_3 Logic Functioning bit
 (38 7)  (1002 231)  (1002 231)  LC_3 Logic Functioning bit
 (15 8)  (979 232)  (979 232)  routing T_18_14.rgt_op_1 <X> T_18_14.lc_trk_g2_1
 (17 8)  (981 232)  (981 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (982 232)  (982 232)  routing T_18_14.rgt_op_1 <X> T_18_14.lc_trk_g2_1
 (27 8)  (991 232)  (991 232)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 232)  (993 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (996 232)  (996 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (38 8)  (1002 232)  (1002 232)  LC_4 Logic Functioning bit
 (42 8)  (1006 232)  (1006 232)  LC_4 Logic Functioning bit
 (51 8)  (1015 232)  (1015 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (991 233)  (991 233)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (993 233)  (993 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (994 233)  (994 233)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (995 233)  (995 233)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (996 233)  (996 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (39 9)  (1003 233)  (1003 233)  LC_4 Logic Functioning bit
 (6 10)  (970 234)  (970 234)  routing T_18_14.sp4_h_l_36 <X> T_18_14.sp4_v_t_43
 (14 10)  (978 234)  (978 234)  routing T_18_14.rgt_op_4 <X> T_18_14.lc_trk_g2_4
 (29 10)  (993 234)  (993 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (996 234)  (996 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (998 234)  (998 234)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1000 234)  (1000 234)  LC_5 Logic Functioning bit
 (37 10)  (1001 234)  (1001 234)  LC_5 Logic Functioning bit
 (38 10)  (1002 234)  (1002 234)  LC_5 Logic Functioning bit
 (40 10)  (1004 234)  (1004 234)  LC_5 Logic Functioning bit
 (41 10)  (1005 234)  (1005 234)  LC_5 Logic Functioning bit
 (42 10)  (1006 234)  (1006 234)  LC_5 Logic Functioning bit
 (52 10)  (1016 234)  (1016 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (979 235)  (979 235)  routing T_18_14.rgt_op_4 <X> T_18_14.lc_trk_g2_4
 (17 11)  (981 235)  (981 235)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (990 235)  (990 235)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (993 235)  (993 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (996 235)  (996 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (998 235)  (998 235)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.input_2_5
 (35 11)  (999 235)  (999 235)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.input_2_5
 (36 11)  (1000 235)  (1000 235)  LC_5 Logic Functioning bit
 (37 11)  (1001 235)  (1001 235)  LC_5 Logic Functioning bit
 (39 11)  (1003 235)  (1003 235)  LC_5 Logic Functioning bit
 (40 11)  (1004 235)  (1004 235)  LC_5 Logic Functioning bit
 (41 11)  (1005 235)  (1005 235)  LC_5 Logic Functioning bit
 (42 11)  (1006 235)  (1006 235)  LC_5 Logic Functioning bit
 (53 11)  (1017 235)  (1017 235)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (985 236)  (985 236)  routing T_18_14.rgt_op_3 <X> T_18_14.lc_trk_g3_3
 (22 12)  (986 236)  (986 236)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (988 236)  (988 236)  routing T_18_14.rgt_op_3 <X> T_18_14.lc_trk_g3_3
 (25 12)  (989 236)  (989 236)  routing T_18_14.rgt_op_2 <X> T_18_14.lc_trk_g3_2
 (22 13)  (986 237)  (986 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (988 237)  (988 237)  routing T_18_14.rgt_op_2 <X> T_18_14.lc_trk_g3_2
 (12 14)  (976 238)  (976 238)  routing T_18_14.sp4_v_b_11 <X> T_18_14.sp4_h_l_46
 (21 14)  (985 238)  (985 238)  routing T_18_14.sp4_h_r_39 <X> T_18_14.lc_trk_g3_7
 (22 14)  (986 238)  (986 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (987 238)  (987 238)  routing T_18_14.sp4_h_r_39 <X> T_18_14.lc_trk_g3_7
 (24 14)  (988 238)  (988 238)  routing T_18_14.sp4_h_r_39 <X> T_18_14.lc_trk_g3_7
 (29 14)  (993 238)  (993 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (996 238)  (996 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (26 15)  (990 239)  (990 239)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (993 239)  (993 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (995 239)  (995 239)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (996 239)  (996 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (1001 239)  (1001 239)  LC_7 Logic Functioning bit
 (42 15)  (1006 239)  (1006 239)  LC_7 Logic Functioning bit
 (46 15)  (1010 239)  (1010 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_19_14

 (9 2)  (1027 226)  (1027 226)  routing T_19_14.sp4_v_b_1 <X> T_19_14.sp4_h_l_36
 (37 2)  (1055 226)  (1055 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_bram/ram/RDATA_6 sp12_h_r_10
 (40 2)  (1058 226)  (1058 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_bram/ram/RDATA_6 sp4_r_v_b_19
 (0 4)  (1018 228)  (1018 228)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_bram/ram/WCLKE
 (1 4)  (1019 228)  (1019 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (38 4)  (1056 228)  (1056 228)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (0 5)  (1018 229)  (1018 229)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_bram/ram/WCLKE
 (1 5)  (1019 229)  (1019 229)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_bram/ram/WCLKE
 (39 5)  (1057 229)  (1057 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (5 6)  (1023 230)  (1023 230)  routing T_19_14.sp4_v_b_3 <X> T_19_14.sp4_h_l_38
 (7 6)  (1025 230)  (1025 230)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (10 6)  (1028 230)  (1028 230)  routing T_19_14.sp4_v_b_11 <X> T_19_14.sp4_h_l_41
 (38 8)  (1056 232)  (1056 232)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (37 9)  (1055 233)  (1055 233)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (39 10)  (1057 234)  (1057 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_2 sp4_v_t_31
 (21 12)  (1039 236)  (1039 236)  routing T_19_14.sp4_v_t_14 <X> T_19_14.lc_trk_g3_3
 (22 12)  (1040 236)  (1040 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1041 236)  (1041 236)  routing T_19_14.sp4_v_t_14 <X> T_19_14.lc_trk_g3_3
 (39 12)  (1057 236)  (1057 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (5 14)  (1023 238)  (1023 238)  routing T_19_14.sp4_v_b_9 <X> T_19_14.sp4_h_l_44
 (7 14)  (1025 238)  (1025 238)  Column buffer control bit: MEMT_colbuf_cntl_7

 (10 14)  (1028 238)  (1028 238)  routing T_19_14.sp4_v_b_5 <X> T_19_14.sp4_h_l_47
 (38 14)  (1056 238)  (1056 238)  Enable bit of Mux _out_links/OutMux1_7 => wire_bram/ram/RDATA_0 sp4_v_b_30
 (8 15)  (1026 239)  (1026 239)  routing T_19_14.sp4_v_b_7 <X> T_19_14.sp4_v_t_47
 (10 15)  (1028 239)  (1028 239)  routing T_19_14.sp4_v_b_7 <X> T_19_14.sp4_v_t_47


LogicTile_20_14

 (12 10)  (1072 234)  (1072 234)  routing T_20_14.sp4_v_b_8 <X> T_20_14.sp4_h_l_45


LogicTile_21_14



LogicTile_22_14



LogicTile_23_14



LogicTile_24_14



IpCon_Tile_25_14



LogicTile_11_13

 (3 6)  (585 214)  (585 214)  routing T_11_13.sp12_h_r_0 <X> T_11_13.sp12_v_t_23
 (3 7)  (585 215)  (585 215)  routing T_11_13.sp12_h_r_0 <X> T_11_13.sp12_v_t_23


LogicTile_13_13

 (26 0)  (720 208)  (720 208)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (723 208)  (723 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (724 208)  (724 208)  routing T_13_13.lc_trk_g0_5 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (726 208)  (726 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (727 208)  (727 208)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (728 208)  (728 208)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (729 208)  (729 208)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.input_2_0
 (36 0)  (730 208)  (730 208)  LC_0 Logic Functioning bit
 (38 0)  (732 208)  (732 208)  LC_0 Logic Functioning bit
 (43 0)  (737 208)  (737 208)  LC_0 Logic Functioning bit
 (27 1)  (721 209)  (721 209)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 209)  (723 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (726 209)  (726 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (728 209)  (728 209)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.input_2_0
 (35 1)  (729 209)  (729 209)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.input_2_0
 (36 1)  (730 209)  (730 209)  LC_0 Logic Functioning bit
 (37 1)  (731 209)  (731 209)  LC_0 Logic Functioning bit
 (39 1)  (733 209)  (733 209)  LC_0 Logic Functioning bit
 (43 1)  (737 209)  (737 209)  LC_0 Logic Functioning bit
 (13 2)  (707 210)  (707 210)  routing T_13_13.sp4_v_b_2 <X> T_13_13.sp4_v_t_39
 (15 2)  (709 210)  (709 210)  routing T_13_13.sp4_h_r_21 <X> T_13_13.lc_trk_g0_5
 (16 2)  (710 210)  (710 210)  routing T_13_13.sp4_h_r_21 <X> T_13_13.lc_trk_g0_5
 (17 2)  (711 210)  (711 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (712 210)  (712 210)  routing T_13_13.sp4_h_r_21 <X> T_13_13.lc_trk_g0_5
 (29 2)  (723 210)  (723 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (724 210)  (724 210)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (725 210)  (725 210)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 210)  (726 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 210)  (727 210)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (730 210)  (730 210)  LC_1 Logic Functioning bit
 (38 2)  (732 210)  (732 210)  LC_1 Logic Functioning bit
 (16 3)  (710 211)  (710 211)  routing T_13_13.sp12_h_r_12 <X> T_13_13.lc_trk_g0_4
 (17 3)  (711 211)  (711 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (712 211)  (712 211)  routing T_13_13.sp4_h_r_21 <X> T_13_13.lc_trk_g0_5
 (26 3)  (720 211)  (720 211)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (721 211)  (721 211)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 211)  (723 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (730 211)  (730 211)  LC_1 Logic Functioning bit
 (37 3)  (731 211)  (731 211)  LC_1 Logic Functioning bit
 (38 3)  (732 211)  (732 211)  LC_1 Logic Functioning bit
 (39 3)  (733 211)  (733 211)  LC_1 Logic Functioning bit
 (41 3)  (735 211)  (735 211)  LC_1 Logic Functioning bit
 (43 3)  (737 211)  (737 211)  LC_1 Logic Functioning bit
 (14 4)  (708 212)  (708 212)  routing T_13_13.wire_logic_cluster/lc_0/out <X> T_13_13.lc_trk_g1_0
 (15 4)  (709 212)  (709 212)  routing T_13_13.sp12_h_r_1 <X> T_13_13.lc_trk_g1_1
 (17 4)  (711 212)  (711 212)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (712 212)  (712 212)  routing T_13_13.sp12_h_r_1 <X> T_13_13.lc_trk_g1_1
 (25 4)  (719 212)  (719 212)  routing T_13_13.sp12_h_r_2 <X> T_13_13.lc_trk_g1_2
 (27 4)  (721 212)  (721 212)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (722 212)  (722 212)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 212)  (723 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 212)  (724 212)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (726 212)  (726 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (728 212)  (728 212)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (730 212)  (730 212)  LC_2 Logic Functioning bit
 (37 4)  (731 212)  (731 212)  LC_2 Logic Functioning bit
 (38 4)  (732 212)  (732 212)  LC_2 Logic Functioning bit
 (39 4)  (733 212)  (733 212)  LC_2 Logic Functioning bit
 (41 4)  (735 212)  (735 212)  LC_2 Logic Functioning bit
 (43 4)  (737 212)  (737 212)  LC_2 Logic Functioning bit
 (17 5)  (711 213)  (711 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (712 213)  (712 213)  routing T_13_13.sp12_h_r_1 <X> T_13_13.lc_trk_g1_1
 (22 5)  (716 213)  (716 213)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (718 213)  (718 213)  routing T_13_13.sp12_h_r_2 <X> T_13_13.lc_trk_g1_2
 (25 5)  (719 213)  (719 213)  routing T_13_13.sp12_h_r_2 <X> T_13_13.lc_trk_g1_2
 (27 5)  (721 213)  (721 213)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (722 213)  (722 213)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 213)  (723 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (726 213)  (726 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (728 213)  (728 213)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.input_2_2
 (36 5)  (730 213)  (730 213)  LC_2 Logic Functioning bit
 (37 5)  (731 213)  (731 213)  LC_2 Logic Functioning bit
 (38 5)  (732 213)  (732 213)  LC_2 Logic Functioning bit
 (39 5)  (733 213)  (733 213)  LC_2 Logic Functioning bit
 (40 5)  (734 213)  (734 213)  LC_2 Logic Functioning bit
 (42 5)  (736 213)  (736 213)  LC_2 Logic Functioning bit
 (43 5)  (737 213)  (737 213)  LC_2 Logic Functioning bit
 (15 6)  (709 214)  (709 214)  routing T_13_13.sp12_h_r_5 <X> T_13_13.lc_trk_g1_5
 (17 6)  (711 214)  (711 214)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (712 214)  (712 214)  routing T_13_13.sp12_h_r_5 <X> T_13_13.lc_trk_g1_5
 (21 6)  (715 214)  (715 214)  routing T_13_13.sp12_h_l_4 <X> T_13_13.lc_trk_g1_7
 (22 6)  (716 214)  (716 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (718 214)  (718 214)  routing T_13_13.sp12_h_l_4 <X> T_13_13.lc_trk_g1_7
 (18 7)  (712 215)  (712 215)  routing T_13_13.sp12_h_r_5 <X> T_13_13.lc_trk_g1_5
 (21 7)  (715 215)  (715 215)  routing T_13_13.sp12_h_l_4 <X> T_13_13.lc_trk_g1_7
 (12 8)  (706 216)  (706 216)  routing T_13_13.sp4_v_t_45 <X> T_13_13.sp4_h_r_8
 (16 11)  (710 219)  (710 219)  routing T_13_13.sp12_v_b_12 <X> T_13_13.lc_trk_g2_4
 (17 11)  (711 219)  (711 219)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (17 12)  (711 220)  (711 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (712 220)  (712 220)  routing T_13_13.wire_logic_cluster/lc_1/out <X> T_13_13.lc_trk_g3_1
 (14 13)  (708 221)  (708 221)  routing T_13_13.sp4_r_v_b_40 <X> T_13_13.lc_trk_g3_0
 (17 13)  (711 221)  (711 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (14 15)  (708 223)  (708 223)  routing T_13_13.sp12_v_b_20 <X> T_13_13.lc_trk_g3_4
 (16 15)  (710 223)  (710 223)  routing T_13_13.sp12_v_b_20 <X> T_13_13.lc_trk_g3_4
 (17 15)  (711 223)  (711 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_14_13

 (22 0)  (770 208)  (770 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (777 208)  (777 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (780 208)  (780 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (781 208)  (781 208)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (782 208)  (782 208)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (41 0)  (789 208)  (789 208)  LC_0 Logic Functioning bit
 (43 0)  (791 208)  (791 208)  LC_0 Logic Functioning bit
 (21 1)  (769 209)  (769 209)  routing T_14_13.sp4_r_v_b_32 <X> T_14_13.lc_trk_g0_3
 (30 1)  (778 209)  (778 209)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (41 1)  (789 209)  (789 209)  LC_0 Logic Functioning bit
 (43 1)  (791 209)  (791 209)  LC_0 Logic Functioning bit
 (14 2)  (762 210)  (762 210)  routing T_14_13.sp4_h_l_1 <X> T_14_13.lc_trk_g0_4
 (15 3)  (763 211)  (763 211)  routing T_14_13.sp4_h_l_1 <X> T_14_13.lc_trk_g0_4
 (16 3)  (764 211)  (764 211)  routing T_14_13.sp4_h_l_1 <X> T_14_13.lc_trk_g0_4
 (17 3)  (765 211)  (765 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (5 4)  (753 212)  (753 212)  routing T_14_13.sp4_v_t_38 <X> T_14_13.sp4_h_r_3
 (25 4)  (773 212)  (773 212)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g1_2
 (22 5)  (770 213)  (770 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (772 213)  (772 213)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g1_2
 (26 6)  (774 214)  (774 214)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (777 214)  (777 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (778 214)  (778 214)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (780 214)  (780 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (781 214)  (781 214)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (784 214)  (784 214)  LC_3 Logic Functioning bit
 (37 6)  (785 214)  (785 214)  LC_3 Logic Functioning bit
 (38 6)  (786 214)  (786 214)  LC_3 Logic Functioning bit
 (41 6)  (789 214)  (789 214)  LC_3 Logic Functioning bit
 (42 6)  (790 214)  (790 214)  LC_3 Logic Functioning bit
 (43 6)  (791 214)  (791 214)  LC_3 Logic Functioning bit
 (46 6)  (794 214)  (794 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (774 215)  (774 215)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (775 215)  (775 215)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (776 215)  (776 215)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 215)  (777 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (780 215)  (780 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (782 215)  (782 215)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.input_2_3
 (35 7)  (783 215)  (783 215)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.input_2_3
 (36 7)  (784 215)  (784 215)  LC_3 Logic Functioning bit
 (37 7)  (785 215)  (785 215)  LC_3 Logic Functioning bit
 (38 7)  (786 215)  (786 215)  LC_3 Logic Functioning bit
 (39 7)  (787 215)  (787 215)  LC_3 Logic Functioning bit
 (40 7)  (788 215)  (788 215)  LC_3 Logic Functioning bit
 (42 7)  (790 215)  (790 215)  LC_3 Logic Functioning bit
 (12 8)  (760 216)  (760 216)  routing T_14_13.sp4_v_t_45 <X> T_14_13.sp4_h_r_8
 (14 8)  (762 216)  (762 216)  routing T_14_13.wire_logic_cluster/lc_0/out <X> T_14_13.lc_trk_g2_0
 (17 9)  (765 217)  (765 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (10 12)  (758 220)  (758 220)  routing T_14_13.sp4_v_t_40 <X> T_14_13.sp4_h_r_10
 (15 13)  (763 221)  (763 221)  routing T_14_13.tnr_op_0 <X> T_14_13.lc_trk_g3_0
 (17 13)  (765 221)  (765 221)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 15)  (770 223)  (770 223)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (772 223)  (772 223)  routing T_14_13.tnl_op_6 <X> T_14_13.lc_trk_g3_6
 (25 15)  (773 223)  (773 223)  routing T_14_13.tnl_op_6 <X> T_14_13.lc_trk_g3_6


LogicTile_15_13

 (21 0)  (823 208)  (823 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (22 0)  (824 208)  (824 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (826 208)  (826 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (26 0)  (828 208)  (828 208)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (829 208)  (829 208)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (830 208)  (830 208)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 208)  (831 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 208)  (832 208)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (834 208)  (834 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (26 1)  (828 209)  (828 209)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (829 209)  (829 209)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 209)  (831 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (832 209)  (832 209)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (833 209)  (833 209)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (834 209)  (834 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (835 209)  (835 209)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.input_2_0
 (41 1)  (843 209)  (843 209)  LC_0 Logic Functioning bit
 (48 1)  (850 209)  (850 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (28 2)  (830 210)  (830 210)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 210)  (831 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (833 210)  (833 210)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 210)  (834 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 210)  (835 210)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (836 210)  (836 210)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (837 210)  (837 210)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.input_2_1
 (36 2)  (838 210)  (838 210)  LC_1 Logic Functioning bit
 (37 2)  (839 210)  (839 210)  LC_1 Logic Functioning bit
 (38 2)  (840 210)  (840 210)  LC_1 Logic Functioning bit
 (41 2)  (843 210)  (843 210)  LC_1 Logic Functioning bit
 (42 2)  (844 210)  (844 210)  LC_1 Logic Functioning bit
 (43 2)  (845 210)  (845 210)  LC_1 Logic Functioning bit
 (47 2)  (849 210)  (849 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (8 3)  (810 211)  (810 211)  routing T_15_13.sp4_h_r_7 <X> T_15_13.sp4_v_t_36
 (9 3)  (811 211)  (811 211)  routing T_15_13.sp4_h_r_7 <X> T_15_13.sp4_v_t_36
 (10 3)  (812 211)  (812 211)  routing T_15_13.sp4_h_r_7 <X> T_15_13.sp4_v_t_36
 (27 3)  (829 211)  (829 211)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 211)  (831 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (832 211)  (832 211)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (834 211)  (834 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (836 211)  (836 211)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.input_2_1
 (36 3)  (838 211)  (838 211)  LC_1 Logic Functioning bit
 (37 3)  (839 211)  (839 211)  LC_1 Logic Functioning bit
 (38 3)  (840 211)  (840 211)  LC_1 Logic Functioning bit
 (42 3)  (844 211)  (844 211)  LC_1 Logic Functioning bit
 (51 3)  (853 211)  (853 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 5)  (816 213)  (816 213)  routing T_15_13.top_op_0 <X> T_15_13.lc_trk_g1_0
 (15 5)  (817 213)  (817 213)  routing T_15_13.top_op_0 <X> T_15_13.lc_trk_g1_0
 (17 5)  (819 213)  (819 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 6)  (823 214)  (823 214)  routing T_15_13.sp4_h_l_2 <X> T_15_13.lc_trk_g1_7
 (22 6)  (824 214)  (824 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (825 214)  (825 214)  routing T_15_13.sp4_h_l_2 <X> T_15_13.lc_trk_g1_7
 (24 6)  (826 214)  (826 214)  routing T_15_13.sp4_h_l_2 <X> T_15_13.lc_trk_g1_7
 (14 7)  (816 215)  (816 215)  routing T_15_13.sp4_h_r_4 <X> T_15_13.lc_trk_g1_4
 (15 7)  (817 215)  (817 215)  routing T_15_13.sp4_h_r_4 <X> T_15_13.lc_trk_g1_4
 (16 7)  (818 215)  (818 215)  routing T_15_13.sp4_h_r_4 <X> T_15_13.lc_trk_g1_4
 (17 7)  (819 215)  (819 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (14 8)  (816 216)  (816 216)  routing T_15_13.rgt_op_0 <X> T_15_13.lc_trk_g2_0
 (25 8)  (827 216)  (827 216)  routing T_15_13.rgt_op_2 <X> T_15_13.lc_trk_g2_2
 (15 9)  (817 217)  (817 217)  routing T_15_13.rgt_op_0 <X> T_15_13.lc_trk_g2_0
 (17 9)  (819 217)  (819 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (824 217)  (824 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (826 217)  (826 217)  routing T_15_13.rgt_op_2 <X> T_15_13.lc_trk_g2_2
 (13 10)  (815 218)  (815 218)  routing T_15_13.sp4_v_b_8 <X> T_15_13.sp4_v_t_45
 (16 10)  (818 218)  (818 218)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (17 10)  (819 218)  (819 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (820 218)  (820 218)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (14 11)  (816 219)  (816 219)  routing T_15_13.sp4_r_v_b_36 <X> T_15_13.lc_trk_g2_4
 (17 11)  (819 219)  (819 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (820 219)  (820 219)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (28 12)  (830 220)  (830 220)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (831 220)  (831 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (832 220)  (832 220)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (834 220)  (834 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (836 220)  (836 220)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (837 220)  (837 220)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.input_2_6
 (36 12)  (838 220)  (838 220)  LC_6 Logic Functioning bit
 (37 12)  (839 220)  (839 220)  LC_6 Logic Functioning bit
 (38 12)  (840 220)  (840 220)  LC_6 Logic Functioning bit
 (41 12)  (843 220)  (843 220)  LC_6 Logic Functioning bit
 (42 12)  (844 220)  (844 220)  LC_6 Logic Functioning bit
 (43 12)  (845 220)  (845 220)  LC_6 Logic Functioning bit
 (47 12)  (849 220)  (849 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (828 221)  (828 221)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (830 221)  (830 221)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 221)  (831 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (834 221)  (834 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (835 221)  (835 221)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.input_2_6
 (36 13)  (838 221)  (838 221)  LC_6 Logic Functioning bit
 (37 13)  (839 221)  (839 221)  LC_6 Logic Functioning bit
 (39 13)  (841 221)  (841 221)  LC_6 Logic Functioning bit
 (43 13)  (845 221)  (845 221)  LC_6 Logic Functioning bit
 (15 14)  (817 222)  (817 222)  routing T_15_13.sp4_v_t_32 <X> T_15_13.lc_trk_g3_5
 (16 14)  (818 222)  (818 222)  routing T_15_13.sp4_v_t_32 <X> T_15_13.lc_trk_g3_5
 (17 14)  (819 222)  (819 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (827 222)  (827 222)  routing T_15_13.wire_logic_cluster/lc_6/out <X> T_15_13.lc_trk_g3_6
 (22 15)  (824 223)  (824 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_13

 (27 0)  (883 208)  (883 208)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 208)  (885 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (887 208)  (887 208)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (888 208)  (888 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (890 208)  (890 208)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (891 208)  (891 208)  routing T_16_13.lc_trk_g0_4 <X> T_16_13.input_2_0
 (36 0)  (892 208)  (892 208)  LC_0 Logic Functioning bit
 (37 0)  (893 208)  (893 208)  LC_0 Logic Functioning bit
 (38 0)  (894 208)  (894 208)  LC_0 Logic Functioning bit
 (41 0)  (897 208)  (897 208)  LC_0 Logic Functioning bit
 (42 0)  (898 208)  (898 208)  LC_0 Logic Functioning bit
 (43 0)  (899 208)  (899 208)  LC_0 Logic Functioning bit
 (14 1)  (870 209)  (870 209)  routing T_16_13.top_op_0 <X> T_16_13.lc_trk_g0_0
 (15 1)  (871 209)  (871 209)  routing T_16_13.top_op_0 <X> T_16_13.lc_trk_g0_0
 (17 1)  (873 209)  (873 209)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (28 1)  (884 209)  (884 209)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 209)  (885 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (886 209)  (886 209)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (888 209)  (888 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (892 209)  (892 209)  LC_0 Logic Functioning bit
 (37 1)  (893 209)  (893 209)  LC_0 Logic Functioning bit
 (38 1)  (894 209)  (894 209)  LC_0 Logic Functioning bit
 (42 1)  (898 209)  (898 209)  LC_0 Logic Functioning bit
 (46 1)  (902 209)  (902 209)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (14 2)  (870 210)  (870 210)  routing T_16_13.sp4_h_l_1 <X> T_16_13.lc_trk_g0_4
 (15 2)  (871 210)  (871 210)  routing T_16_13.sp4_h_r_13 <X> T_16_13.lc_trk_g0_5
 (16 2)  (872 210)  (872 210)  routing T_16_13.sp4_h_r_13 <X> T_16_13.lc_trk_g0_5
 (17 2)  (873 210)  (873 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (874 210)  (874 210)  routing T_16_13.sp4_h_r_13 <X> T_16_13.lc_trk_g0_5
 (21 2)  (877 210)  (877 210)  routing T_16_13.sp4_h_l_2 <X> T_16_13.lc_trk_g0_7
 (22 2)  (878 210)  (878 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (879 210)  (879 210)  routing T_16_13.sp4_h_l_2 <X> T_16_13.lc_trk_g0_7
 (24 2)  (880 210)  (880 210)  routing T_16_13.sp4_h_l_2 <X> T_16_13.lc_trk_g0_7
 (27 2)  (883 210)  (883 210)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (884 210)  (884 210)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 210)  (885 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (886 210)  (886 210)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (888 210)  (888 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (889 210)  (889 210)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (891 210)  (891 210)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.input_2_1
 (36 2)  (892 210)  (892 210)  LC_1 Logic Functioning bit
 (37 2)  (893 210)  (893 210)  LC_1 Logic Functioning bit
 (38 2)  (894 210)  (894 210)  LC_1 Logic Functioning bit
 (41 2)  (897 210)  (897 210)  LC_1 Logic Functioning bit
 (42 2)  (898 210)  (898 210)  LC_1 Logic Functioning bit
 (43 2)  (899 210)  (899 210)  LC_1 Logic Functioning bit
 (46 2)  (902 210)  (902 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (871 211)  (871 211)  routing T_16_13.sp4_h_l_1 <X> T_16_13.lc_trk_g0_4
 (16 3)  (872 211)  (872 211)  routing T_16_13.sp4_h_l_1 <X> T_16_13.lc_trk_g0_4
 (17 3)  (873 211)  (873 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (882 211)  (882 211)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (883 211)  (883 211)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 211)  (885 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (888 211)  (888 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (891 211)  (891 211)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.input_2_1
 (36 3)  (892 211)  (892 211)  LC_1 Logic Functioning bit
 (37 3)  (893 211)  (893 211)  LC_1 Logic Functioning bit
 (39 3)  (895 211)  (895 211)  LC_1 Logic Functioning bit
 (43 3)  (899 211)  (899 211)  LC_1 Logic Functioning bit
 (14 4)  (870 212)  (870 212)  routing T_16_13.sp4_h_l_5 <X> T_16_13.lc_trk_g1_0
 (17 4)  (873 212)  (873 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (881 212)  (881 212)  routing T_16_13.wire_logic_cluster/lc_2/out <X> T_16_13.lc_trk_g1_2
 (28 4)  (884 212)  (884 212)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 212)  (885 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (886 212)  (886 212)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (888 212)  (888 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 212)  (889 212)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (890 212)  (890 212)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (892 212)  (892 212)  LC_2 Logic Functioning bit
 (37 4)  (893 212)  (893 212)  LC_2 Logic Functioning bit
 (38 4)  (894 212)  (894 212)  LC_2 Logic Functioning bit
 (39 4)  (895 212)  (895 212)  LC_2 Logic Functioning bit
 (40 4)  (896 212)  (896 212)  LC_2 Logic Functioning bit
 (42 4)  (898 212)  (898 212)  LC_2 Logic Functioning bit
 (14 5)  (870 213)  (870 213)  routing T_16_13.sp4_h_l_5 <X> T_16_13.lc_trk_g1_0
 (15 5)  (871 213)  (871 213)  routing T_16_13.sp4_h_l_5 <X> T_16_13.lc_trk_g1_0
 (16 5)  (872 213)  (872 213)  routing T_16_13.sp4_h_l_5 <X> T_16_13.lc_trk_g1_0
 (17 5)  (873 213)  (873 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (874 213)  (874 213)  routing T_16_13.sp4_r_v_b_25 <X> T_16_13.lc_trk_g1_1
 (22 5)  (878 213)  (878 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (31 5)  (887 213)  (887 213)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (892 213)  (892 213)  LC_2 Logic Functioning bit
 (37 5)  (893 213)  (893 213)  LC_2 Logic Functioning bit
 (38 5)  (894 213)  (894 213)  LC_2 Logic Functioning bit
 (39 5)  (895 213)  (895 213)  LC_2 Logic Functioning bit
 (40 5)  (896 213)  (896 213)  LC_2 Logic Functioning bit
 (42 5)  (898 213)  (898 213)  LC_2 Logic Functioning bit
 (47 5)  (903 213)  (903 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (860 214)  (860 214)  routing T_16_13.sp4_h_r_9 <X> T_16_13.sp4_v_t_38
 (6 6)  (862 214)  (862 214)  routing T_16_13.sp4_h_r_9 <X> T_16_13.sp4_v_t_38
 (13 6)  (869 214)  (869 214)  routing T_16_13.sp4_h_r_5 <X> T_16_13.sp4_v_t_40
 (29 6)  (885 214)  (885 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (888 214)  (888 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 214)  (889 214)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (892 214)  (892 214)  LC_3 Logic Functioning bit
 (37 6)  (893 214)  (893 214)  LC_3 Logic Functioning bit
 (38 6)  (894 214)  (894 214)  LC_3 Logic Functioning bit
 (42 6)  (898 214)  (898 214)  LC_3 Logic Functioning bit
 (5 7)  (861 215)  (861 215)  routing T_16_13.sp4_h_r_9 <X> T_16_13.sp4_v_t_38
 (11 7)  (867 215)  (867 215)  routing T_16_13.sp4_h_r_9 <X> T_16_13.sp4_h_l_40
 (12 7)  (868 215)  (868 215)  routing T_16_13.sp4_h_r_5 <X> T_16_13.sp4_v_t_40
 (13 7)  (869 215)  (869 215)  routing T_16_13.sp4_h_r_9 <X> T_16_13.sp4_h_l_40
 (14 7)  (870 215)  (870 215)  routing T_16_13.top_op_4 <X> T_16_13.lc_trk_g1_4
 (15 7)  (871 215)  (871 215)  routing T_16_13.top_op_4 <X> T_16_13.lc_trk_g1_4
 (17 7)  (873 215)  (873 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (882 215)  (882 215)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (883 215)  (883 215)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 215)  (885 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (888 215)  (888 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (890 215)  (890 215)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.input_2_3
 (36 7)  (892 215)  (892 215)  LC_3 Logic Functioning bit
 (37 7)  (893 215)  (893 215)  LC_3 Logic Functioning bit
 (39 7)  (895 215)  (895 215)  LC_3 Logic Functioning bit
 (40 7)  (896 215)  (896 215)  LC_3 Logic Functioning bit
 (42 7)  (898 215)  (898 215)  LC_3 Logic Functioning bit
 (43 7)  (899 215)  (899 215)  LC_3 Logic Functioning bit
 (46 7)  (902 215)  (902 215)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (904 215)  (904 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 9)  (870 217)  (870 217)  routing T_16_13.tnl_op_0 <X> T_16_13.lc_trk_g2_0
 (15 9)  (871 217)  (871 217)  routing T_16_13.tnl_op_0 <X> T_16_13.lc_trk_g2_0
 (17 9)  (873 217)  (873 217)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (12 10)  (868 218)  (868 218)  routing T_16_13.sp4_v_t_39 <X> T_16_13.sp4_h_l_45
 (15 10)  (871 218)  (871 218)  routing T_16_13.sp4_h_r_45 <X> T_16_13.lc_trk_g2_5
 (16 10)  (872 218)  (872 218)  routing T_16_13.sp4_h_r_45 <X> T_16_13.lc_trk_g2_5
 (17 10)  (873 218)  (873 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (874 218)  (874 218)  routing T_16_13.sp4_h_r_45 <X> T_16_13.lc_trk_g2_5
 (27 10)  (883 218)  (883 218)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (884 218)  (884 218)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 218)  (885 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (888 218)  (888 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (889 218)  (889 218)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (892 218)  (892 218)  LC_5 Logic Functioning bit
 (37 10)  (893 218)  (893 218)  LC_5 Logic Functioning bit
 (38 10)  (894 218)  (894 218)  LC_5 Logic Functioning bit
 (41 10)  (897 218)  (897 218)  LC_5 Logic Functioning bit
 (43 10)  (899 218)  (899 218)  LC_5 Logic Functioning bit
 (46 10)  (902 218)  (902 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (8 11)  (864 219)  (864 219)  routing T_16_13.sp4_h_r_7 <X> T_16_13.sp4_v_t_42
 (9 11)  (865 219)  (865 219)  routing T_16_13.sp4_h_r_7 <X> T_16_13.sp4_v_t_42
 (11 11)  (867 219)  (867 219)  routing T_16_13.sp4_v_t_39 <X> T_16_13.sp4_h_l_45
 (13 11)  (869 219)  (869 219)  routing T_16_13.sp4_v_t_39 <X> T_16_13.sp4_h_l_45
 (18 11)  (874 219)  (874 219)  routing T_16_13.sp4_h_r_45 <X> T_16_13.lc_trk_g2_5
 (27 11)  (883 219)  (883 219)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (884 219)  (884 219)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 219)  (885 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (886 219)  (886 219)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (888 219)  (888 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (890 219)  (890 219)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.input_2_5
 (35 11)  (891 219)  (891 219)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.input_2_5
 (36 11)  (892 219)  (892 219)  LC_5 Logic Functioning bit
 (37 11)  (893 219)  (893 219)  LC_5 Logic Functioning bit
 (38 11)  (894 219)  (894 219)  LC_5 Logic Functioning bit
 (41 11)  (897 219)  (897 219)  LC_5 Logic Functioning bit
 (42 11)  (898 219)  (898 219)  LC_5 Logic Functioning bit
 (46 11)  (902 219)  (902 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (878 220)  (878 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (15 13)  (871 221)  (871 221)  routing T_16_13.sp4_v_t_29 <X> T_16_13.lc_trk_g3_0
 (16 13)  (872 221)  (872 221)  routing T_16_13.sp4_v_t_29 <X> T_16_13.lc_trk_g3_0
 (17 13)  (873 221)  (873 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (877 221)  (877 221)  routing T_16_13.sp4_r_v_b_43 <X> T_16_13.lc_trk_g3_3
 (22 13)  (878 221)  (878 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (4 14)  (860 222)  (860 222)  routing T_16_13.sp4_h_r_9 <X> T_16_13.sp4_v_t_44
 (15 14)  (871 222)  (871 222)  routing T_16_13.sp4_v_t_32 <X> T_16_13.lc_trk_g3_5
 (16 14)  (872 222)  (872 222)  routing T_16_13.sp4_v_t_32 <X> T_16_13.lc_trk_g3_5
 (17 14)  (873 222)  (873 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (27 14)  (883 222)  (883 222)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 222)  (885 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (888 222)  (888 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (889 222)  (889 222)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (891 222)  (891 222)  routing T_16_13.lc_trk_g0_5 <X> T_16_13.input_2_7
 (36 14)  (892 222)  (892 222)  LC_7 Logic Functioning bit
 (37 14)  (893 222)  (893 222)  LC_7 Logic Functioning bit
 (38 14)  (894 222)  (894 222)  LC_7 Logic Functioning bit
 (41 14)  (897 222)  (897 222)  LC_7 Logic Functioning bit
 (42 14)  (898 222)  (898 222)  LC_7 Logic Functioning bit
 (43 14)  (899 222)  (899 222)  LC_7 Logic Functioning bit
 (5 15)  (861 223)  (861 223)  routing T_16_13.sp4_h_r_9 <X> T_16_13.sp4_v_t_44
 (10 15)  (866 223)  (866 223)  routing T_16_13.sp4_h_l_40 <X> T_16_13.sp4_v_t_47
 (26 15)  (882 223)  (882 223)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (883 223)  (883 223)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 223)  (885 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (888 223)  (888 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (892 223)  (892 223)  LC_7 Logic Functioning bit
 (37 15)  (893 223)  (893 223)  LC_7 Logic Functioning bit
 (39 15)  (895 223)  (895 223)  LC_7 Logic Functioning bit
 (43 15)  (899 223)  (899 223)  LC_7 Logic Functioning bit
 (46 15)  (902 223)  (902 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_13

 (12 0)  (922 208)  (922 208)  routing T_17_13.sp4_h_l_46 <X> T_17_13.sp4_h_r_2
 (25 0)  (935 208)  (935 208)  routing T_17_13.sp4_h_r_10 <X> T_17_13.lc_trk_g0_2
 (13 1)  (923 209)  (923 209)  routing T_17_13.sp4_h_l_46 <X> T_17_13.sp4_h_r_2
 (22 1)  (932 209)  (932 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (933 209)  (933 209)  routing T_17_13.sp4_h_r_10 <X> T_17_13.lc_trk_g0_2
 (24 1)  (934 209)  (934 209)  routing T_17_13.sp4_h_r_10 <X> T_17_13.lc_trk_g0_2
 (11 2)  (921 210)  (921 210)  routing T_17_13.sp4_h_r_8 <X> T_17_13.sp4_v_t_39
 (13 2)  (923 210)  (923 210)  routing T_17_13.sp4_h_r_8 <X> T_17_13.sp4_v_t_39
 (14 2)  (924 210)  (924 210)  routing T_17_13.sp4_h_l_1 <X> T_17_13.lc_trk_g0_4
 (29 2)  (939 210)  (939 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (941 210)  (941 210)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (942 210)  (942 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (945 210)  (945 210)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.input_2_1
 (37 2)  (947 210)  (947 210)  LC_1 Logic Functioning bit
 (39 2)  (949 210)  (949 210)  LC_1 Logic Functioning bit
 (47 2)  (957 210)  (957 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (12 3)  (922 211)  (922 211)  routing T_17_13.sp4_h_r_8 <X> T_17_13.sp4_v_t_39
 (15 3)  (925 211)  (925 211)  routing T_17_13.sp4_h_l_1 <X> T_17_13.lc_trk_g0_4
 (16 3)  (926 211)  (926 211)  routing T_17_13.sp4_h_l_1 <X> T_17_13.lc_trk_g0_4
 (17 3)  (927 211)  (927 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (937 211)  (937 211)  routing T_17_13.lc_trk_g1_0 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 211)  (939 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (940 211)  (940 211)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (942 211)  (942 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (944 211)  (944 211)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.input_2_1
 (35 3)  (945 211)  (945 211)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.input_2_1
 (14 4)  (924 212)  (924 212)  routing T_17_13.sp4_h_r_8 <X> T_17_13.lc_trk_g1_0
 (26 4)  (936 212)  (936 212)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (937 212)  (937 212)  routing T_17_13.lc_trk_g1_0 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 212)  (939 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (941 212)  (941 212)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (942 212)  (942 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (944 212)  (944 212)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (946 212)  (946 212)  LC_2 Logic Functioning bit
 (43 4)  (953 212)  (953 212)  LC_2 Logic Functioning bit
 (46 4)  (956 212)  (956 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (957 212)  (957 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (963 212)  (963 212)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (15 5)  (925 213)  (925 213)  routing T_17_13.sp4_h_r_8 <X> T_17_13.lc_trk_g1_0
 (16 5)  (926 213)  (926 213)  routing T_17_13.sp4_h_r_8 <X> T_17_13.lc_trk_g1_0
 (17 5)  (927 213)  (927 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (29 5)  (939 213)  (939 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (941 213)  (941 213)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (942 213)  (942 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (945 213)  (945 213)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.input_2_2
 (51 5)  (961 213)  (961 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (921 214)  (921 214)  routing T_17_13.sp4_h_r_11 <X> T_17_13.sp4_v_t_40
 (13 6)  (923 214)  (923 214)  routing T_17_13.sp4_h_r_11 <X> T_17_13.sp4_v_t_40
 (14 6)  (924 214)  (924 214)  routing T_17_13.wire_logic_cluster/lc_4/out <X> T_17_13.lc_trk_g1_4
 (21 6)  (931 214)  (931 214)  routing T_17_13.wire_logic_cluster/lc_7/out <X> T_17_13.lc_trk_g1_7
 (22 6)  (932 214)  (932 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (935 214)  (935 214)  routing T_17_13.sp4_h_r_14 <X> T_17_13.lc_trk_g1_6
 (26 6)  (936 214)  (936 214)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (937 214)  (937 214)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (938 214)  (938 214)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 214)  (939 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (940 214)  (940 214)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (941 214)  (941 214)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (942 214)  (942 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (944 214)  (944 214)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (945 214)  (945 214)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.input_2_3
 (36 6)  (946 214)  (946 214)  LC_3 Logic Functioning bit
 (37 6)  (947 214)  (947 214)  LC_3 Logic Functioning bit
 (38 6)  (948 214)  (948 214)  LC_3 Logic Functioning bit
 (39 6)  (949 214)  (949 214)  LC_3 Logic Functioning bit
 (41 6)  (951 214)  (951 214)  LC_3 Logic Functioning bit
 (42 6)  (952 214)  (952 214)  LC_3 Logic Functioning bit
 (43 6)  (953 214)  (953 214)  LC_3 Logic Functioning bit
 (46 6)  (956 214)  (956 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (963 214)  (963 214)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (918 215)  (918 215)  routing T_17_13.sp4_h_r_10 <X> T_17_13.sp4_v_t_41
 (9 7)  (919 215)  (919 215)  routing T_17_13.sp4_h_r_10 <X> T_17_13.sp4_v_t_41
 (10 7)  (920 215)  (920 215)  routing T_17_13.sp4_h_r_10 <X> T_17_13.sp4_v_t_41
 (12 7)  (922 215)  (922 215)  routing T_17_13.sp4_h_r_11 <X> T_17_13.sp4_v_t_40
 (17 7)  (927 215)  (927 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (932 215)  (932 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (933 215)  (933 215)  routing T_17_13.sp4_h_r_14 <X> T_17_13.lc_trk_g1_6
 (24 7)  (934 215)  (934 215)  routing T_17_13.sp4_h_r_14 <X> T_17_13.lc_trk_g1_6
 (27 7)  (937 215)  (937 215)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (938 215)  (938 215)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 215)  (939 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (941 215)  (941 215)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (942 215)  (942 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (943 215)  (943 215)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.input_2_3
 (34 7)  (944 215)  (944 215)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.input_2_3
 (35 7)  (945 215)  (945 215)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.input_2_3
 (36 7)  (946 215)  (946 215)  LC_3 Logic Functioning bit
 (38 7)  (948 215)  (948 215)  LC_3 Logic Functioning bit
 (41 7)  (951 215)  (951 215)  LC_3 Logic Functioning bit
 (43 7)  (953 215)  (953 215)  LC_3 Logic Functioning bit
 (52 7)  (962 215)  (962 215)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (924 216)  (924 216)  routing T_17_13.sp4_h_l_21 <X> T_17_13.lc_trk_g2_0
 (15 8)  (925 216)  (925 216)  routing T_17_13.rgt_op_1 <X> T_17_13.lc_trk_g2_1
 (17 8)  (927 216)  (927 216)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (928 216)  (928 216)  routing T_17_13.rgt_op_1 <X> T_17_13.lc_trk_g2_1
 (21 8)  (931 216)  (931 216)  routing T_17_13.rgt_op_3 <X> T_17_13.lc_trk_g2_3
 (22 8)  (932 216)  (932 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (934 216)  (934 216)  routing T_17_13.rgt_op_3 <X> T_17_13.lc_trk_g2_3
 (26 8)  (936 216)  (936 216)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (937 216)  (937 216)  routing T_17_13.lc_trk_g1_0 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 216)  (939 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (941 216)  (941 216)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (942 216)  (942 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (944 216)  (944 216)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (41 8)  (951 216)  (951 216)  LC_4 Logic Functioning bit
 (15 9)  (925 217)  (925 217)  routing T_17_13.sp4_h_l_21 <X> T_17_13.lc_trk_g2_0
 (16 9)  (926 217)  (926 217)  routing T_17_13.sp4_h_l_21 <X> T_17_13.lc_trk_g2_0
 (17 9)  (927 217)  (927 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (29 9)  (939 217)  (939 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (941 217)  (941 217)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (942 217)  (942 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (945 217)  (945 217)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.input_2_4
 (43 9)  (953 217)  (953 217)  LC_4 Logic Functioning bit
 (14 10)  (924 218)  (924 218)  routing T_17_13.rgt_op_4 <X> T_17_13.lc_trk_g2_4
 (12 11)  (922 219)  (922 219)  routing T_17_13.sp4_h_l_45 <X> T_17_13.sp4_v_t_45
 (15 11)  (925 219)  (925 219)  routing T_17_13.rgt_op_4 <X> T_17_13.lc_trk_g2_4
 (17 11)  (927 219)  (927 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (12 12)  (922 220)  (922 220)  routing T_17_13.sp4_h_l_45 <X> T_17_13.sp4_h_r_11
 (21 12)  (931 220)  (931 220)  routing T_17_13.sp4_h_r_35 <X> T_17_13.lc_trk_g3_3
 (22 12)  (932 220)  (932 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (933 220)  (933 220)  routing T_17_13.sp4_h_r_35 <X> T_17_13.lc_trk_g3_3
 (24 12)  (934 220)  (934 220)  routing T_17_13.sp4_h_r_35 <X> T_17_13.lc_trk_g3_3
 (26 12)  (936 220)  (936 220)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (938 220)  (938 220)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 220)  (939 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (942 220)  (942 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (943 220)  (943 220)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (42 12)  (952 220)  (952 220)  LC_6 Logic Functioning bit
 (48 12)  (958 220)  (958 220)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (13 13)  (923 221)  (923 221)  routing T_17_13.sp4_h_l_45 <X> T_17_13.sp4_h_r_11
 (28 13)  (938 221)  (938 221)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 221)  (939 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (940 221)  (940 221)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (942 221)  (942 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (943 221)  (943 221)  routing T_17_13.lc_trk_g2_0 <X> T_17_13.input_2_6
 (15 14)  (925 222)  (925 222)  routing T_17_13.sp4_h_r_45 <X> T_17_13.lc_trk_g3_5
 (16 14)  (926 222)  (926 222)  routing T_17_13.sp4_h_r_45 <X> T_17_13.lc_trk_g3_5
 (17 14)  (927 222)  (927 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (928 222)  (928 222)  routing T_17_13.sp4_h_r_45 <X> T_17_13.lc_trk_g3_5
 (25 14)  (935 222)  (935 222)  routing T_17_13.sp4_h_r_38 <X> T_17_13.lc_trk_g3_6
 (26 14)  (936 222)  (936 222)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (32 14)  (942 222)  (942 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (943 222)  (943 222)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (944 222)  (944 222)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (946 222)  (946 222)  LC_7 Logic Functioning bit
 (37 14)  (947 222)  (947 222)  LC_7 Logic Functioning bit
 (38 14)  (948 222)  (948 222)  LC_7 Logic Functioning bit
 (39 14)  (949 222)  (949 222)  LC_7 Logic Functioning bit
 (40 14)  (950 222)  (950 222)  LC_7 Logic Functioning bit
 (42 14)  (952 222)  (952 222)  LC_7 Logic Functioning bit
 (8 15)  (918 223)  (918 223)  routing T_17_13.sp4_h_r_4 <X> T_17_13.sp4_v_t_47
 (9 15)  (919 223)  (919 223)  routing T_17_13.sp4_h_r_4 <X> T_17_13.sp4_v_t_47
 (10 15)  (920 223)  (920 223)  routing T_17_13.sp4_h_r_4 <X> T_17_13.sp4_v_t_47
 (14 15)  (924 223)  (924 223)  routing T_17_13.sp12_v_b_20 <X> T_17_13.lc_trk_g3_4
 (16 15)  (926 223)  (926 223)  routing T_17_13.sp12_v_b_20 <X> T_17_13.lc_trk_g3_4
 (17 15)  (927 223)  (927 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (928 223)  (928 223)  routing T_17_13.sp4_h_r_45 <X> T_17_13.lc_trk_g3_5
 (22 15)  (932 223)  (932 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (933 223)  (933 223)  routing T_17_13.sp4_h_r_38 <X> T_17_13.lc_trk_g3_6
 (24 15)  (934 223)  (934 223)  routing T_17_13.sp4_h_r_38 <X> T_17_13.lc_trk_g3_6
 (27 15)  (937 223)  (937 223)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 223)  (939 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (941 223)  (941 223)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (946 223)  (946 223)  LC_7 Logic Functioning bit
 (37 15)  (947 223)  (947 223)  LC_7 Logic Functioning bit
 (38 15)  (948 223)  (948 223)  LC_7 Logic Functioning bit
 (39 15)  (949 223)  (949 223)  LC_7 Logic Functioning bit
 (41 15)  (951 223)  (951 223)  LC_7 Logic Functioning bit
 (43 15)  (953 223)  (953 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (8 0)  (972 208)  (972 208)  routing T_18_13.sp4_v_b_7 <X> T_18_13.sp4_h_r_1
 (9 0)  (973 208)  (973 208)  routing T_18_13.sp4_v_b_7 <X> T_18_13.sp4_h_r_1
 (10 0)  (974 208)  (974 208)  routing T_18_13.sp4_v_b_7 <X> T_18_13.sp4_h_r_1
 (27 0)  (991 208)  (991 208)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (992 208)  (992 208)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 208)  (993 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (996 208)  (996 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (997 208)  (997 208)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (998 208)  (998 208)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (1001 208)  (1001 208)  LC_0 Logic Functioning bit
 (38 0)  (1002 208)  (1002 208)  LC_0 Logic Functioning bit
 (42 0)  (1006 208)  (1006 208)  LC_0 Logic Functioning bit
 (43 0)  (1007 208)  (1007 208)  LC_0 Logic Functioning bit
 (27 1)  (991 209)  (991 209)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (992 209)  (992 209)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (993 209)  (993 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (994 209)  (994 209)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (996 209)  (996 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (997 209)  (997 209)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.input_2_0
 (34 1)  (998 209)  (998 209)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.input_2_0
 (35 1)  (999 209)  (999 209)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.input_2_0
 (37 1)  (1001 209)  (1001 209)  LC_0 Logic Functioning bit
 (28 2)  (992 210)  (992 210)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 210)  (993 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (994 210)  (994 210)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (996 210)  (996 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (997 210)  (997 210)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (1001 210)  (1001 210)  LC_1 Logic Functioning bit
 (39 2)  (1003 210)  (1003 210)  LC_1 Logic Functioning bit
 (47 2)  (1011 210)  (1011 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (30 3)  (994 211)  (994 211)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (37 3)  (1001 211)  (1001 211)  LC_1 Logic Functioning bit
 (39 3)  (1003 211)  (1003 211)  LC_1 Logic Functioning bit
 (27 6)  (991 214)  (991 214)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (992 214)  (992 214)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 214)  (993 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (996 214)  (996 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (997 214)  (997 214)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (998 214)  (998 214)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (47 6)  (1011 214)  (1011 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (991 215)  (991 215)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (992 215)  (992 215)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (993 215)  (993 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (994 215)  (994 215)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (996 215)  (996 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (997 215)  (997 215)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.input_2_3
 (34 7)  (998 215)  (998 215)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.input_2_3
 (35 7)  (999 215)  (999 215)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.input_2_3
 (43 7)  (1007 215)  (1007 215)  LC_3 Logic Functioning bit
 (48 7)  (1012 215)  (1012 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (978 216)  (978 216)  routing T_18_13.wire_logic_cluster/lc_0/out <X> T_18_13.lc_trk_g2_0
 (27 8)  (991 216)  (991 216)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (992 216)  (992 216)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 216)  (993 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (996 216)  (996 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (997 216)  (997 216)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (998 216)  (998 216)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (41 8)  (1005 216)  (1005 216)  LC_4 Logic Functioning bit
 (48 8)  (1012 216)  (1012 216)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (17 9)  (981 217)  (981 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (27 9)  (991 217)  (991 217)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (992 217)  (992 217)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (993 217)  (993 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (994 217)  (994 217)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (996 217)  (996 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (997 217)  (997 217)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.input_2_4
 (34 9)  (998 217)  (998 217)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.input_2_4
 (35 9)  (999 217)  (999 217)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.input_2_4
 (22 11)  (986 219)  (986 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (14 12)  (978 220)  (978 220)  routing T_18_13.rgt_op_0 <X> T_18_13.lc_trk_g3_0
 (15 12)  (979 220)  (979 220)  routing T_18_13.rgt_op_1 <X> T_18_13.lc_trk_g3_1
 (17 12)  (981 220)  (981 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (982 220)  (982 220)  routing T_18_13.rgt_op_1 <X> T_18_13.lc_trk_g3_1
 (21 12)  (985 220)  (985 220)  routing T_18_13.rgt_op_3 <X> T_18_13.lc_trk_g3_3
 (22 12)  (986 220)  (986 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (988 220)  (988 220)  routing T_18_13.rgt_op_3 <X> T_18_13.lc_trk_g3_3
 (25 12)  (989 220)  (989 220)  routing T_18_13.rgt_op_2 <X> T_18_13.lc_trk_g3_2
 (15 13)  (979 221)  (979 221)  routing T_18_13.rgt_op_0 <X> T_18_13.lc_trk_g3_0
 (17 13)  (981 221)  (981 221)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (986 221)  (986 221)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (988 221)  (988 221)  routing T_18_13.rgt_op_2 <X> T_18_13.lc_trk_g3_2
 (27 14)  (991 222)  (991 222)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (992 222)  (992 222)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (993 222)  (993 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (996 222)  (996 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (997 222)  (997 222)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (998 222)  (998 222)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (38 14)  (1002 222)  (1002 222)  LC_7 Logic Functioning bit
 (52 14)  (1016 222)  (1016 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (8 15)  (972 223)  (972 223)  routing T_18_13.sp4_h_l_47 <X> T_18_13.sp4_v_t_47
 (27 15)  (991 223)  (991 223)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (992 223)  (992 223)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (993 223)  (993 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (994 223)  (994 223)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (996 223)  (996 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (997 223)  (997 223)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.input_2_7
 (34 15)  (998 223)  (998 223)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.input_2_7
 (35 15)  (999 223)  (999 223)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.input_2_7
 (37 15)  (1001 223)  (1001 223)  LC_7 Logic Functioning bit


RAM_Tile_19_13

 (21 0)  (1039 208)  (1039 208)  routing T_19_13.sp4_h_r_11 <X> T_19_13.lc_trk_g0_3
 (22 0)  (1040 208)  (1040 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1041 208)  (1041 208)  routing T_19_13.sp4_h_r_11 <X> T_19_13.lc_trk_g0_3
 (24 0)  (1042 208)  (1042 208)  routing T_19_13.sp4_h_r_11 <X> T_19_13.lc_trk_g0_3
 (36 0)  (1054 208)  (1054 208)  Enable bit of Mux _out_links/OutMux8_0 => wire_bram/ram/RDATA_15 sp4_h_r_32
 (7 1)  (1025 209)  (1025 209)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (1044 209)  (1044 209)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.input0_0
 (27 1)  (1045 209)  (1045 209)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.input0_0
 (28 1)  (1046 209)  (1046 209)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.input0_0
 (29 1)  (1047 209)  (1047 209)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (1018 210)  (1018 210)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_bram/ram/RCLK
 (1 2)  (1019 210)  (1019 210)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_bram/ram/RCLK
 (2 2)  (1020 210)  (1020 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/RCLK
 (9 2)  (1027 210)  (1027 210)  routing T_19_13.sp4_v_b_1 <X> T_19_13.sp4_h_l_36
 (13 2)  (1031 210)  (1031 210)  routing T_19_13.sp4_v_b_2 <X> T_19_13.sp4_v_t_39
 (14 2)  (1032 210)  (1032 210)  routing T_19_13.sp4_h_l_1 <X> T_19_13.lc_trk_g0_4
 (36 2)  (1054 210)  (1054 210)  Enable bit of Mux _out_links/OutMux8_1 => wire_bram/ram/RDATA_14 sp4_h_r_34
 (0 3)  (1018 211)  (1018 211)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_bram/ram/RCLK
 (4 3)  (1022 211)  (1022 211)  routing T_19_13.sp4_v_b_7 <X> T_19_13.sp4_h_l_37
 (13 3)  (1031 211)  (1031 211)  routing T_19_13.sp4_v_b_9 <X> T_19_13.sp4_h_l_39
 (15 3)  (1033 211)  (1033 211)  routing T_19_13.sp4_h_l_1 <X> T_19_13.lc_trk_g0_4
 (16 3)  (1034 211)  (1034 211)  routing T_19_13.sp4_h_l_1 <X> T_19_13.lc_trk_g0_4
 (17 3)  (1035 211)  (1035 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (1044 211)  (1044 211)  routing T_19_13.lc_trk_g0_3 <X> T_19_13.input0_1
 (29 3)  (1047 211)  (1047 211)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (22 4)  (1040 212)  (1040 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1041 212)  (1041 212)  routing T_19_13.sp4_h_r_3 <X> T_19_13.lc_trk_g1_3
 (24 4)  (1042 212)  (1042 212)  routing T_19_13.sp4_h_r_3 <X> T_19_13.lc_trk_g1_3
 (36 4)  (1054 212)  (1054 212)  Enable bit of Mux _out_links/OutMux8_2 => wire_bram/ram/RDATA_13 sp4_h_r_36
 (4 5)  (1022 213)  (1022 213)  routing T_19_13.sp4_h_l_42 <X> T_19_13.sp4_h_r_3
 (6 5)  (1024 213)  (1024 213)  routing T_19_13.sp4_h_l_42 <X> T_19_13.sp4_h_r_3
 (21 5)  (1039 213)  (1039 213)  routing T_19_13.sp4_h_r_3 <X> T_19_13.lc_trk_g1_3
 (22 5)  (1040 213)  (1040 213)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1041 213)  (1041 213)  routing T_19_13.sp12_h_l_17 <X> T_19_13.lc_trk_g1_2
 (25 5)  (1043 213)  (1043 213)  routing T_19_13.sp12_h_l_17 <X> T_19_13.lc_trk_g1_2
 (26 5)  (1044 213)  (1044 213)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.input0_2
 (27 5)  (1045 213)  (1045 213)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.input0_2
 (29 5)  (1047 213)  (1047 213)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_3 input0_2
 (39 5)  (1057 213)  (1057 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_13 sp4_v_b_20
 (10 6)  (1028 214)  (1028 214)  routing T_19_13.sp4_v_b_11 <X> T_19_13.sp4_h_l_41
 (12 6)  (1030 214)  (1030 214)  routing T_19_13.sp4_v_b_5 <X> T_19_13.sp4_h_l_40
 (36 6)  (1054 214)  (1054 214)  Enable bit of Mux _out_links/OutMux8_3 => wire_bram/ram/RDATA_12 sp4_h_l_27
 (16 7)  (1034 215)  (1034 215)  routing T_19_13.sp12_h_r_12 <X> T_19_13.lc_trk_g1_4
 (17 7)  (1035 215)  (1035 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (1044 215)  (1044 215)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.input0_3
 (27 7)  (1045 215)  (1045 215)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.input0_3
 (29 7)  (1047 215)  (1047 215)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (39 7)  (1057 215)  (1057 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_12 sp4_v_t_11
 (26 8)  (1044 216)  (1044 216)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.input0_4
 (36 8)  (1054 216)  (1054 216)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_11 sp4_h_r_40
 (26 9)  (1044 217)  (1044 217)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.input0_4
 (27 9)  (1045 217)  (1045 217)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.input0_4
 (28 9)  (1046 217)  (1046 217)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.input0_4
 (29 9)  (1047 217)  (1047 217)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (26 10)  (1044 218)  (1044 218)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.input0_5
 (36 10)  (1054 218)  (1054 218)  Enable bit of Mux _out_links/OutMux8_5 => wire_bram/ram/RDATA_10 sp4_h_r_42
 (13 11)  (1031 219)  (1031 219)  routing T_19_13.sp4_v_b_3 <X> T_19_13.sp4_h_l_45
 (27 11)  (1045 219)  (1045 219)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.input0_5
 (29 11)  (1047 219)  (1047 219)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (21 12)  (1039 220)  (1039 220)  routing T_19_13.sp4_h_r_43 <X> T_19_13.lc_trk_g3_3
 (22 12)  (1040 220)  (1040 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1041 220)  (1041 220)  routing T_19_13.sp4_h_r_43 <X> T_19_13.lc_trk_g3_3
 (24 12)  (1042 220)  (1042 220)  routing T_19_13.sp4_h_r_43 <X> T_19_13.lc_trk_g3_3
 (26 12)  (1044 220)  (1044 220)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.input0_6
 (11 13)  (1029 221)  (1029 221)  routing T_19_13.sp4_h_l_38 <X> T_19_13.sp4_h_r_11
 (13 13)  (1031 221)  (1031 221)  routing T_19_13.sp4_h_l_38 <X> T_19_13.sp4_h_r_11
 (21 13)  (1039 221)  (1039 221)  routing T_19_13.sp4_h_r_43 <X> T_19_13.lc_trk_g3_3
 (22 13)  (1040 221)  (1040 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1041 221)  (1041 221)  routing T_19_13.sp4_h_l_15 <X> T_19_13.lc_trk_g3_2
 (24 13)  (1042 221)  (1042 221)  routing T_19_13.sp4_h_l_15 <X> T_19_13.lc_trk_g3_2
 (25 13)  (1043 221)  (1043 221)  routing T_19_13.sp4_h_l_15 <X> T_19_13.lc_trk_g3_2
 (27 13)  (1045 221)  (1045 221)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.input0_6
 (28 13)  (1046 221)  (1046 221)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.input0_6
 (29 13)  (1047 221)  (1047 221)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (37 13)  (1055 221)  (1055 221)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_9 sp4_h_r_28
 (1 14)  (1019 222)  (1019 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (12 14)  (1030 222)  (1030 222)  routing T_19_13.sp4_v_t_46 <X> T_19_13.sp4_h_l_46
 (15 14)  (1033 222)  (1033 222)  routing T_19_13.sp4_h_r_37 <X> T_19_13.lc_trk_g3_5
 (16 14)  (1034 222)  (1034 222)  routing T_19_13.sp4_h_r_37 <X> T_19_13.lc_trk_g3_5
 (17 14)  (1035 222)  (1035 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (1036 222)  (1036 222)  routing T_19_13.sp4_h_r_37 <X> T_19_13.lc_trk_g3_5
 (21 14)  (1039 222)  (1039 222)  routing T_19_13.sp4_h_r_47 <X> T_19_13.lc_trk_g3_7
 (22 14)  (1040 222)  (1040 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_47 lc_trk_g3_7
 (23 14)  (1041 222)  (1041 222)  routing T_19_13.sp4_h_r_47 <X> T_19_13.lc_trk_g3_7
 (24 14)  (1042 222)  (1042 222)  routing T_19_13.sp4_h_r_47 <X> T_19_13.lc_trk_g3_7
 (1 15)  (1019 223)  (1019 223)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_bram/ram/RE
 (11 15)  (1029 223)  (1029 223)  routing T_19_13.sp4_v_t_46 <X> T_19_13.sp4_h_l_46
 (21 15)  (1039 223)  (1039 223)  routing T_19_13.sp4_h_r_47 <X> T_19_13.lc_trk_g3_7
 (26 15)  (1044 223)  (1044 223)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.input0_7
 (27 15)  (1045 223)  (1045 223)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.input0_7
 (28 15)  (1046 223)  (1046 223)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.input0_7
 (29 15)  (1047 223)  (1047 223)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7


LogicTile_20_13

 (11 4)  (1071 212)  (1071 212)  routing T_20_13.sp4_h_l_46 <X> T_20_13.sp4_v_b_5
 (13 4)  (1073 212)  (1073 212)  routing T_20_13.sp4_h_l_46 <X> T_20_13.sp4_v_b_5
 (12 5)  (1072 213)  (1072 213)  routing T_20_13.sp4_h_l_46 <X> T_20_13.sp4_v_b_5


LogicTile_14_12

 (8 11)  (756 203)  (756 203)  routing T_14_12.sp4_h_r_1 <X> T_14_12.sp4_v_t_42
 (9 11)  (757 203)  (757 203)  routing T_14_12.sp4_h_r_1 <X> T_14_12.sp4_v_t_42
 (10 11)  (758 203)  (758 203)  routing T_14_12.sp4_h_r_1 <X> T_14_12.sp4_v_t_42


LogicTile_15_12

 (11 0)  (813 192)  (813 192)  routing T_15_12.sp4_v_t_43 <X> T_15_12.sp4_v_b_2
 (13 0)  (815 192)  (815 192)  routing T_15_12.sp4_v_t_43 <X> T_15_12.sp4_v_b_2
 (11 2)  (813 194)  (813 194)  routing T_15_12.sp4_h_r_8 <X> T_15_12.sp4_v_t_39
 (13 2)  (815 194)  (815 194)  routing T_15_12.sp4_h_r_8 <X> T_15_12.sp4_v_t_39
 (8 3)  (810 195)  (810 195)  routing T_15_12.sp4_h_r_1 <X> T_15_12.sp4_v_t_36
 (9 3)  (811 195)  (811 195)  routing T_15_12.sp4_h_r_1 <X> T_15_12.sp4_v_t_36
 (12 3)  (814 195)  (814 195)  routing T_15_12.sp4_h_r_8 <X> T_15_12.sp4_v_t_39
 (19 8)  (821 200)  (821 200)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_16_12

 (8 3)  (864 195)  (864 195)  routing T_16_12.sp4_h_r_7 <X> T_16_12.sp4_v_t_36
 (9 3)  (865 195)  (865 195)  routing T_16_12.sp4_h_r_7 <X> T_16_12.sp4_v_t_36
 (10 3)  (866 195)  (866 195)  routing T_16_12.sp4_h_r_7 <X> T_16_12.sp4_v_t_36
 (19 15)  (875 207)  (875 207)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_12

 (4 10)  (914 202)  (914 202)  routing T_17_12.sp4_h_r_0 <X> T_17_12.sp4_v_t_43
 (6 10)  (916 202)  (916 202)  routing T_17_12.sp4_h_r_0 <X> T_17_12.sp4_v_t_43
 (5 11)  (915 203)  (915 203)  routing T_17_12.sp4_h_r_0 <X> T_17_12.sp4_v_t_43


LogicTile_18_12

 (47 0)  (1011 192)  (1011 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 2)  (972 194)  (972 194)  routing T_18_12.sp4_v_t_36 <X> T_18_12.sp4_h_l_36
 (9 2)  (973 194)  (973 194)  routing T_18_12.sp4_v_t_36 <X> T_18_12.sp4_h_l_36


RAM_Tile_19_12

 (39 1)  (1057 193)  (1057 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_bram/ram/RDATA_7 sp4_v_b_16
 (9 2)  (1027 194)  (1027 194)  routing T_19_12.sp4_v_b_1 <X> T_19_12.sp4_h_l_36
 (39 3)  (1057 195)  (1057 195)  Enable bit of Mux _out_links/OutMux1_1 => wire_bram/ram/RDATA_6 sp4_v_t_7
 (1 4)  (1019 196)  (1019 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (22 4)  (1040 196)  (1040 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1041 196)  (1041 196)  routing T_19_12.sp12_h_r_11 <X> T_19_12.lc_trk_g1_3
 (0 5)  (1018 197)  (1018 197)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_bram/ram/WCLKE
 (1 5)  (1019 197)  (1019 197)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_bram/ram/WCLKE
 (39 5)  (1057 197)  (1057 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (5 7)  (1023 199)  (1023 199)  routing T_19_12.sp4_h_l_38 <X> T_19_12.sp4_v_t_38
 (7 7)  (1025 199)  (1025 199)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (39 7)  (1057 199)  (1057 199)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_4 sp4_v_b_22
 (37 9)  (1055 201)  (1055 201)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (36 10)  (1054 202)  (1054 202)  Enable bit of Mux _out_links/OutMux8_5 => wire_bram/ram/RDATA_2 sp4_h_r_42
 (13 11)  (1031 203)  (1031 203)  routing T_19_12.sp4_v_b_3 <X> T_19_12.sp4_h_l_45
 (39 13)  (1057 205)  (1057 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_1 sp4_v_t_1
 (39 15)  (1057 207)  (1057 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_bram/ram/RDATA_0 sp4_v_b_14


LogicTile_16_11

 (11 6)  (867 182)  (867 182)  routing T_16_11.sp4_h_r_11 <X> T_16_11.sp4_v_t_40
 (13 6)  (869 182)  (869 182)  routing T_16_11.sp4_h_r_11 <X> T_16_11.sp4_v_t_40
 (12 7)  (868 183)  (868 183)  routing T_16_11.sp4_h_r_11 <X> T_16_11.sp4_v_t_40
 (4 14)  (860 190)  (860 190)  routing T_16_11.sp4_h_r_9 <X> T_16_11.sp4_v_t_44
 (13 14)  (869 190)  (869 190)  routing T_16_11.sp4_h_r_11 <X> T_16_11.sp4_v_t_46
 (5 15)  (861 191)  (861 191)  routing T_16_11.sp4_h_r_9 <X> T_16_11.sp4_v_t_44
 (12 15)  (868 191)  (868 191)  routing T_16_11.sp4_h_r_11 <X> T_16_11.sp4_v_t_46


LogicTile_17_11

 (8 7)  (918 183)  (918 183)  routing T_17_11.sp4_h_r_4 <X> T_17_11.sp4_v_t_41
 (9 7)  (919 183)  (919 183)  routing T_17_11.sp4_h_r_4 <X> T_17_11.sp4_v_t_41
 (11 10)  (921 186)  (921 186)  routing T_17_11.sp4_h_r_2 <X> T_17_11.sp4_v_t_45
 (13 10)  (923 186)  (923 186)  routing T_17_11.sp4_h_r_2 <X> T_17_11.sp4_v_t_45
 (12 11)  (922 187)  (922 187)  routing T_17_11.sp4_h_r_2 <X> T_17_11.sp4_v_t_45


LogicTile_18_11

 (13 6)  (977 182)  (977 182)  routing T_18_11.sp4_h_r_5 <X> T_18_11.sp4_v_t_40
 (12 7)  (976 183)  (976 183)  routing T_18_11.sp4_h_r_5 <X> T_18_11.sp4_v_t_40


RAM_Tile_19_11

 (7 1)  (1025 177)  (1025 177)  Ram config bit: MEMB_Power_Up_Control

 (37 1)  (1055 177)  (1055 177)  Enable bit of Mux _out_links/OutMux7_0 => wire_bram/ram/RDATA_15 sp4_h_r_16
 (0 2)  (1018 178)  (1018 178)  routing T_19_11.glb_netwk_7 <X> T_19_11.wire_bram/ram/RCLK
 (1 2)  (1019 178)  (1019 178)  routing T_19_11.glb_netwk_7 <X> T_19_11.wire_bram/ram/RCLK
 (2 2)  (1020 178)  (1020 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/RCLK
 (0 3)  (1018 179)  (1018 179)  routing T_19_11.glb_netwk_7 <X> T_19_11.wire_bram/ram/RCLK
 (40 3)  (1058 179)  (1058 179)  Enable bit of Mux _out_links/OutMux4_1 => wire_bram/ram/RDATA_14 sp12_v_b_18
 (38 4)  (1056 180)  (1056 180)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (17 6)  (1035 182)  (1035 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (38 6)  (1056 182)  (1056 182)  Enable bit of Mux _out_links/OutMux2_3 => wire_bram/ram/RDATA_12 sp4_v_t_27
 (18 7)  (1036 183)  (1036 183)  routing T_19_11.sp4_r_v_b_29 <X> T_19_11.lc_trk_g1_5
 (39 8)  (1057 184)  (1057 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (38 10)  (1056 186)  (1056 186)  Enable bit of Mux _out_links/OutMux1_5 => wire_bram/ram/RDATA_10 sp4_v_t_15
 (39 10)  (1057 186)  (1057 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_10 sp4_v_t_31
 (37 11)  (1055 187)  (1055 187)  Enable bit of Mux _out_links/OutMux7_5 => wire_bram/ram/RDATA_10 sp4_h_l_15
 (36 12)  (1054 188)  (1054 188)  Enable bit of Mux _out_links/OutMux8_6 => wire_bram/ram/RDATA_9 sp4_h_r_44
 (41 12)  (1059 188)  (1059 188)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_45
 (37 13)  (1055 189)  (1055 189)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_9 sp4_h_r_28
 (39 13)  (1057 189)  (1057 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_9 sp4_v_b_12
 (1 14)  (1019 190)  (1019 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (36 14)  (1054 190)  (1054 190)  Enable bit of Mux _out_links/OutMux8_7 => wire_bram/ram/RDATA_8 sp4_h_r_46
 (0 15)  (1018 191)  (1018 191)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_bram/ram/RE
 (1 15)  (1019 191)  (1019 191)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_bram/ram/RE
 (39 15)  (1057 191)  (1057 191)  Enable bit of Mux _out_links/OutMux0_7 => wire_bram/ram/RDATA_8 sp4_v_b_14


LogicTile_15_10

 (4 2)  (806 162)  (806 162)  routing T_15_10.sp4_v_b_0 <X> T_15_10.sp4_v_t_37


LogicTile_17_10

 (3 0)  (913 160)  (913 160)  routing T_17_10.sp12_v_t_23 <X> T_17_10.sp12_v_b_0


RAM_Tile_19_10

 (3 0)  (1021 160)  (1021 160)  routing T_19_10.sp12_v_t_23 <X> T_19_10.sp12_v_b_0


IpCon_Tile_0_9

 (36 0)  (36 144)  (36 144)  LC_0 Logic Functioning bit
 (37 0)  (37 144)  (37 144)  LC_0 Logic Functioning bit
 (42 0)  (42 144)  (42 144)  LC_0 Logic Functioning bit
 (43 0)  (43 144)  (43 144)  LC_0 Logic Functioning bit
 (50 0)  (50 144)  (50 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 145)  (36 145)  LC_0 Logic Functioning bit
 (37 1)  (37 145)  (37 145)  LC_0 Logic Functioning bit
 (42 1)  (42 145)  (42 145)  LC_0 Logic Functioning bit
 (43 1)  (43 145)  (43 145)  LC_0 Logic Functioning bit
 (36 2)  (36 146)  (36 146)  LC_1 Logic Functioning bit
 (37 2)  (37 146)  (37 146)  LC_1 Logic Functioning bit
 (42 2)  (42 146)  (42 146)  LC_1 Logic Functioning bit
 (43 2)  (43 146)  (43 146)  LC_1 Logic Functioning bit
 (50 2)  (50 146)  (50 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 147)  (36 147)  LC_1 Logic Functioning bit
 (37 3)  (37 147)  (37 147)  LC_1 Logic Functioning bit
 (42 3)  (42 147)  (42 147)  LC_1 Logic Functioning bit
 (43 3)  (43 147)  (43 147)  LC_1 Logic Functioning bit
 (36 4)  (36 148)  (36 148)  LC_2 Logic Functioning bit
 (37 4)  (37 148)  (37 148)  LC_2 Logic Functioning bit
 (42 4)  (42 148)  (42 148)  LC_2 Logic Functioning bit
 (43 4)  (43 148)  (43 148)  LC_2 Logic Functioning bit
 (50 4)  (50 148)  (50 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 149)  (36 149)  LC_2 Logic Functioning bit
 (37 5)  (37 149)  (37 149)  LC_2 Logic Functioning bit
 (42 5)  (42 149)  (42 149)  LC_2 Logic Functioning bit
 (43 5)  (43 149)  (43 149)  LC_2 Logic Functioning bit
 (36 6)  (36 150)  (36 150)  LC_3 Logic Functioning bit
 (37 6)  (37 150)  (37 150)  LC_3 Logic Functioning bit
 (42 6)  (42 150)  (42 150)  LC_3 Logic Functioning bit
 (43 6)  (43 150)  (43 150)  LC_3 Logic Functioning bit
 (50 6)  (50 150)  (50 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 151)  (36 151)  LC_3 Logic Functioning bit
 (37 7)  (37 151)  (37 151)  LC_3 Logic Functioning bit
 (42 7)  (42 151)  (42 151)  LC_3 Logic Functioning bit
 (43 7)  (43 151)  (43 151)  LC_3 Logic Functioning bit
 (36 8)  (36 152)  (36 152)  LC_4 Logic Functioning bit
 (37 8)  (37 152)  (37 152)  LC_4 Logic Functioning bit
 (42 8)  (42 152)  (42 152)  LC_4 Logic Functioning bit
 (43 8)  (43 152)  (43 152)  LC_4 Logic Functioning bit
 (50 8)  (50 152)  (50 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 153)  (36 153)  LC_4 Logic Functioning bit
 (37 9)  (37 153)  (37 153)  LC_4 Logic Functioning bit
 (42 9)  (42 153)  (42 153)  LC_4 Logic Functioning bit
 (43 9)  (43 153)  (43 153)  LC_4 Logic Functioning bit
 (36 10)  (36 154)  (36 154)  LC_5 Logic Functioning bit
 (37 10)  (37 154)  (37 154)  LC_5 Logic Functioning bit
 (42 10)  (42 154)  (42 154)  LC_5 Logic Functioning bit
 (43 10)  (43 154)  (43 154)  LC_5 Logic Functioning bit
 (50 10)  (50 154)  (50 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 155)  (36 155)  LC_5 Logic Functioning bit
 (37 11)  (37 155)  (37 155)  LC_5 Logic Functioning bit
 (42 11)  (42 155)  (42 155)  LC_5 Logic Functioning bit
 (43 11)  (43 155)  (43 155)  LC_5 Logic Functioning bit
 (36 12)  (36 156)  (36 156)  LC_6 Logic Functioning bit
 (37 12)  (37 156)  (37 156)  LC_6 Logic Functioning bit
 (42 12)  (42 156)  (42 156)  LC_6 Logic Functioning bit
 (43 12)  (43 156)  (43 156)  LC_6 Logic Functioning bit
 (50 12)  (50 156)  (50 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 157)  (36 157)  LC_6 Logic Functioning bit
 (37 13)  (37 157)  (37 157)  LC_6 Logic Functioning bit
 (42 13)  (42 157)  (42 157)  LC_6 Logic Functioning bit
 (43 13)  (43 157)  (43 157)  LC_6 Logic Functioning bit
 (36 14)  (36 158)  (36 158)  LC_7 Logic Functioning bit
 (37 14)  (37 158)  (37 158)  LC_7 Logic Functioning bit
 (42 14)  (42 158)  (42 158)  LC_7 Logic Functioning bit
 (43 14)  (43 158)  (43 158)  LC_7 Logic Functioning bit
 (50 14)  (50 158)  (50 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 159)  (36 159)  LC_7 Logic Functioning bit
 (37 15)  (37 159)  (37 159)  LC_7 Logic Functioning bit
 (42 15)  (42 159)  (42 159)  LC_7 Logic Functioning bit
 (43 15)  (43 159)  (43 159)  LC_7 Logic Functioning bit


LogicTile_13_9

 (13 2)  (707 146)  (707 146)  routing T_13_9.sp4_v_b_2 <X> T_13_9.sp4_v_t_39


IpCon_Tile_25_9

 (36 0)  (1366 144)  (1366 144)  LC_0 Logic Functioning bit
 (37 0)  (1367 144)  (1367 144)  LC_0 Logic Functioning bit
 (42 0)  (1372 144)  (1372 144)  LC_0 Logic Functioning bit
 (43 0)  (1373 144)  (1373 144)  LC_0 Logic Functioning bit
 (50 0)  (1380 144)  (1380 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 145)  (1366 145)  LC_0 Logic Functioning bit
 (37 1)  (1367 145)  (1367 145)  LC_0 Logic Functioning bit
 (42 1)  (1372 145)  (1372 145)  LC_0 Logic Functioning bit
 (43 1)  (1373 145)  (1373 145)  LC_0 Logic Functioning bit
 (36 2)  (1366 146)  (1366 146)  LC_1 Logic Functioning bit
 (37 2)  (1367 146)  (1367 146)  LC_1 Logic Functioning bit
 (42 2)  (1372 146)  (1372 146)  LC_1 Logic Functioning bit
 (43 2)  (1373 146)  (1373 146)  LC_1 Logic Functioning bit
 (50 2)  (1380 146)  (1380 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 147)  (1366 147)  LC_1 Logic Functioning bit
 (37 3)  (1367 147)  (1367 147)  LC_1 Logic Functioning bit
 (42 3)  (1372 147)  (1372 147)  LC_1 Logic Functioning bit
 (43 3)  (1373 147)  (1373 147)  LC_1 Logic Functioning bit
 (36 4)  (1366 148)  (1366 148)  LC_2 Logic Functioning bit
 (37 4)  (1367 148)  (1367 148)  LC_2 Logic Functioning bit
 (42 4)  (1372 148)  (1372 148)  LC_2 Logic Functioning bit
 (43 4)  (1373 148)  (1373 148)  LC_2 Logic Functioning bit
 (50 4)  (1380 148)  (1380 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 149)  (1366 149)  LC_2 Logic Functioning bit
 (37 5)  (1367 149)  (1367 149)  LC_2 Logic Functioning bit
 (42 5)  (1372 149)  (1372 149)  LC_2 Logic Functioning bit
 (43 5)  (1373 149)  (1373 149)  LC_2 Logic Functioning bit
 (36 6)  (1366 150)  (1366 150)  LC_3 Logic Functioning bit
 (37 6)  (1367 150)  (1367 150)  LC_3 Logic Functioning bit
 (42 6)  (1372 150)  (1372 150)  LC_3 Logic Functioning bit
 (43 6)  (1373 150)  (1373 150)  LC_3 Logic Functioning bit
 (50 6)  (1380 150)  (1380 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 151)  (1366 151)  LC_3 Logic Functioning bit
 (37 7)  (1367 151)  (1367 151)  LC_3 Logic Functioning bit
 (42 7)  (1372 151)  (1372 151)  LC_3 Logic Functioning bit
 (43 7)  (1373 151)  (1373 151)  LC_3 Logic Functioning bit
 (36 8)  (1366 152)  (1366 152)  LC_4 Logic Functioning bit
 (37 8)  (1367 152)  (1367 152)  LC_4 Logic Functioning bit
 (42 8)  (1372 152)  (1372 152)  LC_4 Logic Functioning bit
 (43 8)  (1373 152)  (1373 152)  LC_4 Logic Functioning bit
 (50 8)  (1380 152)  (1380 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 153)  (1366 153)  LC_4 Logic Functioning bit
 (37 9)  (1367 153)  (1367 153)  LC_4 Logic Functioning bit
 (42 9)  (1372 153)  (1372 153)  LC_4 Logic Functioning bit
 (43 9)  (1373 153)  (1373 153)  LC_4 Logic Functioning bit
 (36 10)  (1366 154)  (1366 154)  LC_5 Logic Functioning bit
 (37 10)  (1367 154)  (1367 154)  LC_5 Logic Functioning bit
 (42 10)  (1372 154)  (1372 154)  LC_5 Logic Functioning bit
 (43 10)  (1373 154)  (1373 154)  LC_5 Logic Functioning bit
 (50 10)  (1380 154)  (1380 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 155)  (1366 155)  LC_5 Logic Functioning bit
 (37 11)  (1367 155)  (1367 155)  LC_5 Logic Functioning bit
 (42 11)  (1372 155)  (1372 155)  LC_5 Logic Functioning bit
 (43 11)  (1373 155)  (1373 155)  LC_5 Logic Functioning bit
 (36 12)  (1366 156)  (1366 156)  LC_6 Logic Functioning bit
 (37 12)  (1367 156)  (1367 156)  LC_6 Logic Functioning bit
 (42 12)  (1372 156)  (1372 156)  LC_6 Logic Functioning bit
 (43 12)  (1373 156)  (1373 156)  LC_6 Logic Functioning bit
 (50 12)  (1380 156)  (1380 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 157)  (1366 157)  LC_6 Logic Functioning bit
 (37 13)  (1367 157)  (1367 157)  LC_6 Logic Functioning bit
 (42 13)  (1372 157)  (1372 157)  LC_6 Logic Functioning bit
 (43 13)  (1373 157)  (1373 157)  LC_6 Logic Functioning bit
 (36 14)  (1366 158)  (1366 158)  LC_7 Logic Functioning bit
 (37 14)  (1367 158)  (1367 158)  LC_7 Logic Functioning bit
 (42 14)  (1372 158)  (1372 158)  LC_7 Logic Functioning bit
 (43 14)  (1373 158)  (1373 158)  LC_7 Logic Functioning bit
 (50 14)  (1380 158)  (1380 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 159)  (1366 159)  LC_7 Logic Functioning bit
 (37 15)  (1367 159)  (1367 159)  LC_7 Logic Functioning bit
 (42 15)  (1372 159)  (1372 159)  LC_7 Logic Functioning bit
 (43 15)  (1373 159)  (1373 159)  LC_7 Logic Functioning bit


LogicTile_13_8

 (19 2)  (713 130)  (713 130)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_15_8

 (9 13)  (811 141)  (811 141)  routing T_15_8.sp4_v_t_39 <X> T_15_8.sp4_v_b_10
 (10 13)  (812 141)  (812 141)  routing T_15_8.sp4_v_t_39 <X> T_15_8.sp4_v_b_10


LogicTile_15_6

 (6 2)  (808 98)  (808 98)  routing T_15_6.sp4_v_b_9 <X> T_15_6.sp4_v_t_37
 (5 3)  (807 99)  (807 99)  routing T_15_6.sp4_v_b_9 <X> T_15_6.sp4_v_t_37


DSP_Tile_0_5



LogicTile_1_5



LogicTile_2_5



LogicTile_3_5



LogicTile_4_5



LogicTile_5_5



RAM_Tile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



LogicTile_10_5



LogicTile_11_5



LogicTile_12_5



LogicTile_13_5



LogicTile_14_5



LogicTile_15_5



LogicTile_16_5



LogicTile_17_5

 (19 4)  (929 84)  (929 84)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_18_5



RAM_Tile_19_5



LogicTile_20_5



LogicTile_21_5



LogicTile_22_5



LogicTile_23_5



LogicTile_24_5



DSP_Tile_25_5



IpCon_Tile_0_4

 (36 0)  (36 64)  (36 64)  LC_0 Logic Functioning bit
 (37 0)  (37 64)  (37 64)  LC_0 Logic Functioning bit
 (42 0)  (42 64)  (42 64)  LC_0 Logic Functioning bit
 (43 0)  (43 64)  (43 64)  LC_0 Logic Functioning bit
 (50 0)  (50 64)  (50 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 65)  (36 65)  LC_0 Logic Functioning bit
 (37 1)  (37 65)  (37 65)  LC_0 Logic Functioning bit
 (42 1)  (42 65)  (42 65)  LC_0 Logic Functioning bit
 (43 1)  (43 65)  (43 65)  LC_0 Logic Functioning bit
 (36 2)  (36 66)  (36 66)  LC_1 Logic Functioning bit
 (37 2)  (37 66)  (37 66)  LC_1 Logic Functioning bit
 (42 2)  (42 66)  (42 66)  LC_1 Logic Functioning bit
 (43 2)  (43 66)  (43 66)  LC_1 Logic Functioning bit
 (50 2)  (50 66)  (50 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 67)  (36 67)  LC_1 Logic Functioning bit
 (37 3)  (37 67)  (37 67)  LC_1 Logic Functioning bit
 (42 3)  (42 67)  (42 67)  LC_1 Logic Functioning bit
 (43 3)  (43 67)  (43 67)  LC_1 Logic Functioning bit
 (36 4)  (36 68)  (36 68)  LC_2 Logic Functioning bit
 (37 4)  (37 68)  (37 68)  LC_2 Logic Functioning bit
 (42 4)  (42 68)  (42 68)  LC_2 Logic Functioning bit
 (43 4)  (43 68)  (43 68)  LC_2 Logic Functioning bit
 (50 4)  (50 68)  (50 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 69)  (36 69)  LC_2 Logic Functioning bit
 (37 5)  (37 69)  (37 69)  LC_2 Logic Functioning bit
 (42 5)  (42 69)  (42 69)  LC_2 Logic Functioning bit
 (43 5)  (43 69)  (43 69)  LC_2 Logic Functioning bit
 (36 6)  (36 70)  (36 70)  LC_3 Logic Functioning bit
 (37 6)  (37 70)  (37 70)  LC_3 Logic Functioning bit
 (42 6)  (42 70)  (42 70)  LC_3 Logic Functioning bit
 (43 6)  (43 70)  (43 70)  LC_3 Logic Functioning bit
 (50 6)  (50 70)  (50 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 71)  (36 71)  LC_3 Logic Functioning bit
 (37 7)  (37 71)  (37 71)  LC_3 Logic Functioning bit
 (42 7)  (42 71)  (42 71)  LC_3 Logic Functioning bit
 (43 7)  (43 71)  (43 71)  LC_3 Logic Functioning bit
 (36 8)  (36 72)  (36 72)  LC_4 Logic Functioning bit
 (37 8)  (37 72)  (37 72)  LC_4 Logic Functioning bit
 (42 8)  (42 72)  (42 72)  LC_4 Logic Functioning bit
 (43 8)  (43 72)  (43 72)  LC_4 Logic Functioning bit
 (50 8)  (50 72)  (50 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 73)  (36 73)  LC_4 Logic Functioning bit
 (37 9)  (37 73)  (37 73)  LC_4 Logic Functioning bit
 (42 9)  (42 73)  (42 73)  LC_4 Logic Functioning bit
 (43 9)  (43 73)  (43 73)  LC_4 Logic Functioning bit
 (36 10)  (36 74)  (36 74)  LC_5 Logic Functioning bit
 (37 10)  (37 74)  (37 74)  LC_5 Logic Functioning bit
 (42 10)  (42 74)  (42 74)  LC_5 Logic Functioning bit
 (43 10)  (43 74)  (43 74)  LC_5 Logic Functioning bit
 (50 10)  (50 74)  (50 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 75)  (36 75)  LC_5 Logic Functioning bit
 (37 11)  (37 75)  (37 75)  LC_5 Logic Functioning bit
 (42 11)  (42 75)  (42 75)  LC_5 Logic Functioning bit
 (43 11)  (43 75)  (43 75)  LC_5 Logic Functioning bit
 (36 12)  (36 76)  (36 76)  LC_6 Logic Functioning bit
 (37 12)  (37 76)  (37 76)  LC_6 Logic Functioning bit
 (42 12)  (42 76)  (42 76)  LC_6 Logic Functioning bit
 (43 12)  (43 76)  (43 76)  LC_6 Logic Functioning bit
 (50 12)  (50 76)  (50 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 77)  (36 77)  LC_6 Logic Functioning bit
 (37 13)  (37 77)  (37 77)  LC_6 Logic Functioning bit
 (42 13)  (42 77)  (42 77)  LC_6 Logic Functioning bit
 (43 13)  (43 77)  (43 77)  LC_6 Logic Functioning bit
 (36 14)  (36 78)  (36 78)  LC_7 Logic Functioning bit
 (37 14)  (37 78)  (37 78)  LC_7 Logic Functioning bit
 (42 14)  (42 78)  (42 78)  LC_7 Logic Functioning bit
 (43 14)  (43 78)  (43 78)  LC_7 Logic Functioning bit
 (50 14)  (50 78)  (50 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 79)  (36 79)  LC_7 Logic Functioning bit
 (37 15)  (37 79)  (37 79)  LC_7 Logic Functioning bit
 (42 15)  (42 79)  (42 79)  LC_7 Logic Functioning bit
 (43 15)  (43 79)  (43 79)  LC_7 Logic Functioning bit


LogicTile_1_4



LogicTile_2_4



LogicTile_3_4



LogicTile_4_4



LogicTile_5_4



RAM_Tile_6_4



LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



LogicTile_10_4



LogicTile_11_4



LogicTile_12_4



LogicTile_13_4

 (7 14)  (701 78)  (701 78)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_14_4



LogicTile_15_4

 (4 8)  (806 72)  (806 72)  routing T_15_4.sp4_v_t_47 <X> T_15_4.sp4_v_b_6
 (6 8)  (808 72)  (808 72)  routing T_15_4.sp4_v_t_47 <X> T_15_4.sp4_v_b_6
 (7 14)  (809 78)  (809 78)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_16_4



LogicTile_17_4



LogicTile_18_4



RAM_Tile_19_4



LogicTile_20_4



LogicTile_21_4



LogicTile_22_4



LogicTile_23_4



LogicTile_24_4



IpCon_Tile_25_4

 (36 0)  (1366 64)  (1366 64)  LC_0 Logic Functioning bit
 (37 0)  (1367 64)  (1367 64)  LC_0 Logic Functioning bit
 (42 0)  (1372 64)  (1372 64)  LC_0 Logic Functioning bit
 (43 0)  (1373 64)  (1373 64)  LC_0 Logic Functioning bit
 (50 0)  (1380 64)  (1380 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 65)  (1366 65)  LC_0 Logic Functioning bit
 (37 1)  (1367 65)  (1367 65)  LC_0 Logic Functioning bit
 (42 1)  (1372 65)  (1372 65)  LC_0 Logic Functioning bit
 (43 1)  (1373 65)  (1373 65)  LC_0 Logic Functioning bit
 (36 2)  (1366 66)  (1366 66)  LC_1 Logic Functioning bit
 (37 2)  (1367 66)  (1367 66)  LC_1 Logic Functioning bit
 (42 2)  (1372 66)  (1372 66)  LC_1 Logic Functioning bit
 (43 2)  (1373 66)  (1373 66)  LC_1 Logic Functioning bit
 (50 2)  (1380 66)  (1380 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 67)  (1366 67)  LC_1 Logic Functioning bit
 (37 3)  (1367 67)  (1367 67)  LC_1 Logic Functioning bit
 (42 3)  (1372 67)  (1372 67)  LC_1 Logic Functioning bit
 (43 3)  (1373 67)  (1373 67)  LC_1 Logic Functioning bit
 (36 4)  (1366 68)  (1366 68)  LC_2 Logic Functioning bit
 (37 4)  (1367 68)  (1367 68)  LC_2 Logic Functioning bit
 (42 4)  (1372 68)  (1372 68)  LC_2 Logic Functioning bit
 (43 4)  (1373 68)  (1373 68)  LC_2 Logic Functioning bit
 (50 4)  (1380 68)  (1380 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 69)  (1366 69)  LC_2 Logic Functioning bit
 (37 5)  (1367 69)  (1367 69)  LC_2 Logic Functioning bit
 (42 5)  (1372 69)  (1372 69)  LC_2 Logic Functioning bit
 (43 5)  (1373 69)  (1373 69)  LC_2 Logic Functioning bit
 (36 6)  (1366 70)  (1366 70)  LC_3 Logic Functioning bit
 (37 6)  (1367 70)  (1367 70)  LC_3 Logic Functioning bit
 (42 6)  (1372 70)  (1372 70)  LC_3 Logic Functioning bit
 (43 6)  (1373 70)  (1373 70)  LC_3 Logic Functioning bit
 (50 6)  (1380 70)  (1380 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 71)  (1366 71)  LC_3 Logic Functioning bit
 (37 7)  (1367 71)  (1367 71)  LC_3 Logic Functioning bit
 (42 7)  (1372 71)  (1372 71)  LC_3 Logic Functioning bit
 (43 7)  (1373 71)  (1373 71)  LC_3 Logic Functioning bit
 (36 8)  (1366 72)  (1366 72)  LC_4 Logic Functioning bit
 (37 8)  (1367 72)  (1367 72)  LC_4 Logic Functioning bit
 (42 8)  (1372 72)  (1372 72)  LC_4 Logic Functioning bit
 (43 8)  (1373 72)  (1373 72)  LC_4 Logic Functioning bit
 (50 8)  (1380 72)  (1380 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 73)  (1366 73)  LC_4 Logic Functioning bit
 (37 9)  (1367 73)  (1367 73)  LC_4 Logic Functioning bit
 (42 9)  (1372 73)  (1372 73)  LC_4 Logic Functioning bit
 (43 9)  (1373 73)  (1373 73)  LC_4 Logic Functioning bit
 (36 10)  (1366 74)  (1366 74)  LC_5 Logic Functioning bit
 (37 10)  (1367 74)  (1367 74)  LC_5 Logic Functioning bit
 (42 10)  (1372 74)  (1372 74)  LC_5 Logic Functioning bit
 (43 10)  (1373 74)  (1373 74)  LC_5 Logic Functioning bit
 (50 10)  (1380 74)  (1380 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 75)  (1366 75)  LC_5 Logic Functioning bit
 (37 11)  (1367 75)  (1367 75)  LC_5 Logic Functioning bit
 (42 11)  (1372 75)  (1372 75)  LC_5 Logic Functioning bit
 (43 11)  (1373 75)  (1373 75)  LC_5 Logic Functioning bit
 (36 12)  (1366 76)  (1366 76)  LC_6 Logic Functioning bit
 (37 12)  (1367 76)  (1367 76)  LC_6 Logic Functioning bit
 (42 12)  (1372 76)  (1372 76)  LC_6 Logic Functioning bit
 (43 12)  (1373 76)  (1373 76)  LC_6 Logic Functioning bit
 (50 12)  (1380 76)  (1380 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 77)  (1366 77)  LC_6 Logic Functioning bit
 (37 13)  (1367 77)  (1367 77)  LC_6 Logic Functioning bit
 (42 13)  (1372 77)  (1372 77)  LC_6 Logic Functioning bit
 (43 13)  (1373 77)  (1373 77)  LC_6 Logic Functioning bit
 (36 14)  (1366 78)  (1366 78)  LC_7 Logic Functioning bit
 (37 14)  (1367 78)  (1367 78)  LC_7 Logic Functioning bit
 (42 14)  (1372 78)  (1372 78)  LC_7 Logic Functioning bit
 (43 14)  (1373 78)  (1373 78)  LC_7 Logic Functioning bit
 (50 14)  (1380 78)  (1380 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 79)  (1366 79)  LC_7 Logic Functioning bit
 (37 15)  (1367 79)  (1367 79)  LC_7 Logic Functioning bit
 (42 15)  (1372 79)  (1372 79)  LC_7 Logic Functioning bit
 (43 15)  (1373 79)  (1373 79)  LC_7 Logic Functioning bit


IpCon_Tile_0_3

 (36 0)  (36 48)  (36 48)  LC_0 Logic Functioning bit
 (37 0)  (37 48)  (37 48)  LC_0 Logic Functioning bit
 (42 0)  (42 48)  (42 48)  LC_0 Logic Functioning bit
 (43 0)  (43 48)  (43 48)  LC_0 Logic Functioning bit
 (50 0)  (50 48)  (50 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 49)  (36 49)  LC_0 Logic Functioning bit
 (37 1)  (37 49)  (37 49)  LC_0 Logic Functioning bit
 (42 1)  (42 49)  (42 49)  LC_0 Logic Functioning bit
 (43 1)  (43 49)  (43 49)  LC_0 Logic Functioning bit
 (36 2)  (36 50)  (36 50)  LC_1 Logic Functioning bit
 (37 2)  (37 50)  (37 50)  LC_1 Logic Functioning bit
 (42 2)  (42 50)  (42 50)  LC_1 Logic Functioning bit
 (43 2)  (43 50)  (43 50)  LC_1 Logic Functioning bit
 (50 2)  (50 50)  (50 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 51)  (36 51)  LC_1 Logic Functioning bit
 (37 3)  (37 51)  (37 51)  LC_1 Logic Functioning bit
 (42 3)  (42 51)  (42 51)  LC_1 Logic Functioning bit
 (43 3)  (43 51)  (43 51)  LC_1 Logic Functioning bit
 (36 4)  (36 52)  (36 52)  LC_2 Logic Functioning bit
 (37 4)  (37 52)  (37 52)  LC_2 Logic Functioning bit
 (42 4)  (42 52)  (42 52)  LC_2 Logic Functioning bit
 (43 4)  (43 52)  (43 52)  LC_2 Logic Functioning bit
 (50 4)  (50 52)  (50 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 53)  (36 53)  LC_2 Logic Functioning bit
 (37 5)  (37 53)  (37 53)  LC_2 Logic Functioning bit
 (42 5)  (42 53)  (42 53)  LC_2 Logic Functioning bit
 (43 5)  (43 53)  (43 53)  LC_2 Logic Functioning bit
 (36 6)  (36 54)  (36 54)  LC_3 Logic Functioning bit
 (37 6)  (37 54)  (37 54)  LC_3 Logic Functioning bit
 (42 6)  (42 54)  (42 54)  LC_3 Logic Functioning bit
 (43 6)  (43 54)  (43 54)  LC_3 Logic Functioning bit
 (50 6)  (50 54)  (50 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 55)  (36 55)  LC_3 Logic Functioning bit
 (37 7)  (37 55)  (37 55)  LC_3 Logic Functioning bit
 (42 7)  (42 55)  (42 55)  LC_3 Logic Functioning bit
 (43 7)  (43 55)  (43 55)  LC_3 Logic Functioning bit
 (36 8)  (36 56)  (36 56)  LC_4 Logic Functioning bit
 (37 8)  (37 56)  (37 56)  LC_4 Logic Functioning bit
 (42 8)  (42 56)  (42 56)  LC_4 Logic Functioning bit
 (43 8)  (43 56)  (43 56)  LC_4 Logic Functioning bit
 (50 8)  (50 56)  (50 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 57)  (36 57)  LC_4 Logic Functioning bit
 (37 9)  (37 57)  (37 57)  LC_4 Logic Functioning bit
 (42 9)  (42 57)  (42 57)  LC_4 Logic Functioning bit
 (43 9)  (43 57)  (43 57)  LC_4 Logic Functioning bit
 (36 10)  (36 58)  (36 58)  LC_5 Logic Functioning bit
 (37 10)  (37 58)  (37 58)  LC_5 Logic Functioning bit
 (42 10)  (42 58)  (42 58)  LC_5 Logic Functioning bit
 (43 10)  (43 58)  (43 58)  LC_5 Logic Functioning bit
 (50 10)  (50 58)  (50 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 59)  (36 59)  LC_5 Logic Functioning bit
 (37 11)  (37 59)  (37 59)  LC_5 Logic Functioning bit
 (42 11)  (42 59)  (42 59)  LC_5 Logic Functioning bit
 (43 11)  (43 59)  (43 59)  LC_5 Logic Functioning bit
 (36 12)  (36 60)  (36 60)  LC_6 Logic Functioning bit
 (37 12)  (37 60)  (37 60)  LC_6 Logic Functioning bit
 (42 12)  (42 60)  (42 60)  LC_6 Logic Functioning bit
 (43 12)  (43 60)  (43 60)  LC_6 Logic Functioning bit
 (50 12)  (50 60)  (50 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 61)  (36 61)  LC_6 Logic Functioning bit
 (37 13)  (37 61)  (37 61)  LC_6 Logic Functioning bit
 (42 13)  (42 61)  (42 61)  LC_6 Logic Functioning bit
 (43 13)  (43 61)  (43 61)  LC_6 Logic Functioning bit
 (36 14)  (36 62)  (36 62)  LC_7 Logic Functioning bit
 (37 14)  (37 62)  (37 62)  LC_7 Logic Functioning bit
 (42 14)  (42 62)  (42 62)  LC_7 Logic Functioning bit
 (43 14)  (43 62)  (43 62)  LC_7 Logic Functioning bit
 (50 14)  (50 62)  (50 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 63)  (36 63)  LC_7 Logic Functioning bit
 (37 15)  (37 63)  (37 63)  LC_7 Logic Functioning bit
 (42 15)  (42 63)  (42 63)  LC_7 Logic Functioning bit
 (43 15)  (43 63)  (43 63)  LC_7 Logic Functioning bit


RAM_Tile_19_3

 (19 6)  (1037 54)  (1037 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6


IpCon_Tile_25_3

 (36 0)  (1366 48)  (1366 48)  LC_0 Logic Functioning bit
 (37 0)  (1367 48)  (1367 48)  LC_0 Logic Functioning bit
 (42 0)  (1372 48)  (1372 48)  LC_0 Logic Functioning bit
 (43 0)  (1373 48)  (1373 48)  LC_0 Logic Functioning bit
 (50 0)  (1380 48)  (1380 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 49)  (1366 49)  LC_0 Logic Functioning bit
 (37 1)  (1367 49)  (1367 49)  LC_0 Logic Functioning bit
 (42 1)  (1372 49)  (1372 49)  LC_0 Logic Functioning bit
 (43 1)  (1373 49)  (1373 49)  LC_0 Logic Functioning bit
 (36 2)  (1366 50)  (1366 50)  LC_1 Logic Functioning bit
 (37 2)  (1367 50)  (1367 50)  LC_1 Logic Functioning bit
 (42 2)  (1372 50)  (1372 50)  LC_1 Logic Functioning bit
 (43 2)  (1373 50)  (1373 50)  LC_1 Logic Functioning bit
 (50 2)  (1380 50)  (1380 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 51)  (1366 51)  LC_1 Logic Functioning bit
 (37 3)  (1367 51)  (1367 51)  LC_1 Logic Functioning bit
 (42 3)  (1372 51)  (1372 51)  LC_1 Logic Functioning bit
 (43 3)  (1373 51)  (1373 51)  LC_1 Logic Functioning bit
 (36 4)  (1366 52)  (1366 52)  LC_2 Logic Functioning bit
 (37 4)  (1367 52)  (1367 52)  LC_2 Logic Functioning bit
 (42 4)  (1372 52)  (1372 52)  LC_2 Logic Functioning bit
 (43 4)  (1373 52)  (1373 52)  LC_2 Logic Functioning bit
 (50 4)  (1380 52)  (1380 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 53)  (1366 53)  LC_2 Logic Functioning bit
 (37 5)  (1367 53)  (1367 53)  LC_2 Logic Functioning bit
 (42 5)  (1372 53)  (1372 53)  LC_2 Logic Functioning bit
 (43 5)  (1373 53)  (1373 53)  LC_2 Logic Functioning bit
 (36 6)  (1366 54)  (1366 54)  LC_3 Logic Functioning bit
 (37 6)  (1367 54)  (1367 54)  LC_3 Logic Functioning bit
 (42 6)  (1372 54)  (1372 54)  LC_3 Logic Functioning bit
 (43 6)  (1373 54)  (1373 54)  LC_3 Logic Functioning bit
 (50 6)  (1380 54)  (1380 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 55)  (1366 55)  LC_3 Logic Functioning bit
 (37 7)  (1367 55)  (1367 55)  LC_3 Logic Functioning bit
 (42 7)  (1372 55)  (1372 55)  LC_3 Logic Functioning bit
 (43 7)  (1373 55)  (1373 55)  LC_3 Logic Functioning bit
 (36 8)  (1366 56)  (1366 56)  LC_4 Logic Functioning bit
 (37 8)  (1367 56)  (1367 56)  LC_4 Logic Functioning bit
 (42 8)  (1372 56)  (1372 56)  LC_4 Logic Functioning bit
 (43 8)  (1373 56)  (1373 56)  LC_4 Logic Functioning bit
 (50 8)  (1380 56)  (1380 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 57)  (1366 57)  LC_4 Logic Functioning bit
 (37 9)  (1367 57)  (1367 57)  LC_4 Logic Functioning bit
 (42 9)  (1372 57)  (1372 57)  LC_4 Logic Functioning bit
 (43 9)  (1373 57)  (1373 57)  LC_4 Logic Functioning bit
 (36 10)  (1366 58)  (1366 58)  LC_5 Logic Functioning bit
 (37 10)  (1367 58)  (1367 58)  LC_5 Logic Functioning bit
 (42 10)  (1372 58)  (1372 58)  LC_5 Logic Functioning bit
 (43 10)  (1373 58)  (1373 58)  LC_5 Logic Functioning bit
 (50 10)  (1380 58)  (1380 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 59)  (1366 59)  LC_5 Logic Functioning bit
 (37 11)  (1367 59)  (1367 59)  LC_5 Logic Functioning bit
 (42 11)  (1372 59)  (1372 59)  LC_5 Logic Functioning bit
 (43 11)  (1373 59)  (1373 59)  LC_5 Logic Functioning bit
 (36 12)  (1366 60)  (1366 60)  LC_6 Logic Functioning bit
 (37 12)  (1367 60)  (1367 60)  LC_6 Logic Functioning bit
 (42 12)  (1372 60)  (1372 60)  LC_6 Logic Functioning bit
 (43 12)  (1373 60)  (1373 60)  LC_6 Logic Functioning bit
 (50 12)  (1380 60)  (1380 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 61)  (1366 61)  LC_6 Logic Functioning bit
 (37 13)  (1367 61)  (1367 61)  LC_6 Logic Functioning bit
 (42 13)  (1372 61)  (1372 61)  LC_6 Logic Functioning bit
 (43 13)  (1373 61)  (1373 61)  LC_6 Logic Functioning bit
 (36 14)  (1366 62)  (1366 62)  LC_7 Logic Functioning bit
 (37 14)  (1367 62)  (1367 62)  LC_7 Logic Functioning bit
 (42 14)  (1372 62)  (1372 62)  LC_7 Logic Functioning bit
 (43 14)  (1373 62)  (1373 62)  LC_7 Logic Functioning bit
 (50 14)  (1380 62)  (1380 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 63)  (1366 63)  LC_7 Logic Functioning bit
 (37 15)  (1367 63)  (1367 63)  LC_7 Logic Functioning bit
 (42 15)  (1372 63)  (1372 63)  LC_7 Logic Functioning bit
 (43 15)  (1373 63)  (1373 63)  LC_7 Logic Functioning bit


IpCon_Tile_0_2

 (36 0)  (36 32)  (36 32)  LC_0 Logic Functioning bit
 (37 0)  (37 32)  (37 32)  LC_0 Logic Functioning bit
 (42 0)  (42 32)  (42 32)  LC_0 Logic Functioning bit
 (43 0)  (43 32)  (43 32)  LC_0 Logic Functioning bit
 (50 0)  (50 32)  (50 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 33)  (36 33)  LC_0 Logic Functioning bit
 (37 1)  (37 33)  (37 33)  LC_0 Logic Functioning bit
 (42 1)  (42 33)  (42 33)  LC_0 Logic Functioning bit
 (43 1)  (43 33)  (43 33)  LC_0 Logic Functioning bit
 (36 2)  (36 34)  (36 34)  LC_1 Logic Functioning bit
 (37 2)  (37 34)  (37 34)  LC_1 Logic Functioning bit
 (42 2)  (42 34)  (42 34)  LC_1 Logic Functioning bit
 (43 2)  (43 34)  (43 34)  LC_1 Logic Functioning bit
 (50 2)  (50 34)  (50 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 35)  (36 35)  LC_1 Logic Functioning bit
 (37 3)  (37 35)  (37 35)  LC_1 Logic Functioning bit
 (42 3)  (42 35)  (42 35)  LC_1 Logic Functioning bit
 (43 3)  (43 35)  (43 35)  LC_1 Logic Functioning bit
 (36 4)  (36 36)  (36 36)  LC_2 Logic Functioning bit
 (37 4)  (37 36)  (37 36)  LC_2 Logic Functioning bit
 (42 4)  (42 36)  (42 36)  LC_2 Logic Functioning bit
 (43 4)  (43 36)  (43 36)  LC_2 Logic Functioning bit
 (50 4)  (50 36)  (50 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 37)  (36 37)  LC_2 Logic Functioning bit
 (37 5)  (37 37)  (37 37)  LC_2 Logic Functioning bit
 (42 5)  (42 37)  (42 37)  LC_2 Logic Functioning bit
 (43 5)  (43 37)  (43 37)  LC_2 Logic Functioning bit
 (36 6)  (36 38)  (36 38)  LC_3 Logic Functioning bit
 (37 6)  (37 38)  (37 38)  LC_3 Logic Functioning bit
 (42 6)  (42 38)  (42 38)  LC_3 Logic Functioning bit
 (43 6)  (43 38)  (43 38)  LC_3 Logic Functioning bit
 (50 6)  (50 38)  (50 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 39)  (36 39)  LC_3 Logic Functioning bit
 (37 7)  (37 39)  (37 39)  LC_3 Logic Functioning bit
 (42 7)  (42 39)  (42 39)  LC_3 Logic Functioning bit
 (43 7)  (43 39)  (43 39)  LC_3 Logic Functioning bit
 (36 8)  (36 40)  (36 40)  LC_4 Logic Functioning bit
 (37 8)  (37 40)  (37 40)  LC_4 Logic Functioning bit
 (42 8)  (42 40)  (42 40)  LC_4 Logic Functioning bit
 (43 8)  (43 40)  (43 40)  LC_4 Logic Functioning bit
 (50 8)  (50 40)  (50 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 41)  (36 41)  LC_4 Logic Functioning bit
 (37 9)  (37 41)  (37 41)  LC_4 Logic Functioning bit
 (42 9)  (42 41)  (42 41)  LC_4 Logic Functioning bit
 (43 9)  (43 41)  (43 41)  LC_4 Logic Functioning bit
 (36 10)  (36 42)  (36 42)  LC_5 Logic Functioning bit
 (37 10)  (37 42)  (37 42)  LC_5 Logic Functioning bit
 (42 10)  (42 42)  (42 42)  LC_5 Logic Functioning bit
 (43 10)  (43 42)  (43 42)  LC_5 Logic Functioning bit
 (50 10)  (50 42)  (50 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 43)  (36 43)  LC_5 Logic Functioning bit
 (37 11)  (37 43)  (37 43)  LC_5 Logic Functioning bit
 (42 11)  (42 43)  (42 43)  LC_5 Logic Functioning bit
 (43 11)  (43 43)  (43 43)  LC_5 Logic Functioning bit
 (36 12)  (36 44)  (36 44)  LC_6 Logic Functioning bit
 (37 12)  (37 44)  (37 44)  LC_6 Logic Functioning bit
 (42 12)  (42 44)  (42 44)  LC_6 Logic Functioning bit
 (43 12)  (43 44)  (43 44)  LC_6 Logic Functioning bit
 (50 12)  (50 44)  (50 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 45)  (36 45)  LC_6 Logic Functioning bit
 (37 13)  (37 45)  (37 45)  LC_6 Logic Functioning bit
 (42 13)  (42 45)  (42 45)  LC_6 Logic Functioning bit
 (43 13)  (43 45)  (43 45)  LC_6 Logic Functioning bit
 (36 14)  (36 46)  (36 46)  LC_7 Logic Functioning bit
 (37 14)  (37 46)  (37 46)  LC_7 Logic Functioning bit
 (42 14)  (42 46)  (42 46)  LC_7 Logic Functioning bit
 (43 14)  (43 46)  (43 46)  LC_7 Logic Functioning bit
 (50 14)  (50 46)  (50 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 47)  (36 47)  LC_7 Logic Functioning bit
 (37 15)  (37 47)  (37 47)  LC_7 Logic Functioning bit
 (42 15)  (42 47)  (42 47)  LC_7 Logic Functioning bit
 (43 15)  (43 47)  (43 47)  LC_7 Logic Functioning bit


LogicTile_15_2

 (6 14)  (808 46)  (808 46)  routing T_15_2.sp4_v_b_6 <X> T_15_2.sp4_v_t_44
 (5 15)  (807 47)  (807 47)  routing T_15_2.sp4_v_b_6 <X> T_15_2.sp4_v_t_44


LogicTile_17_2

 (4 0)  (914 32)  (914 32)  routing T_17_2.sp4_v_t_41 <X> T_17_2.sp4_v_b_0
 (6 0)  (916 32)  (916 32)  routing T_17_2.sp4_v_t_41 <X> T_17_2.sp4_v_b_0


IpCon_Tile_25_2

 (36 0)  (1366 32)  (1366 32)  LC_0 Logic Functioning bit
 (37 0)  (1367 32)  (1367 32)  LC_0 Logic Functioning bit
 (42 0)  (1372 32)  (1372 32)  LC_0 Logic Functioning bit
 (43 0)  (1373 32)  (1373 32)  LC_0 Logic Functioning bit
 (50 0)  (1380 32)  (1380 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 33)  (1366 33)  LC_0 Logic Functioning bit
 (37 1)  (1367 33)  (1367 33)  LC_0 Logic Functioning bit
 (42 1)  (1372 33)  (1372 33)  LC_0 Logic Functioning bit
 (43 1)  (1373 33)  (1373 33)  LC_0 Logic Functioning bit
 (36 2)  (1366 34)  (1366 34)  LC_1 Logic Functioning bit
 (37 2)  (1367 34)  (1367 34)  LC_1 Logic Functioning bit
 (42 2)  (1372 34)  (1372 34)  LC_1 Logic Functioning bit
 (43 2)  (1373 34)  (1373 34)  LC_1 Logic Functioning bit
 (50 2)  (1380 34)  (1380 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 35)  (1366 35)  LC_1 Logic Functioning bit
 (37 3)  (1367 35)  (1367 35)  LC_1 Logic Functioning bit
 (42 3)  (1372 35)  (1372 35)  LC_1 Logic Functioning bit
 (43 3)  (1373 35)  (1373 35)  LC_1 Logic Functioning bit
 (36 4)  (1366 36)  (1366 36)  LC_2 Logic Functioning bit
 (37 4)  (1367 36)  (1367 36)  LC_2 Logic Functioning bit
 (42 4)  (1372 36)  (1372 36)  LC_2 Logic Functioning bit
 (43 4)  (1373 36)  (1373 36)  LC_2 Logic Functioning bit
 (50 4)  (1380 36)  (1380 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 37)  (1366 37)  LC_2 Logic Functioning bit
 (37 5)  (1367 37)  (1367 37)  LC_2 Logic Functioning bit
 (42 5)  (1372 37)  (1372 37)  LC_2 Logic Functioning bit
 (43 5)  (1373 37)  (1373 37)  LC_2 Logic Functioning bit
 (36 6)  (1366 38)  (1366 38)  LC_3 Logic Functioning bit
 (37 6)  (1367 38)  (1367 38)  LC_3 Logic Functioning bit
 (42 6)  (1372 38)  (1372 38)  LC_3 Logic Functioning bit
 (43 6)  (1373 38)  (1373 38)  LC_3 Logic Functioning bit
 (50 6)  (1380 38)  (1380 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 39)  (1366 39)  LC_3 Logic Functioning bit
 (37 7)  (1367 39)  (1367 39)  LC_3 Logic Functioning bit
 (42 7)  (1372 39)  (1372 39)  LC_3 Logic Functioning bit
 (43 7)  (1373 39)  (1373 39)  LC_3 Logic Functioning bit
 (36 8)  (1366 40)  (1366 40)  LC_4 Logic Functioning bit
 (37 8)  (1367 40)  (1367 40)  LC_4 Logic Functioning bit
 (42 8)  (1372 40)  (1372 40)  LC_4 Logic Functioning bit
 (43 8)  (1373 40)  (1373 40)  LC_4 Logic Functioning bit
 (50 8)  (1380 40)  (1380 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 41)  (1366 41)  LC_4 Logic Functioning bit
 (37 9)  (1367 41)  (1367 41)  LC_4 Logic Functioning bit
 (42 9)  (1372 41)  (1372 41)  LC_4 Logic Functioning bit
 (43 9)  (1373 41)  (1373 41)  LC_4 Logic Functioning bit
 (36 10)  (1366 42)  (1366 42)  LC_5 Logic Functioning bit
 (37 10)  (1367 42)  (1367 42)  LC_5 Logic Functioning bit
 (42 10)  (1372 42)  (1372 42)  LC_5 Logic Functioning bit
 (43 10)  (1373 42)  (1373 42)  LC_5 Logic Functioning bit
 (50 10)  (1380 42)  (1380 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 43)  (1366 43)  LC_5 Logic Functioning bit
 (37 11)  (1367 43)  (1367 43)  LC_5 Logic Functioning bit
 (42 11)  (1372 43)  (1372 43)  LC_5 Logic Functioning bit
 (43 11)  (1373 43)  (1373 43)  LC_5 Logic Functioning bit
 (36 12)  (1366 44)  (1366 44)  LC_6 Logic Functioning bit
 (37 12)  (1367 44)  (1367 44)  LC_6 Logic Functioning bit
 (42 12)  (1372 44)  (1372 44)  LC_6 Logic Functioning bit
 (43 12)  (1373 44)  (1373 44)  LC_6 Logic Functioning bit
 (50 12)  (1380 44)  (1380 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 45)  (1366 45)  LC_6 Logic Functioning bit
 (37 13)  (1367 45)  (1367 45)  LC_6 Logic Functioning bit
 (42 13)  (1372 45)  (1372 45)  LC_6 Logic Functioning bit
 (43 13)  (1373 45)  (1373 45)  LC_6 Logic Functioning bit
 (36 14)  (1366 46)  (1366 46)  LC_7 Logic Functioning bit
 (37 14)  (1367 46)  (1367 46)  LC_7 Logic Functioning bit
 (42 14)  (1372 46)  (1372 46)  LC_7 Logic Functioning bit
 (43 14)  (1373 46)  (1373 46)  LC_7 Logic Functioning bit
 (50 14)  (1380 46)  (1380 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 47)  (1366 47)  LC_7 Logic Functioning bit
 (37 15)  (1367 47)  (1367 47)  LC_7 Logic Functioning bit
 (42 15)  (1372 47)  (1372 47)  LC_7 Logic Functioning bit
 (43 15)  (1373 47)  (1373 47)  LC_7 Logic Functioning bit


IpCon_Tile_0_1

 (36 0)  (36 16)  (36 16)  LC_0 Logic Functioning bit
 (37 0)  (37 16)  (37 16)  LC_0 Logic Functioning bit
 (42 0)  (42 16)  (42 16)  LC_0 Logic Functioning bit
 (43 0)  (43 16)  (43 16)  LC_0 Logic Functioning bit
 (50 0)  (50 16)  (50 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 17)  (36 17)  LC_0 Logic Functioning bit
 (37 1)  (37 17)  (37 17)  LC_0 Logic Functioning bit
 (42 1)  (42 17)  (42 17)  LC_0 Logic Functioning bit
 (43 1)  (43 17)  (43 17)  LC_0 Logic Functioning bit
 (36 2)  (36 18)  (36 18)  LC_1 Logic Functioning bit
 (37 2)  (37 18)  (37 18)  LC_1 Logic Functioning bit
 (42 2)  (42 18)  (42 18)  LC_1 Logic Functioning bit
 (43 2)  (43 18)  (43 18)  LC_1 Logic Functioning bit
 (50 2)  (50 18)  (50 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 19)  (36 19)  LC_1 Logic Functioning bit
 (37 3)  (37 19)  (37 19)  LC_1 Logic Functioning bit
 (42 3)  (42 19)  (42 19)  LC_1 Logic Functioning bit
 (43 3)  (43 19)  (43 19)  LC_1 Logic Functioning bit
 (36 4)  (36 20)  (36 20)  LC_2 Logic Functioning bit
 (37 4)  (37 20)  (37 20)  LC_2 Logic Functioning bit
 (42 4)  (42 20)  (42 20)  LC_2 Logic Functioning bit
 (43 4)  (43 20)  (43 20)  LC_2 Logic Functioning bit
 (50 4)  (50 20)  (50 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 21)  (36 21)  LC_2 Logic Functioning bit
 (37 5)  (37 21)  (37 21)  LC_2 Logic Functioning bit
 (42 5)  (42 21)  (42 21)  LC_2 Logic Functioning bit
 (43 5)  (43 21)  (43 21)  LC_2 Logic Functioning bit
 (36 6)  (36 22)  (36 22)  LC_3 Logic Functioning bit
 (37 6)  (37 22)  (37 22)  LC_3 Logic Functioning bit
 (42 6)  (42 22)  (42 22)  LC_3 Logic Functioning bit
 (43 6)  (43 22)  (43 22)  LC_3 Logic Functioning bit
 (50 6)  (50 22)  (50 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 23)  (36 23)  LC_3 Logic Functioning bit
 (37 7)  (37 23)  (37 23)  LC_3 Logic Functioning bit
 (42 7)  (42 23)  (42 23)  LC_3 Logic Functioning bit
 (43 7)  (43 23)  (43 23)  LC_3 Logic Functioning bit
 (36 8)  (36 24)  (36 24)  LC_4 Logic Functioning bit
 (37 8)  (37 24)  (37 24)  LC_4 Logic Functioning bit
 (42 8)  (42 24)  (42 24)  LC_4 Logic Functioning bit
 (43 8)  (43 24)  (43 24)  LC_4 Logic Functioning bit
 (50 8)  (50 24)  (50 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 25)  (36 25)  LC_4 Logic Functioning bit
 (37 9)  (37 25)  (37 25)  LC_4 Logic Functioning bit
 (42 9)  (42 25)  (42 25)  LC_4 Logic Functioning bit
 (43 9)  (43 25)  (43 25)  LC_4 Logic Functioning bit
 (36 10)  (36 26)  (36 26)  LC_5 Logic Functioning bit
 (37 10)  (37 26)  (37 26)  LC_5 Logic Functioning bit
 (42 10)  (42 26)  (42 26)  LC_5 Logic Functioning bit
 (43 10)  (43 26)  (43 26)  LC_5 Logic Functioning bit
 (50 10)  (50 26)  (50 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 27)  (36 27)  LC_5 Logic Functioning bit
 (37 11)  (37 27)  (37 27)  LC_5 Logic Functioning bit
 (42 11)  (42 27)  (42 27)  LC_5 Logic Functioning bit
 (43 11)  (43 27)  (43 27)  LC_5 Logic Functioning bit
 (36 12)  (36 28)  (36 28)  LC_6 Logic Functioning bit
 (37 12)  (37 28)  (37 28)  LC_6 Logic Functioning bit
 (42 12)  (42 28)  (42 28)  LC_6 Logic Functioning bit
 (43 12)  (43 28)  (43 28)  LC_6 Logic Functioning bit
 (50 12)  (50 28)  (50 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 29)  (36 29)  LC_6 Logic Functioning bit
 (37 13)  (37 29)  (37 29)  LC_6 Logic Functioning bit
 (42 13)  (42 29)  (42 29)  LC_6 Logic Functioning bit
 (43 13)  (43 29)  (43 29)  LC_6 Logic Functioning bit
 (36 14)  (36 30)  (36 30)  LC_7 Logic Functioning bit
 (37 14)  (37 30)  (37 30)  LC_7 Logic Functioning bit
 (42 14)  (42 30)  (42 30)  LC_7 Logic Functioning bit
 (43 14)  (43 30)  (43 30)  LC_7 Logic Functioning bit
 (50 14)  (50 30)  (50 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 31)  (36 31)  LC_7 Logic Functioning bit
 (37 15)  (37 31)  (37 31)  LC_7 Logic Functioning bit
 (42 15)  (42 31)  (42 31)  LC_7 Logic Functioning bit
 (43 15)  (43 31)  (43 31)  LC_7 Logic Functioning bit


IpCon_Tile_25_1

 (36 0)  (1366 16)  (1366 16)  LC_0 Logic Functioning bit
 (37 0)  (1367 16)  (1367 16)  LC_0 Logic Functioning bit
 (42 0)  (1372 16)  (1372 16)  LC_0 Logic Functioning bit
 (43 0)  (1373 16)  (1373 16)  LC_0 Logic Functioning bit
 (50 0)  (1380 16)  (1380 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 17)  (1366 17)  LC_0 Logic Functioning bit
 (37 1)  (1367 17)  (1367 17)  LC_0 Logic Functioning bit
 (42 1)  (1372 17)  (1372 17)  LC_0 Logic Functioning bit
 (43 1)  (1373 17)  (1373 17)  LC_0 Logic Functioning bit
 (36 2)  (1366 18)  (1366 18)  LC_1 Logic Functioning bit
 (37 2)  (1367 18)  (1367 18)  LC_1 Logic Functioning bit
 (42 2)  (1372 18)  (1372 18)  LC_1 Logic Functioning bit
 (43 2)  (1373 18)  (1373 18)  LC_1 Logic Functioning bit
 (50 2)  (1380 18)  (1380 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 19)  (1366 19)  LC_1 Logic Functioning bit
 (37 3)  (1367 19)  (1367 19)  LC_1 Logic Functioning bit
 (42 3)  (1372 19)  (1372 19)  LC_1 Logic Functioning bit
 (43 3)  (1373 19)  (1373 19)  LC_1 Logic Functioning bit
 (36 4)  (1366 20)  (1366 20)  LC_2 Logic Functioning bit
 (37 4)  (1367 20)  (1367 20)  LC_2 Logic Functioning bit
 (42 4)  (1372 20)  (1372 20)  LC_2 Logic Functioning bit
 (43 4)  (1373 20)  (1373 20)  LC_2 Logic Functioning bit
 (50 4)  (1380 20)  (1380 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 21)  (1366 21)  LC_2 Logic Functioning bit
 (37 5)  (1367 21)  (1367 21)  LC_2 Logic Functioning bit
 (42 5)  (1372 21)  (1372 21)  LC_2 Logic Functioning bit
 (43 5)  (1373 21)  (1373 21)  LC_2 Logic Functioning bit
 (36 6)  (1366 22)  (1366 22)  LC_3 Logic Functioning bit
 (37 6)  (1367 22)  (1367 22)  LC_3 Logic Functioning bit
 (42 6)  (1372 22)  (1372 22)  LC_3 Logic Functioning bit
 (43 6)  (1373 22)  (1373 22)  LC_3 Logic Functioning bit
 (50 6)  (1380 22)  (1380 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 23)  (1366 23)  LC_3 Logic Functioning bit
 (37 7)  (1367 23)  (1367 23)  LC_3 Logic Functioning bit
 (42 7)  (1372 23)  (1372 23)  LC_3 Logic Functioning bit
 (43 7)  (1373 23)  (1373 23)  LC_3 Logic Functioning bit
 (36 8)  (1366 24)  (1366 24)  LC_4 Logic Functioning bit
 (37 8)  (1367 24)  (1367 24)  LC_4 Logic Functioning bit
 (42 8)  (1372 24)  (1372 24)  LC_4 Logic Functioning bit
 (43 8)  (1373 24)  (1373 24)  LC_4 Logic Functioning bit
 (50 8)  (1380 24)  (1380 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 25)  (1366 25)  LC_4 Logic Functioning bit
 (37 9)  (1367 25)  (1367 25)  LC_4 Logic Functioning bit
 (42 9)  (1372 25)  (1372 25)  LC_4 Logic Functioning bit
 (43 9)  (1373 25)  (1373 25)  LC_4 Logic Functioning bit
 (36 10)  (1366 26)  (1366 26)  LC_5 Logic Functioning bit
 (37 10)  (1367 26)  (1367 26)  LC_5 Logic Functioning bit
 (42 10)  (1372 26)  (1372 26)  LC_5 Logic Functioning bit
 (43 10)  (1373 26)  (1373 26)  LC_5 Logic Functioning bit
 (50 10)  (1380 26)  (1380 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 27)  (1366 27)  LC_5 Logic Functioning bit
 (37 11)  (1367 27)  (1367 27)  LC_5 Logic Functioning bit
 (42 11)  (1372 27)  (1372 27)  LC_5 Logic Functioning bit
 (43 11)  (1373 27)  (1373 27)  LC_5 Logic Functioning bit
 (36 12)  (1366 28)  (1366 28)  LC_6 Logic Functioning bit
 (37 12)  (1367 28)  (1367 28)  LC_6 Logic Functioning bit
 (42 12)  (1372 28)  (1372 28)  LC_6 Logic Functioning bit
 (43 12)  (1373 28)  (1373 28)  LC_6 Logic Functioning bit
 (50 12)  (1380 28)  (1380 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 29)  (1366 29)  LC_6 Logic Functioning bit
 (37 13)  (1367 29)  (1367 29)  LC_6 Logic Functioning bit
 (42 13)  (1372 29)  (1372 29)  LC_6 Logic Functioning bit
 (43 13)  (1373 29)  (1373 29)  LC_6 Logic Functioning bit
 (36 14)  (1366 30)  (1366 30)  LC_7 Logic Functioning bit
 (37 14)  (1367 30)  (1367 30)  LC_7 Logic Functioning bit
 (42 14)  (1372 30)  (1372 30)  LC_7 Logic Functioning bit
 (43 14)  (1373 30)  (1373 30)  LC_7 Logic Functioning bit
 (50 14)  (1380 30)  (1380 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 31)  (1366 31)  LC_7 Logic Functioning bit
 (37 15)  (1367 31)  (1367 31)  LC_7 Logic Functioning bit
 (42 15)  (1372 31)  (1372 31)  LC_7 Logic Functioning bit
 (43 15)  (1373 31)  (1373 31)  LC_7 Logic Functioning bit


GlobalNetwork_0_0

 (1 0)  (691 335)  (691 335)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7


IO_Tile_1_0

 (15 14)  (91 0)  (91 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (90 1)  (90 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_2_0

 (15 14)  (145 0)  (145 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (144 1)  (144 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_3_0

 (15 14)  (199 0)  (199 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (198 1)  (198 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_4_0

 (15 14)  (253 0)  (253 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (252 1)  (252 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_5_0

 (15 14)  (307 0)  (307 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (306 1)  (306 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_6_0

 (15 14)  (361 0)  (361 0)  IO control bit: GIOLEFT1_extra_padeb_test_1

 (14 15)  (360 1)  (360 1)  IO control bit: GIOLEFT1_extra_padeb_test_0



IO_Tile_7_0

 (15 14)  (403 0)  (403 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (402 1)  (402 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_8_0

 (15 14)  (457 0)  (457 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (456 1)  (456 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_9_0

 (15 14)  (511 0)  (511 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (510 1)  (510 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_10_0

 (15 14)  (565 0)  (565 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (564 1)  (564 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_11_0

 (15 14)  (619 0)  (619 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (618 1)  (618 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_12_0

 (15 14)  (673 0)  (673 0)  IO control bit: GIODOWN1_extra_padeb_test_1

 (14 15)  (672 1)  (672 1)  IO control bit: GIODOWN1_extra_padeb_test_0



IO_Tile_13_0

 (2 6)  (720 8)  (720 8)  IO control bit: GIODOWN0_REN_1

 (12 8)  (728 7)  (728 7)  routing T_13_0.glb_netwk_7 <X> T_13_0.wire_io_cluster/io_1/inclk
 (14 8)  (730 7)  (730 7)  routing T_13_0.glb_netwk_7 <X> T_13_0.wire_io_cluster/io_1/inclk
 (16 8)  (698 7)  (698 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (721 6)  (721 6)  IO control bit: GIODOWN0_IE_1

 (12 9)  (728 6)  (728 6)  routing T_13_0.glb_netwk_7 <X> T_13_0.wire_io_cluster/io_1/inclk
 (15 9)  (731 6)  (731 6)  Enable bit of Mux _clock_links/inclk_mux => glb_netwk_7 wire_io_cluster/io_1/inclk
 (15 12)  (731 3)  (731 3)  IO control bit: GIODOWN0_cf_bit_39

 (15 14)  (731 0)  (731 0)  IO control bit: GIODOWN0_extra_padeb_test_1

 (14 15)  (730 1)  (730 1)  IO control bit: GIODOWN0_extra_padeb_test_0



IO_Tile_14_0

 (15 14)  (785 0)  (785 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (784 1)  (784 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_15_0

 (17 0)  (807 15)  (807 15)  IOB_0 IO Functioning bit
 (3 1)  (829 14)  (829 14)  IO control bit: IODOWN_REN_0

 (4 2)  (818 12)  (818 12)  routing T_15_0.span4_horz_r_10 <X> T_15_0.lc_trk_g0_2
 (5 3)  (819 13)  (819 13)  routing T_15_0.span4_horz_r_10 <X> T_15_0.lc_trk_g0_2
 (7 3)  (821 13)  (821 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (807 13)  (807 13)  IOB_0 IO Functioning bit
 (12 4)  (836 11)  (836 11)  routing T_15_0.lc_trk_g1_3 <X> T_15_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (806 11)  (806 11)  IOB_0 IO Functioning bit
 (12 5)  (836 10)  (836 10)  routing T_15_0.lc_trk_g1_3 <X> T_15_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (837 10)  (837 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (839 8)  (839 8)  IO control bit: IODOWN_cf_bit_35

 (5 10)  (819 4)  (819 4)  routing T_15_0.span4_horz_r_3 <X> T_15_0.lc_trk_g1_3
 (7 10)  (821 4)  (821 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_3 lc_trk_g1_3
 (15 10)  (839 4)  (839 4)  Enable bit of Mux _clock_links/ceb_mux => lc_trk_g0_2 wire_io_cluster/io_1/cen
 (8 11)  (822 5)  (822 5)  routing T_15_0.span4_horz_r_3 <X> T_15_0.lc_trk_g1_3
 (14 11)  (838 5)  (838 5)  routing T_15_0.lc_trk_g0_2 <X> T_15_0.wire_io_cluster/io_1/cen
 (13 12)  (837 3)  (837 3)  routing T_15_0.span4_vert_43 <X> T_15_0.span4_vert_19
 (12 14)  (836 0)  (836 0)  routing T_15_0.glb_netwk_7 <X> T_15_0.wire_io_cluster/io_1/outclk
 (14 14)  (838 0)  (838 0)  routing T_15_0.glb_netwk_7 <X> T_15_0.wire_io_cluster/io_1/outclk
 (15 14)  (839 0)  (839 0)  IO control bit: IODOWN_extra_padeb_test_1

 (12 15)  (836 1)  (836 1)  routing T_15_0.glb_netwk_7 <X> T_15_0.wire_io_cluster/io_1/outclk
 (15 15)  (839 1)  (839 1)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_7 wire_io_cluster/io_1/outclk


IO_Tile_16_0

 (15 14)  (893 0)  (893 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (892 1)  (892 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_17_0

 (11 6)  (943 8)  (943 8)  routing T_17_0.span4_vert_13 <X> T_17_0.span4_horz_l_14
 (12 6)  (944 8)  (944 8)  routing T_17_0.span4_vert_13 <X> T_17_0.span4_horz_l_14
 (15 14)  (947 0)  (947 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (946 1)  (946 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_18_0

 (15 14)  (1001 0)  (1001 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1000 1)  (1000 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_19_0

 (12 12)  (1052 3)  (1052 3)  routing T_19_0.span4_vert_43 <X> T_19_0.span4_horz_l_15
 (15 14)  (1055 0)  (1055 0)  IO control bit: GIORIGHT1_extra_padeb_test_1

 (14 15)  (1054 1)  (1054 1)  IO control bit: GIORIGHT1_extra_padeb_test_0



IO_Tile_20_0

 (15 14)  (1097 0)  (1097 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1096 1)  (1096 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_21_0

 (15 14)  (1151 0)  (1151 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1150 1)  (1150 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_22_0

 (15 14)  (1205 0)  (1205 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1204 1)  (1204 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_23_0

 (15 14)  (1259 0)  (1259 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1258 1)  (1258 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_24_0

 (15 14)  (1313 0)  (1313 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1312 1)  (1312 1)  IO control bit: BIODOWN_extra_padeb_test_0


