$date
	Sun Nov  4 11:52:03 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module FSM_tb $end
$var wire 1 ! clk $end
$var wire 1 " z $end
$var reg 1 # dummy $end
$var reg 513 $ dumpfile_path [512:0] $end
$var reg 1 % reset_n $end
$var reg 1 & w $end
$scope module inst $end
$var wire 1 ! clk $end
$var wire 1 ' estado_actual $end
$var wire 1 ( prox_estado $end
$var wire 1 ) reset_n $end
$var wire 1 * w $end
$var wire 1 " z $end
$scope module f1 $end
$var wire 1 ( D $end
$var wire 1 ! clk $end
$var wire 1 ) reset_n $end
$var reg 1 + Q $end
$upscope $end
$scope module segundo_bloque $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 * w $end
$var wire 1 ' y $end
$var wire 1 " z $end
$upscope $end
$upscope $end
$scope module clk_gen $end
$var reg 1 . clk $end
$scope begin CLOCK_DRIVER $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
1-
1,
0+
0*
0)
0(
0'
0&
0%
b110001001101001011011100010111101101111011101010111010001110000011101010111010000101110011101100110001101100100 $
1#
0"
0!
$end
#5
1.
1!
#10
0.
0!
1%
1)
#15
1.
1!
#20
0.
0!
1"
0-
1&
1(
1*
#25
0"
1-
0,
1+
1'
1.
1!
#30
0.
0!
#35
1.
1!
#40
0.
0!
0&
0(
0*
#45
1,
0+
0'
1.
1!
#50
0.
0!
#55
1.
1!
#60
0.
0!
1"
0-
1&
1(
1*
#65
0"
1-
0,
1+
1'
1.
1!
#70
0.
0!
#75
1.
1!
#80
0.
0!
#85
1.
1!
#90
0.
0!
0&
0(
0*
#95
1,
0+
0'
1.
1!
#100
0.
0!
