*******************************************
* Generated by SIwave_CPA (Version: 2023 R2)        *
*                                         *
* * ?1986-2023 ANSYS, Inc. All rights reserved. Unauthorized use, distribution, or duplication is prohibited. This product is subject to U.S. laws governing export and re-export.  For full Legal Notice, see documentation.
*******************************************************************************
  Jobname: 0000_CPA_Sim_1                       
*******************************************************************************
  Simulation started on: Tue Jul 18 14:02:04 2023
*******************************************

  * Parsing Channel data
  * Channel setup requires Rdc, Lac and CG extraction. These options are automatically enabled.

  * Parsing Parts and Components
 ******* List of Components in the simulation *******

    CSP_BGA_BGA :: CSP_BGA
    FCHIP_FCHIP :: FCHIP
 ******* EOF Components in the simulation *******


  Number of cores = 12

 
###### Number of PLOC connections to each domain for Die = FCHIP_FCHIP #####
      Domain = RXDATA0+  has 1 PLOC connections
      Domain = RXDATA0-  has 1 PLOC connections
      Domain = RXDATA1+  has 1 PLOC connections
      Domain = RXDATA1-  has 1 PLOC connections
      Domain = RXDATA2+  has 1 PLOC connections
      Domain = RXDATA2-  has 1 PLOC connections
      Domain = RXDATA3+  has 1 PLOC connections
      Domain = RXDATA3-  has 1 PLOC connections
      Domain = RXDATA4+  has 1 PLOC connections
      Domain = RXDATA4-  has 1 PLOC connections
      Domain = RXDATA5+  has 1 PLOC connections
      Domain = RXDATA5-  has 1 PLOC connections
      Domain = RXDATA6+  has 1 PLOC connections
      Domain = RXDATA6-  has 1 PLOC connections
      Domain = RXDATA7+  has 1 PLOC connections
      Domain = RXDATA7-  has 1 PLOC connections
      Domain = TXDATA0+  has 1 PLOC connections
      Domain = TXDATA0-  has 1 PLOC connections
      Domain = TXDATA1+  has 1 PLOC connections
      Domain = TXDATA1-  has 1 PLOC connections
      Domain = TXDATA2+  has 1 PLOC connections
      Domain = TXDATA2-  has 1 PLOC connections
      Domain = TXDATA3+  has 1 PLOC connections
      Domain = TXDATA3-  has 1 PLOC connections
      Domain = TXDATA4+  has 1 PLOC connections
      Domain = TXDATA4-  has 1 PLOC connections
      Domain = TXDATA5+  has 1 PLOC connections
      Domain = TXDATA5-  has 1 PLOC connections
      Domain = TXDATA6+  has 1 PLOC connections
      Domain = TXDATA6-  has 1 PLOC connections
      Domain = TXDATA7+  has 1 PLOC connections
      Domain = TXDATA7-  has 1 PLOC connections
      Domain = VSS  has 90 PLOC connections
 ######################################################


  * Pin groups defined on CSP_BGA_BGA are used for extraction
 

  * Net = TXDATA2- Sink Comp = CSP_BGA_BGA
  * Net = TXDATA2+ Sink Comp = CSP_BGA_BGA
  * Net = TXDATA1- Sink Comp = CSP_BGA_BGA
  * Net = TXDATA5- Sink Comp = CSP_BGA_BGA
  * Net = TXDATA3+ Sink Comp = CSP_BGA_BGA
  * Net = TXDATA7+ Sink Comp = CSP_BGA_BGA
  * Net = TXDATA1+ Sink Comp = CSP_BGA_BGA
  * Net = TXDATA0- Sink Comp = CSP_BGA_BGA
  * Net = TXDATA3- Sink Comp = CSP_BGA_BGA
  * Net = TXDATA4- Sink Comp = CSP_BGA_BGA
  * Net = TXDATA4+ Sink Comp = CSP_BGA_BGA
  * Net = TXDATA5+ Sink Comp = CSP_BGA_BGA
  * Net = TXDATA6- Sink Comp = CSP_BGA_BGA
  * Net = TXDATA6+ Sink Comp = CSP_BGA_BGA
  * Net = TXDATA7- Sink Comp = CSP_BGA_BGA
  * Net = RXDATA2+ Sink Comp = CSP_BGA_BGA
  * Net = RXDATA0+ Sink Comp = CSP_BGA_BGA
  * Net = RXDATA3+ Sink Comp = CSP_BGA_BGA
  * Net = RXDATA5+ Sink Comp = CSP_BGA_BGA
  * Net = RXDATA1- Sink Comp = CSP_BGA_BGA
  * Net = RXDATA2- Sink Comp = CSP_BGA_BGA
  * Net = RXDATA0- Sink Comp = CSP_BGA_BGA
  * Net = RXDATA1+ Sink Comp = CSP_BGA_BGA
  * Net = RXDATA3- Sink Comp = CSP_BGA_BGA
  * Net = RXDATA4+ Sink Comp = CSP_BGA_BGA
  * Net = RXDATA4- Sink Comp = CSP_BGA_BGA
  * Net = RXDATA7+ Sink Comp = CSP_BGA_BGA
  * Net = RXDATA6- Sink Comp = CSP_BGA_BGA
  * Net = RXDATA5- Sink Comp = CSP_BGA_BGA
  * Net = RXDATA6+ Sink Comp = CSP_BGA_BGA
  * Net = RXDATA7- Sink Comp = CSP_BGA_BGA
  * Net = TXDATA0+ Sink Comp = CSP_BGA_BGA
  * CPA dB setup done.

  * Simulation set to SI extraction. RLCG extraction is using VSS as return path.

 Package EM extraction in progress ...

  * DC Extraction in progress ...

     Adaptive pass = 1  Element count = 36280
     Adaptive pass = 2  Element count = 45714
     Adaptive pass = 3  Element count = 57607
     DC Extraction memory usage: 120 MB.
     DC Extraction finished: 3 s

  Simulation progress ... 20% done

  * AC Extraction in progress ...

     CG Extraction memory usage: 498.953 MB
     RL Extraction memory usage: 498.953 MB

  * Passivity check in progress ...

     The network is found to be passive. No violations detected ...
 
 * Model extraction finished.

  * Loop RLCG results are presented using VSS as return path.

 * Generating the Spice deck

     Peak memory usage: 498.953 MB.

   Simulation completed on: Tue Jul 18 14:02:29 2023

 Total time for simulation (DD:HH:MM:SS): 00:00:00:25

