# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Parte-C_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mult2x2_Ca2
# -- Compiling architecture bdf_type of mult2x2_Ca2
# ** Warning: C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd(89): (vcom-1445) Duplicate signal "SYNTHESIZED_WIRE_40" found in sensitivity list.
# 
# ** Warning: C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd(101): (vcom-1445) Duplicate signal "SYNTHESIZED_WIRE_40" found in sensitivity list.
# 
# ** Warning: C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd(113): (vcom-1445) Duplicate signal "SYNTHESIZED_WIRE_41" found in sensitivity list.
# 
# ** Warning: C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd(125): (vcom-1445) Duplicate signal "SYNTHESIZED_WIRE_41" found in sensitivity list.
# 
# ** Warning: C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd(137): (vcom-1445) Duplicate signal "SYNTHESIZED_WIRE_40" found in sensitivity list.
# 
# ** Warning: C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd(149): (vcom-1445) Duplicate signal "SYNTHESIZED_WIRE_40" found in sensitivity list.
# 
# ** Warning: C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd(161): (vcom-1445) Duplicate signal "SYNTHESIZED_WIRE_41" found in sensitivity list.
# 
# ** Warning: C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd(173): (vcom-1445) Duplicate signal "SYNTHESIZED_WIRE_41" found in sensitivity list.
# 
# vcom -93 -work work {C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/sumador_completo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sumador_completo
# -- Compiling architecture Behavioral of sumador_completo
# 
# vcom -93 -work work {C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2_testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mult2x2_Ca2_testbench
# -- Compiling architecture test of mult2x2_Ca2_testbench
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  mult2x2_Ca2_testbench
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps mult2x2_Ca2_testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mult2x2_ca2_testbench(test)
# Loading work.mult2x2_ca2(bdf_type)
# Loading work.sumador_completo(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Failure: Fin de simulaci√≥n
#    Time: 180 ns  Iteration: 0  Process: /mult2x2_ca2_testbench/stim_proc File: C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2_testbench.vhd
# Break in Process stim_proc at C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2_testbench.vhd line 110
# Simulation Breakpoint: Break in Process stim_proc at C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2_testbench.vhd line 110
# MACRO ./Parte-C_run_msim_rtl_vhdl.do PAUSED at line 18
