// Seed: 3368458209
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    input id_3
);
  logic id_4;
  initial begin
    id_0 <= #id_3 1;
    id_0 <= id_3;
  end
endmodule
