<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Register Macros</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part72.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part74.htm">Next &gt;</a></p><p class="s25" style="padding-top: 18pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark74">&zwnj;</a>Register Macros<a name="bookmark111">&zwnj;</a></p><p class="s3" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The following DFF modes are not natively supported by the hardware, but are transparently resolved into the appropriate primitives by ACE software.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part74.htm">ACX_DFFNEP (Negative Clock Edge D-Type Register with Clock Enable and Synchronous Preset)</a><a class="toc1" href="part75.htm">Instantiation Templates</a><a class="toc2" href="part76.htm">Verilog</a><a class="toc2" href="part77.htm">VHDL</a><a class="toc0" href="part78.htm">ACX_DFFEC (Positive Clock Edge D-Type Register with Clock Enable and Synchronous Clear)</a><a class="toc1" href="part79.htm">Instantiation Templates</a><a class="toc2" href="part80.htm">Verilog</a><a class="toc2" href="part81.htm">VHDL</a><a class="toc0" href="part82.htm">ACX_DFFEP (Positive Clock Edge D-Type Register with Clock Enable and Synchronous Preset)</a><a class="toc1" href="part83.htm">Instantiation Templates</a><a class="toc2" href="part84.htm">Verilog</a><a class="toc2" href="part85.htm">VHDL</a><a class="toc0" href="part86.htm">ACX_DFFNEC (Negative Clock Edge D-Type Register with Clock Enable and Synchronous Clear)</a><a class="toc1" href="part87.htm">Instantiation Templates</a><a class="toc2" href="part88.htm">Verilog</a><a class="toc2" href="part89.htm">VHDL</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part72.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part74.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
