0.6
2019.1
May 24 2019
14:51:52
/home/lab/JeevanS/processor-vivado/final_processor/processor/processor.sim/sim_1/synth/func/xsim/Test_p1_2_func_synth.vhd,1672289110,vhdl,,,,\Two_bit_adder__10\;\Two_bit_adder__11\;\Two_bit_adder__12\;\Two_bit_adder__13\;\Two_bit_adder__14\;\Two_bit_adder__15\;\Two_bit_adder__1\;\Two_bit_adder__2\;\Two_bit_adder__3\;\Two_bit_adder__4\;\Two_bit_adder__5\;\Two_bit_adder__6\;\Two_bit_adder__7\;\Two_bit_adder__8\;\Two_bit_adder__9\;\adder_16__1\;\adder_8bit__1\;\adder_8bit__2\;\adder_8bit__3\;\four_bit_adder__1\;\four_bit_adder__2\;\four_bit_adder__3\;\four_bit_adder__4\;\four_bit_adder__5\;\four_bit_adder__6\;\four_bit_adder__7\;\memory_block_module_blk_mem_gen_prim_width__parameterized0\;\memory_block_module_blk_mem_gen_prim_width__parameterized1\;\memory_block_module_blk_mem_gen_prim_wrapper_init__parameterized0\;\memory_block_module_blk_mem_gen_prim_wrapper_init__parameterized1\;\multiplier__1\;\multiplier__2\;\multiplier__3\;\one_bit_adder__10\;\one_bit_adder__11\;\one_bit_adder__12\;\one_bit_adder__13\;\one_bit_adder__14\;\one_bit_adder__15\;\one_bit_adder__16\;\one_bit_adder__17\;\one_bit_adder__18\;\one_bit_adder__19\;\one_bit_adder__1\;\one_bit_adder__20\;\one_bit_adder__21\;\one_bit_adder__22\;\one_bit_adder__23\;\one_bit_adder__24\;\one_bit_adder__25\;\one_bit_adder__26\;\one_bit_adder__27\;\one_bit_adder__28\;\one_bit_adder__29\;\one_bit_adder__2\;\one_bit_adder__30\;\one_bit_adder__31\;\one_bit_adder__3\;\one_bit_adder__4\;\one_bit_adder__5\;\one_bit_adder__6\;\one_bit_adder__7\;\one_bit_adder__8\;\one_bit_adder__9\;add_branch;add_enable;add_pc;adder;adder_16;adder_32;adder_8bit;alu;alu_control;and_bit;branch_and;control_unit;counter_module;demux;div1;divider_module;dot_mux_module;dot_prod_module;four_bit_adder;instruction_block_module;instruction_block_module_blk_mem_gen_generic_cstr;instruction_block_module_blk_mem_gen_prim_width;instruction_block_module_blk_mem_gen_prim_wrapper_init;instruction_block_module_blk_mem_gen_top;instruction_block_module_blk_mem_gen_v8_4_3;instruction_block_module_blk_mem_gen_v8_4_3_synth;jump_mux;memory_block_module;memory_block_module_bindec;memory_block_module_blk_mem_gen_generic_cstr;memory_block_module_blk_mem_gen_mux;memory_block_module_blk_mem_gen_prim_width;memory_block_module_blk_mem_gen_prim_wrapper_init;memory_block_module_blk_mem_gen_top;memory_block_module_blk_mem_gen_v8_4_3;memory_block_module_blk_mem_gen_v8_4_3_synth;mult;multiplier;mux_alu;mux_mem;mux_reg;one_bit_adder;or_bit;pc_main;pc_mux;processor;register_dot;register_file;set_less_module;shift_left_module;shift_right_module;two_bit_adder;two_complement;xor_bit;zero_m,,,,,,,,
/home/lab/JeevanS/processor-vivado/final_processor/processor/processor.srcs/sources_1/imports/p1/Test_p1_2.vhd,1672288705,vhdl,,,,test_p1_2,,,,,,,,
