{
    "Function": "emit_sext_32_rd",
    "astEdges": [
        [
            10,
            11
        ],
        [
            10,
            13
        ],
        [
            4,
            8
        ],
        [
            4,
            5
        ],
        [
            4,
            9
        ],
        [
            4,
            6
        ],
        [
            3,
            10
        ],
        [
            3,
            4
        ],
        [
            11,
            12
        ],
        [
            6,
            7
        ],
        [
            0,
            3
        ],
        [
            0,
            1
        ],
        [
            0,
            14
        ],
        [
            0,
            2
        ]
    ],
    "candidateNodeList": [
        5,
        7,
        9,
        12,
        13
    ],
    "cfgEdges": [
        [
            10,
            14
        ],
        [
            4,
            11
        ],
        [
            11,
            10
        ],
        [
            6,
            4
        ],
        [
            0,
            6
        ]
    ],
    "ddgEdges": [
        [
            10,
            14
        ],
        [
            10,
            14
        ],
        [
            4,
            10
        ],
        [
            4,
            14
        ],
        [
            4,
            14
        ],
        [
            0,
            10
        ],
        [
            0,
            4
        ]
    ],
    "ncsEdges": [
        [
            1,
            2
        ],
        [
            2,
            5
        ],
        [
            5,
            7
        ],
        [
            7,
            8
        ],
        [
            8,
            9
        ],
        [
            9,
            12
        ],
        [
            12,
            13
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "PARAM",
        "3": "BLOCK",
        "4": "emit_addiw",
        "5": "RV_REG_T2",
        "6": "<operator>.indirection",
        "7": "rd",
        "8": "LITERAL",
        "9": "ctx",
        "10": "<operator>.assignment",
        "11": "<operator>.indirection",
        "12": "rd",
        "13": "RV_REG_T2",
        "14": "METHOD_RETURN"
    }
}