Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\fpga_intro\hw\quartus\system.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\fpga_intro\hw\quartus\system --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading quartus/system.qsys
Progress: Reading input file
Progress: Adding PWM_0 [PWM 1.0]
Progress: Parameterizing module PWM_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Stopping: Create block symbol file (.bsf)
