#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12dfa6b90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12dfa76f0 .scope module, "tb_e2e_conv2d" "tb_e2e_conv2d" 3 15;
 .timescale -9 -12;
P_0x12df99d10 .param/l "ARRAY_SIZE" 0 3 17, +C4<00000000000000000000000000000100>;
P_0x12df99d50 .param/l "CLK" 0 3 16, +C4<00000000000000000000000000001010>;
P_0x12df99d90 .param/l "OP_HALT" 1 3 68, C4<11111111>;
P_0x12df99dd0 .param/l "OP_TENSOR" 1 3 67, C4<00000001>;
P_0x12df99e10 .param/l "SRAM_WIDTH" 0 3 18, +C4<00000000000000000000000100000000>;
v0x6000013c6c70_0 .net "axi_araddr", 39 0, L_0x600000a99260;  1 drivers
v0x6000013c6d00_0 .net "axi_arlen", 7 0, L_0x600000a992d0;  1 drivers
v0x6000013c6d90_0 .var "axi_arready", 0 0;
v0x6000013c6e20_0 .net "axi_arvalid", 0 0, L_0x600000a993b0;  1 drivers
v0x6000013c6eb0_0 .net "axi_awaddr", 39 0, L_0x600000a98fc0;  1 drivers
v0x6000013c6f40_0 .net "axi_awlen", 7 0, L_0x600000a99030;  1 drivers
v0x6000013c6fd0_0 .var "axi_awready", 0 0;
v0x6000013c7060_0 .net "axi_awvalid", 0 0, L_0x600000a990a0;  1 drivers
L_0x13009a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000013c70f0_0 .net "axi_bready", 0 0, L_0x13009a968;  1 drivers
v0x6000013c7180_0 .var "axi_bresp", 1 0;
v0x6000013c7210_0 .var "axi_bvalid", 0 0;
v0x6000013c72a0_0 .var "axi_rdata", 255 0;
v0x6000013c7330_0 .var "axi_rlast", 0 0;
v0x6000013c73c0_0 .net "axi_rready", 0 0, L_0x600000a99420;  1 drivers
v0x6000013c7450_0 .var "axi_rvalid", 0 0;
v0x6000013c74e0_0 .net "axi_wdata", 255 0, L_0x600000a99110;  1 drivers
v0x6000013c7570_0 .net "axi_wlast", 0 0, L_0x600000a99180;  1 drivers
v0x6000013c7600_0 .var "axi_wready", 0 0;
v0x6000013c7690_0 .net "axi_wvalid", 0 0, L_0x600000a991f0;  1 drivers
v0x6000013c7720_0 .var "clk", 0 0;
v0x6000013c77b0_0 .var/i "errors", 31 0;
v0x6000013c7840_0 .var "global_sync_in", 0 0;
v0x6000013c78d0_0 .var/i "i", 31 0;
v0x6000013c7960_0 .var "noc_rx_addr", 19 0;
v0x6000013c79f0_0 .var "noc_rx_data", 255 0;
v0x6000013c7a80_0 .var "noc_rx_is_instr", 0 0;
v0x6000013c7b10_0 .net "noc_rx_ready", 0 0, L_0x60000108ee40;  1 drivers
v0x6000013c7ba0_0 .var "noc_rx_valid", 0 0;
L_0x13009a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013c7c30_0 .net "noc_tx_addr", 19 0, L_0x13009a9f8;  1 drivers
L_0x13009a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013c7cc0_0 .net "noc_tx_data", 255 0, L_0x13009a9b0;  1 drivers
v0x6000013c7d50_0 .var "noc_tx_ready", 0 0;
L_0x13009aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013c7de0_0 .net "noc_tx_valid", 0 0, L_0x13009aa40;  1 drivers
v0x6000013c7e70_0 .var "row0", 255 0;
v0x6000013c7f00_0 .var "row1", 255 0;
v0x6000013c8000_0 .var "row2", 255 0;
v0x6000013c8090_0 .var "row3", 255 0;
v0x6000013c8120_0 .var "rst_n", 0 0;
v0x6000013c81b0_0 .var "sync_grant", 0 0;
v0x6000013c8240_0 .net "sync_request", 0 0, L_0x600000a95180;  1 drivers
v0x6000013c82d0_0 .net "tpc_busy", 0 0, L_0x600000a95340;  1 drivers
v0x6000013c8360_0 .net "tpc_done", 0 0, L_0x600000a951f0;  1 drivers
v0x6000013c83f0_0 .net "tpc_error", 0 0, L_0x600000a95110;  1 drivers
v0x6000013c8480_0 .var "tpc_start", 0 0;
v0x6000013c8510_0 .var "tpc_start_pc", 19 0;
E_0x6000034de300 .event negedge, v0x6000013a0090_0;
S_0x12dfa72f0 .scope module, "dut" "tensor_processing_cluster" 3 51, 4 15 0, S_0x12dfa76f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x12e810000 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x12e810040 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x12e810080 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x12e8100c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x12e810100 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x12e810140 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x12e810180 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x12e8101c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x12e810200 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x12e810240 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x12e810280 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x12e8102c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x12e810300 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x12e810340 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x12e810380 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x12e8103c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x12e810400 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600000a960d0 .functor BUFZ 1, v0x6000013c43f0_0, C4<0>, C4<0>, C4<0>;
L_0x600000a988c0 .functor OR 1, L_0x60000108bca0, L_0x60000108be80, C4<0>, C4<0>;
L_0x600000a98930 .functor AND 1, L_0x600000a98850, L_0x600000a988c0, C4<1>, C4<1>;
L_0x600000a989a0 .functor BUFZ 1, v0x6000013c5440_0, C4<0>, C4<0>, C4<0>;
L_0x600000a98a10 .functor BUFZ 1, v0x6000013c4f30_0, C4<0>, C4<0>, C4<0>;
L_0x600000a995e0 .functor AND 1, v0x6000013c7ba0_0, L_0x60000108ee40, C4<1>, C4<1>;
L_0x600000a99650 .functor AND 1, L_0x600000a995e0, L_0x60000108eee0, C4<1>, C4<1>;
v0x6000013c2370_0 .net *"_ivl_24", 19 0, L_0x60000108b5c0;  1 drivers
L_0x13009a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000013c2400_0 .net *"_ivl_27", 3 0, L_0x13009a530;  1 drivers
v0x6000013c2490_0 .net *"_ivl_28", 19 0, L_0x60000108b660;  1 drivers
L_0x13009a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013c2520_0 .net *"_ivl_31", 14 0, L_0x13009a578;  1 drivers
L_0x13009a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000013c25b0_0 .net/2u *"_ivl_34", 2 0, L_0x13009a5c0;  1 drivers
v0x6000013c2640_0 .net *"_ivl_38", 19 0, L_0x60000108b840;  1 drivers
L_0x13009a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000013c26d0_0 .net *"_ivl_41", 3 0, L_0x13009a608;  1 drivers
v0x6000013c2760_0 .net *"_ivl_42", 19 0, L_0x60000108b8e0;  1 drivers
L_0x13009a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000013c27f0_0 .net *"_ivl_45", 3 0, L_0x13009a650;  1 drivers
L_0x13009a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013c2880_0 .net/2u *"_ivl_48", 2 0, L_0x13009a698;  1 drivers
v0x6000013c2910_0 .net *"_ivl_52", 19 0, L_0x60000108bac0;  1 drivers
L_0x13009a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000013c29a0_0 .net *"_ivl_55", 3 0, L_0x13009a6e0;  1 drivers
v0x6000013c2a30_0 .net *"_ivl_56", 19 0, L_0x60000108bb60;  1 drivers
L_0x13009a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000013c2ac0_0 .net *"_ivl_59", 3 0, L_0x13009a728;  1 drivers
L_0x13009a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000013c2b50_0 .net *"_ivl_63", 127 0, L_0x13009a770;  1 drivers
v0x6000013c2be0_0 .net *"_ivl_65", 127 0, L_0x60000108bd40;  1 drivers
L_0x13009a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013c2c70_0 .net/2u *"_ivl_68", 2 0, L_0x13009a7b8;  1 drivers
v0x6000013c2d00_0 .net *"_ivl_70", 0 0, L_0x60000108bca0;  1 drivers
L_0x13009a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000013c2d90_0 .net/2u *"_ivl_72", 2 0, L_0x13009a800;  1 drivers
v0x6000013c2e20_0 .net *"_ivl_74", 0 0, L_0x60000108be80;  1 drivers
v0x6000013c2eb0_0 .net *"_ivl_77", 0 0, L_0x600000a988c0;  1 drivers
v0x6000013c2f40_0 .net *"_ivl_87", 0 0, L_0x600000a995e0;  1 drivers
v0x6000013c2fd0_0 .net *"_ivl_89", 0 0, L_0x60000108eee0;  1 drivers
v0x6000013c3060_0 .var "act_data_d", 31 0;
v0x6000013c30f0_0 .var "act_valid_d", 0 0;
v0x6000013c3180_0 .var "act_valid_d2", 0 0;
v0x6000013c3210_0 .net "axi_araddr", 39 0, L_0x600000a99260;  alias, 1 drivers
v0x6000013c32a0_0 .net "axi_arlen", 7 0, L_0x600000a992d0;  alias, 1 drivers
v0x6000013c3330_0 .net "axi_arready", 0 0, v0x6000013c6d90_0;  1 drivers
v0x6000013c33c0_0 .net "axi_arvalid", 0 0, L_0x600000a993b0;  alias, 1 drivers
v0x6000013c3450_0 .net "axi_awaddr", 39 0, L_0x600000a98fc0;  alias, 1 drivers
v0x6000013c34e0_0 .net "axi_awlen", 7 0, L_0x600000a99030;  alias, 1 drivers
v0x6000013c3570_0 .net "axi_awready", 0 0, v0x6000013c6fd0_0;  1 drivers
v0x6000013c3600_0 .net "axi_awvalid", 0 0, L_0x600000a990a0;  alias, 1 drivers
v0x6000013c3690_0 .net "axi_bready", 0 0, L_0x13009a968;  alias, 1 drivers
v0x6000013c3720_0 .net "axi_bresp", 1 0, v0x6000013c7180_0;  1 drivers
v0x6000013c37b0_0 .net "axi_bvalid", 0 0, v0x6000013c7210_0;  1 drivers
v0x6000013c3840_0 .net "axi_rdata", 255 0, v0x6000013c72a0_0;  1 drivers
v0x6000013c38d0_0 .net "axi_rlast", 0 0, v0x6000013c7330_0;  1 drivers
v0x6000013c3960_0 .net "axi_rready", 0 0, L_0x600000a99420;  alias, 1 drivers
v0x6000013c39f0_0 .net "axi_rvalid", 0 0, v0x6000013c7450_0;  1 drivers
v0x6000013c3a80_0 .net "axi_wdata", 255 0, L_0x600000a99110;  alias, 1 drivers
v0x6000013c3b10_0 .net "axi_wlast", 0 0, L_0x600000a99180;  alias, 1 drivers
v0x6000013c3ba0_0 .net "axi_wready", 0 0, v0x6000013c7600_0;  1 drivers
v0x6000013c3c30_0 .net "axi_wvalid", 0 0, L_0x600000a991f0;  alias, 1 drivers
v0x6000013c3cc0_0 .net "clk", 0 0, v0x6000013c7720_0;  1 drivers
v0x6000013c3d50_0 .net "dma_lcp_done", 0 0, L_0x600000a98d90;  1 drivers
v0x6000013c3de0_0 .net "dma_lcp_ready", 0 0, L_0x60000108df40;  1 drivers
v0x6000013c3e70_0 .net "dma_sram_addr", 19 0, v0x6000013a0e10_0;  1 drivers
v0x6000013c3f00_0 .net "dma_sram_rdata", 255 0, L_0x600000a99570;  1 drivers
v0x6000013c4000_0 .net "dma_sram_re", 0 0, L_0x600000a98f50;  1 drivers
v0x6000013c4090_0 .net "dma_sram_ready", 0 0, L_0x60000108eda0;  1 drivers
v0x6000013c4120_0 .net "dma_sram_wdata", 255 0, L_0x600000a98e70;  1 drivers
v0x6000013c41b0_0 .net "dma_sram_we", 0 0, L_0x600000a98ee0;  1 drivers
v0x6000013c4240_0 .net "global_sync_in", 0 0, v0x6000013c7840_0;  1 drivers
v0x6000013c42d0 .array "instr_mem", 4095 0, 127 0;
v0x6000013c4360_0 .var "instr_rdata_reg", 127 0;
v0x6000013c43f0_0 .var "instr_valid_reg", 0 0;
v0x6000013c4480_0 .net "lcp_dma_cmd", 127 0, v0x6000013a2910_0;  1 drivers
v0x6000013c4510_0 .net "lcp_dma_valid", 0 0, L_0x600000a95420;  1 drivers
v0x6000013c45a0_0 .net "lcp_imem_addr", 19 0, L_0x600000a95ea0;  1 drivers
v0x6000013c4630_0 .net "lcp_imem_data", 127 0, v0x6000013c4360_0;  1 drivers
v0x6000013c46c0_0 .net "lcp_imem_re", 0 0, L_0x600000a95f10;  1 drivers
v0x6000013c4750_0 .net "lcp_imem_valid", 0 0, L_0x600000a960d0;  1 drivers
v0x6000013c47e0_0 .net "lcp_mxu_cmd", 127 0, v0x6000013a3600_0;  1 drivers
v0x6000013c4870_0 .net "lcp_mxu_valid", 0 0, L_0x600000a956c0;  1 drivers
v0x6000013c4900_0 .net "lcp_vpu_cmd", 127 0, v0x6000013a4240_0;  1 drivers
v0x6000013c4990_0 .net "lcp_vpu_valid", 0 0, L_0x600000a95500;  1 drivers
v0x6000013c4a20_0 .net "mxu_a_addr", 19 0, L_0x60000108b980;  1 drivers
v0x6000013c4ab0_0 .net "mxu_a_rdata", 255 0, L_0x600000a99490;  1 drivers
v0x6000013c4b40_0 .net "mxu_a_re", 0 0, L_0x60000108ba20;  1 drivers
v0x6000013c4bd0_0 .net "mxu_a_ready", 0 0, L_0x60000108ec60;  1 drivers
v0x6000013c4c60_0 .net "mxu_cfg_k", 15 0, L_0x600001085900;  1 drivers
v0x6000013c4cf0_0 .net "mxu_cfg_m", 15 0, L_0x6000010857c0;  1 drivers
v0x6000013c4d80_0 .net "mxu_cfg_n", 15 0, L_0x600001085860;  1 drivers
v0x6000013c4e10_0 .var "mxu_col_cnt", 4 0;
v0x6000013c4ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x6000013c4f30_0 .var "mxu_done_reg", 0 0;
v0x6000013c4fc0_0 .net "mxu_dst_addr", 15 0, L_0x6000010855e0;  1 drivers
v0x6000013c5050_0 .net "mxu_lcp_done", 0 0, L_0x600000a98a10;  1 drivers
v0x6000013c50e0_0 .net "mxu_lcp_ready", 0 0, L_0x600000a989a0;  1 drivers
v0x6000013c5170_0 .net "mxu_o_addr", 19 0, L_0x60000108bc00;  1 drivers
v0x6000013c5200_0 .net "mxu_o_ready", 0 0, L_0x60000108ed00;  1 drivers
v0x6000013c5290_0 .net "mxu_o_wdata", 255 0, L_0x60000108bde0;  1 drivers
v0x6000013c5320_0 .net "mxu_o_we", 0 0, L_0x600000a98930;  1 drivers
v0x6000013c53b0_0 .var "mxu_out_cnt", 15 0;
v0x6000013c5440_0 .var "mxu_ready_reg", 0 0;
v0x6000013c54d0_0 .net "mxu_src0_addr", 15 0, L_0x600001085680;  1 drivers
v0x6000013c5560_0 .net "mxu_src1_addr", 15 0, L_0x600001085720;  1 drivers
v0x6000013c55f0_0 .var "mxu_start_array", 0 0;
v0x6000013c5680_0 .var "mxu_start_array_d", 0 0;
v0x6000013c5710_0 .var "mxu_state", 2 0;
v0x6000013c57a0_0 .net "mxu_subop", 7 0, L_0x600001085540;  1 drivers
v0x6000013c5830_0 .net "mxu_w_addr", 19 0, L_0x60000108b700;  1 drivers
v0x6000013c58c0_0 .net "mxu_w_rdata", 255 0, v0x6000013bf8d0_0;  1 drivers
v0x6000013c5950_0 .net "mxu_w_re", 0 0, L_0x60000108b7a0;  1 drivers
v0x6000013c59e0_0 .net "mxu_w_ready", 0 0, L_0x60000108eb20;  1 drivers
v0x6000013c5a70_0 .net "noc_data_write", 0 0, L_0x600000a99650;  1 drivers
v0x6000013c5b00_0 .net "noc_rx_addr", 19 0, v0x6000013c7960_0;  1 drivers
v0x6000013c5b90_0 .net "noc_rx_data", 255 0, v0x6000013c79f0_0;  1 drivers
v0x6000013c5c20_0 .net "noc_rx_is_instr", 0 0, v0x6000013c7a80_0;  1 drivers
v0x6000013c5cb0_0 .net "noc_rx_ready", 0 0, L_0x60000108ee40;  alias, 1 drivers
v0x6000013c5d40_0 .net "noc_rx_valid", 0 0, v0x6000013c7ba0_0;  1 drivers
v0x6000013c5dd0_0 .net "noc_tx_addr", 19 0, L_0x13009a9f8;  alias, 1 drivers
v0x6000013c5e60_0 .net "noc_tx_data", 255 0, L_0x13009a9b0;  alias, 1 drivers
v0x6000013c5ef0_0 .net "noc_tx_ready", 0 0, v0x6000013c7d50_0;  1 drivers
v0x6000013c5f80_0 .net "noc_tx_valid", 0 0, L_0x13009aa40;  alias, 1 drivers
v0x6000013c6010_0 .net "rst_n", 0 0, v0x6000013c8120_0;  1 drivers
v0x6000013c60a0_0 .net "sync_grant", 0 0, v0x6000013c81b0_0;  1 drivers
v0x6000013c6130_0 .net "sync_request", 0 0, L_0x600000a95180;  alias, 1 drivers
v0x6000013c61c0_0 .net "systolic_busy", 0 0, L_0x600000a98770;  1 drivers
v0x6000013c6250_0 .net "systolic_done", 0 0, L_0x60000108b0c0;  1 drivers
v0x6000013c62e0_0 .net "systolic_result", 127 0, L_0x60000108ac60;  1 drivers
v0x6000013c6370_0 .net "systolic_result_valid", 0 0, L_0x600000a98850;  1 drivers
v0x6000013c6400_0 .net "tpc_busy", 0 0, L_0x600000a95340;  alias, 1 drivers
v0x6000013c6490_0 .net "tpc_done", 0 0, L_0x600000a951f0;  alias, 1 drivers
v0x6000013c6520_0 .net "tpc_error", 0 0, L_0x600000a95110;  alias, 1 drivers
v0x6000013c65b0_0 .net "tpc_start", 0 0, v0x6000013c8480_0;  1 drivers
v0x6000013c6640_0 .net "tpc_start_pc", 19 0, v0x6000013c8510_0;  1 drivers
v0x6000013c66d0_0 .net "vpu_lcp_done", 0 0, L_0x600000a98b60;  1 drivers
v0x6000013c6760_0 .net "vpu_lcp_ready", 0 0, L_0x60000108da40;  1 drivers
v0x6000013c67f0_0 .net "vpu_sram_addr", 19 0, v0x6000013c1710_0;  1 drivers
v0x6000013c6880_0 .net "vpu_sram_rdata", 255 0, L_0x600000a99500;  1 drivers
v0x6000013c6910_0 .net "vpu_sram_re", 0 0, L_0x600000a98d20;  1 drivers
v0x6000013c69a0_0 .net "vpu_sram_ready", 0 0, L_0x60000108ebc0;  1 drivers
v0x6000013c6a30_0 .net "vpu_sram_wdata", 255 0, L_0x600000a98c40;  1 drivers
v0x6000013c6ac0_0 .net "vpu_sram_we", 0 0, L_0x600000a98cb0;  1 drivers
v0x6000013c6b50_0 .var "weight_load_col_d", 1 0;
v0x6000013c6be0_0 .var "weight_load_en_d", 0 0;
L_0x600001085540 .part v0x6000013a3600_0, 112, 8;
L_0x6000010855e0 .part v0x6000013a3600_0, 96, 16;
L_0x600001085680 .part v0x6000013a3600_0, 80, 16;
L_0x600001085720 .part v0x6000013a3600_0, 64, 16;
L_0x6000010857c0 .part v0x6000013a3600_0, 48, 16;
L_0x600001085860 .part v0x6000013a3600_0, 32, 16;
L_0x600001085900 .part v0x6000013a3600_0, 16, 16;
L_0x60000108b520 .part v0x6000013bf8d0_0, 0, 32;
L_0x60000108b5c0 .concat [ 16 4 0 0], L_0x600001085720, L_0x13009a530;
L_0x60000108b660 .concat [ 5 15 0 0], v0x6000013c4e10_0, L_0x13009a578;
L_0x60000108b700 .arith/sum 20, L_0x60000108b5c0, L_0x60000108b660;
L_0x60000108b7a0 .cmp/eq 3, v0x6000013c5710_0, L_0x13009a5c0;
L_0x60000108b840 .concat [ 16 4 0 0], L_0x600001085680, L_0x13009a608;
L_0x60000108b8e0 .concat [ 16 4 0 0], v0x6000013c4ea0_0, L_0x13009a650;
L_0x60000108b980 .arith/sum 20, L_0x60000108b840, L_0x60000108b8e0;
L_0x60000108ba20 .cmp/eq 3, v0x6000013c5710_0, L_0x13009a698;
L_0x60000108bac0 .concat [ 16 4 0 0], L_0x6000010855e0, L_0x13009a6e0;
L_0x60000108bb60 .concat [ 16 4 0 0], v0x6000013c53b0_0, L_0x13009a728;
L_0x60000108bc00 .arith/sum 20, L_0x60000108bac0, L_0x60000108bb60;
L_0x60000108bd40 .part L_0x60000108ac60, 0, 128;
L_0x60000108bde0 .concat [ 128 128 0 0], L_0x60000108bd40, L_0x13009a770;
L_0x60000108bca0 .cmp/eq 3, v0x6000013c5710_0, L_0x13009a7b8;
L_0x60000108be80 .cmp/eq 3, v0x6000013c5710_0, L_0x13009a800;
L_0x60000108ee40 .reduce/nor L_0x600000a95340;
L_0x60000108eee0 .reduce/nor v0x6000013c7a80_0;
S_0x12df6acc0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x12dfa72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x12e81c600 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x12e81c640 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x12e81c680 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x12e81c6c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x12e81c700 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x12e81c740 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x12e81c780 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x12e81c7c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x12e81c800 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x12e81c840 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x12e81c880 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x12e81c8c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x12e81c900 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x12e81c940 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x12e81c980 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x12e81c9c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x12e81ca00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x12e81ca40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x12e81ca80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x12e81cac0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x12e81cb00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600000a98d90 .functor BUFZ 1, v0x6000013a0510_0, C4<0>, C4<0>, C4<0>;
L_0x600000a98e70 .functor BUFZ 256, v0x6000013a1170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000a98ee0 .functor BUFZ 1, v0x6000013a1290_0, C4<0>, C4<0>, C4<0>;
L_0x600000a98f50 .functor BUFZ 1, v0x6000013a0fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600000a98fc0 .functor BUFZ 40, v0x60000139f450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000a99030 .functor BUFZ 8, v0x60000139f570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000a990a0 .functor BUFZ 1, v0x60000139f720_0, C4<0>, C4<0>, C4<0>;
L_0x600000a99110 .functor BUFZ 256, v0x60000139fcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000a99180 .functor BUFZ 1, v0x60000139fde0_0, C4<0>, C4<0>, C4<0>;
L_0x600000a991f0 .functor BUFZ 1, v0x6000013986c0_0, C4<0>, C4<0>, C4<0>;
L_0x600000a99260 .functor BUFZ 40, v0x60000139f060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000a992d0 .functor BUFZ 8, v0x60000139f180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000a993b0 .functor BUFZ 1, v0x60000139f330_0, C4<0>, C4<0>, C4<0>;
L_0x600000a99420 .functor BUFZ 1, v0x60000139fb10_0, C4<0>, C4<0>, C4<0>;
L_0x13009a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000139ef40_0 .net/2u *"_ivl_14", 3 0, L_0x13009a920;  1 drivers
v0x60000139efd0_0 .net "axi_araddr", 39 0, L_0x600000a99260;  alias, 1 drivers
v0x60000139f060_0 .var "axi_araddr_reg", 39 0;
v0x60000139f0f0_0 .net "axi_arlen", 7 0, L_0x600000a992d0;  alias, 1 drivers
v0x60000139f180_0 .var "axi_arlen_reg", 7 0;
v0x60000139f210_0 .net "axi_arready", 0 0, v0x6000013c6d90_0;  alias, 1 drivers
v0x60000139f2a0_0 .net "axi_arvalid", 0 0, L_0x600000a993b0;  alias, 1 drivers
v0x60000139f330_0 .var "axi_arvalid_reg", 0 0;
v0x60000139f3c0_0 .net "axi_awaddr", 39 0, L_0x600000a98fc0;  alias, 1 drivers
v0x60000139f450_0 .var "axi_awaddr_reg", 39 0;
v0x60000139f4e0_0 .net "axi_awlen", 7 0, L_0x600000a99030;  alias, 1 drivers
v0x60000139f570_0 .var "axi_awlen_reg", 7 0;
v0x60000139f600_0 .net "axi_awready", 0 0, v0x6000013c6fd0_0;  alias, 1 drivers
v0x60000139f690_0 .net "axi_awvalid", 0 0, L_0x600000a990a0;  alias, 1 drivers
v0x60000139f720_0 .var "axi_awvalid_reg", 0 0;
v0x60000139f7b0_0 .net "axi_bready", 0 0, L_0x13009a968;  alias, 1 drivers
v0x60000139f840_0 .net "axi_bresp", 1 0, v0x6000013c7180_0;  alias, 1 drivers
v0x60000139f8d0_0 .net "axi_bvalid", 0 0, v0x6000013c7210_0;  alias, 1 drivers
v0x60000139f960_0 .net "axi_rdata", 255 0, v0x6000013c72a0_0;  alias, 1 drivers
v0x60000139f9f0_0 .net "axi_rlast", 0 0, v0x6000013c7330_0;  alias, 1 drivers
v0x60000139fa80_0 .net "axi_rready", 0 0, L_0x600000a99420;  alias, 1 drivers
v0x60000139fb10_0 .var "axi_rready_reg", 0 0;
v0x60000139fba0_0 .net "axi_rvalid", 0 0, v0x6000013c7450_0;  alias, 1 drivers
v0x60000139fc30_0 .net "axi_wdata", 255 0, L_0x600000a99110;  alias, 1 drivers
v0x60000139fcc0_0 .var "axi_wdata_reg", 255 0;
v0x60000139fd50_0 .net "axi_wlast", 0 0, L_0x600000a99180;  alias, 1 drivers
v0x60000139fde0_0 .var "axi_wlast_reg", 0 0;
v0x60000139fe70_0 .net "axi_wready", 0 0, v0x6000013c7600_0;  alias, 1 drivers
v0x60000139ff00_0 .net "axi_wvalid", 0 0, L_0x600000a991f0;  alias, 1 drivers
v0x6000013986c0_0 .var "axi_wvalid_reg", 0 0;
v0x600001398630_0 .net "cfg_cols", 11 0, L_0x60000108dd60;  1 drivers
v0x6000013a0000_0 .net "cfg_rows", 11 0, L_0x60000108dcc0;  1 drivers
v0x6000013a0090_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013a0120_0 .net "cmd", 127 0, v0x6000013a2910_0;  alias, 1 drivers
v0x6000013a01b0_0 .net "cmd_done", 0 0, L_0x600000a98d90;  alias, 1 drivers
v0x6000013a0240_0 .net "cmd_ready", 0 0, L_0x60000108df40;  alias, 1 drivers
v0x6000013a02d0_0 .net "cmd_valid", 0 0, L_0x600000a95420;  alias, 1 drivers
v0x6000013a0360_0 .var "col_count", 11 0;
v0x6000013a03f0_0 .var "cols_cfg", 11 0;
v0x6000013a0480_0 .var "data_buf", 255 0;
v0x6000013a0510_0 .var "done_reg", 0 0;
v0x6000013a05a0_0 .net "ext_addr", 39 0, L_0x60000108db80;  1 drivers
v0x6000013a0630_0 .var "ext_base", 39 0;
v0x6000013a06c0_0 .var "ext_ptr", 39 0;
v0x6000013a0750_0 .net "ext_stride", 11 0, L_0x60000108de00;  1 drivers
v0x6000013a07e0_0 .var "ext_stride_cfg", 11 0;
v0x6000013a0870_0 .net "int_addr", 19 0, L_0x60000108dc20;  1 drivers
v0x6000013a0900_0 .var "int_base", 19 0;
v0x6000013a0990_0 .var "int_ptr", 19 0;
v0x6000013a0a20_0 .net "int_stride", 11 0, L_0x60000108dea0;  1 drivers
v0x6000013a0ab0_0 .var "int_stride_cfg", 11 0;
v0x6000013a0b40_0 .var "op_type", 7 0;
v0x6000013a0bd0_0 .var "row_count", 11 0;
v0x6000013a0c60_0 .var "rows_cfg", 11 0;
v0x6000013a0cf0_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013a0d80_0 .net "sram_addr", 19 0, v0x6000013a0e10_0;  alias, 1 drivers
v0x6000013a0e10_0 .var "sram_addr_reg", 19 0;
v0x6000013a0ea0_0 .net "sram_rdata", 255 0, L_0x600000a99570;  alias, 1 drivers
v0x6000013a0f30_0 .net "sram_re", 0 0, L_0x600000a98f50;  alias, 1 drivers
v0x6000013a0fc0_0 .var "sram_re_reg", 0 0;
v0x6000013a1050_0 .net "sram_ready", 0 0, L_0x60000108eda0;  alias, 1 drivers
v0x6000013a10e0_0 .net "sram_wdata", 255 0, L_0x600000a98e70;  alias, 1 drivers
v0x6000013a1170_0 .var "sram_wdata_reg", 255 0;
v0x6000013a1200_0 .net "sram_we", 0 0, L_0x600000a98ee0;  alias, 1 drivers
v0x6000013a1290_0 .var "sram_we_reg", 0 0;
v0x6000013a1320_0 .var "state", 3 0;
v0x6000013a13b0_0 .net "subop", 7 0, L_0x60000108dae0;  1 drivers
E_0x6000034decc0/0 .event negedge, v0x6000013a0cf0_0;
E_0x6000034decc0/1 .event posedge, v0x6000013a0090_0;
E_0x6000034decc0 .event/or E_0x6000034decc0/0, E_0x6000034decc0/1;
L_0x60000108dae0 .part v0x6000013a2910_0, 112, 8;
L_0x60000108db80 .part v0x6000013a2910_0, 72, 40;
L_0x60000108dc20 .part v0x6000013a2910_0, 52, 20;
L_0x60000108dcc0 .part v0x6000013a2910_0, 40, 12;
L_0x60000108dd60 .part v0x6000013a2910_0, 28, 12;
L_0x60000108de00 .part v0x6000013a2910_0, 16, 12;
L_0x60000108dea0 .part v0x6000013a2910_0, 4, 12;
L_0x60000108df40 .cmp/eq 4, v0x6000013a1320_0, L_0x13009a920;
S_0x12df94b20 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x12dfa72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x12e80e800 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x12e80e840 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x12e80e880 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x12e80e8c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x12e80e900 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x12e80e940 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x12e80e980 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x12e80e9c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x12e80ea00 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x12e80ea40 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x12e80ea80 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x12e80eac0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x12e80eb00 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x12e80eb40 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x12e80eb80 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x12e80ebc0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x12e80ec00 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x12e80ec40 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x12e80ec80 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x12e80ecc0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x12e80ed00 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x12e80ed40 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x12e80ed80 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x12e80edc0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x12e80ee00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x12e80ee40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x12e80ee80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600000a961b0 .functor AND 1, L_0x600001084b40, L_0x600001084c80, C4<1>, C4<1>;
L_0x600000a95e30 .functor AND 1, L_0x600000a961b0, L_0x600001084820, C4<1>, C4<1>;
L_0x600000a95ea0 .functor BUFZ 20, v0x6000013a2f40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000a95f10 .functor BUFZ 1, v0x6000013a30f0_0, C4<0>, C4<0>, C4<0>;
L_0x600000a956c0 .functor BUFZ 1, v0x6000013a3840_0, C4<0>, C4<0>, C4<0>;
L_0x600000a95500 .functor BUFZ 1, v0x6000013a4480_0, C4<0>, C4<0>, C4<0>;
L_0x600000a95420 .functor BUFZ 1, v0x6000013a2b50_0, C4<0>, C4<0>, C4<0>;
L_0x600000a952d0 .functor AND 1, L_0x6000010852c0, L_0x600001085360, C4<1>, C4<1>;
L_0x600000a95340 .functor AND 1, L_0x600000a952d0, L_0x600001085400, C4<1>, C4<1>;
L_0x600000a951f0 .functor BUFZ 1, v0x6000013a2c70_0, C4<0>, C4<0>, C4<0>;
L_0x600000a95110 .functor BUFZ 1, v0x6000013a2d90_0, C4<0>, C4<0>, C4<0>;
L_0x600000a95180 .functor BUFZ 1, v0x6000013a4090_0, C4<0>, C4<0>, C4<0>;
L_0x130098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a14d0_0 .net *"_ivl_11", 23 0, L_0x130098010;  1 drivers
L_0x130098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a1560_0 .net/2u *"_ivl_12", 31 0, L_0x130098058;  1 drivers
v0x6000013a15f0_0 .net *"_ivl_14", 0 0, L_0x600001084b40;  1 drivers
v0x6000013a1680_0 .net *"_ivl_16", 31 0, L_0x600001084be0;  1 drivers
L_0x1300980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a1710_0 .net *"_ivl_19", 23 0, L_0x1300980a0;  1 drivers
L_0x1300980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a17a0_0 .net/2u *"_ivl_20", 31 0, L_0x1300980e8;  1 drivers
v0x6000013a1830_0 .net *"_ivl_22", 0 0, L_0x600001084c80;  1 drivers
v0x6000013a18c0_0 .net *"_ivl_25", 0 0, L_0x600000a961b0;  1 drivers
v0x6000013a1950_0 .net *"_ivl_26", 31 0, L_0x600001084d20;  1 drivers
L_0x130098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a19e0_0 .net *"_ivl_29", 23 0, L_0x130098130;  1 drivers
L_0x130098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a1a70_0 .net/2u *"_ivl_30", 31 0, L_0x130098178;  1 drivers
v0x6000013a1b00_0 .net *"_ivl_32", 0 0, L_0x600001084820;  1 drivers
v0x6000013a1b90_0 .net *"_ivl_36", 31 0, L_0x600001084640;  1 drivers
L_0x1300981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a1c20_0 .net *"_ivl_39", 23 0, L_0x1300981c0;  1 drivers
L_0x130098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a1cb0_0 .net/2u *"_ivl_40", 31 0, L_0x130098208;  1 drivers
v0x6000013a1d40_0 .net *"_ivl_44", 31 0, L_0x600001084500;  1 drivers
L_0x130098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a1dd0_0 .net *"_ivl_47", 23 0, L_0x130098250;  1 drivers
L_0x130098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a1e60_0 .net/2u *"_ivl_48", 31 0, L_0x130098298;  1 drivers
v0x6000013a1ef0_0 .net *"_ivl_52", 31 0, L_0x600001085180;  1 drivers
L_0x1300982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a1f80_0 .net *"_ivl_55", 23 0, L_0x1300982e0;  1 drivers
L_0x130098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a2010_0 .net/2u *"_ivl_56", 31 0, L_0x130098328;  1 drivers
L_0x130098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000013a20a0_0 .net/2u *"_ivl_76", 3 0, L_0x130098370;  1 drivers
v0x6000013a2130_0 .net *"_ivl_78", 0 0, L_0x6000010852c0;  1 drivers
v0x6000013a21c0_0 .net *"_ivl_8", 31 0, L_0x600001084aa0;  1 drivers
L_0x1300983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000013a2250_0 .net/2u *"_ivl_80", 3 0, L_0x1300983b8;  1 drivers
v0x6000013a22e0_0 .net *"_ivl_82", 0 0, L_0x600001085360;  1 drivers
v0x6000013a2370_0 .net *"_ivl_85", 0 0, L_0x600000a952d0;  1 drivers
L_0x130098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000013a2400_0 .net/2u *"_ivl_86", 3 0, L_0x130098400;  1 drivers
v0x6000013a2490_0 .net *"_ivl_88", 0 0, L_0x600001085400;  1 drivers
v0x6000013a2520_0 .net "all_done", 0 0, L_0x600000a95e30;  1 drivers
v0x6000013a25b0_0 .net "busy", 0 0, L_0x600000a95340;  alias, 1 drivers
v0x6000013a2640_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013a26d0_0 .var "decoded_opcode", 7 0;
v0x6000013a2760_0 .var "decoded_subop", 7 0;
v0x6000013a27f0_0 .net "dma_clear", 0 0, L_0x600001085220;  1 drivers
v0x6000013a2880_0 .net "dma_cmd", 127 0, v0x6000013a2910_0;  alias, 1 drivers
v0x6000013a2910_0 .var "dma_cmd_reg", 127 0;
v0x6000013a29a0_0 .net "dma_done", 0 0, L_0x600000a98d90;  alias, 1 drivers
v0x6000013a2a30_0 .net "dma_ready", 0 0, L_0x60000108df40;  alias, 1 drivers
v0x6000013a2ac0_0 .net "dma_valid", 0 0, L_0x600000a95420;  alias, 1 drivers
v0x6000013a2b50_0 .var "dma_valid_reg", 0 0;
v0x6000013a2be0_0 .net "done", 0 0, L_0x600000a951f0;  alias, 1 drivers
v0x6000013a2c70_0 .var "done_reg", 0 0;
v0x6000013a2d00_0 .net "error", 0 0, L_0x600000a95110;  alias, 1 drivers
v0x6000013a2d90_0 .var "error_reg", 0 0;
v0x6000013a2e20_0 .net "global_sync_in", 0 0, v0x6000013c7840_0;  alias, 1 drivers
v0x6000013a2eb0_0 .net "imem_addr", 19 0, L_0x600000a95ea0;  alias, 1 drivers
v0x6000013a2f40_0 .var "imem_addr_reg", 19 0;
v0x6000013a2fd0_0 .net "imem_data", 127 0, v0x6000013c4360_0;  alias, 1 drivers
v0x6000013a3060_0 .net "imem_re", 0 0, L_0x600000a95f10;  alias, 1 drivers
v0x6000013a30f0_0 .var "imem_re_reg", 0 0;
v0x6000013a3180_0 .net "imem_valid", 0 0, L_0x600000a960d0;  alias, 1 drivers
v0x6000013a3210_0 .var "instr_reg", 127 0;
v0x6000013a32a0_0 .net "loop_count", 15 0, L_0x600001084960;  1 drivers
v0x6000013a3330 .array "loop_counter", 3 0, 15 0;
v0x6000013a33c0_0 .var "loop_sp", 1 0;
v0x6000013a3450 .array "loop_start_addr", 3 0, 19 0;
v0x6000013a34e0_0 .net "mxu_clear", 0 0, L_0x6000010845a0;  1 drivers
v0x6000013a3570_0 .net "mxu_cmd", 127 0, v0x6000013a3600_0;  alias, 1 drivers
v0x6000013a3600_0 .var "mxu_cmd_reg", 127 0;
v0x6000013a3690_0 .net "mxu_done", 0 0, L_0x600000a98a10;  alias, 1 drivers
v0x6000013a3720_0 .net "mxu_ready", 0 0, L_0x600000a989a0;  alias, 1 drivers
v0x6000013a37b0_0 .net "mxu_valid", 0 0, L_0x600000a956c0;  alias, 1 drivers
v0x6000013a3840_0 .var "mxu_valid_reg", 0 0;
v0x6000013a38d0_0 .net "opcode", 7 0, L_0x600001084f00;  1 drivers
v0x6000013a3960_0 .var "pc", 19 0;
v0x6000013a39f0_0 .var "pending_dma", 7 0;
v0x6000013a3a80_0 .var "pending_mxu", 7 0;
v0x6000013a3b10_0 .var "pending_vpu", 7 0;
v0x6000013a3ba0_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013a3c30_0 .net "start", 0 0, v0x6000013c8480_0;  alias, 1 drivers
v0x6000013a3cc0_0 .net "start_pc", 19 0, v0x6000013c8510_0;  alias, 1 drivers
v0x6000013a3d50_0 .var "state", 3 0;
v0x6000013a3de0_0 .net "subop", 7 0, L_0x600001085040;  1 drivers
v0x6000013a3e70_0 .net "sync_grant", 0 0, v0x6000013c81b0_0;  alias, 1 drivers
v0x6000013a3f00_0 .net "sync_mask", 7 0, L_0x600001084a00;  1 drivers
v0x6000013a4000_0 .net "sync_request", 0 0, L_0x600000a95180;  alias, 1 drivers
v0x6000013a4090_0 .var "sync_request_reg", 0 0;
v0x6000013a4120_0 .net "vpu_clear", 0 0, L_0x6000010850e0;  1 drivers
v0x6000013a41b0_0 .net "vpu_cmd", 127 0, v0x6000013a4240_0;  alias, 1 drivers
v0x6000013a4240_0 .var "vpu_cmd_reg", 127 0;
v0x6000013a42d0_0 .net "vpu_done", 0 0, L_0x600000a98b60;  alias, 1 drivers
v0x6000013a4360_0 .net "vpu_ready", 0 0, L_0x60000108da40;  alias, 1 drivers
v0x6000013a43f0_0 .net "vpu_valid", 0 0, L_0x600000a95500;  alias, 1 drivers
v0x6000013a4480_0 .var "vpu_valid_reg", 0 0;
L_0x600001084f00 .part v0x6000013c4360_0, 120, 8;
L_0x600001085040 .part v0x6000013c4360_0, 112, 8;
L_0x600001084960 .part v0x6000013c4360_0, 32, 16;
L_0x600001084a00 .part v0x6000013c4360_0, 104, 8;
L_0x600001084aa0 .concat [ 8 24 0 0], v0x6000013a3a80_0, L_0x130098010;
L_0x600001084b40 .cmp/eq 32, L_0x600001084aa0, L_0x130098058;
L_0x600001084be0 .concat [ 8 24 0 0], v0x6000013a3b10_0, L_0x1300980a0;
L_0x600001084c80 .cmp/eq 32, L_0x600001084be0, L_0x1300980e8;
L_0x600001084d20 .concat [ 8 24 0 0], v0x6000013a39f0_0, L_0x130098130;
L_0x600001084820 .cmp/eq 32, L_0x600001084d20, L_0x130098178;
L_0x600001084640 .concat [ 8 24 0 0], v0x6000013a3a80_0, L_0x1300981c0;
L_0x6000010845a0 .cmp/eq 32, L_0x600001084640, L_0x130098208;
L_0x600001084500 .concat [ 8 24 0 0], v0x6000013a3b10_0, L_0x130098250;
L_0x6000010850e0 .cmp/eq 32, L_0x600001084500, L_0x130098298;
L_0x600001085180 .concat [ 8 24 0 0], v0x6000013a39f0_0, L_0x1300982e0;
L_0x600001085220 .cmp/eq 32, L_0x600001085180, L_0x130098328;
L_0x6000010852c0 .cmp/ne 4, v0x6000013a3d50_0, L_0x130098370;
L_0x600001085360 .cmp/ne 4, v0x6000013a3d50_0, L_0x1300983b8;
L_0x600001085400 .cmp/ne 4, v0x6000013a3d50_0, L_0x130098400;
S_0x12df6a880 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x12df94b20;
 .timescale 0 0;
v0x6000013a1440_0 .var/i "i", 31 0;
S_0x12df6a440 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x12dfa72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x12df902d0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x12df90310 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x12df90350 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x12df90390 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x12df903d0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x12df90410 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x12df90450 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x12df90490 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600000a98540 .functor OR 1, L_0x60000108ad00, L_0x60000108ada0, C4<0>, C4<0>;
L_0x600000a985b0 .functor AND 1, L_0x60000108ae40, v0x6000013c5680_0, C4<1>, C4<1>;
L_0x600000a98620 .functor AND 1, L_0x600000a985b0, L_0x60000108aee0, C4<1>, C4<1>;
L_0x600000a98690 .functor OR 1, L_0x600000a98540, L_0x600000a98620, C4<0>, C4<0>;
L_0x600000a98700 .functor BUFZ 1, L_0x600000a98690, C4<0>, C4<0>, C4<0>;
L_0x600000a98770 .functor AND 1, L_0x60000108af80, L_0x60000108b020, C4<1>, C4<1>;
L_0x600000a987e0 .functor AND 1, L_0x60000108b200, L_0x60000108b2a0, C4<1>, C4<1>;
L_0x600000a98850 .functor AND 1, L_0x600000a987e0, L_0x60000108b480, C4<1>, C4<1>;
v0x6000013bad00_0 .net *"_ivl_101", 0 0, L_0x60000108b480;  1 drivers
L_0x13009a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013bad90_0 .net/2u *"_ivl_37", 2 0, L_0x13009a188;  1 drivers
v0x6000013bae20_0 .net *"_ivl_39", 0 0, L_0x60000108ad00;  1 drivers
L_0x13009a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000013baeb0_0 .net/2u *"_ivl_41", 2 0, L_0x13009a1d0;  1 drivers
v0x6000013baf40_0 .net *"_ivl_43", 0 0, L_0x60000108ada0;  1 drivers
v0x6000013bafd0_0 .net *"_ivl_46", 0 0, L_0x600000a98540;  1 drivers
L_0x13009a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013bb060_0 .net/2u *"_ivl_47", 2 0, L_0x13009a218;  1 drivers
v0x6000013bb0f0_0 .net *"_ivl_49", 0 0, L_0x60000108ae40;  1 drivers
v0x6000013bb180_0 .net *"_ivl_52", 0 0, L_0x600000a985b0;  1 drivers
v0x6000013bb210_0 .net *"_ivl_54", 0 0, L_0x60000108aee0;  1 drivers
v0x6000013bb2a0_0 .net *"_ivl_56", 0 0, L_0x600000a98620;  1 drivers
L_0x13009a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013bb330_0 .net/2u *"_ivl_61", 2 0, L_0x13009a260;  1 drivers
v0x6000013bb3c0_0 .net *"_ivl_63", 0 0, L_0x60000108af80;  1 drivers
L_0x13009a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000013bb450_0 .net/2u *"_ivl_65", 2 0, L_0x13009a2a8;  1 drivers
v0x6000013bb4e0_0 .net *"_ivl_67", 0 0, L_0x60000108b020;  1 drivers
L_0x13009a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000013bb570_0 .net/2u *"_ivl_71", 2 0, L_0x13009a2f0;  1 drivers
L_0x13009a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013bb600_0 .net/2u *"_ivl_75", 2 0, L_0x13009a338;  1 drivers
L_0x13009a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000013bb690_0 .net/2u *"_ivl_81", 2 0, L_0x13009a3c8;  1 drivers
v0x6000013bb720_0 .net *"_ivl_83", 0 0, L_0x60000108b200;  1 drivers
v0x6000013bb7b0_0 .net *"_ivl_85", 0 0, L_0x60000108b2a0;  1 drivers
v0x6000013bb840_0 .net *"_ivl_88", 0 0, L_0x600000a987e0;  1 drivers
v0x6000013bb8d0_0 .net *"_ivl_89", 31 0, L_0x60000108b340;  1 drivers
L_0x13009a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013bb960_0 .net *"_ivl_92", 15 0, L_0x13009a410;  1 drivers
L_0x13009aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000013bb9f0_0 .net *"_ivl_93", 31 0, L_0x13009aa88;  1 drivers
L_0x13009a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000013bba80_0 .net/2u *"_ivl_97", 31 0, L_0x13009a458;  1 drivers
v0x6000013bbb10_0 .net *"_ivl_99", 31 0, L_0x60000108b3e0;  1 drivers
v0x6000013bbba0_0 .net "act_data", 31 0, v0x6000013c3060_0;  1 drivers
v0x6000013bbc30 .array "act_h", 19 0;
v0x6000013bbc30_0 .net v0x6000013bbc30 0, 7 0, L_0x600000a94fc0; 1 drivers
v0x6000013bbc30_1 .net v0x6000013bbc30 1, 7 0, v0x6000013a55f0_0; 1 drivers
v0x6000013bbc30_2 .net v0x6000013bbc30 2, 7 0, v0x6000013a6b50_0; 1 drivers
v0x6000013bbc30_3 .net v0x6000013bbc30 3, 7 0, v0x6000013a8120_0; 1 drivers
v0x6000013bbc30_4 .net v0x6000013bbc30 4, 7 0, v0x6000013a9680_0; 1 drivers
v0x6000013bbc30_5 .net v0x6000013bbc30 5, 7 0, L_0x600000a94e70; 1 drivers
v0x6000013bbc30_6 .net v0x6000013bbc30 6, 7 0, v0x6000013aabe0_0; 1 drivers
v0x6000013bbc30_7 .net v0x6000013bbc30 7, 7 0, v0x6000013ac1b0_0; 1 drivers
v0x6000013bbc30_8 .net v0x6000013bbc30 8, 7 0, v0x6000013ad710_0; 1 drivers
v0x6000013bbc30_9 .net v0x6000013bbc30 9, 7 0, v0x6000013aec70_0; 1 drivers
v0x6000013bbc30_10 .net v0x6000013bbc30 10, 7 0, L_0x600000a94ee0; 1 drivers
v0x6000013bbc30_11 .net v0x6000013bbc30 11, 7 0, v0x6000013b0240_0; 1 drivers
v0x6000013bbc30_12 .net v0x6000013bbc30 12, 7 0, v0x6000013b17a0_0; 1 drivers
v0x6000013bbc30_13 .net v0x6000013bbc30 13, 7 0, v0x6000013b2d00_0; 1 drivers
v0x6000013bbc30_14 .net v0x6000013bbc30 14, 7 0, v0x6000013b42d0_0; 1 drivers
v0x6000013bbc30_15 .net v0x6000013bbc30 15, 7 0, L_0x600000a94d90; 1 drivers
v0x6000013bbc30_16 .net v0x6000013bbc30 16, 7 0, v0x6000013b5830_0; 1 drivers
v0x6000013bbc30_17 .net v0x6000013bbc30 17, 7 0, v0x6000013b6d90_0; 1 drivers
v0x6000013bbc30_18 .net v0x6000013bbc30 18, 7 0, v0x6000013b8360_0; 1 drivers
v0x6000013bbc30_19 .net v0x6000013bbc30 19, 7 0, v0x6000013b98c0_0; 1 drivers
v0x6000013bbcc0_0 .net "act_ready", 0 0, L_0x60000108b160;  1 drivers
v0x6000013bbd50_0 .net "act_valid", 0 0, v0x6000013c3180_0;  1 drivers
v0x6000013bbde0_0 .net "busy", 0 0, L_0x600000a98770;  alias, 1 drivers
v0x6000013bbe70_0 .net "cfg_k_tiles", 15 0, L_0x600001085900;  alias, 1 drivers
L_0x13009a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000013bbf00_0 .net "clear_acc", 0 0, L_0x13009a4a0;  1 drivers
v0x6000013bc000_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013bc090_0 .var "cycle_count", 15 0;
v0x6000013bc120_0 .var "cycle_count_next", 15 0;
v0x6000013a4510_5 .array/port v0x6000013a4510, 5;
v0x6000013bc1b0 .array "deskew_output", 3 0;
v0x6000013bc1b0_0 .net v0x6000013bc1b0 0, 31 0, v0x6000013a4510_5; 1 drivers
v0x6000013a4630_3 .array/port v0x6000013a4630, 3;
v0x6000013bc1b0_1 .net v0x6000013bc1b0 1, 31 0, v0x6000013a4630_3; 1 drivers
v0x6000013a4750_1 .array/port v0x6000013a4750, 1;
v0x6000013bc1b0_2 .net v0x6000013bc1b0 2, 31 0, v0x6000013a4750_1; 1 drivers
v0x6000013bc1b0_3 .net v0x6000013bc1b0 3, 31 0, L_0x600000a98310; 1 drivers
v0x6000013bc240_0 .net "done", 0 0, L_0x60000108b0c0;  alias, 1 drivers
L_0x13009a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000013bc2d0_0 .net "drain_delay", 15 0, L_0x13009a380;  1 drivers
v0x6000013bc360_0 .net "pe_enable", 0 0, L_0x600000a98690;  1 drivers
v0x6000013bc3f0 .array "psum_bottom", 3 0;
v0x6000013bc3f0_0 .net v0x6000013bc3f0 0, 31 0, L_0x600000a98000; 1 drivers
v0x6000013bc3f0_1 .net v0x6000013bc3f0 1, 31 0, L_0x600000a980e0; 1 drivers
v0x6000013bc3f0_2 .net v0x6000013bc3f0 2, 31 0, L_0x600000a981c0; 1 drivers
v0x6000013bc3f0_3 .net v0x6000013bc3f0 3, 31 0, L_0x600000a982a0; 1 drivers
L_0x130098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013bc480 .array "psum_v", 19 0;
v0x6000013bc480_0 .net v0x6000013bc480 0, 31 0, L_0x130098568; 1 drivers
L_0x1300985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013bc480_1 .net v0x6000013bc480 1, 31 0, L_0x1300985b0; 1 drivers
L_0x1300985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013bc480_2 .net v0x6000013bc480 2, 31 0, L_0x1300985f8; 1 drivers
L_0x130098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013bc480_3 .net v0x6000013bc480 3, 31 0, L_0x130098640; 1 drivers
v0x6000013bc480_4 .net v0x6000013bc480 4, 31 0, v0x6000013a5b00_0; 1 drivers
v0x6000013bc480_5 .net v0x6000013bc480 5, 31 0, v0x6000013a7060_0; 1 drivers
v0x6000013bc480_6 .net v0x6000013bc480 6, 31 0, v0x6000013a8630_0; 1 drivers
v0x6000013bc480_7 .net v0x6000013bc480 7, 31 0, v0x6000013a9b90_0; 1 drivers
v0x6000013bc480_8 .net v0x6000013bc480 8, 31 0, v0x6000013ab0f0_0; 1 drivers
v0x6000013bc480_9 .net v0x6000013bc480 9, 31 0, v0x6000013ac6c0_0; 1 drivers
v0x6000013bc480_10 .net v0x6000013bc480 10, 31 0, v0x6000013adc20_0; 1 drivers
v0x6000013bc480_11 .net v0x6000013bc480 11, 31 0, v0x6000013af180_0; 1 drivers
v0x6000013bc480_12 .net v0x6000013bc480 12, 31 0, v0x6000013b0750_0; 1 drivers
v0x6000013bc480_13 .net v0x6000013bc480 13, 31 0, v0x6000013b1cb0_0; 1 drivers
v0x6000013bc480_14 .net v0x6000013bc480 14, 31 0, v0x6000013b3210_0; 1 drivers
v0x6000013bc480_15 .net v0x6000013bc480 15, 31 0, v0x6000013b47e0_0; 1 drivers
v0x6000013bc480_16 .net v0x6000013bc480 16, 31 0, v0x6000013b5d40_0; 1 drivers
v0x6000013bc480_17 .net v0x6000013bc480 17, 31 0, v0x6000013b72a0_0; 1 drivers
v0x6000013bc480_18 .net v0x6000013bc480 18, 31 0, v0x6000013b8870_0; 1 drivers
v0x6000013bc480_19 .net v0x6000013bc480 19, 31 0, v0x6000013b9dd0_0; 1 drivers
v0x6000013bc510_0 .net "result_data", 127 0, L_0x60000108ac60;  alias, 1 drivers
L_0x13009a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000013bc5a0_0 .net "result_ready", 0 0, L_0x13009a4e8;  1 drivers
v0x6000013bc630_0 .net "result_valid", 0 0, L_0x600000a98850;  alias, 1 drivers
v0x6000013bc6c0_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013bc750_0 .net "skew_enable", 0 0, L_0x600000a98700;  1 drivers
v0x6000013bc7e0 .array "skew_input", 3 0;
v0x6000013bc7e0_0 .net v0x6000013bc7e0 0, 7 0, L_0x600001085a40; 1 drivers
v0x6000013bc7e0_1 .net v0x6000013bc7e0 1, 7 0, L_0x600001085b80; 1 drivers
v0x6000013bc7e0_2 .net v0x6000013bc7e0 2, 7 0, L_0x600001085cc0; 1 drivers
v0x6000013bc7e0_3 .net v0x6000013bc7e0 3, 7 0, L_0x600001085e00; 1 drivers
v0x6000013bc870 .array "skew_output", 3 0;
v0x6000013bc870_0 .net v0x6000013bc870 0, 7 0, v0x6000013a4870_0; 1 drivers
v0x6000013bc870_1 .net v0x6000013bc870 1, 7 0, v0x6000013a4b40_0; 1 drivers
v0x6000013bc870_2 .net v0x6000013bc870 2, 7 0, v0x6000013a4e10_0; 1 drivers
v0x6000013bc870_3 .net v0x6000013bc870 3, 7 0, v0x6000013a50e0_0; 1 drivers
v0x6000013bc900_0 .net "start", 0 0, v0x6000013c5680_0;  1 drivers
v0x6000013bc990_0 .var "state", 2 0;
v0x6000013bca20_0 .var "state_next", 2 0;
v0x6000013bcab0_0 .net "weight_load_col", 1 0, v0x6000013c6b50_0;  1 drivers
v0x6000013bcb40_0 .net "weight_load_data", 31 0, L_0x60000108b520;  1 drivers
v0x6000013bcbd0_0 .net "weight_load_en", 0 0, v0x6000013c6be0_0;  1 drivers
E_0x6000034df5c0/0 .event anyedge, v0x6000013bc990_0, v0x6000013bc090_0, v0x6000013bc900_0, v0x6000013bcbd0_0;
E_0x6000034df5c0/1 .event anyedge, v0x6000013bbe70_0, v0x6000013bc2d0_0;
E_0x6000034df5c0 .event/or E_0x6000034df5c0/0, E_0x6000034df5c0/1;
L_0x6000010859a0 .part v0x6000013c3060_0, 0, 8;
L_0x130098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001085a40 .functor MUXZ 8, L_0x130098448, L_0x6000010859a0, v0x6000013c3180_0, C4<>;
L_0x600001085ae0 .part v0x6000013c3060_0, 8, 8;
L_0x130098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001085b80 .functor MUXZ 8, L_0x130098490, L_0x600001085ae0, v0x6000013c3180_0, C4<>;
L_0x600001085c20 .part v0x6000013c3060_0, 16, 8;
L_0x1300984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001085cc0 .functor MUXZ 8, L_0x1300984d8, L_0x600001085c20, v0x6000013c3180_0, C4<>;
L_0x600001085d60 .part v0x6000013c3060_0, 24, 8;
L_0x130098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001085e00 .functor MUXZ 8, L_0x130098520, L_0x600001085d60, v0x6000013c3180_0, C4<>;
L_0x600001085fe0 .part L_0x60000108b520, 0, 8;
L_0x600001086800 .part L_0x60000108b520, 0, 8;
L_0x600001087020 .part L_0x60000108b520, 0, 8;
L_0x600001087840 .part L_0x60000108b520, 0, 8;
L_0x600001083a20 .part L_0x60000108b520, 8, 8;
L_0x6000010833e0 .part L_0x60000108b520, 8, 8;
L_0x600001082c60 .part L_0x60000108b520, 8, 8;
L_0x600001081d60 .part L_0x60000108b520, 8, 8;
L_0x600001081680 .part L_0x60000108b520, 16, 8;
L_0x600001080d20 .part L_0x60000108b520, 16, 8;
L_0x600001082300 .part L_0x60000108b520, 16, 8;
L_0x600001088500 .part L_0x60000108b520, 16, 8;
L_0x600001088d20 .part L_0x60000108b520, 24, 8;
L_0x600001089540 .part L_0x60000108b520, 24, 8;
L_0x600001089d60 .part L_0x60000108b520, 24, 8;
L_0x60000108a580 .part L_0x60000108b520, 24, 8;
L_0x60000108ac60 .concat8 [ 32 32 32 32], L_0x600000a98380, L_0x600000a983f0, L_0x600000a98460, L_0x600000a984d0;
L_0x60000108ad00 .cmp/eq 3, v0x6000013bc990_0, L_0x13009a188;
L_0x60000108ada0 .cmp/eq 3, v0x6000013bc990_0, L_0x13009a1d0;
L_0x60000108ae40 .cmp/eq 3, v0x6000013bc990_0, L_0x13009a218;
L_0x60000108aee0 .reduce/nor v0x6000013c6be0_0;
L_0x60000108af80 .cmp/ne 3, v0x6000013bc990_0, L_0x13009a260;
L_0x60000108b020 .cmp/ne 3, v0x6000013bc990_0, L_0x13009a2a8;
L_0x60000108b0c0 .cmp/eq 3, v0x6000013bc990_0, L_0x13009a2f0;
L_0x60000108b160 .cmp/eq 3, v0x6000013bc990_0, L_0x13009a338;
L_0x60000108b200 .cmp/eq 3, v0x6000013bc990_0, L_0x13009a3c8;
L_0x60000108b2a0 .cmp/ge 16, v0x6000013bc090_0, L_0x13009a380;
L_0x60000108b340 .concat [ 16 16 0 0], v0x6000013bc090_0, L_0x13009a410;
L_0x60000108b3e0 .arith/sum 32, L_0x13009aa88, L_0x13009a458;
L_0x60000108b480 .cmp/gt 32, L_0x60000108b3e0, L_0x60000108b340;
S_0x12df8b630 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x12df6a440;
 .timescale 0 0;
P_0x600000f9e400 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600000f9e440 .param/l "col" 1 7 248, +C4<00>;
L_0x600000a98000 .functor BUFZ 32, v0x6000013b5d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12df88fe0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12df8b630;
 .timescale 0 0;
v0x6000013a4510 .array "delay_stages", 5 0, 31 0;
v0x6000013a45a0_0 .var/i "i", 31 0;
S_0x12df86990 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x12df6a440;
 .timescale 0 0;
P_0x600000f9e480 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600000f9e4c0 .param/l "col" 1 7 248, +C4<01>;
L_0x600000a980e0 .functor BUFZ 32, v0x6000013b72a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12df84340 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12df86990;
 .timescale 0 0;
v0x6000013a4630 .array "delay_stages", 3 0, 31 0;
v0x6000013a46c0_0 .var/i "i", 31 0;
S_0x12df81cf0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x12df6a440;
 .timescale 0 0;
P_0x600000f9e500 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600000f9e540 .param/l "col" 1 7 248, +C4<010>;
L_0x600000a981c0 .functor BUFZ 32, v0x6000013b8870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12df7f6a0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12df81cf0;
 .timescale 0 0;
v0x6000013a4750 .array "delay_stages", 1 0, 31 0;
v0x6000013a47e0_0 .var/i "i", 31 0;
S_0x12df7d050 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x12df6a440;
 .timescale 0 0;
P_0x600000f9e580 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600000f9e5c0 .param/l "col" 1 7 248, +C4<011>;
L_0x600000a982a0 .functor BUFZ 32, v0x6000013b9dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12df7aa00 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x12df7d050;
 .timescale 0 0;
L_0x600000a98310 .functor BUFZ 32, L_0x600000a982a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12df783b0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034df840 .param/l "row" 1 7 142, +C4<00>;
v0x6000013a4900_0 .net *"_ivl_1", 7 0, L_0x6000010859a0;  1 drivers
v0x6000013a4990_0 .net/2u *"_ivl_2", 7 0, L_0x130098448;  1 drivers
S_0x12df75d60 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x12df783b0;
 .timescale 0 0;
v0x6000013a4870_0 .var "out_reg", 7 0;
S_0x12df73710 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034df8c0 .param/l "row" 1 7 142, +C4<01>;
v0x6000013a4bd0_0 .net *"_ivl_1", 7 0, L_0x600001085ae0;  1 drivers
v0x6000013a4c60_0 .net/2u *"_ivl_2", 7 0, L_0x130098490;  1 drivers
S_0x12df710c0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12df73710;
 .timescale 0 0;
v0x6000013a4a20 .array "delay_stages", 0 0, 7 0;
v0x6000013a4ab0_0 .var/i "i", 31 0;
v0x6000013a4b40_0 .var "out_reg", 7 0;
S_0x12df6ea70 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034df940 .param/l "row" 1 7 142, +C4<010>;
v0x6000013a4ea0_0 .net *"_ivl_1", 7 0, L_0x600001085c20;  1 drivers
v0x6000013a4f30_0 .net/2u *"_ivl_2", 7 0, L_0x1300984d8;  1 drivers
S_0x12df6c420 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12df6ea70;
 .timescale 0 0;
v0x6000013a4cf0 .array "delay_stages", 1 0, 7 0;
v0x6000013a4d80_0 .var/i "i", 31 0;
v0x6000013a4e10_0 .var "out_reg", 7 0;
S_0x12df20190 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034df9c0 .param/l "row" 1 7 142, +C4<011>;
v0x6000013a5170_0 .net *"_ivl_1", 7 0, L_0x600001085d60;  1 drivers
v0x6000013a5200_0 .net/2u *"_ivl_2", 7 0, L_0x130098520;  1 drivers
S_0x12df20300 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12df20190;
 .timescale 0 0;
v0x6000013a4fc0 .array "delay_stages", 2 0, 7 0;
v0x6000013a5050_0 .var/i "i", 31 0;
v0x6000013a50e0_0 .var "out_reg", 7 0;
S_0x12df0b3a0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034df800 .param/l "row" 1 7 213, +C4<00>;
S_0x12df0b510 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12df0b3a0;
 .timescale 0 0;
P_0x6000034dfa80 .param/l "col" 1 7 214, +C4<00>;
L_0x600000a94e00 .functor AND 1, v0x6000013c6be0_0, L_0x600001085f40, C4<1>, C4<1>;
L_0x600000a94cb0 .functor AND 1, L_0x600001086120, v0x6000013c5680_0, C4<1>, C4<1>;
L_0x600000a94d20 .functor OR 1, L_0x600001086080, L_0x600000a94cb0, C4<0>, C4<0>;
L_0x600000a94bd0 .functor AND 1, L_0x13009a4a0, L_0x600000a94d20, C4<1>, C4<1>;
L_0x600000a94c40 .functor AND 1, L_0x600000a94bd0, L_0x600001086260, C4<1>, C4<1>;
v0x6000013a5dd0_0 .net *"_ivl_0", 2 0, L_0x600001085ea0;  1 drivers
L_0x130098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013a5e60_0 .net/2u *"_ivl_11", 2 0, L_0x130098718;  1 drivers
v0x6000013a5ef0_0 .net *"_ivl_13", 0 0, L_0x600001086080;  1 drivers
L_0x130098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013a5f80_0 .net/2u *"_ivl_15", 2 0, L_0x130098760;  1 drivers
v0x6000013a6010_0 .net *"_ivl_17", 0 0, L_0x600001086120;  1 drivers
v0x6000013a60a0_0 .net *"_ivl_20", 0 0, L_0x600000a94cb0;  1 drivers
v0x6000013a6130_0 .net *"_ivl_22", 0 0, L_0x600000a94d20;  1 drivers
v0x6000013a61c0_0 .net *"_ivl_24", 0 0, L_0x600000a94bd0;  1 drivers
v0x6000013a6250_0 .net *"_ivl_25", 31 0, L_0x6000010861c0;  1 drivers
L_0x1300987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a62e0_0 .net *"_ivl_28", 15 0, L_0x1300987a8;  1 drivers
L_0x1300987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a6370_0 .net/2u *"_ivl_29", 31 0, L_0x1300987f0;  1 drivers
L_0x130098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013a6400_0 .net *"_ivl_3", 0 0, L_0x130098688;  1 drivers
v0x6000013a6490_0 .net *"_ivl_31", 0 0, L_0x600001086260;  1 drivers
L_0x1300986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013a6520_0 .net/2u *"_ivl_4", 2 0, L_0x1300986d0;  1 drivers
v0x6000013a65b0_0 .net *"_ivl_6", 0 0, L_0x600001085f40;  1 drivers
v0x6000013a6640_0 .net "do_clear", 0 0, L_0x600000a94c40;  1 drivers
v0x6000013a66d0_0 .net "load_weight", 0 0, L_0x600000a94e00;  1 drivers
v0x6000013a6760_0 .net "weight_in", 7 0, L_0x600001085fe0;  1 drivers
L_0x600001085ea0 .concat [ 2 1 0 0], v0x6000013c6b50_0, L_0x130098688;
L_0x600001085f40 .cmp/eq 3, L_0x600001085ea0, L_0x1300986d0;
L_0x600001086080 .cmp/eq 3, v0x6000013bc990_0, L_0x130098718;
L_0x600001086120 .cmp/eq 3, v0x6000013bc990_0, L_0x130098760;
L_0x6000010861c0 .concat [ 16 16 0 0], v0x6000013bc090_0, L_0x1300987a8;
L_0x600001086260 .cmp/eq 32, L_0x6000010861c0, L_0x1300987f0;
S_0x12df19540 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12df0b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000f9e680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000f9e6c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000013a5290_0 .net *"_ivl_11", 0 0, L_0x6000010864e0;  1 drivers
v0x6000013a5320_0 .net *"_ivl_12", 15 0, L_0x600001086580;  1 drivers
v0x6000013a53b0_0 .net/s *"_ivl_4", 15 0, L_0x600001086300;  1 drivers
v0x6000013a5440_0 .net/s *"_ivl_6", 15 0, L_0x6000010863a0;  1 drivers
v0x6000013a54d0_0 .net/s "a_signed", 7 0, v0x6000013a5680_0;  1 drivers
v0x6000013a5560_0 .net "act_in", 7 0, L_0x600000a94fc0;  alias, 1 drivers
v0x6000013a55f0_0 .var "act_out", 7 0;
v0x6000013a5680_0 .var "act_reg", 7 0;
v0x6000013a5710_0 .net "clear_acc", 0 0, L_0x600000a94c40;  alias, 1 drivers
v0x6000013a57a0_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013a5830_0 .net "enable", 0 0, L_0x600000a98690;  alias, 1 drivers
v0x6000013a58c0_0 .net "load_weight", 0 0, L_0x600000a94e00;  alias, 1 drivers
v0x6000013a5950_0 .net/s "product", 15 0, L_0x600001086440;  1 drivers
v0x6000013a59e0_0 .net/s "product_ext", 31 0, L_0x600001086620;  1 drivers
v0x6000013a5a70_0 .net "psum_in", 31 0, L_0x130098568;  alias, 1 drivers
v0x6000013a5b00_0 .var "psum_out", 31 0;
v0x6000013a5b90_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013a5c20_0 .net/s "w_signed", 7 0, v0x6000013a5d40_0;  1 drivers
v0x6000013a5cb0_0 .net "weight_in", 7 0, L_0x600001085fe0;  alias, 1 drivers
v0x6000013a5d40_0 .var "weight_reg", 7 0;
L_0x600001086300 .extend/s 16, v0x6000013a5680_0;
L_0x6000010863a0 .extend/s 16, v0x6000013a5d40_0;
L_0x600001086440 .arith/mult 16, L_0x600001086300, L_0x6000010863a0;
L_0x6000010864e0 .part L_0x600001086440, 15, 1;
LS_0x600001086580_0_0 .concat [ 1 1 1 1], L_0x6000010864e0, L_0x6000010864e0, L_0x6000010864e0, L_0x6000010864e0;
LS_0x600001086580_0_4 .concat [ 1 1 1 1], L_0x6000010864e0, L_0x6000010864e0, L_0x6000010864e0, L_0x6000010864e0;
LS_0x600001086580_0_8 .concat [ 1 1 1 1], L_0x6000010864e0, L_0x6000010864e0, L_0x6000010864e0, L_0x6000010864e0;
LS_0x600001086580_0_12 .concat [ 1 1 1 1], L_0x6000010864e0, L_0x6000010864e0, L_0x6000010864e0, L_0x6000010864e0;
L_0x600001086580 .concat [ 4 4 4 4], LS_0x600001086580_0_0, LS_0x600001086580_0_4, LS_0x600001086580_0_8, LS_0x600001086580_0_12;
L_0x600001086620 .concat [ 16 16 0 0], L_0x600001086440, L_0x600001086580;
S_0x12df196b0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12df0b3a0;
 .timescale 0 0;
P_0x6000034dfc00 .param/l "col" 1 7 214, +C4<01>;
L_0x600000a94a10 .functor AND 1, v0x6000013c6be0_0, L_0x600001086760, C4<1>, C4<1>;
L_0x600000a94a80 .functor AND 1, L_0x600001086940, v0x6000013c5680_0, C4<1>, C4<1>;
L_0x600000a94930 .functor OR 1, L_0x6000010868a0, L_0x600000a94a80, C4<0>, C4<0>;
L_0x600000a949a0 .functor AND 1, L_0x13009a4a0, L_0x600000a94930, C4<1>, C4<1>;
L_0x600000a94850 .functor AND 1, L_0x600000a949a0, L_0x600001086a80, C4<1>, C4<1>;
v0x6000013a7330_0 .net *"_ivl_0", 2 0, L_0x6000010866c0;  1 drivers
L_0x1300988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013a73c0_0 .net/2u *"_ivl_11", 2 0, L_0x1300988c8;  1 drivers
v0x6000013a7450_0 .net *"_ivl_13", 0 0, L_0x6000010868a0;  1 drivers
L_0x130098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013a74e0_0 .net/2u *"_ivl_15", 2 0, L_0x130098910;  1 drivers
v0x6000013a7570_0 .net *"_ivl_17", 0 0, L_0x600001086940;  1 drivers
v0x6000013a7600_0 .net *"_ivl_20", 0 0, L_0x600000a94a80;  1 drivers
v0x6000013a7690_0 .net *"_ivl_22", 0 0, L_0x600000a94930;  1 drivers
v0x6000013a7720_0 .net *"_ivl_24", 0 0, L_0x600000a949a0;  1 drivers
v0x6000013a77b0_0 .net *"_ivl_25", 31 0, L_0x6000010869e0;  1 drivers
L_0x130098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a7840_0 .net *"_ivl_28", 15 0, L_0x130098958;  1 drivers
L_0x1300989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a78d0_0 .net/2u *"_ivl_29", 31 0, L_0x1300989a0;  1 drivers
L_0x130098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013a7960_0 .net *"_ivl_3", 0 0, L_0x130098838;  1 drivers
v0x6000013a79f0_0 .net *"_ivl_31", 0 0, L_0x600001086a80;  1 drivers
L_0x130098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000013a7a80_0 .net/2u *"_ivl_4", 2 0, L_0x130098880;  1 drivers
v0x6000013a7b10_0 .net *"_ivl_6", 0 0, L_0x600001086760;  1 drivers
v0x6000013a7ba0_0 .net "do_clear", 0 0, L_0x600000a94850;  1 drivers
v0x6000013a7c30_0 .net "load_weight", 0 0, L_0x600000a94a10;  1 drivers
v0x6000013a7cc0_0 .net "weight_in", 7 0, L_0x600001086800;  1 drivers
L_0x6000010866c0 .concat [ 2 1 0 0], v0x6000013c6b50_0, L_0x130098838;
L_0x600001086760 .cmp/eq 3, L_0x6000010866c0, L_0x130098880;
L_0x6000010868a0 .cmp/eq 3, v0x6000013bc990_0, L_0x1300988c8;
L_0x600001086940 .cmp/eq 3, v0x6000013bc990_0, L_0x130098910;
L_0x6000010869e0 .concat [ 16 16 0 0], v0x6000013bc090_0, L_0x130098958;
L_0x600001086a80 .cmp/eq 32, L_0x6000010869e0, L_0x1300989a0;
S_0x12df1b9a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12df196b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000f9e700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000f9e740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000013a67f0_0 .net *"_ivl_11", 0 0, L_0x600001086d00;  1 drivers
v0x6000013a6880_0 .net *"_ivl_12", 15 0, L_0x600001086da0;  1 drivers
v0x6000013a6910_0 .net/s *"_ivl_4", 15 0, L_0x600001086b20;  1 drivers
v0x6000013a69a0_0 .net/s *"_ivl_6", 15 0, L_0x600001086bc0;  1 drivers
v0x6000013a6a30_0 .net/s "a_signed", 7 0, v0x6000013a6be0_0;  1 drivers
v0x6000013a6ac0_0 .net "act_in", 7 0, v0x6000013a55f0_0;  alias, 1 drivers
v0x6000013a6b50_0 .var "act_out", 7 0;
v0x6000013a6be0_0 .var "act_reg", 7 0;
v0x6000013a6c70_0 .net "clear_acc", 0 0, L_0x600000a94850;  alias, 1 drivers
v0x6000013a6d00_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013a6d90_0 .net "enable", 0 0, L_0x600000a98690;  alias, 1 drivers
v0x6000013a6e20_0 .net "load_weight", 0 0, L_0x600000a94a10;  alias, 1 drivers
v0x6000013a6eb0_0 .net/s "product", 15 0, L_0x600001086c60;  1 drivers
v0x6000013a6f40_0 .net/s "product_ext", 31 0, L_0x600001086e40;  1 drivers
v0x6000013a6fd0_0 .net "psum_in", 31 0, L_0x1300985b0;  alias, 1 drivers
v0x6000013a7060_0 .var "psum_out", 31 0;
v0x6000013a70f0_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013a7180_0 .net/s "w_signed", 7 0, v0x6000013a72a0_0;  1 drivers
v0x6000013a7210_0 .net "weight_in", 7 0, L_0x600001086800;  alias, 1 drivers
v0x6000013a72a0_0 .var "weight_reg", 7 0;
L_0x600001086b20 .extend/s 16, v0x6000013a6be0_0;
L_0x600001086bc0 .extend/s 16, v0x6000013a72a0_0;
L_0x600001086c60 .arith/mult 16, L_0x600001086b20, L_0x600001086bc0;
L_0x600001086d00 .part L_0x600001086c60, 15, 1;
LS_0x600001086da0_0_0 .concat [ 1 1 1 1], L_0x600001086d00, L_0x600001086d00, L_0x600001086d00, L_0x600001086d00;
LS_0x600001086da0_0_4 .concat [ 1 1 1 1], L_0x600001086d00, L_0x600001086d00, L_0x600001086d00, L_0x600001086d00;
LS_0x600001086da0_0_8 .concat [ 1 1 1 1], L_0x600001086d00, L_0x600001086d00, L_0x600001086d00, L_0x600001086d00;
LS_0x600001086da0_0_12 .concat [ 1 1 1 1], L_0x600001086d00, L_0x600001086d00, L_0x600001086d00, L_0x600001086d00;
L_0x600001086da0 .concat [ 4 4 4 4], LS_0x600001086da0_0_0, LS_0x600001086da0_0_4, LS_0x600001086da0_0_8, LS_0x600001086da0_0_12;
L_0x600001086e40 .concat [ 16 16 0 0], L_0x600001086c60, L_0x600001086da0;
S_0x12df1bb10 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12df0b3a0;
 .timescale 0 0;
P_0x6000034dfd00 .param/l "col" 1 7 214, +C4<010>;
L_0x600000a958f0 .functor AND 1, v0x6000013c6be0_0, L_0x600001086f80, C4<1>, C4<1>;
L_0x600000a95880 .functor AND 1, L_0x600001087160, v0x6000013c5680_0, C4<1>, C4<1>;
L_0x600000a95810 .functor OR 1, L_0x6000010870c0, L_0x600000a95880, C4<0>, C4<0>;
L_0x600000a942a0 .functor AND 1, L_0x13009a4a0, L_0x600000a95810, C4<1>, C4<1>;
L_0x600000a941c0 .functor AND 1, L_0x600000a942a0, L_0x6000010872a0, C4<1>, C4<1>;
v0x6000013a8900_0 .net *"_ivl_0", 3 0, L_0x600001086ee0;  1 drivers
L_0x130098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013a8990_0 .net/2u *"_ivl_11", 2 0, L_0x130098a78;  1 drivers
v0x6000013a8a20_0 .net *"_ivl_13", 0 0, L_0x6000010870c0;  1 drivers
L_0x130098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013a8ab0_0 .net/2u *"_ivl_15", 2 0, L_0x130098ac0;  1 drivers
v0x6000013a8b40_0 .net *"_ivl_17", 0 0, L_0x600001087160;  1 drivers
v0x6000013a8bd0_0 .net *"_ivl_20", 0 0, L_0x600000a95880;  1 drivers
v0x6000013a8c60_0 .net *"_ivl_22", 0 0, L_0x600000a95810;  1 drivers
v0x6000013a8cf0_0 .net *"_ivl_24", 0 0, L_0x600000a942a0;  1 drivers
v0x6000013a8d80_0 .net *"_ivl_25", 31 0, L_0x600001087200;  1 drivers
L_0x130098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a8e10_0 .net *"_ivl_28", 15 0, L_0x130098b08;  1 drivers
L_0x130098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013a8ea0_0 .net/2u *"_ivl_29", 31 0, L_0x130098b50;  1 drivers
L_0x1300989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013a8f30_0 .net *"_ivl_3", 1 0, L_0x1300989e8;  1 drivers
v0x6000013a8fc0_0 .net *"_ivl_31", 0 0, L_0x6000010872a0;  1 drivers
L_0x130098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000013a9050_0 .net/2u *"_ivl_4", 3 0, L_0x130098a30;  1 drivers
v0x6000013a90e0_0 .net *"_ivl_6", 0 0, L_0x600001086f80;  1 drivers
v0x6000013a9170_0 .net "do_clear", 0 0, L_0x600000a941c0;  1 drivers
v0x6000013a9200_0 .net "load_weight", 0 0, L_0x600000a958f0;  1 drivers
v0x6000013a9290_0 .net "weight_in", 7 0, L_0x600001087020;  1 drivers
L_0x600001086ee0 .concat [ 2 2 0 0], v0x6000013c6b50_0, L_0x1300989e8;
L_0x600001086f80 .cmp/eq 4, L_0x600001086ee0, L_0x130098a30;
L_0x6000010870c0 .cmp/eq 3, v0x6000013bc990_0, L_0x130098a78;
L_0x600001087160 .cmp/eq 3, v0x6000013bc990_0, L_0x130098ac0;
L_0x600001087200 .concat [ 16 16 0 0], v0x6000013bc090_0, L_0x130098b08;
L_0x6000010872a0 .cmp/eq 32, L_0x600001087200, L_0x130098b50;
S_0x12df0f840 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12df1bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000f9e780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000f9e7c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000013a7d50_0 .net *"_ivl_11", 0 0, L_0x600001087520;  1 drivers
v0x6000013a7de0_0 .net *"_ivl_12", 15 0, L_0x6000010875c0;  1 drivers
v0x6000013a7e70_0 .net/s *"_ivl_4", 15 0, L_0x600001087340;  1 drivers
v0x6000013a7f00_0 .net/s *"_ivl_6", 15 0, L_0x6000010873e0;  1 drivers
v0x6000013a8000_0 .net/s "a_signed", 7 0, v0x6000013a81b0_0;  1 drivers
v0x6000013a8090_0 .net "act_in", 7 0, v0x6000013a6b50_0;  alias, 1 drivers
v0x6000013a8120_0 .var "act_out", 7 0;
v0x6000013a81b0_0 .var "act_reg", 7 0;
v0x6000013a8240_0 .net "clear_acc", 0 0, L_0x600000a941c0;  alias, 1 drivers
v0x6000013a82d0_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013a8360_0 .net "enable", 0 0, L_0x600000a98690;  alias, 1 drivers
v0x6000013a83f0_0 .net "load_weight", 0 0, L_0x600000a958f0;  alias, 1 drivers
v0x6000013a8480_0 .net/s "product", 15 0, L_0x600001087480;  1 drivers
v0x6000013a8510_0 .net/s "product_ext", 31 0, L_0x600001087660;  1 drivers
v0x6000013a85a0_0 .net "psum_in", 31 0, L_0x1300985f8;  alias, 1 drivers
v0x6000013a8630_0 .var "psum_out", 31 0;
v0x6000013a86c0_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013a8750_0 .net/s "w_signed", 7 0, v0x6000013a8870_0;  1 drivers
v0x6000013a87e0_0 .net "weight_in", 7 0, L_0x600001087020;  alias, 1 drivers
v0x6000013a8870_0 .var "weight_reg", 7 0;
L_0x600001087340 .extend/s 16, v0x6000013a81b0_0;
L_0x6000010873e0 .extend/s 16, v0x6000013a8870_0;
L_0x600001087480 .arith/mult 16, L_0x600001087340, L_0x6000010873e0;
L_0x600001087520 .part L_0x600001087480, 15, 1;
LS_0x6000010875c0_0_0 .concat [ 1 1 1 1], L_0x600001087520, L_0x600001087520, L_0x600001087520, L_0x600001087520;
LS_0x6000010875c0_0_4 .concat [ 1 1 1 1], L_0x600001087520, L_0x600001087520, L_0x600001087520, L_0x600001087520;
LS_0x6000010875c0_0_8 .concat [ 1 1 1 1], L_0x600001087520, L_0x600001087520, L_0x600001087520, L_0x600001087520;
LS_0x6000010875c0_0_12 .concat [ 1 1 1 1], L_0x600001087520, L_0x600001087520, L_0x600001087520, L_0x600001087520;
L_0x6000010875c0 .concat [ 4 4 4 4], LS_0x6000010875c0_0_0, LS_0x6000010875c0_0_4, LS_0x6000010875c0_0_8, LS_0x6000010875c0_0_12;
L_0x600001087660 .concat [ 16 16 0 0], L_0x600001087480, L_0x6000010875c0;
S_0x12df0f9b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12df0b3a0;
 .timescale 0 0;
P_0x6000034dfbc0 .param/l "col" 1 7 214, +C4<011>;
L_0x600000a96300 .functor AND 1, v0x6000013c6be0_0, L_0x6000010877a0, C4<1>, C4<1>;
L_0x600000a96370 .functor AND 1, L_0x600001087980, v0x6000013c5680_0, C4<1>, C4<1>;
L_0x600000a963e0 .functor OR 1, L_0x6000010878e0, L_0x600000a96370, C4<0>, C4<0>;
L_0x600000a96450 .functor AND 1, L_0x13009a4a0, L_0x600000a963e0, C4<1>, C4<1>;
L_0x600000a964c0 .functor AND 1, L_0x600000a96450, L_0x600001087ac0, C4<1>, C4<1>;
v0x6000013a9e60_0 .net *"_ivl_0", 3 0, L_0x600001087700;  1 drivers
L_0x130098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013a9ef0_0 .net/2u *"_ivl_11", 2 0, L_0x130098c28;  1 drivers
v0x6000013a9f80_0 .net *"_ivl_13", 0 0, L_0x6000010878e0;  1 drivers
L_0x130098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013aa010_0 .net/2u *"_ivl_15", 2 0, L_0x130098c70;  1 drivers
v0x6000013aa0a0_0 .net *"_ivl_17", 0 0, L_0x600001087980;  1 drivers
v0x6000013aa130_0 .net *"_ivl_20", 0 0, L_0x600000a96370;  1 drivers
v0x6000013aa1c0_0 .net *"_ivl_22", 0 0, L_0x600000a963e0;  1 drivers
v0x6000013aa250_0 .net *"_ivl_24", 0 0, L_0x600000a96450;  1 drivers
v0x6000013aa2e0_0 .net *"_ivl_25", 31 0, L_0x600001087a20;  1 drivers
L_0x130098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013aa370_0 .net *"_ivl_28", 15 0, L_0x130098cb8;  1 drivers
L_0x130098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013aa400_0 .net/2u *"_ivl_29", 31 0, L_0x130098d00;  1 drivers
L_0x130098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013aa490_0 .net *"_ivl_3", 1 0, L_0x130098b98;  1 drivers
v0x6000013aa520_0 .net *"_ivl_31", 0 0, L_0x600001087ac0;  1 drivers
L_0x130098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000013aa5b0_0 .net/2u *"_ivl_4", 3 0, L_0x130098be0;  1 drivers
v0x6000013aa640_0 .net *"_ivl_6", 0 0, L_0x6000010877a0;  1 drivers
v0x6000013aa6d0_0 .net "do_clear", 0 0, L_0x600000a964c0;  1 drivers
v0x6000013aa760_0 .net "load_weight", 0 0, L_0x600000a96300;  1 drivers
v0x6000013aa7f0_0 .net "weight_in", 7 0, L_0x600001087840;  1 drivers
L_0x600001087700 .concat [ 2 2 0 0], v0x6000013c6b50_0, L_0x130098b98;
L_0x6000010877a0 .cmp/eq 4, L_0x600001087700, L_0x130098be0;
L_0x6000010878e0 .cmp/eq 3, v0x6000013bc990_0, L_0x130098c28;
L_0x600001087980 .cmp/eq 3, v0x6000013bc990_0, L_0x130098c70;
L_0x600001087a20 .concat [ 16 16 0 0], v0x6000013bc090_0, L_0x130098cb8;
L_0x600001087ac0 .cmp/eq 32, L_0x600001087a20, L_0x130098d00;
S_0x12df04410 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12df0f9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000f9e900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000f9e940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000013a9320_0 .net *"_ivl_11", 0 0, L_0x600001087d40;  1 drivers
v0x6000013a93b0_0 .net *"_ivl_12", 15 0, L_0x600001087de0;  1 drivers
v0x6000013a9440_0 .net/s *"_ivl_4", 15 0, L_0x600001087b60;  1 drivers
v0x6000013a94d0_0 .net/s *"_ivl_6", 15 0, L_0x600001087c00;  1 drivers
v0x6000013a9560_0 .net/s "a_signed", 7 0, v0x6000013a9710_0;  1 drivers
v0x6000013a95f0_0 .net "act_in", 7 0, v0x6000013a8120_0;  alias, 1 drivers
v0x6000013a9680_0 .var "act_out", 7 0;
v0x6000013a9710_0 .var "act_reg", 7 0;
v0x6000013a97a0_0 .net "clear_acc", 0 0, L_0x600000a964c0;  alias, 1 drivers
v0x6000013a9830_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013a98c0_0 .net "enable", 0 0, L_0x600000a98690;  alias, 1 drivers
v0x6000013a9950_0 .net "load_weight", 0 0, L_0x600000a96300;  alias, 1 drivers
v0x6000013a99e0_0 .net/s "product", 15 0, L_0x600001087ca0;  1 drivers
v0x6000013a9a70_0 .net/s "product_ext", 31 0, L_0x600001087e80;  1 drivers
v0x6000013a9b00_0 .net "psum_in", 31 0, L_0x130098640;  alias, 1 drivers
v0x6000013a9b90_0 .var "psum_out", 31 0;
v0x6000013a9c20_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013a9cb0_0 .net/s "w_signed", 7 0, v0x6000013a9dd0_0;  1 drivers
v0x6000013a9d40_0 .net "weight_in", 7 0, L_0x600001087840;  alias, 1 drivers
v0x6000013a9dd0_0 .var "weight_reg", 7 0;
L_0x600001087b60 .extend/s 16, v0x6000013a9710_0;
L_0x600001087c00 .extend/s 16, v0x6000013a9dd0_0;
L_0x600001087ca0 .arith/mult 16, L_0x600001087b60, L_0x600001087c00;
L_0x600001087d40 .part L_0x600001087ca0, 15, 1;
LS_0x600001087de0_0_0 .concat [ 1 1 1 1], L_0x600001087d40, L_0x600001087d40, L_0x600001087d40, L_0x600001087d40;
LS_0x600001087de0_0_4 .concat [ 1 1 1 1], L_0x600001087d40, L_0x600001087d40, L_0x600001087d40, L_0x600001087d40;
LS_0x600001087de0_0_8 .concat [ 1 1 1 1], L_0x600001087d40, L_0x600001087d40, L_0x600001087d40, L_0x600001087d40;
LS_0x600001087de0_0_12 .concat [ 1 1 1 1], L_0x600001087d40, L_0x600001087d40, L_0x600001087d40, L_0x600001087d40;
L_0x600001087de0 .concat [ 4 4 4 4], LS_0x600001087de0_0_0, LS_0x600001087de0_0_4, LS_0x600001087de0_0_8, LS_0x600001087de0_0_12;
L_0x600001087e80 .concat [ 16 16 0 0], L_0x600001087ca0, L_0x600001087de0;
S_0x12df04580 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034dfec0 .param/l "row" 1 7 213, +C4<01>;
S_0x12df15a00 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12df04580;
 .timescale 0 0;
P_0x6000034dff40 .param/l "col" 1 7 214, +C4<00>;
L_0x600000a96610 .functor AND 1, v0x6000013c6be0_0, L_0x600001083b60, C4<1>, C4<1>;
L_0x600000a966f0 .functor AND 1, L_0x600001083e80, v0x6000013c5680_0, C4<1>, C4<1>;
L_0x600000a96760 .functor OR 1, L_0x6000010837a0, L_0x600000a966f0, C4<0>, C4<0>;
L_0x600000a967d0 .functor AND 1, L_0x13009a4a0, L_0x600000a96760, C4<1>, C4<1>;
L_0x600000a96840 .functor AND 1, L_0x600000a967d0, L_0x600001083d40, C4<1>, C4<1>;
v0x6000013ab3c0_0 .net *"_ivl_0", 2 0, L_0x600001087f20;  1 drivers
L_0x130098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013ab450_0 .net/2u *"_ivl_11", 2 0, L_0x130098dd8;  1 drivers
v0x6000013ab4e0_0 .net *"_ivl_13", 0 0, L_0x6000010837a0;  1 drivers
L_0x130098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013ab570_0 .net/2u *"_ivl_15", 2 0, L_0x130098e20;  1 drivers
v0x6000013ab600_0 .net *"_ivl_17", 0 0, L_0x600001083e80;  1 drivers
v0x6000013ab690_0 .net *"_ivl_20", 0 0, L_0x600000a966f0;  1 drivers
v0x6000013ab720_0 .net *"_ivl_22", 0 0, L_0x600000a96760;  1 drivers
v0x6000013ab7b0_0 .net *"_ivl_24", 0 0, L_0x600000a967d0;  1 drivers
v0x6000013ab840_0 .net *"_ivl_25", 31 0, L_0x600001083660;  1 drivers
L_0x130098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013ab8d0_0 .net *"_ivl_28", 15 0, L_0x130098e68;  1 drivers
L_0x130098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013ab960_0 .net/2u *"_ivl_29", 31 0, L_0x130098eb0;  1 drivers
L_0x130098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013ab9f0_0 .net *"_ivl_3", 0 0, L_0x130098d48;  1 drivers
v0x6000013aba80_0 .net *"_ivl_31", 0 0, L_0x600001083d40;  1 drivers
L_0x130098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013abb10_0 .net/2u *"_ivl_4", 2 0, L_0x130098d90;  1 drivers
v0x6000013abba0_0 .net *"_ivl_6", 0 0, L_0x600001083b60;  1 drivers
v0x6000013abc30_0 .net "do_clear", 0 0, L_0x600000a96840;  1 drivers
v0x6000013abcc0_0 .net "load_weight", 0 0, L_0x600000a96610;  1 drivers
v0x6000013abd50_0 .net "weight_in", 7 0, L_0x600001083a20;  1 drivers
L_0x600001087f20 .concat [ 2 1 0 0], v0x6000013c6b50_0, L_0x130098d48;
L_0x600001083b60 .cmp/eq 3, L_0x600001087f20, L_0x130098d90;
L_0x6000010837a0 .cmp/eq 3, v0x6000013bc990_0, L_0x130098dd8;
L_0x600001083e80 .cmp/eq 3, v0x6000013bc990_0, L_0x130098e20;
L_0x600001083660 .concat [ 16 16 0 0], v0x6000013bc090_0, L_0x130098e68;
L_0x600001083d40 .cmp/eq 32, L_0x600001083660, L_0x130098eb0;
S_0x12df15b70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12df15a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000f9e980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000f9e9c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000013aa880_0 .net *"_ivl_11", 0 0, L_0x600001083ac0;  1 drivers
v0x6000013aa910_0 .net *"_ivl_12", 15 0, L_0x6000010832a0;  1 drivers
v0x6000013aa9a0_0 .net/s *"_ivl_4", 15 0, L_0x600001083520;  1 drivers
v0x6000013aaa30_0 .net/s *"_ivl_6", 15 0, L_0x600001083c00;  1 drivers
v0x6000013aaac0_0 .net/s "a_signed", 7 0, v0x6000013aac70_0;  1 drivers
v0x6000013aab50_0 .net "act_in", 7 0, L_0x600000a94e70;  alias, 1 drivers
v0x6000013aabe0_0 .var "act_out", 7 0;
v0x6000013aac70_0 .var "act_reg", 7 0;
v0x6000013aad00_0 .net "clear_acc", 0 0, L_0x600000a96840;  alias, 1 drivers
v0x6000013aad90_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013aae20_0 .net "enable", 0 0, L_0x600000a98690;  alias, 1 drivers
v0x6000013aaeb0_0 .net "load_weight", 0 0, L_0x600000a96610;  alias, 1 drivers
v0x6000013aaf40_0 .net/s "product", 15 0, L_0x600001083200;  1 drivers
v0x6000013aafd0_0 .net/s "product_ext", 31 0, L_0x600001083980;  1 drivers
v0x6000013ab060_0 .net "psum_in", 31 0, v0x6000013a5b00_0;  alias, 1 drivers
v0x6000013ab0f0_0 .var "psum_out", 31 0;
v0x6000013ab180_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013ab210_0 .net/s "w_signed", 7 0, v0x6000013ab330_0;  1 drivers
v0x6000013ab2a0_0 .net "weight_in", 7 0, L_0x600001083a20;  alias, 1 drivers
v0x6000013ab330_0 .var "weight_reg", 7 0;
L_0x600001083520 .extend/s 16, v0x6000013aac70_0;
L_0x600001083c00 .extend/s 16, v0x6000013ab330_0;
L_0x600001083200 .arith/mult 16, L_0x600001083520, L_0x600001083c00;
L_0x600001083ac0 .part L_0x600001083200, 15, 1;
LS_0x6000010832a0_0_0 .concat [ 1 1 1 1], L_0x600001083ac0, L_0x600001083ac0, L_0x600001083ac0, L_0x600001083ac0;
LS_0x6000010832a0_0_4 .concat [ 1 1 1 1], L_0x600001083ac0, L_0x600001083ac0, L_0x600001083ac0, L_0x600001083ac0;
LS_0x6000010832a0_0_8 .concat [ 1 1 1 1], L_0x600001083ac0, L_0x600001083ac0, L_0x600001083ac0, L_0x600001083ac0;
LS_0x6000010832a0_0_12 .concat [ 1 1 1 1], L_0x600001083ac0, L_0x600001083ac0, L_0x600001083ac0, L_0x600001083ac0;
L_0x6000010832a0 .concat [ 4 4 4 4], LS_0x6000010832a0_0_0, LS_0x6000010832a0_0_4, LS_0x6000010832a0_0_8, LS_0x6000010832a0_0_12;
L_0x600001083980 .concat [ 16 16 0 0], L_0x600001083200, L_0x6000010832a0;
S_0x12df96d90 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12df04580;
 .timescale 0 0;
P_0x6000034b06c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600000a96990 .functor AND 1, v0x6000013c6be0_0, L_0x600001083840, C4<1>, C4<1>;
L_0x600000a96a00 .functor AND 1, L_0x600001083480, v0x6000013c5680_0, C4<1>, C4<1>;
L_0x600000a96a70 .functor OR 1, L_0x600001083700, L_0x600000a96a00, C4<0>, C4<0>;
L_0x600000a96ae0 .functor AND 1, L_0x13009a4a0, L_0x600000a96a70, C4<1>, C4<1>;
L_0x600000a96b50 .functor AND 1, L_0x600000a96ae0, L_0x6000010830c0, C4<1>, C4<1>;
v0x6000013ac990_0 .net *"_ivl_0", 2 0, L_0x600001083340;  1 drivers
L_0x130098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013aca20_0 .net/2u *"_ivl_11", 2 0, L_0x130098f88;  1 drivers
v0x6000013acab0_0 .net *"_ivl_13", 0 0, L_0x600001083700;  1 drivers
L_0x130098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013acb40_0 .net/2u *"_ivl_15", 2 0, L_0x130098fd0;  1 drivers
v0x6000013acbd0_0 .net *"_ivl_17", 0 0, L_0x600001083480;  1 drivers
v0x6000013acc60_0 .net *"_ivl_20", 0 0, L_0x600000a96a00;  1 drivers
v0x6000013accf0_0 .net *"_ivl_22", 0 0, L_0x600000a96a70;  1 drivers
v0x6000013acd80_0 .net *"_ivl_24", 0 0, L_0x600000a96ae0;  1 drivers
v0x6000013ace10_0 .net *"_ivl_25", 31 0, L_0x6000010835c0;  1 drivers
L_0x130099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013acea0_0 .net *"_ivl_28", 15 0, L_0x130099018;  1 drivers
L_0x130099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013acf30_0 .net/2u *"_ivl_29", 31 0, L_0x130099060;  1 drivers
L_0x130098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013acfc0_0 .net *"_ivl_3", 0 0, L_0x130098ef8;  1 drivers
v0x6000013ad050_0 .net *"_ivl_31", 0 0, L_0x6000010830c0;  1 drivers
L_0x130098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000013ad0e0_0 .net/2u *"_ivl_4", 2 0, L_0x130098f40;  1 drivers
v0x6000013ad170_0 .net *"_ivl_6", 0 0, L_0x600001083840;  1 drivers
v0x6000013ad200_0 .net "do_clear", 0 0, L_0x600000a96b50;  1 drivers
v0x6000013ad290_0 .net "load_weight", 0 0, L_0x600000a96990;  1 drivers
v0x6000013ad320_0 .net "weight_in", 7 0, L_0x6000010833e0;  1 drivers
L_0x600001083340 .concat [ 2 1 0 0], v0x6000013c6b50_0, L_0x130098ef8;
L_0x600001083840 .cmp/eq 3, L_0x600001083340, L_0x130098f40;
L_0x600001083700 .cmp/eq 3, v0x6000013bc990_0, L_0x130098f88;
L_0x600001083480 .cmp/eq 3, v0x6000013bc990_0, L_0x130098fd0;
L_0x6000010835c0 .concat [ 16 16 0 0], v0x6000013bc090_0, L_0x130099018;
L_0x6000010830c0 .cmp/eq 32, L_0x6000010835c0, L_0x130099060;
S_0x12df96f00 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12df96d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000f9ea00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000f9ea40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000013abde0_0 .net *"_ivl_11", 0 0, L_0x600001082e40;  1 drivers
v0x6000013abe70_0 .net *"_ivl_12", 15 0, L_0x600001082ee0;  1 drivers
v0x6000013abf00_0 .net/s *"_ivl_4", 15 0, L_0x600001083160;  1 drivers
v0x6000013ac000_0 .net/s *"_ivl_6", 15 0, L_0x600001082f80;  1 drivers
v0x6000013ac090_0 .net/s "a_signed", 7 0, v0x6000013ac240_0;  1 drivers
v0x6000013ac120_0 .net "act_in", 7 0, v0x6000013aabe0_0;  alias, 1 drivers
v0x6000013ac1b0_0 .var "act_out", 7 0;
v0x6000013ac240_0 .var "act_reg", 7 0;
v0x6000013ac2d0_0 .net "clear_acc", 0 0, L_0x600000a96b50;  alias, 1 drivers
v0x6000013ac360_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013ac3f0_0 .net "enable", 0 0, L_0x600000a98690;  alias, 1 drivers
v0x6000013ac480_0 .net "load_weight", 0 0, L_0x600000a96990;  alias, 1 drivers
v0x6000013ac510_0 .net/s "product", 15 0, L_0x600001083020;  1 drivers
v0x6000013ac5a0_0 .net/s "product_ext", 31 0, L_0x600001082d00;  1 drivers
v0x6000013ac630_0 .net "psum_in", 31 0, v0x6000013a7060_0;  alias, 1 drivers
v0x6000013ac6c0_0 .var "psum_out", 31 0;
v0x6000013ac750_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013ac7e0_0 .net/s "w_signed", 7 0, v0x6000013ac900_0;  1 drivers
v0x6000013ac870_0 .net "weight_in", 7 0, L_0x6000010833e0;  alias, 1 drivers
v0x6000013ac900_0 .var "weight_reg", 7 0;
L_0x600001083160 .extend/s 16, v0x6000013ac240_0;
L_0x600001082f80 .extend/s 16, v0x6000013ac900_0;
L_0x600001083020 .arith/mult 16, L_0x600001083160, L_0x600001082f80;
L_0x600001082e40 .part L_0x600001083020, 15, 1;
LS_0x600001082ee0_0_0 .concat [ 1 1 1 1], L_0x600001082e40, L_0x600001082e40, L_0x600001082e40, L_0x600001082e40;
LS_0x600001082ee0_0_4 .concat [ 1 1 1 1], L_0x600001082e40, L_0x600001082e40, L_0x600001082e40, L_0x600001082e40;
LS_0x600001082ee0_0_8 .concat [ 1 1 1 1], L_0x600001082e40, L_0x600001082e40, L_0x600001082e40, L_0x600001082e40;
LS_0x600001082ee0_0_12 .concat [ 1 1 1 1], L_0x600001082e40, L_0x600001082e40, L_0x600001082e40, L_0x600001082e40;
L_0x600001082ee0 .concat [ 4 4 4 4], LS_0x600001082ee0_0_0, LS_0x600001082ee0_0_4, LS_0x600001082ee0_0_8, LS_0x600001082ee0_0_12;
L_0x600001082d00 .concat [ 16 16 0 0], L_0x600001083020, L_0x600001082ee0;
S_0x12df913d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12df04580;
 .timescale 0 0;
P_0x6000034e0080 .param/l "col" 1 7 214, +C4<010>;
L_0x600000a96ca0 .functor AND 1, v0x6000013c6be0_0, L_0x600001082bc0, C4<1>, C4<1>;
L_0x600000a96680 .functor AND 1, L_0x600001082b20, v0x6000013c5680_0, C4<1>, C4<1>;
L_0x600000a96d10 .functor OR 1, L_0x600001082a80, L_0x600000a96680, C4<0>, C4<0>;
L_0x600000a96d80 .functor AND 1, L_0x13009a4a0, L_0x600000a96d10, C4<1>, C4<1>;
L_0x600000a96df0 .functor AND 1, L_0x600000a96d80, L_0x6000010829e0, C4<1>, C4<1>;
v0x6000013adef0_0 .net *"_ivl_0", 3 0, L_0x600001082da0;  1 drivers
L_0x130099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013adf80_0 .net/2u *"_ivl_11", 2 0, L_0x130099138;  1 drivers
v0x6000013ae010_0 .net *"_ivl_13", 0 0, L_0x600001082a80;  1 drivers
L_0x130099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013ae0a0_0 .net/2u *"_ivl_15", 2 0, L_0x130099180;  1 drivers
v0x6000013ae130_0 .net *"_ivl_17", 0 0, L_0x600001082b20;  1 drivers
v0x6000013ae1c0_0 .net *"_ivl_20", 0 0, L_0x600000a96680;  1 drivers
v0x6000013ae250_0 .net *"_ivl_22", 0 0, L_0x600000a96d10;  1 drivers
v0x6000013ae2e0_0 .net *"_ivl_24", 0 0, L_0x600000a96d80;  1 drivers
v0x6000013ae370_0 .net *"_ivl_25", 31 0, L_0x600001082940;  1 drivers
L_0x1300991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013ae400_0 .net *"_ivl_28", 15 0, L_0x1300991c8;  1 drivers
L_0x130099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013ae490_0 .net/2u *"_ivl_29", 31 0, L_0x130099210;  1 drivers
L_0x1300990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013ae520_0 .net *"_ivl_3", 1 0, L_0x1300990a8;  1 drivers
v0x6000013ae5b0_0 .net *"_ivl_31", 0 0, L_0x6000010829e0;  1 drivers
L_0x1300990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000013ae640_0 .net/2u *"_ivl_4", 3 0, L_0x1300990f0;  1 drivers
v0x6000013ae6d0_0 .net *"_ivl_6", 0 0, L_0x600001082bc0;  1 drivers
v0x6000013ae760_0 .net "do_clear", 0 0, L_0x600000a96df0;  1 drivers
v0x6000013ae7f0_0 .net "load_weight", 0 0, L_0x600000a96ca0;  1 drivers
v0x6000013ae880_0 .net "weight_in", 7 0, L_0x600001082c60;  1 drivers
L_0x600001082da0 .concat [ 2 2 0 0], v0x6000013c6b50_0, L_0x1300990a8;
L_0x600001082bc0 .cmp/eq 4, L_0x600001082da0, L_0x1300990f0;
L_0x600001082a80 .cmp/eq 3, v0x6000013bc990_0, L_0x130099138;
L_0x600001082b20 .cmp/eq 3, v0x6000013bc990_0, L_0x130099180;
L_0x600001082940 .concat [ 16 16 0 0], v0x6000013bc090_0, L_0x1300991c8;
L_0x6000010829e0 .cmp/eq 32, L_0x600001082940, L_0x130099210;
S_0x12df91540 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12df913d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000f9eb00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000f9eb40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000013ad3b0_0 .net *"_ivl_11", 0 0, L_0x6000010821c0;  1 drivers
v0x6000013ad440_0 .net *"_ivl_12", 15 0, L_0x600001081fe0;  1 drivers
v0x6000013ad4d0_0 .net/s *"_ivl_4", 15 0, L_0x600001082620;  1 drivers
v0x6000013ad560_0 .net/s *"_ivl_6", 15 0, L_0x6000010826c0;  1 drivers
v0x6000013ad5f0_0 .net/s "a_signed", 7 0, v0x6000013ad7a0_0;  1 drivers
v0x6000013ad680_0 .net "act_in", 7 0, v0x6000013ac1b0_0;  alias, 1 drivers
v0x6000013ad710_0 .var "act_out", 7 0;
v0x6000013ad7a0_0 .var "act_reg", 7 0;
v0x6000013ad830_0 .net "clear_acc", 0 0, L_0x600000a96df0;  alias, 1 drivers
v0x6000013ad8c0_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013ad950_0 .net "enable", 0 0, L_0x600000a98690;  alias, 1 drivers
v0x6000013ad9e0_0 .net "load_weight", 0 0, L_0x600000a96ca0;  alias, 1 drivers
v0x6000013ada70_0 .net/s "product", 15 0, L_0x600001082120;  1 drivers
v0x6000013adb00_0 .net/s "product_ext", 31 0, L_0x600001082080;  1 drivers
v0x6000013adb90_0 .net "psum_in", 31 0, v0x6000013a8630_0;  alias, 1 drivers
v0x6000013adc20_0 .var "psum_out", 31 0;
v0x6000013adcb0_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013add40_0 .net/s "w_signed", 7 0, v0x6000013ade60_0;  1 drivers
v0x6000013addd0_0 .net "weight_in", 7 0, L_0x600001082c60;  alias, 1 drivers
v0x6000013ade60_0 .var "weight_reg", 7 0;
L_0x600001082620 .extend/s 16, v0x6000013ad7a0_0;
L_0x6000010826c0 .extend/s 16, v0x6000013ade60_0;
L_0x600001082120 .arith/mult 16, L_0x600001082620, L_0x6000010826c0;
L_0x6000010821c0 .part L_0x600001082120, 15, 1;
LS_0x600001081fe0_0_0 .concat [ 1 1 1 1], L_0x6000010821c0, L_0x6000010821c0, L_0x6000010821c0, L_0x6000010821c0;
LS_0x600001081fe0_0_4 .concat [ 1 1 1 1], L_0x6000010821c0, L_0x6000010821c0, L_0x6000010821c0, L_0x6000010821c0;
LS_0x600001081fe0_0_8 .concat [ 1 1 1 1], L_0x6000010821c0, L_0x6000010821c0, L_0x6000010821c0, L_0x6000010821c0;
LS_0x600001081fe0_0_12 .concat [ 1 1 1 1], L_0x6000010821c0, L_0x6000010821c0, L_0x6000010821c0, L_0x6000010821c0;
L_0x600001081fe0 .concat [ 4 4 4 4], LS_0x600001081fe0_0_0, LS_0x600001081fe0_0_4, LS_0x600001081fe0_0_8, LS_0x600001081fe0_0_12;
L_0x600001082080 .concat [ 16 16 0 0], L_0x600001082120, L_0x600001081fe0;
S_0x12df8ed80 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12df04580;
 .timescale 0 0;
P_0x6000034e0180 .param/l "col" 1 7 214, +C4<011>;
L_0x600000a96f40 .functor AND 1, v0x6000013c6be0_0, L_0x600001081f40, C4<1>, C4<1>;
L_0x600000a96fb0 .functor AND 1, L_0x600001081c20, v0x6000013c5680_0, C4<1>, C4<1>;
L_0x600000a97020 .functor OR 1, L_0x600001081e00, L_0x600000a96fb0, C4<0>, C4<0>;
L_0x600000a97090 .functor AND 1, L_0x13009a4a0, L_0x600000a97020, C4<1>, C4<1>;
L_0x600000a97100 .functor AND 1, L_0x600000a97090, L_0x600001081ae0, C4<1>, C4<1>;
v0x6000013af450_0 .net *"_ivl_0", 3 0, L_0x600001081ea0;  1 drivers
L_0x1300992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013af4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1300992e8;  1 drivers
v0x6000013af570_0 .net *"_ivl_13", 0 0, L_0x600001081e00;  1 drivers
L_0x130099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013af600_0 .net/2u *"_ivl_15", 2 0, L_0x130099330;  1 drivers
v0x6000013af690_0 .net *"_ivl_17", 0 0, L_0x600001081c20;  1 drivers
v0x6000013af720_0 .net *"_ivl_20", 0 0, L_0x600000a96fb0;  1 drivers
v0x6000013af7b0_0 .net *"_ivl_22", 0 0, L_0x600000a97020;  1 drivers
v0x6000013af840_0 .net *"_ivl_24", 0 0, L_0x600000a97090;  1 drivers
v0x6000013af8d0_0 .net *"_ivl_25", 31 0, L_0x600001081cc0;  1 drivers
L_0x130099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013af960_0 .net *"_ivl_28", 15 0, L_0x130099378;  1 drivers
L_0x1300993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013af9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1300993c0;  1 drivers
L_0x130099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013afa80_0 .net *"_ivl_3", 1 0, L_0x130099258;  1 drivers
v0x6000013afb10_0 .net *"_ivl_31", 0 0, L_0x600001081ae0;  1 drivers
L_0x1300992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000013afba0_0 .net/2u *"_ivl_4", 3 0, L_0x1300992a0;  1 drivers
v0x6000013afc30_0 .net *"_ivl_6", 0 0, L_0x600001081f40;  1 drivers
v0x6000013afcc0_0 .net "do_clear", 0 0, L_0x600000a97100;  1 drivers
v0x6000013afd50_0 .net "load_weight", 0 0, L_0x600000a96f40;  1 drivers
v0x6000013afde0_0 .net "weight_in", 7 0, L_0x600001081d60;  1 drivers
L_0x600001081ea0 .concat [ 2 2 0 0], v0x6000013c6b50_0, L_0x130099258;
L_0x600001081f40 .cmp/eq 4, L_0x600001081ea0, L_0x1300992a0;
L_0x600001081e00 .cmp/eq 3, v0x6000013bc990_0, L_0x1300992e8;
L_0x600001081c20 .cmp/eq 3, v0x6000013bc990_0, L_0x130099330;
L_0x600001081cc0 .concat [ 16 16 0 0], v0x6000013bc090_0, L_0x130099378;
L_0x600001081ae0 .cmp/eq 32, L_0x600001081cc0, L_0x1300993c0;
S_0x12df8eef0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12df8ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000f9e800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000f9e840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000013ae910_0 .net *"_ivl_11", 0 0, L_0x600001081860;  1 drivers
v0x6000013ae9a0_0 .net *"_ivl_12", 15 0, L_0x600001081900;  1 drivers
v0x6000013aea30_0 .net/s *"_ivl_4", 15 0, L_0x600001081b80;  1 drivers
v0x6000013aeac0_0 .net/s *"_ivl_6", 15 0, L_0x6000010819a0;  1 drivers
v0x6000013aeb50_0 .net/s "a_signed", 7 0, v0x6000013aed00_0;  1 drivers
v0x6000013aebe0_0 .net "act_in", 7 0, v0x6000013ad710_0;  alias, 1 drivers
v0x6000013aec70_0 .var "act_out", 7 0;
v0x6000013aed00_0 .var "act_reg", 7 0;
v0x6000013aed90_0 .net "clear_acc", 0 0, L_0x600000a97100;  alias, 1 drivers
v0x6000013aee20_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013aeeb0_0 .net "enable", 0 0, L_0x600000a98690;  alias, 1 drivers
v0x6000013aef40_0 .net "load_weight", 0 0, L_0x600000a96f40;  alias, 1 drivers
v0x6000013aefd0_0 .net/s "product", 15 0, L_0x600001081a40;  1 drivers
v0x6000013af060_0 .net/s "product_ext", 31 0, L_0x600001081720;  1 drivers
v0x6000013af0f0_0 .net "psum_in", 31 0, v0x6000013a9b90_0;  alias, 1 drivers
v0x6000013af180_0 .var "psum_out", 31 0;
v0x6000013af210_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013af2a0_0 .net/s "w_signed", 7 0, v0x6000013af3c0_0;  1 drivers
v0x6000013af330_0 .net "weight_in", 7 0, L_0x600001081d60;  alias, 1 drivers
v0x6000013af3c0_0 .var "weight_reg", 7 0;
L_0x600001081b80 .extend/s 16, v0x6000013aed00_0;
L_0x6000010819a0 .extend/s 16, v0x6000013af3c0_0;
L_0x600001081a40 .arith/mult 16, L_0x600001081b80, L_0x6000010819a0;
L_0x600001081860 .part L_0x600001081a40, 15, 1;
LS_0x600001081900_0_0 .concat [ 1 1 1 1], L_0x600001081860, L_0x600001081860, L_0x600001081860, L_0x600001081860;
LS_0x600001081900_0_4 .concat [ 1 1 1 1], L_0x600001081860, L_0x600001081860, L_0x600001081860, L_0x600001081860;
LS_0x600001081900_0_8 .concat [ 1 1 1 1], L_0x600001081860, L_0x600001081860, L_0x600001081860, L_0x600001081860;
LS_0x600001081900_0_12 .concat [ 1 1 1 1], L_0x600001081860, L_0x600001081860, L_0x600001081860, L_0x600001081860;
L_0x600001081900 .concat [ 4 4 4 4], LS_0x600001081900_0_0, LS_0x600001081900_0_4, LS_0x600001081900_0_8, LS_0x600001081900_0_12;
L_0x600001081720 .concat [ 16 16 0 0], L_0x600001081a40, L_0x600001081900;
S_0x12df8c730 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034e0280 .param/l "row" 1 7 213, +C4<010>;
S_0x12df8c8a0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12df8c730;
 .timescale 0 0;
P_0x6000034e0300 .param/l "col" 1 7 214, +C4<00>;
L_0x600000a97250 .functor AND 1, v0x6000013c6be0_0, L_0x6000010815e0, C4<1>, C4<1>;
L_0x600000a972c0 .functor AND 1, L_0x600001081540, v0x6000013c5680_0, C4<1>, C4<1>;
L_0x600000a97330 .functor OR 1, L_0x6000010814a0, L_0x600000a972c0, C4<0>, C4<0>;
L_0x600000a973a0 .functor AND 1, L_0x13009a4a0, L_0x600000a97330, C4<1>, C4<1>;
L_0x600000a97410 .functor AND 1, L_0x600000a973a0, L_0x600001081400, C4<1>, C4<1>;
v0x6000013b0a20_0 .net *"_ivl_0", 2 0, L_0x6000010817c0;  1 drivers
L_0x130099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013b0ab0_0 .net/2u *"_ivl_11", 2 0, L_0x130099498;  1 drivers
v0x6000013b0b40_0 .net *"_ivl_13", 0 0, L_0x6000010814a0;  1 drivers
L_0x1300994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013b0bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1300994e0;  1 drivers
v0x6000013b0c60_0 .net *"_ivl_17", 0 0, L_0x600001081540;  1 drivers
v0x6000013b0cf0_0 .net *"_ivl_20", 0 0, L_0x600000a972c0;  1 drivers
v0x6000013b0d80_0 .net *"_ivl_22", 0 0, L_0x600000a97330;  1 drivers
v0x6000013b0e10_0 .net *"_ivl_24", 0 0, L_0x600000a973a0;  1 drivers
v0x6000013b0ea0_0 .net *"_ivl_25", 31 0, L_0x600001081360;  1 drivers
L_0x130099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013b0f30_0 .net *"_ivl_28", 15 0, L_0x130099528;  1 drivers
L_0x130099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013b0fc0_0 .net/2u *"_ivl_29", 31 0, L_0x130099570;  1 drivers
L_0x130099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013b1050_0 .net *"_ivl_3", 0 0, L_0x130099408;  1 drivers
v0x6000013b10e0_0 .net *"_ivl_31", 0 0, L_0x600001081400;  1 drivers
L_0x130099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013b1170_0 .net/2u *"_ivl_4", 2 0, L_0x130099450;  1 drivers
v0x6000013b1200_0 .net *"_ivl_6", 0 0, L_0x6000010815e0;  1 drivers
v0x6000013b1290_0 .net "do_clear", 0 0, L_0x600000a97410;  1 drivers
v0x6000013b1320_0 .net "load_weight", 0 0, L_0x600000a97250;  1 drivers
v0x6000013b13b0_0 .net "weight_in", 7 0, L_0x600001081680;  1 drivers
L_0x6000010817c0 .concat [ 2 1 0 0], v0x6000013c6b50_0, L_0x130099408;
L_0x6000010815e0 .cmp/eq 3, L_0x6000010817c0, L_0x130099450;
L_0x6000010814a0 .cmp/eq 3, v0x6000013bc990_0, L_0x130099498;
L_0x600001081540 .cmp/eq 3, v0x6000013bc990_0, L_0x1300994e0;
L_0x600001081360 .concat [ 16 16 0 0], v0x6000013bc090_0, L_0x130099528;
L_0x600001081400 .cmp/eq 32, L_0x600001081360, L_0x130099570;
S_0x12df8a0e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12df8c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000f9eb80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000f9ebc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000013afe70_0 .net *"_ivl_11", 0 0, L_0x600001081180;  1 drivers
v0x6000013aff00_0 .net *"_ivl_12", 15 0, L_0x600001080fa0;  1 drivers
v0x6000013b0000_0 .net/s *"_ivl_4", 15 0, L_0x600001081220;  1 drivers
v0x6000013b0090_0 .net/s *"_ivl_6", 15 0, L_0x6000010812c0;  1 drivers
v0x6000013b0120_0 .net/s "a_signed", 7 0, v0x6000013b02d0_0;  1 drivers
v0x6000013b01b0_0 .net "act_in", 7 0, L_0x600000a94ee0;  alias, 1 drivers
v0x6000013b0240_0 .var "act_out", 7 0;
v0x6000013b02d0_0 .var "act_reg", 7 0;
v0x6000013b0360_0 .net "clear_acc", 0 0, L_0x600000a97410;  alias, 1 drivers
v0x6000013b03f0_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013b0480_0 .net "enable", 0 0, L_0x600000a98690;  alias, 1 drivers
v0x6000013b0510_0 .net "load_weight", 0 0, L_0x600000a97250;  alias, 1 drivers
v0x6000013b05a0_0 .net/s "product", 15 0, L_0x6000010810e0;  1 drivers
v0x6000013b0630_0 .net/s "product_ext", 31 0, L_0x600001081040;  1 drivers
v0x6000013b06c0_0 .net "psum_in", 31 0, v0x6000013ab0f0_0;  alias, 1 drivers
v0x6000013b0750_0 .var "psum_out", 31 0;
v0x6000013b07e0_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013b0870_0 .net/s "w_signed", 7 0, v0x6000013b0990_0;  1 drivers
v0x6000013b0900_0 .net "weight_in", 7 0, L_0x600001081680;  alias, 1 drivers
v0x6000013b0990_0 .var "weight_reg", 7 0;
L_0x600001081220 .extend/s 16, v0x6000013b02d0_0;
L_0x6000010812c0 .extend/s 16, v0x6000013b0990_0;
L_0x6000010810e0 .arith/mult 16, L_0x600001081220, L_0x6000010812c0;
L_0x600001081180 .part L_0x6000010810e0, 15, 1;
LS_0x600001080fa0_0_0 .concat [ 1 1 1 1], L_0x600001081180, L_0x600001081180, L_0x600001081180, L_0x600001081180;
LS_0x600001080fa0_0_4 .concat [ 1 1 1 1], L_0x600001081180, L_0x600001081180, L_0x600001081180, L_0x600001081180;
LS_0x600001080fa0_0_8 .concat [ 1 1 1 1], L_0x600001081180, L_0x600001081180, L_0x600001081180, L_0x600001081180;
LS_0x600001080fa0_0_12 .concat [ 1 1 1 1], L_0x600001081180, L_0x600001081180, L_0x600001081180, L_0x600001081180;
L_0x600001080fa0 .concat [ 4 4 4 4], LS_0x600001080fa0_0_0, LS_0x600001080fa0_0_4, LS_0x600001080fa0_0_8, LS_0x600001080fa0_0_12;
L_0x600001081040 .concat [ 16 16 0 0], L_0x6000010810e0, L_0x600001080fa0;
S_0x12df8a250 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12df8c730;
 .timescale 0 0;
P_0x6000034e0400 .param/l "col" 1 7 214, +C4<01>;
L_0x600000a97560 .functor AND 1, v0x6000013c6be0_0, L_0x600001080f00, C4<1>, C4<1>;
L_0x600000a975d0 .functor AND 1, L_0x600001080be0, v0x6000013c5680_0, C4<1>, C4<1>;
L_0x600000a97640 .functor OR 1, L_0x600001080dc0, L_0x600000a975d0, C4<0>, C4<0>;
L_0x600000a976b0 .functor AND 1, L_0x13009a4a0, L_0x600000a97640, C4<1>, C4<1>;
L_0x600000a97720 .functor AND 1, L_0x600000a976b0, L_0x600001080aa0, C4<1>, C4<1>;
v0x6000013b1f80_0 .net *"_ivl_0", 2 0, L_0x600001080e60;  1 drivers
L_0x130099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013b2010_0 .net/2u *"_ivl_11", 2 0, L_0x130099648;  1 drivers
v0x6000013b20a0_0 .net *"_ivl_13", 0 0, L_0x600001080dc0;  1 drivers
L_0x130099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013b2130_0 .net/2u *"_ivl_15", 2 0, L_0x130099690;  1 drivers
v0x6000013b21c0_0 .net *"_ivl_17", 0 0, L_0x600001080be0;  1 drivers
v0x6000013b2250_0 .net *"_ivl_20", 0 0, L_0x600000a975d0;  1 drivers
v0x6000013b22e0_0 .net *"_ivl_22", 0 0, L_0x600000a97640;  1 drivers
v0x6000013b2370_0 .net *"_ivl_24", 0 0, L_0x600000a976b0;  1 drivers
v0x6000013b2400_0 .net *"_ivl_25", 31 0, L_0x600001080c80;  1 drivers
L_0x1300996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013b2490_0 .net *"_ivl_28", 15 0, L_0x1300996d8;  1 drivers
L_0x130099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013b2520_0 .net/2u *"_ivl_29", 31 0, L_0x130099720;  1 drivers
L_0x1300995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013b25b0_0 .net *"_ivl_3", 0 0, L_0x1300995b8;  1 drivers
v0x6000013b2640_0 .net *"_ivl_31", 0 0, L_0x600001080aa0;  1 drivers
L_0x130099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000013b26d0_0 .net/2u *"_ivl_4", 2 0, L_0x130099600;  1 drivers
v0x6000013b2760_0 .net *"_ivl_6", 0 0, L_0x600001080f00;  1 drivers
v0x6000013b27f0_0 .net "do_clear", 0 0, L_0x600000a97720;  1 drivers
v0x6000013b2880_0 .net "load_weight", 0 0, L_0x600000a97560;  1 drivers
v0x6000013b2910_0 .net "weight_in", 7 0, L_0x600001080d20;  1 drivers
L_0x600001080e60 .concat [ 2 1 0 0], v0x6000013c6b50_0, L_0x1300995b8;
L_0x600001080f00 .cmp/eq 3, L_0x600001080e60, L_0x130099600;
L_0x600001080dc0 .cmp/eq 3, v0x6000013bc990_0, L_0x130099648;
L_0x600001080be0 .cmp/eq 3, v0x6000013bc990_0, L_0x130099690;
L_0x600001080c80 .concat [ 16 16 0 0], v0x6000013bc090_0, L_0x1300996d8;
L_0x600001080aa0 .cmp/eq 32, L_0x600001080c80, L_0x130099720;
S_0x12df87a90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12df8a250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000f9e880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000f9e8c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000013b1440_0 .net *"_ivl_11", 0 0, L_0x6000010824e0;  1 drivers
v0x6000013b14d0_0 .net *"_ivl_12", 15 0, L_0x600001082580;  1 drivers
v0x6000013b1560_0 .net/s *"_ivl_4", 15 0, L_0x600001080b40;  1 drivers
v0x6000013b15f0_0 .net/s *"_ivl_6", 15 0, L_0x600001080960;  1 drivers
v0x6000013b1680_0 .net/s "a_signed", 7 0, v0x6000013b1830_0;  1 drivers
v0x6000013b1710_0 .net "act_in", 7 0, v0x6000013b0240_0;  alias, 1 drivers
v0x6000013b17a0_0 .var "act_out", 7 0;
v0x6000013b1830_0 .var "act_reg", 7 0;
v0x6000013b18c0_0 .net "clear_acc", 0 0, L_0x600000a97720;  alias, 1 drivers
v0x6000013b1950_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013b19e0_0 .net "enable", 0 0, L_0x600000a98690;  alias, 1 drivers
v0x6000013b1a70_0 .net "load_weight", 0 0, L_0x600000a97560;  alias, 1 drivers
v0x6000013b1b00_0 .net/s "product", 15 0, L_0x600001080a00;  1 drivers
v0x6000013b1b90_0 .net/s "product_ext", 31 0, L_0x6000010823a0;  1 drivers
v0x6000013b1c20_0 .net "psum_in", 31 0, v0x6000013ac6c0_0;  alias, 1 drivers
v0x6000013b1cb0_0 .var "psum_out", 31 0;
v0x6000013b1d40_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013b1dd0_0 .net/s "w_signed", 7 0, v0x6000013b1ef0_0;  1 drivers
v0x6000013b1e60_0 .net "weight_in", 7 0, L_0x600001080d20;  alias, 1 drivers
v0x6000013b1ef0_0 .var "weight_reg", 7 0;
L_0x600001080b40 .extend/s 16, v0x6000013b1830_0;
L_0x600001080960 .extend/s 16, v0x6000013b1ef0_0;
L_0x600001080a00 .arith/mult 16, L_0x600001080b40, L_0x600001080960;
L_0x6000010824e0 .part L_0x600001080a00, 15, 1;
LS_0x600001082580_0_0 .concat [ 1 1 1 1], L_0x6000010824e0, L_0x6000010824e0, L_0x6000010824e0, L_0x6000010824e0;
LS_0x600001082580_0_4 .concat [ 1 1 1 1], L_0x6000010824e0, L_0x6000010824e0, L_0x6000010824e0, L_0x6000010824e0;
LS_0x600001082580_0_8 .concat [ 1 1 1 1], L_0x6000010824e0, L_0x6000010824e0, L_0x6000010824e0, L_0x6000010824e0;
LS_0x600001082580_0_12 .concat [ 1 1 1 1], L_0x6000010824e0, L_0x6000010824e0, L_0x6000010824e0, L_0x6000010824e0;
L_0x600001082580 .concat [ 4 4 4 4], LS_0x600001082580_0_0, LS_0x600001082580_0_4, LS_0x600001082580_0_8, LS_0x600001082580_0_12;
L_0x6000010823a0 .concat [ 16 16 0 0], L_0x600001080a00, L_0x600001082580;
S_0x12df87c00 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12df8c730;
 .timescale 0 0;
P_0x6000034e0500 .param/l "col" 1 7 214, +C4<010>;
L_0x600000a97870 .functor AND 1, v0x6000013c6be0_0, L_0x600001082260, C4<1>, C4<1>;
L_0x600000a978e0 .functor AND 1, L_0x600001080820, v0x6000013c5680_0, C4<1>, C4<1>;
L_0x600000a97950 .functor OR 1, L_0x6000010806e0, L_0x600000a978e0, C4<0>, C4<0>;
L_0x600000a979c0 .functor AND 1, L_0x13009a4a0, L_0x600000a97950, C4<1>, C4<1>;
L_0x600000a97a30 .functor AND 1, L_0x600000a979c0, L_0x6000010838e0, C4<1>, C4<1>;
v0x6000013b34e0_0 .net *"_ivl_0", 3 0, L_0x600001082440;  1 drivers
L_0x1300997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013b3570_0 .net/2u *"_ivl_11", 2 0, L_0x1300997f8;  1 drivers
v0x6000013b3600_0 .net *"_ivl_13", 0 0, L_0x6000010806e0;  1 drivers
L_0x130099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013b3690_0 .net/2u *"_ivl_15", 2 0, L_0x130099840;  1 drivers
v0x6000013b3720_0 .net *"_ivl_17", 0 0, L_0x600001080820;  1 drivers
v0x6000013b37b0_0 .net *"_ivl_20", 0 0, L_0x600000a978e0;  1 drivers
v0x6000013b3840_0 .net *"_ivl_22", 0 0, L_0x600000a97950;  1 drivers
v0x6000013b38d0_0 .net *"_ivl_24", 0 0, L_0x600000a979c0;  1 drivers
v0x6000013b3960_0 .net *"_ivl_25", 31 0, L_0x6000010808c0;  1 drivers
L_0x130099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013b39f0_0 .net *"_ivl_28", 15 0, L_0x130099888;  1 drivers
L_0x1300998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013b3a80_0 .net/2u *"_ivl_29", 31 0, L_0x1300998d0;  1 drivers
L_0x130099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013b3b10_0 .net *"_ivl_3", 1 0, L_0x130099768;  1 drivers
v0x6000013b3ba0_0 .net *"_ivl_31", 0 0, L_0x6000010838e0;  1 drivers
L_0x1300997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000013b3c30_0 .net/2u *"_ivl_4", 3 0, L_0x1300997b0;  1 drivers
v0x6000013b3cc0_0 .net *"_ivl_6", 0 0, L_0x600001082260;  1 drivers
v0x6000013b3d50_0 .net "do_clear", 0 0, L_0x600000a97a30;  1 drivers
v0x6000013b3de0_0 .net "load_weight", 0 0, L_0x600000a97870;  1 drivers
v0x6000013b3e70_0 .net "weight_in", 7 0, L_0x600001082300;  1 drivers
L_0x600001082440 .concat [ 2 2 0 0], v0x6000013c6b50_0, L_0x130099768;
L_0x600001082260 .cmp/eq 4, L_0x600001082440, L_0x1300997b0;
L_0x6000010806e0 .cmp/eq 3, v0x6000013bc990_0, L_0x1300997f8;
L_0x600001080820 .cmp/eq 3, v0x6000013bc990_0, L_0x130099840;
L_0x6000010808c0 .concat [ 16 16 0 0], v0x6000013bc090_0, L_0x130099888;
L_0x6000010838e0 .cmp/eq 32, L_0x6000010808c0, L_0x1300998d0;
S_0x12df85440 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12df87c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000f9ea80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000f9eac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000013b29a0_0 .net *"_ivl_11", 0 0, L_0x6000010881e0;  1 drivers
v0x6000013b2a30_0 .net *"_ivl_12", 15 0, L_0x600001088280;  1 drivers
v0x6000013b2ac0_0 .net/s *"_ivl_4", 15 0, L_0x600001088000;  1 drivers
v0x6000013b2b50_0 .net/s *"_ivl_6", 15 0, L_0x6000010880a0;  1 drivers
v0x6000013b2be0_0 .net/s "a_signed", 7 0, v0x6000013b2d90_0;  1 drivers
v0x6000013b2c70_0 .net "act_in", 7 0, v0x6000013b17a0_0;  alias, 1 drivers
v0x6000013b2d00_0 .var "act_out", 7 0;
v0x6000013b2d90_0 .var "act_reg", 7 0;
v0x6000013b2e20_0 .net "clear_acc", 0 0, L_0x600000a97a30;  alias, 1 drivers
v0x6000013b2eb0_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013b2f40_0 .net "enable", 0 0, L_0x600000a98690;  alias, 1 drivers
v0x6000013b2fd0_0 .net "load_weight", 0 0, L_0x600000a97870;  alias, 1 drivers
v0x6000013b3060_0 .net/s "product", 15 0, L_0x600001088140;  1 drivers
v0x6000013b30f0_0 .net/s "product_ext", 31 0, L_0x600001088320;  1 drivers
v0x6000013b3180_0 .net "psum_in", 31 0, v0x6000013adc20_0;  alias, 1 drivers
v0x6000013b3210_0 .var "psum_out", 31 0;
v0x6000013b32a0_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013b3330_0 .net/s "w_signed", 7 0, v0x6000013b3450_0;  1 drivers
v0x6000013b33c0_0 .net "weight_in", 7 0, L_0x600001082300;  alias, 1 drivers
v0x6000013b3450_0 .var "weight_reg", 7 0;
L_0x600001088000 .extend/s 16, v0x6000013b2d90_0;
L_0x6000010880a0 .extend/s 16, v0x6000013b3450_0;
L_0x600001088140 .arith/mult 16, L_0x600001088000, L_0x6000010880a0;
L_0x6000010881e0 .part L_0x600001088140, 15, 1;
LS_0x600001088280_0_0 .concat [ 1 1 1 1], L_0x6000010881e0, L_0x6000010881e0, L_0x6000010881e0, L_0x6000010881e0;
LS_0x600001088280_0_4 .concat [ 1 1 1 1], L_0x6000010881e0, L_0x6000010881e0, L_0x6000010881e0, L_0x6000010881e0;
LS_0x600001088280_0_8 .concat [ 1 1 1 1], L_0x6000010881e0, L_0x6000010881e0, L_0x6000010881e0, L_0x6000010881e0;
LS_0x600001088280_0_12 .concat [ 1 1 1 1], L_0x6000010881e0, L_0x6000010881e0, L_0x6000010881e0, L_0x6000010881e0;
L_0x600001088280 .concat [ 4 4 4 4], LS_0x600001088280_0_0, LS_0x600001088280_0_4, LS_0x600001088280_0_8, LS_0x600001088280_0_12;
L_0x600001088320 .concat [ 16 16 0 0], L_0x600001088140, L_0x600001088280;
S_0x12df855b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12df8c730;
 .timescale 0 0;
P_0x6000034e0600 .param/l "col" 1 7 214, +C4<011>;
L_0x600000a97b80 .functor AND 1, v0x6000013c6be0_0, L_0x600001088460, C4<1>, C4<1>;
L_0x600000a97bf0 .functor AND 1, L_0x600001088640, v0x6000013c5680_0, C4<1>, C4<1>;
L_0x600000a97c60 .functor OR 1, L_0x6000010885a0, L_0x600000a97bf0, C4<0>, C4<0>;
L_0x600000a97cd0 .functor AND 1, L_0x13009a4a0, L_0x600000a97c60, C4<1>, C4<1>;
L_0x600000a97d40 .functor AND 1, L_0x600000a97cd0, L_0x600001088780, C4<1>, C4<1>;
v0x6000013b4ab0_0 .net *"_ivl_0", 3 0, L_0x6000010883c0;  1 drivers
L_0x1300999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013b4b40_0 .net/2u *"_ivl_11", 2 0, L_0x1300999a8;  1 drivers
v0x6000013b4bd0_0 .net *"_ivl_13", 0 0, L_0x6000010885a0;  1 drivers
L_0x1300999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013b4c60_0 .net/2u *"_ivl_15", 2 0, L_0x1300999f0;  1 drivers
v0x6000013b4cf0_0 .net *"_ivl_17", 0 0, L_0x600001088640;  1 drivers
v0x6000013b4d80_0 .net *"_ivl_20", 0 0, L_0x600000a97bf0;  1 drivers
v0x6000013b4e10_0 .net *"_ivl_22", 0 0, L_0x600000a97c60;  1 drivers
v0x6000013b4ea0_0 .net *"_ivl_24", 0 0, L_0x600000a97cd0;  1 drivers
v0x6000013b4f30_0 .net *"_ivl_25", 31 0, L_0x6000010886e0;  1 drivers
L_0x130099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013b4fc0_0 .net *"_ivl_28", 15 0, L_0x130099a38;  1 drivers
L_0x130099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013b5050_0 .net/2u *"_ivl_29", 31 0, L_0x130099a80;  1 drivers
L_0x130099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013b50e0_0 .net *"_ivl_3", 1 0, L_0x130099918;  1 drivers
v0x6000013b5170_0 .net *"_ivl_31", 0 0, L_0x600001088780;  1 drivers
L_0x130099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000013b5200_0 .net/2u *"_ivl_4", 3 0, L_0x130099960;  1 drivers
v0x6000013b5290_0 .net *"_ivl_6", 0 0, L_0x600001088460;  1 drivers
v0x6000013b5320_0 .net "do_clear", 0 0, L_0x600000a97d40;  1 drivers
v0x6000013b53b0_0 .net "load_weight", 0 0, L_0x600000a97b80;  1 drivers
v0x6000013b5440_0 .net "weight_in", 7 0, L_0x600001088500;  1 drivers
L_0x6000010883c0 .concat [ 2 2 0 0], v0x6000013c6b50_0, L_0x130099918;
L_0x600001088460 .cmp/eq 4, L_0x6000010883c0, L_0x130099960;
L_0x6000010885a0 .cmp/eq 3, v0x6000013bc990_0, L_0x1300999a8;
L_0x600001088640 .cmp/eq 3, v0x6000013bc990_0, L_0x1300999f0;
L_0x6000010886e0 .concat [ 16 16 0 0], v0x6000013bc090_0, L_0x130099a38;
L_0x600001088780 .cmp/eq 32, L_0x6000010886e0, L_0x130099a80;
S_0x12df82df0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12df855b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000f9ec00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000f9ec40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000013b3f00_0 .net *"_ivl_11", 0 0, L_0x600001088a00;  1 drivers
v0x6000013b4000_0 .net *"_ivl_12", 15 0, L_0x600001088aa0;  1 drivers
v0x6000013b4090_0 .net/s *"_ivl_4", 15 0, L_0x600001088820;  1 drivers
v0x6000013b4120_0 .net/s *"_ivl_6", 15 0, L_0x6000010888c0;  1 drivers
v0x6000013b41b0_0 .net/s "a_signed", 7 0, v0x6000013b4360_0;  1 drivers
v0x6000013b4240_0 .net "act_in", 7 0, v0x6000013b2d00_0;  alias, 1 drivers
v0x6000013b42d0_0 .var "act_out", 7 0;
v0x6000013b4360_0 .var "act_reg", 7 0;
v0x6000013b43f0_0 .net "clear_acc", 0 0, L_0x600000a97d40;  alias, 1 drivers
v0x6000013b4480_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013b4510_0 .net "enable", 0 0, L_0x600000a98690;  alias, 1 drivers
v0x6000013b45a0_0 .net "load_weight", 0 0, L_0x600000a97b80;  alias, 1 drivers
v0x6000013b4630_0 .net/s "product", 15 0, L_0x600001088960;  1 drivers
v0x6000013b46c0_0 .net/s "product_ext", 31 0, L_0x600001088b40;  1 drivers
v0x6000013b4750_0 .net "psum_in", 31 0, v0x6000013af180_0;  alias, 1 drivers
v0x6000013b47e0_0 .var "psum_out", 31 0;
v0x6000013b4870_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013b4900_0 .net/s "w_signed", 7 0, v0x6000013b4a20_0;  1 drivers
v0x6000013b4990_0 .net "weight_in", 7 0, L_0x600001088500;  alias, 1 drivers
v0x6000013b4a20_0 .var "weight_reg", 7 0;
L_0x600001088820 .extend/s 16, v0x6000013b4360_0;
L_0x6000010888c0 .extend/s 16, v0x6000013b4a20_0;
L_0x600001088960 .arith/mult 16, L_0x600001088820, L_0x6000010888c0;
L_0x600001088a00 .part L_0x600001088960, 15, 1;
LS_0x600001088aa0_0_0 .concat [ 1 1 1 1], L_0x600001088a00, L_0x600001088a00, L_0x600001088a00, L_0x600001088a00;
LS_0x600001088aa0_0_4 .concat [ 1 1 1 1], L_0x600001088a00, L_0x600001088a00, L_0x600001088a00, L_0x600001088a00;
LS_0x600001088aa0_0_8 .concat [ 1 1 1 1], L_0x600001088a00, L_0x600001088a00, L_0x600001088a00, L_0x600001088a00;
LS_0x600001088aa0_0_12 .concat [ 1 1 1 1], L_0x600001088a00, L_0x600001088a00, L_0x600001088a00, L_0x600001088a00;
L_0x600001088aa0 .concat [ 4 4 4 4], LS_0x600001088aa0_0_0, LS_0x600001088aa0_0_4, LS_0x600001088aa0_0_8, LS_0x600001088aa0_0_12;
L_0x600001088b40 .concat [ 16 16 0 0], L_0x600001088960, L_0x600001088aa0;
S_0x12df82f60 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034e0700 .param/l "row" 1 7 213, +C4<011>;
S_0x12df807a0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12df82f60;
 .timescale 0 0;
P_0x6000034e0780 .param/l "col" 1 7 214, +C4<00>;
L_0x600000a97e90 .functor AND 1, v0x6000013c6be0_0, L_0x600001088c80, C4<1>, C4<1>;
L_0x600000a97f00 .functor AND 1, L_0x600001088e60, v0x6000013c5680_0, C4<1>, C4<1>;
L_0x600000a97f70 .functor OR 1, L_0x600001088dc0, L_0x600000a97f00, C4<0>, C4<0>;
L_0x600000a93cd0 .functor AND 1, L_0x13009a4a0, L_0x600000a97f70, C4<1>, C4<1>;
L_0x600000a93870 .functor AND 1, L_0x600000a93cd0, L_0x600001088fa0, C4<1>, C4<1>;
v0x6000013b6010_0 .net *"_ivl_0", 2 0, L_0x600001088be0;  1 drivers
L_0x130099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013b60a0_0 .net/2u *"_ivl_11", 2 0, L_0x130099b58;  1 drivers
v0x6000013b6130_0 .net *"_ivl_13", 0 0, L_0x600001088dc0;  1 drivers
L_0x130099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013b61c0_0 .net/2u *"_ivl_15", 2 0, L_0x130099ba0;  1 drivers
v0x6000013b6250_0 .net *"_ivl_17", 0 0, L_0x600001088e60;  1 drivers
v0x6000013b62e0_0 .net *"_ivl_20", 0 0, L_0x600000a97f00;  1 drivers
v0x6000013b6370_0 .net *"_ivl_22", 0 0, L_0x600000a97f70;  1 drivers
v0x6000013b6400_0 .net *"_ivl_24", 0 0, L_0x600000a93cd0;  1 drivers
v0x6000013b6490_0 .net *"_ivl_25", 31 0, L_0x600001088f00;  1 drivers
L_0x130099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013b6520_0 .net *"_ivl_28", 15 0, L_0x130099be8;  1 drivers
L_0x130099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013b65b0_0 .net/2u *"_ivl_29", 31 0, L_0x130099c30;  1 drivers
L_0x130099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013b6640_0 .net *"_ivl_3", 0 0, L_0x130099ac8;  1 drivers
v0x6000013b66d0_0 .net *"_ivl_31", 0 0, L_0x600001088fa0;  1 drivers
L_0x130099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013b6760_0 .net/2u *"_ivl_4", 2 0, L_0x130099b10;  1 drivers
v0x6000013b67f0_0 .net *"_ivl_6", 0 0, L_0x600001088c80;  1 drivers
v0x6000013b6880_0 .net "do_clear", 0 0, L_0x600000a93870;  1 drivers
v0x6000013b6910_0 .net "load_weight", 0 0, L_0x600000a97e90;  1 drivers
v0x6000013b69a0_0 .net "weight_in", 7 0, L_0x600001088d20;  1 drivers
L_0x600001088be0 .concat [ 2 1 0 0], v0x6000013c6b50_0, L_0x130099ac8;
L_0x600001088c80 .cmp/eq 3, L_0x600001088be0, L_0x130099b10;
L_0x600001088dc0 .cmp/eq 3, v0x6000013bc990_0, L_0x130099b58;
L_0x600001088e60 .cmp/eq 3, v0x6000013bc990_0, L_0x130099ba0;
L_0x600001088f00 .concat [ 16 16 0 0], v0x6000013bc090_0, L_0x130099be8;
L_0x600001088fa0 .cmp/eq 32, L_0x600001088f00, L_0x130099c30;
S_0x12df80910 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12df807a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000f9ec80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000f9ecc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000013b54d0_0 .net *"_ivl_11", 0 0, L_0x600001089220;  1 drivers
v0x6000013b5560_0 .net *"_ivl_12", 15 0, L_0x6000010892c0;  1 drivers
v0x6000013b55f0_0 .net/s *"_ivl_4", 15 0, L_0x600001089040;  1 drivers
v0x6000013b5680_0 .net/s *"_ivl_6", 15 0, L_0x6000010890e0;  1 drivers
v0x6000013b5710_0 .net/s "a_signed", 7 0, v0x6000013b58c0_0;  1 drivers
v0x6000013b57a0_0 .net "act_in", 7 0, L_0x600000a94d90;  alias, 1 drivers
v0x6000013b5830_0 .var "act_out", 7 0;
v0x6000013b58c0_0 .var "act_reg", 7 0;
v0x6000013b5950_0 .net "clear_acc", 0 0, L_0x600000a93870;  alias, 1 drivers
v0x6000013b59e0_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013b5a70_0 .net "enable", 0 0, L_0x600000a98690;  alias, 1 drivers
v0x6000013b5b00_0 .net "load_weight", 0 0, L_0x600000a97e90;  alias, 1 drivers
v0x6000013b5b90_0 .net/s "product", 15 0, L_0x600001089180;  1 drivers
v0x6000013b5c20_0 .net/s "product_ext", 31 0, L_0x600001089360;  1 drivers
v0x6000013b5cb0_0 .net "psum_in", 31 0, v0x6000013b0750_0;  alias, 1 drivers
v0x6000013b5d40_0 .var "psum_out", 31 0;
v0x6000013b5dd0_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013b5e60_0 .net/s "w_signed", 7 0, v0x6000013b5f80_0;  1 drivers
v0x6000013b5ef0_0 .net "weight_in", 7 0, L_0x600001088d20;  alias, 1 drivers
v0x6000013b5f80_0 .var "weight_reg", 7 0;
L_0x600001089040 .extend/s 16, v0x6000013b58c0_0;
L_0x6000010890e0 .extend/s 16, v0x6000013b5f80_0;
L_0x600001089180 .arith/mult 16, L_0x600001089040, L_0x6000010890e0;
L_0x600001089220 .part L_0x600001089180, 15, 1;
LS_0x6000010892c0_0_0 .concat [ 1 1 1 1], L_0x600001089220, L_0x600001089220, L_0x600001089220, L_0x600001089220;
LS_0x6000010892c0_0_4 .concat [ 1 1 1 1], L_0x600001089220, L_0x600001089220, L_0x600001089220, L_0x600001089220;
LS_0x6000010892c0_0_8 .concat [ 1 1 1 1], L_0x600001089220, L_0x600001089220, L_0x600001089220, L_0x600001089220;
LS_0x6000010892c0_0_12 .concat [ 1 1 1 1], L_0x600001089220, L_0x600001089220, L_0x600001089220, L_0x600001089220;
L_0x6000010892c0 .concat [ 4 4 4 4], LS_0x6000010892c0_0_0, LS_0x6000010892c0_0_4, LS_0x6000010892c0_0_8, LS_0x6000010892c0_0_12;
L_0x600001089360 .concat [ 16 16 0 0], L_0x600001089180, L_0x6000010892c0;
S_0x12df7e150 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12df82f60;
 .timescale 0 0;
P_0x6000034e0880 .param/l "col" 1 7 214, +C4<01>;
L_0x600000a92b50 .functor AND 1, v0x6000013c6be0_0, L_0x6000010894a0, C4<1>, C4<1>;
L_0x600000a926f0 .functor AND 1, L_0x600001089680, v0x6000013c5680_0, C4<1>, C4<1>;
L_0x600000a92290 .functor OR 1, L_0x6000010895e0, L_0x600000a926f0, C4<0>, C4<0>;
L_0x600000a91e30 .functor AND 1, L_0x13009a4a0, L_0x600000a92290, C4<1>, C4<1>;
L_0x600000a919d0 .functor AND 1, L_0x600000a91e30, L_0x6000010897c0, C4<1>, C4<1>;
v0x6000013b7570_0 .net *"_ivl_0", 2 0, L_0x600001089400;  1 drivers
L_0x130099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013b7600_0 .net/2u *"_ivl_11", 2 0, L_0x130099d08;  1 drivers
v0x6000013b7690_0 .net *"_ivl_13", 0 0, L_0x6000010895e0;  1 drivers
L_0x130099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013b7720_0 .net/2u *"_ivl_15", 2 0, L_0x130099d50;  1 drivers
v0x6000013b77b0_0 .net *"_ivl_17", 0 0, L_0x600001089680;  1 drivers
v0x6000013b7840_0 .net *"_ivl_20", 0 0, L_0x600000a926f0;  1 drivers
v0x6000013b78d0_0 .net *"_ivl_22", 0 0, L_0x600000a92290;  1 drivers
v0x6000013b7960_0 .net *"_ivl_24", 0 0, L_0x600000a91e30;  1 drivers
v0x6000013b79f0_0 .net *"_ivl_25", 31 0, L_0x600001089720;  1 drivers
L_0x130099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013b7a80_0 .net *"_ivl_28", 15 0, L_0x130099d98;  1 drivers
L_0x130099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013b7b10_0 .net/2u *"_ivl_29", 31 0, L_0x130099de0;  1 drivers
L_0x130099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000013b7ba0_0 .net *"_ivl_3", 0 0, L_0x130099c78;  1 drivers
v0x6000013b7c30_0 .net *"_ivl_31", 0 0, L_0x6000010897c0;  1 drivers
L_0x130099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000013b7cc0_0 .net/2u *"_ivl_4", 2 0, L_0x130099cc0;  1 drivers
v0x6000013b7d50_0 .net *"_ivl_6", 0 0, L_0x6000010894a0;  1 drivers
v0x6000013b7de0_0 .net "do_clear", 0 0, L_0x600000a919d0;  1 drivers
v0x6000013b7e70_0 .net "load_weight", 0 0, L_0x600000a92b50;  1 drivers
v0x6000013b7f00_0 .net "weight_in", 7 0, L_0x600001089540;  1 drivers
L_0x600001089400 .concat [ 2 1 0 0], v0x6000013c6b50_0, L_0x130099c78;
L_0x6000010894a0 .cmp/eq 3, L_0x600001089400, L_0x130099cc0;
L_0x6000010895e0 .cmp/eq 3, v0x6000013bc990_0, L_0x130099d08;
L_0x600001089680 .cmp/eq 3, v0x6000013bc990_0, L_0x130099d50;
L_0x600001089720 .concat [ 16 16 0 0], v0x6000013bc090_0, L_0x130099d98;
L_0x6000010897c0 .cmp/eq 32, L_0x600001089720, L_0x130099de0;
S_0x12df7e2c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12df7e150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000f9ed00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000f9ed40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000013b6a30_0 .net *"_ivl_11", 0 0, L_0x600001089a40;  1 drivers
v0x6000013b6ac0_0 .net *"_ivl_12", 15 0, L_0x600001089ae0;  1 drivers
v0x6000013b6b50_0 .net/s *"_ivl_4", 15 0, L_0x600001089860;  1 drivers
v0x6000013b6be0_0 .net/s *"_ivl_6", 15 0, L_0x600001089900;  1 drivers
v0x6000013b6c70_0 .net/s "a_signed", 7 0, v0x6000013b6e20_0;  1 drivers
v0x6000013b6d00_0 .net "act_in", 7 0, v0x6000013b5830_0;  alias, 1 drivers
v0x6000013b6d90_0 .var "act_out", 7 0;
v0x6000013b6e20_0 .var "act_reg", 7 0;
v0x6000013b6eb0_0 .net "clear_acc", 0 0, L_0x600000a919d0;  alias, 1 drivers
v0x6000013b6f40_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013b6fd0_0 .net "enable", 0 0, L_0x600000a98690;  alias, 1 drivers
v0x6000013b7060_0 .net "load_weight", 0 0, L_0x600000a92b50;  alias, 1 drivers
v0x6000013b70f0_0 .net/s "product", 15 0, L_0x6000010899a0;  1 drivers
v0x6000013b7180_0 .net/s "product_ext", 31 0, L_0x600001089b80;  1 drivers
v0x6000013b7210_0 .net "psum_in", 31 0, v0x6000013b1cb0_0;  alias, 1 drivers
v0x6000013b72a0_0 .var "psum_out", 31 0;
v0x6000013b7330_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013b73c0_0 .net/s "w_signed", 7 0, v0x6000013b74e0_0;  1 drivers
v0x6000013b7450_0 .net "weight_in", 7 0, L_0x600001089540;  alias, 1 drivers
v0x6000013b74e0_0 .var "weight_reg", 7 0;
L_0x600001089860 .extend/s 16, v0x6000013b6e20_0;
L_0x600001089900 .extend/s 16, v0x6000013b74e0_0;
L_0x6000010899a0 .arith/mult 16, L_0x600001089860, L_0x600001089900;
L_0x600001089a40 .part L_0x6000010899a0, 15, 1;
LS_0x600001089ae0_0_0 .concat [ 1 1 1 1], L_0x600001089a40, L_0x600001089a40, L_0x600001089a40, L_0x600001089a40;
LS_0x600001089ae0_0_4 .concat [ 1 1 1 1], L_0x600001089a40, L_0x600001089a40, L_0x600001089a40, L_0x600001089a40;
LS_0x600001089ae0_0_8 .concat [ 1 1 1 1], L_0x600001089a40, L_0x600001089a40, L_0x600001089a40, L_0x600001089a40;
LS_0x600001089ae0_0_12 .concat [ 1 1 1 1], L_0x600001089a40, L_0x600001089a40, L_0x600001089a40, L_0x600001089a40;
L_0x600001089ae0 .concat [ 4 4 4 4], LS_0x600001089ae0_0_0, LS_0x600001089ae0_0_4, LS_0x600001089ae0_0_8, LS_0x600001089ae0_0_12;
L_0x600001089b80 .concat [ 16 16 0 0], L_0x6000010899a0, L_0x600001089ae0;
S_0x12df7bb00 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12df82f60;
 .timescale 0 0;
P_0x6000034e0980 .param/l "col" 1 7 214, +C4<010>;
L_0x600000a90cb0 .functor AND 1, v0x6000013c6be0_0, L_0x600001089cc0, C4<1>, C4<1>;
L_0x600000a90850 .functor AND 1, L_0x600001089ea0, v0x6000013c5680_0, C4<1>, C4<1>;
L_0x600000a903f0 .functor OR 1, L_0x600001089e00, L_0x600000a90850, C4<0>, C4<0>;
L_0x600000a93e20 .functor AND 1, L_0x13009a4a0, L_0x600000a903f0, C4<1>, C4<1>;
L_0x600000a93db0 .functor AND 1, L_0x600000a93e20, L_0x600001089fe0, C4<1>, C4<1>;
v0x6000013b8b40_0 .net *"_ivl_0", 3 0, L_0x600001089c20;  1 drivers
L_0x130099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013b8bd0_0 .net/2u *"_ivl_11", 2 0, L_0x130099eb8;  1 drivers
v0x6000013b8c60_0 .net *"_ivl_13", 0 0, L_0x600001089e00;  1 drivers
L_0x130099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013b8cf0_0 .net/2u *"_ivl_15", 2 0, L_0x130099f00;  1 drivers
v0x6000013b8d80_0 .net *"_ivl_17", 0 0, L_0x600001089ea0;  1 drivers
v0x6000013b8e10_0 .net *"_ivl_20", 0 0, L_0x600000a90850;  1 drivers
v0x6000013b8ea0_0 .net *"_ivl_22", 0 0, L_0x600000a903f0;  1 drivers
v0x6000013b8f30_0 .net *"_ivl_24", 0 0, L_0x600000a93e20;  1 drivers
v0x6000013b8fc0_0 .net *"_ivl_25", 31 0, L_0x600001089f40;  1 drivers
L_0x130099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013b9050_0 .net *"_ivl_28", 15 0, L_0x130099f48;  1 drivers
L_0x130099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013b90e0_0 .net/2u *"_ivl_29", 31 0, L_0x130099f90;  1 drivers
L_0x130099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013b9170_0 .net *"_ivl_3", 1 0, L_0x130099e28;  1 drivers
v0x6000013b9200_0 .net *"_ivl_31", 0 0, L_0x600001089fe0;  1 drivers
L_0x130099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000013b9290_0 .net/2u *"_ivl_4", 3 0, L_0x130099e70;  1 drivers
v0x6000013b9320_0 .net *"_ivl_6", 0 0, L_0x600001089cc0;  1 drivers
v0x6000013b93b0_0 .net "do_clear", 0 0, L_0x600000a93db0;  1 drivers
v0x6000013b9440_0 .net "load_weight", 0 0, L_0x600000a90cb0;  1 drivers
v0x6000013b94d0_0 .net "weight_in", 7 0, L_0x600001089d60;  1 drivers
L_0x600001089c20 .concat [ 2 2 0 0], v0x6000013c6b50_0, L_0x130099e28;
L_0x600001089cc0 .cmp/eq 4, L_0x600001089c20, L_0x130099e70;
L_0x600001089e00 .cmp/eq 3, v0x6000013bc990_0, L_0x130099eb8;
L_0x600001089ea0 .cmp/eq 3, v0x6000013bc990_0, L_0x130099f00;
L_0x600001089f40 .concat [ 16 16 0 0], v0x6000013bc090_0, L_0x130099f48;
L_0x600001089fe0 .cmp/eq 32, L_0x600001089f40, L_0x130099f90;
S_0x12df7bc70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12df7bb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000f9ed80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000f9edc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000013b8000_0 .net *"_ivl_11", 0 0, L_0x60000108a260;  1 drivers
v0x6000013b8090_0 .net *"_ivl_12", 15 0, L_0x60000108a300;  1 drivers
v0x6000013b8120_0 .net/s *"_ivl_4", 15 0, L_0x60000108a080;  1 drivers
v0x6000013b81b0_0 .net/s *"_ivl_6", 15 0, L_0x60000108a120;  1 drivers
v0x6000013b8240_0 .net/s "a_signed", 7 0, v0x6000013b83f0_0;  1 drivers
v0x6000013b82d0_0 .net "act_in", 7 0, v0x6000013b6d90_0;  alias, 1 drivers
v0x6000013b8360_0 .var "act_out", 7 0;
v0x6000013b83f0_0 .var "act_reg", 7 0;
v0x6000013b8480_0 .net "clear_acc", 0 0, L_0x600000a93db0;  alias, 1 drivers
v0x6000013b8510_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013b85a0_0 .net "enable", 0 0, L_0x600000a98690;  alias, 1 drivers
v0x6000013b8630_0 .net "load_weight", 0 0, L_0x600000a90cb0;  alias, 1 drivers
v0x6000013b86c0_0 .net/s "product", 15 0, L_0x60000108a1c0;  1 drivers
v0x6000013b8750_0 .net/s "product_ext", 31 0, L_0x60000108a3a0;  1 drivers
v0x6000013b87e0_0 .net "psum_in", 31 0, v0x6000013b3210_0;  alias, 1 drivers
v0x6000013b8870_0 .var "psum_out", 31 0;
v0x6000013b8900_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013b8990_0 .net/s "w_signed", 7 0, v0x6000013b8ab0_0;  1 drivers
v0x6000013b8a20_0 .net "weight_in", 7 0, L_0x600001089d60;  alias, 1 drivers
v0x6000013b8ab0_0 .var "weight_reg", 7 0;
L_0x60000108a080 .extend/s 16, v0x6000013b83f0_0;
L_0x60000108a120 .extend/s 16, v0x6000013b8ab0_0;
L_0x60000108a1c0 .arith/mult 16, L_0x60000108a080, L_0x60000108a120;
L_0x60000108a260 .part L_0x60000108a1c0, 15, 1;
LS_0x60000108a300_0_0 .concat [ 1 1 1 1], L_0x60000108a260, L_0x60000108a260, L_0x60000108a260, L_0x60000108a260;
LS_0x60000108a300_0_4 .concat [ 1 1 1 1], L_0x60000108a260, L_0x60000108a260, L_0x60000108a260, L_0x60000108a260;
LS_0x60000108a300_0_8 .concat [ 1 1 1 1], L_0x60000108a260, L_0x60000108a260, L_0x60000108a260, L_0x60000108a260;
LS_0x60000108a300_0_12 .concat [ 1 1 1 1], L_0x60000108a260, L_0x60000108a260, L_0x60000108a260, L_0x60000108a260;
L_0x60000108a300 .concat [ 4 4 4 4], LS_0x60000108a300_0_0, LS_0x60000108a300_0_4, LS_0x60000108a300_0_8, LS_0x60000108a300_0_12;
L_0x60000108a3a0 .concat [ 16 16 0 0], L_0x60000108a1c0, L_0x60000108a300;
S_0x12df74810 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12df82f60;
 .timescale 0 0;
P_0x6000034e0a80 .param/l "col" 1 7 214, +C4<011>;
L_0x600000a8fb10 .functor AND 1, v0x6000013c6be0_0, L_0x60000108a4e0, C4<1>, C4<1>;
L_0x600000a8f6b0 .functor AND 1, L_0x60000108a6c0, v0x6000013c5680_0, C4<1>, C4<1>;
L_0x600000a8f640 .functor OR 1, L_0x60000108a620, L_0x600000a8f6b0, C4<0>, C4<0>;
L_0x600000a8f5d0 .functor AND 1, L_0x13009a4a0, L_0x600000a8f640, C4<1>, C4<1>;
L_0x600000a8f560 .functor AND 1, L_0x600000a8f5d0, L_0x60000108a800, C4<1>, C4<1>;
v0x6000013ba0a0_0 .net *"_ivl_0", 3 0, L_0x60000108a440;  1 drivers
L_0x13009a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000013ba130_0 .net/2u *"_ivl_11", 2 0, L_0x13009a068;  1 drivers
v0x6000013ba1c0_0 .net *"_ivl_13", 0 0, L_0x60000108a620;  1 drivers
L_0x13009a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013ba250_0 .net/2u *"_ivl_15", 2 0, L_0x13009a0b0;  1 drivers
v0x6000013ba2e0_0 .net *"_ivl_17", 0 0, L_0x60000108a6c0;  1 drivers
v0x6000013ba370_0 .net *"_ivl_20", 0 0, L_0x600000a8f6b0;  1 drivers
v0x6000013ba400_0 .net *"_ivl_22", 0 0, L_0x600000a8f640;  1 drivers
v0x6000013ba490_0 .net *"_ivl_24", 0 0, L_0x600000a8f5d0;  1 drivers
v0x6000013ba520_0 .net *"_ivl_25", 31 0, L_0x60000108a760;  1 drivers
L_0x13009a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013ba5b0_0 .net *"_ivl_28", 15 0, L_0x13009a0f8;  1 drivers
L_0x13009a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013ba640_0 .net/2u *"_ivl_29", 31 0, L_0x13009a140;  1 drivers
L_0x130099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013ba6d0_0 .net *"_ivl_3", 1 0, L_0x130099fd8;  1 drivers
v0x6000013ba760_0 .net *"_ivl_31", 0 0, L_0x60000108a800;  1 drivers
L_0x13009a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000013ba7f0_0 .net/2u *"_ivl_4", 3 0, L_0x13009a020;  1 drivers
v0x6000013ba880_0 .net *"_ivl_6", 0 0, L_0x60000108a4e0;  1 drivers
v0x6000013ba910_0 .net "do_clear", 0 0, L_0x600000a8f560;  1 drivers
v0x6000013ba9a0_0 .net "load_weight", 0 0, L_0x600000a8fb10;  1 drivers
v0x6000013baa30_0 .net "weight_in", 7 0, L_0x60000108a580;  1 drivers
L_0x60000108a440 .concat [ 2 2 0 0], v0x6000013c6b50_0, L_0x130099fd8;
L_0x60000108a4e0 .cmp/eq 4, L_0x60000108a440, L_0x13009a020;
L_0x60000108a620 .cmp/eq 3, v0x6000013bc990_0, L_0x13009a068;
L_0x60000108a6c0 .cmp/eq 3, v0x6000013bc990_0, L_0x13009a0b0;
L_0x60000108a760 .concat [ 16 16 0 0], v0x6000013bc090_0, L_0x13009a0f8;
L_0x60000108a800 .cmp/eq 32, L_0x60000108a760, L_0x13009a140;
S_0x12df74980 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12df74810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000f9ee00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000f9ee40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000013b9560_0 .net *"_ivl_11", 0 0, L_0x60000108aa80;  1 drivers
v0x6000013b95f0_0 .net *"_ivl_12", 15 0, L_0x60000108ab20;  1 drivers
v0x6000013b9680_0 .net/s *"_ivl_4", 15 0, L_0x60000108a8a0;  1 drivers
v0x6000013b9710_0 .net/s *"_ivl_6", 15 0, L_0x60000108a940;  1 drivers
v0x6000013b97a0_0 .net/s "a_signed", 7 0, v0x6000013b9950_0;  1 drivers
v0x6000013b9830_0 .net "act_in", 7 0, v0x6000013b8360_0;  alias, 1 drivers
v0x6000013b98c0_0 .var "act_out", 7 0;
v0x6000013b9950_0 .var "act_reg", 7 0;
v0x6000013b99e0_0 .net "clear_acc", 0 0, L_0x600000a8f560;  alias, 1 drivers
v0x6000013b9a70_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013b9b00_0 .net "enable", 0 0, L_0x600000a98690;  alias, 1 drivers
v0x6000013b9b90_0 .net "load_weight", 0 0, L_0x600000a8fb10;  alias, 1 drivers
v0x6000013b9c20_0 .net/s "product", 15 0, L_0x60000108a9e0;  1 drivers
v0x6000013b9cb0_0 .net/s "product_ext", 31 0, L_0x60000108abc0;  1 drivers
v0x6000013b9d40_0 .net "psum_in", 31 0, v0x6000013b47e0_0;  alias, 1 drivers
v0x6000013b9dd0_0 .var "psum_out", 31 0;
v0x6000013b9e60_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013b9ef0_0 .net/s "w_signed", 7 0, v0x6000013ba010_0;  1 drivers
v0x6000013b9f80_0 .net "weight_in", 7 0, L_0x60000108a580;  alias, 1 drivers
v0x6000013ba010_0 .var "weight_reg", 7 0;
L_0x60000108a8a0 .extend/s 16, v0x6000013b9950_0;
L_0x60000108a940 .extend/s 16, v0x6000013ba010_0;
L_0x60000108a9e0 .arith/mult 16, L_0x60000108a8a0, L_0x60000108a940;
L_0x60000108aa80 .part L_0x60000108a9e0, 15, 1;
LS_0x60000108ab20_0_0 .concat [ 1 1 1 1], L_0x60000108aa80, L_0x60000108aa80, L_0x60000108aa80, L_0x60000108aa80;
LS_0x60000108ab20_0_4 .concat [ 1 1 1 1], L_0x60000108aa80, L_0x60000108aa80, L_0x60000108aa80, L_0x60000108aa80;
LS_0x60000108ab20_0_8 .concat [ 1 1 1 1], L_0x60000108aa80, L_0x60000108aa80, L_0x60000108aa80, L_0x60000108aa80;
LS_0x60000108ab20_0_12 .concat [ 1 1 1 1], L_0x60000108aa80, L_0x60000108aa80, L_0x60000108aa80, L_0x60000108aa80;
L_0x60000108ab20 .concat [ 4 4 4 4], LS_0x60000108ab20_0_0, LS_0x60000108ab20_0_4, LS_0x60000108ab20_0_8, LS_0x60000108ab20_0_12;
L_0x60000108abc0 .concat [ 16 16 0 0], L_0x60000108a9e0, L_0x60000108ab20;
S_0x12df721c0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034e0b80 .param/l "row" 1 7 198, +C4<00>;
L_0x600000a94fc0 .functor BUFZ 8, v0x6000013a4870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12df72330 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034e0c00 .param/l "row" 1 7 198, +C4<01>;
L_0x600000a94e70 .functor BUFZ 8, v0x6000013a4b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12df6fb70 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034e0c80 .param/l "row" 1 7 198, +C4<010>;
L_0x600000a94ee0 .functor BUFZ 8, v0x6000013a4e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12df6fce0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034e0d00 .param/l "row" 1 7 198, +C4<011>;
L_0x600000a94d90 .functor BUFZ 8, v0x6000013a50e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12df6d520 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034e0d80 .param/l "col" 1 7 279, +C4<00>;
L_0x600000a98380 .functor BUFZ 32, v0x6000013a4510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000013baac0_0 .net *"_ivl_2", 31 0, L_0x600000a98380;  1 drivers
S_0x12df6d690 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034e0e00 .param/l "col" 1 7 279, +C4<01>;
L_0x600000a983f0 .functor BUFZ 32, v0x6000013a4630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000013bab50_0 .net *"_ivl_2", 31 0, L_0x600000a983f0;  1 drivers
S_0x12dfa7ad0 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034e0e80 .param/l "col" 1 7 279, +C4<010>;
L_0x600000a98460 .functor BUFZ 32, v0x6000013a4750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000013babe0_0 .net *"_ivl_2", 31 0, L_0x600000a98460;  1 drivers
S_0x12dfa7c40 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034e0f00 .param/l "col" 1 7 279, +C4<011>;
L_0x600000a984d0 .functor BUFZ 32, L_0x600000a98310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000013bac70_0 .net *"_ivl_2", 31 0, L_0x600000a984d0;  1 drivers
S_0x12dfa5fc0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034e0f80 .param/l "col" 1 7 206, +C4<00>;
S_0x12dfa6130 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034e1000 .param/l "col" 1 7 206, +C4<01>;
S_0x12df994a0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034e1080 .param/l "col" 1 7 206, +C4<010>;
S_0x12df99610 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x12df6a440;
 .timescale 0 0;
P_0x6000034e1100 .param/l "col" 1 7 206, +C4<011>;
S_0x12df99980 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x12dfa72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x12df68c00 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x12df68c40 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x12df68c80 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x12df68cc0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x12df68d00 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x12df68d40 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600000a99490 .functor BUFZ 256, v0x6000013bf3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000a99500 .functor BUFZ 256, v0x6000013bff00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000a99570 .functor BUFZ 256, v0x6000013bed00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000013be2e0_0 .var/i "b", 31 0;
v0x6000013be370 .array "bank_addr", 3 0, 7 0;
v0x6000013be400_0 .net "bank_dma", 1 0, L_0x60000108e760;  1 drivers
v0x6000013be490_0 .var "bank_dma_d", 1 0;
v0x6000013be520_0 .net "bank_mxu_a", 1 0, L_0x60000108e580;  1 drivers
v0x6000013be5b0_0 .var "bank_mxu_a_d", 1 0;
v0x6000013be640_0 .net "bank_mxu_o", 1 0, L_0x60000108e620;  1 drivers
v0x6000013be6d0_0 .net "bank_mxu_w", 1 0, L_0x60000108e4e0;  1 drivers
v0x6000013be760_0 .var "bank_mxu_w_d", 1 0;
v0x6000013be7f0 .array "bank_rdata", 3 0;
v0x6000013be7f0_0 .net v0x6000013be7f0 0, 255 0, v0x6000013bcf30_0; 1 drivers
v0x6000013be7f0_1 .net v0x6000013be7f0 1, 255 0, v0x6000013bd440_0; 1 drivers
v0x6000013be7f0_2 .net v0x6000013be7f0 2, 255 0, v0x6000013bd950_0; 1 drivers
v0x6000013be7f0_3 .net v0x6000013be7f0 3, 255 0, v0x6000013bde60_0; 1 drivers
v0x6000013be880_0 .var "bank_re", 3 0;
v0x6000013be910_0 .net "bank_vpu", 1 0, L_0x60000108e6c0;  1 drivers
v0x6000013be9a0_0 .var "bank_vpu_d", 1 0;
v0x6000013bea30 .array "bank_wdata", 3 0, 255 0;
v0x6000013beac0_0 .var "bank_we", 3 0;
v0x6000013beb50_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013bebe0_0 .net "dma_addr", 19 0, v0x6000013a0e10_0;  alias, 1 drivers
v0x6000013bec70_0 .net "dma_rdata", 255 0, L_0x600000a99570;  alias, 1 drivers
v0x6000013bed00_0 .var "dma_rdata_reg", 255 0;
v0x6000013bed90_0 .net "dma_re", 0 0, L_0x600000a98f50;  alias, 1 drivers
v0x6000013bee20_0 .net "dma_ready", 0 0, L_0x60000108eda0;  alias, 1 drivers
v0x6000013beeb0_0 .net "dma_wdata", 255 0, L_0x600000a98e70;  alias, 1 drivers
v0x6000013bef40_0 .net "dma_we", 0 0, L_0x600000a98ee0;  alias, 1 drivers
v0x6000013befd0_0 .var "grant_dma", 3 0;
v0x6000013bf060_0 .var "grant_mxu_a", 3 0;
v0x6000013bf0f0_0 .var "grant_mxu_o", 3 0;
v0x6000013bf180_0 .var "grant_mxu_w", 3 0;
v0x6000013bf210_0 .var "grant_vpu", 3 0;
v0x6000013bf2a0_0 .net "mxu_a_addr", 19 0, L_0x60000108b980;  alias, 1 drivers
v0x6000013bf330_0 .net "mxu_a_rdata", 255 0, L_0x600000a99490;  alias, 1 drivers
v0x6000013bf3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000013bf450_0 .net "mxu_a_re", 0 0, L_0x60000108ba20;  alias, 1 drivers
v0x6000013bf4e0_0 .net "mxu_a_ready", 0 0, L_0x60000108ec60;  alias, 1 drivers
v0x6000013bf570_0 .net "mxu_o_addr", 19 0, L_0x60000108bc00;  alias, 1 drivers
v0x6000013bf600_0 .net "mxu_o_ready", 0 0, L_0x60000108ed00;  alias, 1 drivers
v0x6000013bf690_0 .net "mxu_o_wdata", 255 0, L_0x60000108bde0;  alias, 1 drivers
v0x6000013bf720_0 .net "mxu_o_we", 0 0, L_0x600000a98930;  alias, 1 drivers
v0x6000013bf7b0_0 .net "mxu_w_addr", 19 0, L_0x60000108b700;  alias, 1 drivers
v0x6000013bf840_0 .net "mxu_w_rdata", 255 0, v0x6000013bf8d0_0;  alias, 1 drivers
v0x6000013bf8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000013bf960_0 .net "mxu_w_re", 0 0, L_0x60000108b7a0;  alias, 1 drivers
v0x6000013bf9f0_0 .net "mxu_w_ready", 0 0, L_0x60000108eb20;  alias, 1 drivers
v0x6000013bfa80_0 .var "req_dma", 3 0;
v0x6000013bfb10_0 .var "req_mxu_a", 3 0;
v0x6000013bfba0_0 .var "req_mxu_o", 3 0;
v0x6000013bfc30_0 .var "req_mxu_w", 3 0;
v0x6000013bfcc0_0 .var "req_vpu", 3 0;
v0x6000013bfd50_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013bfde0_0 .net "vpu_addr", 19 0, v0x6000013c1710_0;  alias, 1 drivers
v0x6000013bfe70_0 .net "vpu_rdata", 255 0, L_0x600000a99500;  alias, 1 drivers
v0x6000013bff00_0 .var "vpu_rdata_reg", 255 0;
v0x6000013c0000_0 .net "vpu_re", 0 0, L_0x600000a98d20;  alias, 1 drivers
v0x6000013c0090_0 .net "vpu_ready", 0 0, L_0x60000108ebc0;  alias, 1 drivers
v0x6000013c0120_0 .net "vpu_wdata", 255 0, L_0x600000a98c40;  alias, 1 drivers
v0x6000013c01b0_0 .net "vpu_we", 0 0, L_0x600000a98cb0;  alias, 1 drivers
v0x6000013c0240_0 .net "word_dma", 7 0, L_0x60000108ea80;  1 drivers
v0x6000013c02d0_0 .net "word_mxu_a", 7 0, L_0x60000108e8a0;  1 drivers
v0x6000013c0360_0 .net "word_mxu_o", 7 0, L_0x60000108e940;  1 drivers
v0x6000013c03f0_0 .net "word_mxu_w", 7 0, L_0x60000108e800;  1 drivers
v0x6000013c0480_0 .net "word_vpu", 7 0, L_0x60000108e9e0;  1 drivers
E_0x6000034e1900/0 .event anyedge, v0x6000013be760_0, v0x6000013bcf30_0, v0x6000013bd440_0, v0x6000013bd950_0;
E_0x6000034e1900/1 .event anyedge, v0x6000013bde60_0, v0x6000013be5b0_0, v0x6000013be9a0_0, v0x6000013be490_0;
E_0x6000034e1900 .event/or E_0x6000034e1900/0, E_0x6000034e1900/1;
E_0x6000034e1980/0 .event anyedge, v0x6000013bfc30_0, v0x6000013bfb10_0, v0x6000013bfba0_0, v0x6000013bfcc0_0;
E_0x6000034e1980/1 .event anyedge, v0x6000013bfa80_0, v0x6000013bf180_0, v0x6000013c03f0_0, v0x6000013bf060_0;
E_0x6000034e1980/2 .event anyedge, v0x6000013c02d0_0, v0x6000013bf0f0_0, v0x6000013c0360_0, v0x6000013bf690_0;
E_0x6000034e1980/3 .event anyedge, v0x6000013bf210_0, v0x6000013c0480_0, v0x6000013c0120_0, v0x6000013c01b0_0;
E_0x6000034e1980/4 .event anyedge, v0x6000013c0000_0, v0x6000013befd0_0, v0x6000013c0240_0, v0x6000013a10e0_0;
E_0x6000034e1980/5 .event anyedge, v0x6000013a1200_0, v0x6000013a0f30_0;
E_0x6000034e1980 .event/or E_0x6000034e1980/0, E_0x6000034e1980/1, E_0x6000034e1980/2, E_0x6000034e1980/3, E_0x6000034e1980/4, E_0x6000034e1980/5;
E_0x6000034e19c0/0 .event anyedge, v0x6000013bf960_0, v0x6000013be6d0_0, v0x6000013bf450_0, v0x6000013be520_0;
E_0x6000034e19c0/1 .event anyedge, v0x6000013bf720_0, v0x6000013be640_0, v0x6000013c01b0_0, v0x6000013c0000_0;
E_0x6000034e19c0/2 .event anyedge, v0x6000013be910_0, v0x6000013a1200_0, v0x6000013a0f30_0, v0x6000013be400_0;
E_0x6000034e19c0 .event/or E_0x6000034e19c0/0, E_0x6000034e19c0/1, E_0x6000034e19c0/2;
L_0x60000108dfe0 .part v0x6000013beac0_0, 0, 1;
L_0x60000108e080 .part v0x6000013be880_0, 0, 1;
L_0x60000108e120 .part v0x6000013beac0_0, 1, 1;
L_0x60000108e1c0 .part v0x6000013be880_0, 1, 1;
L_0x60000108e260 .part v0x6000013beac0_0, 2, 1;
L_0x60000108e300 .part v0x6000013be880_0, 2, 1;
L_0x60000108e3a0 .part v0x6000013beac0_0, 3, 1;
L_0x60000108e440 .part v0x6000013be880_0, 3, 1;
L_0x60000108e4e0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x60000108b700 (v0x6000013be0a0_0) S_0x12df9a280;
L_0x60000108e580 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x60000108b980 (v0x6000013be0a0_0) S_0x12df9a280;
L_0x60000108e620 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x60000108bc00 (v0x6000013be0a0_0) S_0x12df9a280;
L_0x60000108e6c0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, v0x6000013c1710_0 (v0x6000013be0a0_0) S_0x12df9a280;
L_0x60000108e760 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, v0x6000013a0e10_0 (v0x6000013be0a0_0) S_0x12df9a280;
L_0x60000108e800 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x60000108b700 (v0x6000013be1c0_0) S_0x12df9a3f0;
L_0x60000108e8a0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x60000108b980 (v0x6000013be1c0_0) S_0x12df9a3f0;
L_0x60000108e940 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x60000108bc00 (v0x6000013be1c0_0) S_0x12df9a3f0;
L_0x60000108e9e0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, v0x6000013c1710_0 (v0x6000013be1c0_0) S_0x12df9a3f0;
L_0x60000108ea80 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, v0x6000013a0e10_0 (v0x6000013be1c0_0) S_0x12df9a3f0;
L_0x60000108eb20 .part/v v0x6000013bf180_0, L_0x60000108e4e0, 1;
L_0x60000108ec60 .part/v v0x6000013bf060_0, L_0x60000108e580, 1;
L_0x60000108ed00 .part/v v0x6000013bf0f0_0, L_0x60000108e620, 1;
L_0x60000108ebc0 .part/v v0x6000013bf210_0, L_0x60000108e6c0, 1;
L_0x60000108eda0 .part/v v0x6000013befd0_0, L_0x60000108e760, 1;
S_0x12df69ab0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x12df99980;
 .timescale 0 0;
P_0x6000034e1a00 .param/l "i" 1 9 184, +C4<00>;
S_0x12df69c20 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12df69ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000f9e300 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000f9e340 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000013be370_0 .array/port v0x6000013be370, 0;
v0x6000013bccf0_0 .net "addr", 7 0, v0x6000013be370_0;  1 drivers
v0x6000013bcd80_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013bce10_0 .var/i "i", 31 0;
v0x6000013bcea0 .array "mem", 255 0, 255 0;
v0x6000013bcf30_0 .var "rdata", 255 0;
v0x6000013bcfc0_0 .net "re", 0 0, L_0x60000108e080;  1 drivers
v0x6000013bea30_0 .array/port v0x6000013bea30, 0;
v0x6000013bd050_0 .net "wdata", 255 0, v0x6000013bea30_0;  1 drivers
v0x6000013bd0e0_0 .net "we", 0 0, L_0x60000108dfe0;  1 drivers
E_0x6000034e1b00 .event posedge, v0x6000013a0090_0;
S_0x12df69d90 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x12df99980;
 .timescale 0 0;
P_0x6000034e1b80 .param/l "i" 1 9 184, +C4<01>;
S_0x12df69f00 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12df69d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000f9ee80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000f9eec0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000013be370_1 .array/port v0x6000013be370, 1;
v0x6000013bd200_0 .net "addr", 7 0, v0x6000013be370_1;  1 drivers
v0x6000013bd290_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013bd320_0 .var/i "i", 31 0;
v0x6000013bd3b0 .array "mem", 255 0, 255 0;
v0x6000013bd440_0 .var "rdata", 255 0;
v0x6000013bd4d0_0 .net "re", 0 0, L_0x60000108e1c0;  1 drivers
v0x6000013bea30_1 .array/port v0x6000013bea30, 1;
v0x6000013bd560_0 .net "wdata", 255 0, v0x6000013bea30_1;  1 drivers
v0x6000013bd5f0_0 .net "we", 0 0, L_0x60000108e120;  1 drivers
S_0x12df9ff10 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x12df99980;
 .timescale 0 0;
P_0x6000034e1cc0 .param/l "i" 1 9 184, +C4<010>;
S_0x12dfa0080 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12df9ff10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000f9ef00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000f9ef40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000013be370_2 .array/port v0x6000013be370, 2;
v0x6000013bd710_0 .net "addr", 7 0, v0x6000013be370_2;  1 drivers
v0x6000013bd7a0_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013bd830_0 .var/i "i", 31 0;
v0x6000013bd8c0 .array "mem", 255 0, 255 0;
v0x6000013bd950_0 .var "rdata", 255 0;
v0x6000013bd9e0_0 .net "re", 0 0, L_0x60000108e300;  1 drivers
v0x6000013bea30_2 .array/port v0x6000013bea30, 2;
v0x6000013bda70_0 .net "wdata", 255 0, v0x6000013bea30_2;  1 drivers
v0x6000013bdb00_0 .net "we", 0 0, L_0x60000108e260;  1 drivers
S_0x12dfa01f0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x12df99980;
 .timescale 0 0;
P_0x6000034e1e00 .param/l "i" 1 9 184, +C4<011>;
S_0x12df9a110 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12dfa01f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000f9ef80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000f9efc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000013be370_3 .array/port v0x6000013be370, 3;
v0x6000013bdc20_0 .net "addr", 7 0, v0x6000013be370_3;  1 drivers
v0x6000013bdcb0_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013bdd40_0 .var/i "i", 31 0;
v0x6000013bddd0 .array "mem", 255 0, 255 0;
v0x6000013bde60_0 .var "rdata", 255 0;
v0x6000013bdef0_0 .net "re", 0 0, L_0x60000108e440;  1 drivers
v0x6000013bea30_3 .array/port v0x6000013bea30, 3;
v0x6000013bdf80_0 .net "wdata", 255 0, v0x6000013bea30_3;  1 drivers
v0x6000013be010_0 .net "we", 0 0, L_0x60000108e3a0;  1 drivers
S_0x12df9a280 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x12df99980;
 .timescale 0 0;
v0x6000013be0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x12df9a280
TD_tb_e2e_conv2d.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000013be0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000013be0a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x12df9a3f0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x12df99980;
 .timescale 0 0;
v0x6000013be1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x12df9a3f0
TD_tb_e2e_conv2d.dut.sram_inst.get_word ;
    %load/vec4 v0x6000013be1c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x12df9a760 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x12dfa72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12e80f400 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x12e80f440 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x12e80f480 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x12e80f4c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x12e80f500 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x12e80f540 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x12e80f580 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x12e80f5c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x12e80f600 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x12e80f640 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x12e80f680 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x12e80f6c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x12e80f700 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x12e80f740 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x12e80f780 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x12e80f7c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x12e80f800 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x12e80f840 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x12e80f880 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x12e80f8c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x12e80f900 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x12e80f940 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x12e80f980 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x12e80f9c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x12e80fa00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x12e80fa40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x12e80fa80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x12e80fac0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x12e80fb00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600000a98a80 .functor BUFZ 256, L_0x60000108d7c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000a98af0 .functor BUFZ 256, L_0x60000108d900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000a98b60 .functor BUFZ 1, v0x6000013c0ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600000a98c40 .functor BUFZ 256, v0x6000013c1a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000a98cb0 .functor BUFZ 1, v0x6000013c1b90_0, C4<0>, C4<0>, C4<0>;
L_0x600000a98d20 .functor BUFZ 1, v0x6000013c18c0_0, C4<0>, C4<0>, C4<0>;
v0x6000013c0510_0 .net *"_ivl_48", 255 0, L_0x60000108d7c0;  1 drivers
v0x6000013c05a0_0 .net *"_ivl_50", 6 0, L_0x60000108d860;  1 drivers
L_0x13009a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013c0630_0 .net *"_ivl_53", 1 0, L_0x13009a848;  1 drivers
v0x6000013c06c0_0 .net *"_ivl_56", 255 0, L_0x60000108d900;  1 drivers
v0x6000013c0750_0 .net *"_ivl_58", 6 0, L_0x60000108d9a0;  1 drivers
L_0x13009a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013c07e0_0 .net *"_ivl_61", 1 0, L_0x13009a890;  1 drivers
L_0x13009a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000013c0870_0 .net/2u *"_ivl_64", 2 0, L_0x13009a8d8;  1 drivers
v0x6000013c0900_0 .var "addr_reg", 19 0;
v0x6000013c0990_0 .var "alu_result", 255 0;
v0x6000013c0a20_0 .net "clk", 0 0, v0x6000013c7720_0;  alias, 1 drivers
v0x6000013c0ab0_0 .net "cmd", 127 0, v0x6000013a4240_0;  alias, 1 drivers
v0x6000013c0b40_0 .net "cmd_done", 0 0, L_0x600000a98b60;  alias, 1 drivers
v0x6000013c0bd0_0 .net "cmd_ready", 0 0, L_0x60000108da40;  alias, 1 drivers
v0x6000013c0c60_0 .var "cmd_reg", 127 0;
v0x6000013c0cf0_0 .net "cmd_valid", 0 0, L_0x600000a95500;  alias, 1 drivers
v0x6000013c0d80_0 .net "count", 15 0, L_0x60000108d720;  1 drivers
v0x6000013c0e10_0 .var "count_reg", 15 0;
v0x6000013c0ea0_0 .var "done_reg", 0 0;
v0x6000013c0f30_0 .var "elem_count", 15 0;
v0x6000013c0fc0_0 .net "imm", 15 0, L_0x60000108d5e0;  1 drivers
v0x6000013c1050_0 .var "imm_reg", 15 0;
v0x6000013c10e0_0 .var/i "lane", 31 0;
v0x6000013c1170 .array "lane_a", 15 0;
v0x6000013c1170_0 .net v0x6000013c1170 0, 15 0, L_0x60000108bf20; 1 drivers
v0x6000013c1170_1 .net v0x6000013c1170 1, 15 0, L_0x60000108c000; 1 drivers
v0x6000013c1170_2 .net v0x6000013c1170 2, 15 0, L_0x60000108c140; 1 drivers
v0x6000013c1170_3 .net v0x6000013c1170 3, 15 0, L_0x60000108c280; 1 drivers
v0x6000013c1170_4 .net v0x6000013c1170 4, 15 0, L_0x60000108c3c0; 1 drivers
v0x6000013c1170_5 .net v0x6000013c1170 5, 15 0, L_0x60000108c500; 1 drivers
v0x6000013c1170_6 .net v0x6000013c1170 6, 15 0, L_0x60000108c640; 1 drivers
v0x6000013c1170_7 .net v0x6000013c1170 7, 15 0, L_0x60000108c780; 1 drivers
v0x6000013c1170_8 .net v0x6000013c1170 8, 15 0, L_0x60000108c8c0; 1 drivers
v0x6000013c1170_9 .net v0x6000013c1170 9, 15 0, L_0x60000108ca00; 1 drivers
v0x6000013c1170_10 .net v0x6000013c1170 10, 15 0, L_0x60000108cbe0; 1 drivers
v0x6000013c1170_11 .net v0x6000013c1170 11, 15 0, L_0x60000108cc80; 1 drivers
v0x6000013c1170_12 .net v0x6000013c1170 12, 15 0, L_0x60000108cdc0; 1 drivers
v0x6000013c1170_13 .net v0x6000013c1170 13, 15 0, L_0x60000108cf00; 1 drivers
v0x6000013c1170_14 .net v0x6000013c1170 14, 15 0, L_0x60000108d040; 1 drivers
v0x6000013c1170_15 .net v0x6000013c1170 15, 15 0, L_0x60000108d180; 1 drivers
v0x6000013c1200 .array "lane_b", 15 0;
v0x6000013c1200_0 .net v0x6000013c1200 0, 15 0, L_0x600001080640; 1 drivers
v0x6000013c1200_1 .net v0x6000013c1200 1, 15 0, L_0x60000108c0a0; 1 drivers
v0x6000013c1200_2 .net v0x6000013c1200 2, 15 0, L_0x60000108c1e0; 1 drivers
v0x6000013c1200_3 .net v0x6000013c1200 3, 15 0, L_0x60000108c320; 1 drivers
v0x6000013c1200_4 .net v0x6000013c1200 4, 15 0, L_0x60000108c460; 1 drivers
v0x6000013c1200_5 .net v0x6000013c1200 5, 15 0, L_0x60000108c5a0; 1 drivers
v0x6000013c1200_6 .net v0x6000013c1200 6, 15 0, L_0x60000108c6e0; 1 drivers
v0x6000013c1200_7 .net v0x6000013c1200 7, 15 0, L_0x60000108c820; 1 drivers
v0x6000013c1200_8 .net v0x6000013c1200 8, 15 0, L_0x60000108c960; 1 drivers
v0x6000013c1200_9 .net v0x6000013c1200 9, 15 0, L_0x60000108cb40; 1 drivers
v0x6000013c1200_10 .net v0x6000013c1200 10, 15 0, L_0x60000108caa0; 1 drivers
v0x6000013c1200_11 .net v0x6000013c1200 11, 15 0, L_0x60000108cd20; 1 drivers
v0x6000013c1200_12 .net v0x6000013c1200 12, 15 0, L_0x60000108ce60; 1 drivers
v0x6000013c1200_13 .net v0x6000013c1200 13, 15 0, L_0x60000108cfa0; 1 drivers
v0x6000013c1200_14 .net v0x6000013c1200 14, 15 0, L_0x60000108d0e0; 1 drivers
v0x6000013c1200_15 .net v0x6000013c1200 15, 15 0, L_0x60000108d220; 1 drivers
v0x6000013c1290 .array "lane_result", 15 0, 15 0;
v0x6000013c1320_0 .net "mem_addr", 19 0, L_0x60000108d680;  1 drivers
v0x6000013c13b0_0 .var "mem_addr_reg", 19 0;
v0x6000013c1440_0 .net "opcode", 7 0, L_0x60000108d2c0;  1 drivers
v0x6000013c14d0_0 .var "reduce_result", 15 0;
v0x6000013c1560 .array "reduce_tree", 79 0, 15 0;
v0x6000013c15f0_0 .net "rst_n", 0 0, v0x6000013c8120_0;  alias, 1 drivers
v0x6000013c1680_0 .net "sram_addr", 19 0, v0x6000013c1710_0;  alias, 1 drivers
v0x6000013c1710_0 .var "sram_addr_reg", 19 0;
v0x6000013c17a0_0 .net "sram_rdata", 255 0, L_0x600000a99500;  alias, 1 drivers
v0x6000013c1830_0 .net "sram_re", 0 0, L_0x600000a98d20;  alias, 1 drivers
v0x6000013c18c0_0 .var "sram_re_reg", 0 0;
v0x6000013c1950_0 .net "sram_ready", 0 0, L_0x60000108ebc0;  alias, 1 drivers
v0x6000013c19e0_0 .net "sram_wdata", 255 0, L_0x600000a98c40;  alias, 1 drivers
v0x6000013c1a70_0 .var "sram_wdata_reg", 255 0;
v0x6000013c1b00_0 .net "sram_we", 0 0, L_0x600000a98cb0;  alias, 1 drivers
v0x6000013c1b90_0 .var "sram_we_reg", 0 0;
v0x6000013c1c20_0 .var/i "stage", 31 0;
v0x6000013c1cb0_0 .var "state", 2 0;
v0x6000013c1d40_0 .net "subop", 7 0, L_0x60000108d360;  1 drivers
v0x6000013c1dd0_0 .var "subop_reg", 7 0;
v0x6000013c1e60_0 .net "vd", 4 0, L_0x60000108d400;  1 drivers
v0x6000013c1ef0_0 .var "vd_reg", 4 0;
v0x6000013c1f80 .array "vrf", 31 0, 255 0;
v0x6000013c2010_0 .net "vs1", 4 0, L_0x60000108d4a0;  1 drivers
v0x6000013c20a0_0 .net "vs1_data", 255 0, L_0x600000a98a80;  1 drivers
v0x6000013c2130_0 .var "vs1_reg", 4 0;
v0x6000013c21c0_0 .net "vs2", 4 0, L_0x60000108d540;  1 drivers
v0x6000013c2250_0 .net "vs2_data", 255 0, L_0x600000a98af0;  1 drivers
v0x6000013c22e0_0 .var "vs2_reg", 4 0;
E_0x6000034e2700/0 .event anyedge, v0x6000013c1170_0, v0x6000013c1170_1, v0x6000013c1170_2, v0x6000013c1170_3;
E_0x6000034e2700/1 .event anyedge, v0x6000013c1170_4, v0x6000013c1170_5, v0x6000013c1170_6, v0x6000013c1170_7;
E_0x6000034e2700/2 .event anyedge, v0x6000013c1170_8, v0x6000013c1170_9, v0x6000013c1170_10, v0x6000013c1170_11;
E_0x6000034e2700/3 .event anyedge, v0x6000013c1170_12, v0x6000013c1170_13, v0x6000013c1170_14, v0x6000013c1170_15;
v0x6000013c1560_0 .array/port v0x6000013c1560, 0;
v0x6000013c1560_1 .array/port v0x6000013c1560, 1;
v0x6000013c1560_2 .array/port v0x6000013c1560, 2;
E_0x6000034e2700/4 .event anyedge, v0x6000013c1dd0_0, v0x6000013c1560_0, v0x6000013c1560_1, v0x6000013c1560_2;
v0x6000013c1560_3 .array/port v0x6000013c1560, 3;
v0x6000013c1560_4 .array/port v0x6000013c1560, 4;
v0x6000013c1560_5 .array/port v0x6000013c1560, 5;
v0x6000013c1560_6 .array/port v0x6000013c1560, 6;
E_0x6000034e2700/5 .event anyedge, v0x6000013c1560_3, v0x6000013c1560_4, v0x6000013c1560_5, v0x6000013c1560_6;
v0x6000013c1560_7 .array/port v0x6000013c1560, 7;
v0x6000013c1560_8 .array/port v0x6000013c1560, 8;
v0x6000013c1560_9 .array/port v0x6000013c1560, 9;
v0x6000013c1560_10 .array/port v0x6000013c1560, 10;
E_0x6000034e2700/6 .event anyedge, v0x6000013c1560_7, v0x6000013c1560_8, v0x6000013c1560_9, v0x6000013c1560_10;
v0x6000013c1560_11 .array/port v0x6000013c1560, 11;
v0x6000013c1560_12 .array/port v0x6000013c1560, 12;
v0x6000013c1560_13 .array/port v0x6000013c1560, 13;
v0x6000013c1560_14 .array/port v0x6000013c1560, 14;
E_0x6000034e2700/7 .event anyedge, v0x6000013c1560_11, v0x6000013c1560_12, v0x6000013c1560_13, v0x6000013c1560_14;
v0x6000013c1560_15 .array/port v0x6000013c1560, 15;
v0x6000013c1560_16 .array/port v0x6000013c1560, 16;
v0x6000013c1560_17 .array/port v0x6000013c1560, 17;
v0x6000013c1560_18 .array/port v0x6000013c1560, 18;
E_0x6000034e2700/8 .event anyedge, v0x6000013c1560_15, v0x6000013c1560_16, v0x6000013c1560_17, v0x6000013c1560_18;
v0x6000013c1560_19 .array/port v0x6000013c1560, 19;
v0x6000013c1560_20 .array/port v0x6000013c1560, 20;
v0x6000013c1560_21 .array/port v0x6000013c1560, 21;
v0x6000013c1560_22 .array/port v0x6000013c1560, 22;
E_0x6000034e2700/9 .event anyedge, v0x6000013c1560_19, v0x6000013c1560_20, v0x6000013c1560_21, v0x6000013c1560_22;
v0x6000013c1560_23 .array/port v0x6000013c1560, 23;
v0x6000013c1560_24 .array/port v0x6000013c1560, 24;
v0x6000013c1560_25 .array/port v0x6000013c1560, 25;
v0x6000013c1560_26 .array/port v0x6000013c1560, 26;
E_0x6000034e2700/10 .event anyedge, v0x6000013c1560_23, v0x6000013c1560_24, v0x6000013c1560_25, v0x6000013c1560_26;
v0x6000013c1560_27 .array/port v0x6000013c1560, 27;
v0x6000013c1560_28 .array/port v0x6000013c1560, 28;
v0x6000013c1560_29 .array/port v0x6000013c1560, 29;
v0x6000013c1560_30 .array/port v0x6000013c1560, 30;
E_0x6000034e2700/11 .event anyedge, v0x6000013c1560_27, v0x6000013c1560_28, v0x6000013c1560_29, v0x6000013c1560_30;
v0x6000013c1560_31 .array/port v0x6000013c1560, 31;
v0x6000013c1560_32 .array/port v0x6000013c1560, 32;
v0x6000013c1560_33 .array/port v0x6000013c1560, 33;
v0x6000013c1560_34 .array/port v0x6000013c1560, 34;
E_0x6000034e2700/12 .event anyedge, v0x6000013c1560_31, v0x6000013c1560_32, v0x6000013c1560_33, v0x6000013c1560_34;
v0x6000013c1560_35 .array/port v0x6000013c1560, 35;
v0x6000013c1560_36 .array/port v0x6000013c1560, 36;
v0x6000013c1560_37 .array/port v0x6000013c1560, 37;
v0x6000013c1560_38 .array/port v0x6000013c1560, 38;
E_0x6000034e2700/13 .event anyedge, v0x6000013c1560_35, v0x6000013c1560_36, v0x6000013c1560_37, v0x6000013c1560_38;
v0x6000013c1560_39 .array/port v0x6000013c1560, 39;
v0x6000013c1560_40 .array/port v0x6000013c1560, 40;
v0x6000013c1560_41 .array/port v0x6000013c1560, 41;
v0x6000013c1560_42 .array/port v0x6000013c1560, 42;
E_0x6000034e2700/14 .event anyedge, v0x6000013c1560_39, v0x6000013c1560_40, v0x6000013c1560_41, v0x6000013c1560_42;
v0x6000013c1560_43 .array/port v0x6000013c1560, 43;
v0x6000013c1560_44 .array/port v0x6000013c1560, 44;
v0x6000013c1560_45 .array/port v0x6000013c1560, 45;
v0x6000013c1560_46 .array/port v0x6000013c1560, 46;
E_0x6000034e2700/15 .event anyedge, v0x6000013c1560_43, v0x6000013c1560_44, v0x6000013c1560_45, v0x6000013c1560_46;
v0x6000013c1560_47 .array/port v0x6000013c1560, 47;
v0x6000013c1560_48 .array/port v0x6000013c1560, 48;
v0x6000013c1560_49 .array/port v0x6000013c1560, 49;
v0x6000013c1560_50 .array/port v0x6000013c1560, 50;
E_0x6000034e2700/16 .event anyedge, v0x6000013c1560_47, v0x6000013c1560_48, v0x6000013c1560_49, v0x6000013c1560_50;
v0x6000013c1560_51 .array/port v0x6000013c1560, 51;
v0x6000013c1560_52 .array/port v0x6000013c1560, 52;
v0x6000013c1560_53 .array/port v0x6000013c1560, 53;
v0x6000013c1560_54 .array/port v0x6000013c1560, 54;
E_0x6000034e2700/17 .event anyedge, v0x6000013c1560_51, v0x6000013c1560_52, v0x6000013c1560_53, v0x6000013c1560_54;
v0x6000013c1560_55 .array/port v0x6000013c1560, 55;
v0x6000013c1560_56 .array/port v0x6000013c1560, 56;
v0x6000013c1560_57 .array/port v0x6000013c1560, 57;
v0x6000013c1560_58 .array/port v0x6000013c1560, 58;
E_0x6000034e2700/18 .event anyedge, v0x6000013c1560_55, v0x6000013c1560_56, v0x6000013c1560_57, v0x6000013c1560_58;
v0x6000013c1560_59 .array/port v0x6000013c1560, 59;
v0x6000013c1560_60 .array/port v0x6000013c1560, 60;
v0x6000013c1560_61 .array/port v0x6000013c1560, 61;
v0x6000013c1560_62 .array/port v0x6000013c1560, 62;
E_0x6000034e2700/19 .event anyedge, v0x6000013c1560_59, v0x6000013c1560_60, v0x6000013c1560_61, v0x6000013c1560_62;
v0x6000013c1560_63 .array/port v0x6000013c1560, 63;
v0x6000013c1560_64 .array/port v0x6000013c1560, 64;
v0x6000013c1560_65 .array/port v0x6000013c1560, 65;
v0x6000013c1560_66 .array/port v0x6000013c1560, 66;
E_0x6000034e2700/20 .event anyedge, v0x6000013c1560_63, v0x6000013c1560_64, v0x6000013c1560_65, v0x6000013c1560_66;
v0x6000013c1560_67 .array/port v0x6000013c1560, 67;
v0x6000013c1560_68 .array/port v0x6000013c1560, 68;
v0x6000013c1560_69 .array/port v0x6000013c1560, 69;
v0x6000013c1560_70 .array/port v0x6000013c1560, 70;
E_0x6000034e2700/21 .event anyedge, v0x6000013c1560_67, v0x6000013c1560_68, v0x6000013c1560_69, v0x6000013c1560_70;
v0x6000013c1560_71 .array/port v0x6000013c1560, 71;
v0x6000013c1560_72 .array/port v0x6000013c1560, 72;
v0x6000013c1560_73 .array/port v0x6000013c1560, 73;
v0x6000013c1560_74 .array/port v0x6000013c1560, 74;
E_0x6000034e2700/22 .event anyedge, v0x6000013c1560_71, v0x6000013c1560_72, v0x6000013c1560_73, v0x6000013c1560_74;
v0x6000013c1560_75 .array/port v0x6000013c1560, 75;
v0x6000013c1560_76 .array/port v0x6000013c1560, 76;
v0x6000013c1560_77 .array/port v0x6000013c1560, 77;
v0x6000013c1560_78 .array/port v0x6000013c1560, 78;
E_0x6000034e2700/23 .event anyedge, v0x6000013c1560_75, v0x6000013c1560_76, v0x6000013c1560_77, v0x6000013c1560_78;
v0x6000013c1560_79 .array/port v0x6000013c1560, 79;
E_0x6000034e2700/24 .event anyedge, v0x6000013c1560_79;
E_0x6000034e2700 .event/or E_0x6000034e2700/0, E_0x6000034e2700/1, E_0x6000034e2700/2, E_0x6000034e2700/3, E_0x6000034e2700/4, E_0x6000034e2700/5, E_0x6000034e2700/6, E_0x6000034e2700/7, E_0x6000034e2700/8, E_0x6000034e2700/9, E_0x6000034e2700/10, E_0x6000034e2700/11, E_0x6000034e2700/12, E_0x6000034e2700/13, E_0x6000034e2700/14, E_0x6000034e2700/15, E_0x6000034e2700/16, E_0x6000034e2700/17, E_0x6000034e2700/18, E_0x6000034e2700/19, E_0x6000034e2700/20, E_0x6000034e2700/21, E_0x6000034e2700/22, E_0x6000034e2700/23, E_0x6000034e2700/24;
L_0x60000108bf20 .part L_0x600000a98a80, 0, 16;
L_0x600001080640 .part L_0x600000a98af0, 0, 16;
L_0x60000108c000 .part L_0x600000a98a80, 16, 16;
L_0x60000108c0a0 .part L_0x600000a98af0, 16, 16;
L_0x60000108c140 .part L_0x600000a98a80, 32, 16;
L_0x60000108c1e0 .part L_0x600000a98af0, 32, 16;
L_0x60000108c280 .part L_0x600000a98a80, 48, 16;
L_0x60000108c320 .part L_0x600000a98af0, 48, 16;
L_0x60000108c3c0 .part L_0x600000a98a80, 64, 16;
L_0x60000108c460 .part L_0x600000a98af0, 64, 16;
L_0x60000108c500 .part L_0x600000a98a80, 80, 16;
L_0x60000108c5a0 .part L_0x600000a98af0, 80, 16;
L_0x60000108c640 .part L_0x600000a98a80, 96, 16;
L_0x60000108c6e0 .part L_0x600000a98af0, 96, 16;
L_0x60000108c780 .part L_0x600000a98a80, 112, 16;
L_0x60000108c820 .part L_0x600000a98af0, 112, 16;
L_0x60000108c8c0 .part L_0x600000a98a80, 128, 16;
L_0x60000108c960 .part L_0x600000a98af0, 128, 16;
L_0x60000108ca00 .part L_0x600000a98a80, 144, 16;
L_0x60000108cb40 .part L_0x600000a98af0, 144, 16;
L_0x60000108cbe0 .part L_0x600000a98a80, 160, 16;
L_0x60000108caa0 .part L_0x600000a98af0, 160, 16;
L_0x60000108cc80 .part L_0x600000a98a80, 176, 16;
L_0x60000108cd20 .part L_0x600000a98af0, 176, 16;
L_0x60000108cdc0 .part L_0x600000a98a80, 192, 16;
L_0x60000108ce60 .part L_0x600000a98af0, 192, 16;
L_0x60000108cf00 .part L_0x600000a98a80, 208, 16;
L_0x60000108cfa0 .part L_0x600000a98af0, 208, 16;
L_0x60000108d040 .part L_0x600000a98a80, 224, 16;
L_0x60000108d0e0 .part L_0x600000a98af0, 224, 16;
L_0x60000108d180 .part L_0x600000a98a80, 240, 16;
L_0x60000108d220 .part L_0x600000a98af0, 240, 16;
L_0x60000108d2c0 .part v0x6000013a4240_0, 120, 8;
L_0x60000108d360 .part v0x6000013a4240_0, 112, 8;
L_0x60000108d400 .part v0x6000013a4240_0, 107, 5;
L_0x60000108d4a0 .part v0x6000013a4240_0, 102, 5;
L_0x60000108d540 .part v0x6000013a4240_0, 97, 5;
L_0x60000108d5e0 .part v0x6000013a4240_0, 32, 16;
L_0x60000108d680 .part v0x6000013a4240_0, 76, 20;
L_0x60000108d720 .part v0x6000013a4240_0, 48, 16;
L_0x60000108d7c0 .array/port v0x6000013c1f80, L_0x60000108d860;
L_0x60000108d860 .concat [ 5 2 0 0], v0x6000013c2130_0, L_0x13009a848;
L_0x60000108d900 .array/port v0x6000013c1f80, L_0x60000108d9a0;
L_0x60000108d9a0 .concat [ 5 2 0 0], v0x6000013c22e0_0, L_0x13009a890;
L_0x60000108da40 .cmp/eq 3, v0x6000013c1cb0_0, L_0x13009a8d8;
S_0x12df9abe0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x12df9a760;
 .timescale 0 0;
P_0x6000034e2740 .param/l "i" 1 10 137, +C4<00>;
v0x6000013c1290_0 .array/port v0x6000013c1290, 0;
v0x6000013c1290_1 .array/port v0x6000013c1290, 1;
v0x6000013c1290_2 .array/port v0x6000013c1290, 2;
v0x6000013c1290_3 .array/port v0x6000013c1290, 3;
E_0x6000034e27c0/0 .event anyedge, v0x6000013c1290_0, v0x6000013c1290_1, v0x6000013c1290_2, v0x6000013c1290_3;
v0x6000013c1290_4 .array/port v0x6000013c1290, 4;
v0x6000013c1290_5 .array/port v0x6000013c1290, 5;
v0x6000013c1290_6 .array/port v0x6000013c1290, 6;
v0x6000013c1290_7 .array/port v0x6000013c1290, 7;
E_0x6000034e27c0/1 .event anyedge, v0x6000013c1290_4, v0x6000013c1290_5, v0x6000013c1290_6, v0x6000013c1290_7;
v0x6000013c1290_8 .array/port v0x6000013c1290, 8;
v0x6000013c1290_9 .array/port v0x6000013c1290, 9;
v0x6000013c1290_10 .array/port v0x6000013c1290, 10;
v0x6000013c1290_11 .array/port v0x6000013c1290, 11;
E_0x6000034e27c0/2 .event anyedge, v0x6000013c1290_8, v0x6000013c1290_9, v0x6000013c1290_10, v0x6000013c1290_11;
v0x6000013c1290_12 .array/port v0x6000013c1290, 12;
v0x6000013c1290_13 .array/port v0x6000013c1290, 13;
v0x6000013c1290_14 .array/port v0x6000013c1290, 14;
v0x6000013c1290_15 .array/port v0x6000013c1290, 15;
E_0x6000034e27c0/3 .event anyedge, v0x6000013c1290_12, v0x6000013c1290_13, v0x6000013c1290_14, v0x6000013c1290_15;
E_0x6000034e27c0 .event/or E_0x6000034e27c0/0, E_0x6000034e27c0/1, E_0x6000034e27c0/2, E_0x6000034e27c0/3;
E_0x6000034e2800/0 .event anyedge, v0x6000013c1dd0_0, v0x6000013c1170_0, v0x6000013c1170_1, v0x6000013c1170_2;
E_0x6000034e2800/1 .event anyedge, v0x6000013c1170_3, v0x6000013c1170_4, v0x6000013c1170_5, v0x6000013c1170_6;
E_0x6000034e2800/2 .event anyedge, v0x6000013c1170_7, v0x6000013c1170_8, v0x6000013c1170_9, v0x6000013c1170_10;
E_0x6000034e2800/3 .event anyedge, v0x6000013c1170_11, v0x6000013c1170_12, v0x6000013c1170_13, v0x6000013c1170_14;
E_0x6000034e2800/4 .event anyedge, v0x6000013c1170_15, v0x6000013c1200_0, v0x6000013c1200_1, v0x6000013c1200_2;
E_0x6000034e2800/5 .event anyedge, v0x6000013c1200_3, v0x6000013c1200_4, v0x6000013c1200_5, v0x6000013c1200_6;
E_0x6000034e2800/6 .event anyedge, v0x6000013c1200_7, v0x6000013c1200_8, v0x6000013c1200_9, v0x6000013c1200_10;
E_0x6000034e2800/7 .event anyedge, v0x6000013c1200_11, v0x6000013c1200_12, v0x6000013c1200_13, v0x6000013c1200_14;
E_0x6000034e2800/8 .event anyedge, v0x6000013c1200_15, v0x6000013c1050_0;
E_0x6000034e2800 .event/or E_0x6000034e2800/0, E_0x6000034e2800/1, E_0x6000034e2800/2, E_0x6000034e2800/3, E_0x6000034e2800/4, E_0x6000034e2800/5, E_0x6000034e2800/6, E_0x6000034e2800/7, E_0x6000034e2800/8;
S_0x12df9ad50 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x12df9a760;
 .timescale 0 0;
P_0x6000034e2840 .param/l "i" 1 10 137, +C4<01>;
S_0x12df9aec0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x12df9a760;
 .timescale 0 0;
P_0x6000034e28c0 .param/l "i" 1 10 137, +C4<010>;
S_0x12df9b030 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x12df9a760;
 .timescale 0 0;
P_0x6000034e2940 .param/l "i" 1 10 137, +C4<011>;
S_0x12df9b1a0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x12df9a760;
 .timescale 0 0;
P_0x6000034e2a00 .param/l "i" 1 10 137, +C4<0100>;
S_0x12df9b310 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x12df9a760;
 .timescale 0 0;
P_0x6000034e2a80 .param/l "i" 1 10 137, +C4<0101>;
S_0x12df9b480 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x12df9a760;
 .timescale 0 0;
P_0x6000034e2b00 .param/l "i" 1 10 137, +C4<0110>;
S_0x12df9b5f0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x12df9a760;
 .timescale 0 0;
P_0x6000034e2b80 .param/l "i" 1 10 137, +C4<0111>;
S_0x12df9b760 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x12df9a760;
 .timescale 0 0;
P_0x6000034e29c0 .param/l "i" 1 10 137, +C4<01000>;
S_0x12df9b8d0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x12df9a760;
 .timescale 0 0;
P_0x6000034e2c40 .param/l "i" 1 10 137, +C4<01001>;
S_0x12df9ba40 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x12df9a760;
 .timescale 0 0;
P_0x6000034e2cc0 .param/l "i" 1 10 137, +C4<01010>;
S_0x12df9bbb0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x12df9a760;
 .timescale 0 0;
P_0x6000034e2d40 .param/l "i" 1 10 137, +C4<01011>;
S_0x12df9bd20 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x12df9a760;
 .timescale 0 0;
P_0x6000034e2dc0 .param/l "i" 1 10 137, +C4<01100>;
S_0x12df9be90 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x12df9a760;
 .timescale 0 0;
P_0x6000034e2e40 .param/l "i" 1 10 137, +C4<01101>;
S_0x12df9c000 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x12df9a760;
 .timescale 0 0;
P_0x6000034e2ec0 .param/l "i" 1 10 137, +C4<01110>;
S_0x12df9c170 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x12df9a760;
 .timescale 0 0;
P_0x6000034e2f40 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x12df94b20;
T_2 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013a3ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a3a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a3b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a39f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000013a3690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000013a3a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000013a3a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000013a3a80_0, 0;
T_2.2 ;
    %load/vec4 v0x6000013a42d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000013a3b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x6000013a3b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000013a3b10_0, 0;
T_2.5 ;
    %load/vec4 v0x6000013a29a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000013a39f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000013a39f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000013a39f0_0, 0;
T_2.8 ;
    %load/vec4 v0x6000013a3840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x6000013a3720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x6000013a3a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000013a3a80_0, 0;
T_2.11 ;
    %load/vec4 v0x6000013a4480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x6000013a4360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x6000013a3b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000013a3b10_0, 0;
T_2.14 ;
    %load/vec4 v0x6000013a2b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x6000013a2a30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000013a39f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000013a39f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12df94b20;
T_3 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013a3ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000013a3960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000013a3210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000013a33c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000013a2f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a30f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000013a3600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a3840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000013a4240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a4480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000013a2910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a2c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a2d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a4090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a26d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a2760_0, 0;
    %fork t_1, S_0x12df6a880;
    %jmp t_0;
    .scope S_0x12df6a880;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013a1440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x6000013a1440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000013a1440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a3450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000013a1440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a3330, 0, 4;
    %load/vec4 v0x6000013a1440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013a1440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x12df94b20;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000013a3840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x6000013a3720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a3840_0, 0;
T_3.4 ;
    %load/vec4 v0x6000013a4480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x6000013a4360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a4480_0, 0;
T_3.7 ;
    %load/vec4 v0x6000013a2b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x6000013a2a30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a2b50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a2c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a30f0_0, 0;
    %load/vec4 v0x6000013a3d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x6000013a3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x6000013a3cc0_0;
    %assign/vec4 v0x6000013a3960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000013a33c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a2d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x6000013a3960_0;
    %assign/vec4 v0x6000013a2f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013a30f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x6000013a3180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x6000013a2fd0_0;
    %assign/vec4 v0x6000013a3210_0, 0;
    %load/vec4 v0x6000013a2fd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000013a26d0_0, 0;
    %load/vec4 v0x6000013a2fd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000013a2760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000013a26d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013a2d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x6000013a3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013a3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000013a33c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x6000013a3960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000013a33c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a3450, 0, 4;
    %load/vec4 v0x6000013a3210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000013a33c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a3330, 0, 4;
    %load/vec4 v0x6000013a33c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000013a33c0_0, 0;
    %load/vec4 v0x6000013a3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013a3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013a2d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000013a33c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000013a33c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000013a3330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000013a33c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000013a3330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000013a33c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a3330, 0, 4;
    %load/vec4 v0x6000013a33c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000013a3450, 4;
    %assign/vec4 v0x6000013a3960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000013a33c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000013a33c0_0, 0;
    %load/vec4 v0x6000013a3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013a3960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013a2d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013a4090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x6000013a2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013a2c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x6000013a2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000013a26d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x6000013a3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013a3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x6000013a3210_0;
    %assign/vec4 v0x6000013a3600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013a3840_0, 0;
    %load/vec4 v0x6000013a3720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x6000013a3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013a3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x6000013a3210_0;
    %assign/vec4 v0x6000013a4240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013a4480_0, 0;
    %load/vec4 v0x6000013a4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x6000013a3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013a3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x6000013a3210_0;
    %assign/vec4 v0x6000013a2910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013a2b50_0, 0;
    %load/vec4 v0x6000013a2a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x6000013a3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013a3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x6000013a2760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x6000013a3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013a3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000013a34e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x6000013a3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013a3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x6000013a4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x6000013a3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013a3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000013a27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x6000013a3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013a3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x6000013a2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x6000013a3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013a3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x6000013a3e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a4090_0, 0;
    %load/vec4 v0x6000013a3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000013a3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x6000013a3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x6000013a3cc0_0;
    %assign/vec4 v0x6000013a3960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000013a33c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a2c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x6000013a3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a2d90_0, 0;
    %load/vec4 v0x6000013a3cc0_0;
    %assign/vec4 v0x6000013a3960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000013a33c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000013a3d50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12df75d60;
T_4 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013bc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a4870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000013bc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013bc7e0, 4;
    %assign/vec4 v0x6000013a4870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12df710c0;
T_5 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013bc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013a4ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6000013a4ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000013a4ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4a20, 0, 4;
    %load/vec4 v0x6000013a4ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013a4ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a4b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000013bc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013bc7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000013a4ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x6000013a4ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x6000013a4ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013a4a20, 4;
    %ix/getv/s 3, v0x6000013a4ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4a20, 0, 4;
    %load/vec4 v0x6000013a4ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013a4ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013a4a20, 4;
    %assign/vec4 v0x6000013a4b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12df6c420;
T_6 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013bc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013a4d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x6000013a4d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000013a4d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4cf0, 0, 4;
    %load/vec4 v0x6000013a4d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013a4d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a4e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000013bc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013bc7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000013a4d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x6000013a4d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x6000013a4d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013a4cf0, 4;
    %ix/getv/s 3, v0x6000013a4d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4cf0, 0, 4;
    %load/vec4 v0x6000013a4d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013a4d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013a4cf0, 4;
    %assign/vec4 v0x6000013a4e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12df20300;
T_7 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013bc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013a5050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x6000013a5050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000013a5050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4fc0, 0, 4;
    %load/vec4 v0x6000013a5050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013a5050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a50e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000013bc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013bc7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000013a5050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x6000013a5050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x6000013a5050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013a4fc0, 4;
    %ix/getv/s 3, v0x6000013a5050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4fc0, 0, 4;
    %load/vec4 v0x6000013a5050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013a5050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013a4fc0, 4;
    %assign/vec4 v0x6000013a50e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12df19540;
T_8 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013a5b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a5d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a5680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a55f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013a5b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000013a58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000013a5cb0_0;
    %assign/vec4 v0x6000013a5d40_0, 0;
T_8.2 ;
    %load/vec4 v0x6000013a5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x6000013a5560_0;
    %assign/vec4 v0x6000013a5680_0, 0;
    %load/vec4 v0x6000013a5680_0;
    %assign/vec4 v0x6000013a55f0_0, 0;
    %load/vec4 v0x6000013a5710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000013a59e0_0;
    %assign/vec4 v0x6000013a5b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x6000013a5a70_0;
    %load/vec4 v0x6000013a59e0_0;
    %add;
    %assign/vec4 v0x6000013a5b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12df1b9a0;
T_9 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013a70f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a72a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a6be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a6b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013a7060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000013a6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000013a7210_0;
    %assign/vec4 v0x6000013a72a0_0, 0;
T_9.2 ;
    %load/vec4 v0x6000013a6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x6000013a6ac0_0;
    %assign/vec4 v0x6000013a6be0_0, 0;
    %load/vec4 v0x6000013a6be0_0;
    %assign/vec4 v0x6000013a6b50_0, 0;
    %load/vec4 v0x6000013a6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x6000013a6f40_0;
    %assign/vec4 v0x6000013a7060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x6000013a6fd0_0;
    %load/vec4 v0x6000013a6f40_0;
    %add;
    %assign/vec4 v0x6000013a7060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12df0f840;
T_10 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013a86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a8870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a81b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a8120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013a8630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000013a83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000013a87e0_0;
    %assign/vec4 v0x6000013a8870_0, 0;
T_10.2 ;
    %load/vec4 v0x6000013a8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000013a8090_0;
    %assign/vec4 v0x6000013a81b0_0, 0;
    %load/vec4 v0x6000013a81b0_0;
    %assign/vec4 v0x6000013a8120_0, 0;
    %load/vec4 v0x6000013a8240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x6000013a8510_0;
    %assign/vec4 v0x6000013a8630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000013a85a0_0;
    %load/vec4 v0x6000013a8510_0;
    %add;
    %assign/vec4 v0x6000013a8630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12df04410;
T_11 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013a9c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a9dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a9710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a9680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013a9b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000013a9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000013a9d40_0;
    %assign/vec4 v0x6000013a9dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000013a98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000013a95f0_0;
    %assign/vec4 v0x6000013a9710_0, 0;
    %load/vec4 v0x6000013a9710_0;
    %assign/vec4 v0x6000013a9680_0, 0;
    %load/vec4 v0x6000013a97a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x6000013a9a70_0;
    %assign/vec4 v0x6000013a9b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x6000013a9b00_0;
    %load/vec4 v0x6000013a9a70_0;
    %add;
    %assign/vec4 v0x6000013a9b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12df15b70;
T_12 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013ab180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013ab330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013aac70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013aabe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013ab0f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000013aaeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000013ab2a0_0;
    %assign/vec4 v0x6000013ab330_0, 0;
T_12.2 ;
    %load/vec4 v0x6000013aae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000013aab50_0;
    %assign/vec4 v0x6000013aac70_0, 0;
    %load/vec4 v0x6000013aac70_0;
    %assign/vec4 v0x6000013aabe0_0, 0;
    %load/vec4 v0x6000013aad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x6000013aafd0_0;
    %assign/vec4 v0x6000013ab0f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000013ab060_0;
    %load/vec4 v0x6000013aafd0_0;
    %add;
    %assign/vec4 v0x6000013ab0f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12df96f00;
T_13 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013ac750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013ac900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013ac240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013ac1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013ac6c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000013ac480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000013ac870_0;
    %assign/vec4 v0x6000013ac900_0, 0;
T_13.2 ;
    %load/vec4 v0x6000013ac3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000013ac120_0;
    %assign/vec4 v0x6000013ac240_0, 0;
    %load/vec4 v0x6000013ac240_0;
    %assign/vec4 v0x6000013ac1b0_0, 0;
    %load/vec4 v0x6000013ac2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000013ac5a0_0;
    %assign/vec4 v0x6000013ac6c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x6000013ac630_0;
    %load/vec4 v0x6000013ac5a0_0;
    %add;
    %assign/vec4 v0x6000013ac6c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12df91540;
T_14 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013adcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013ade60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013ad7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013ad710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013adc20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000013ad9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000013addd0_0;
    %assign/vec4 v0x6000013ade60_0, 0;
T_14.2 ;
    %load/vec4 v0x6000013ad950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000013ad680_0;
    %assign/vec4 v0x6000013ad7a0_0, 0;
    %load/vec4 v0x6000013ad7a0_0;
    %assign/vec4 v0x6000013ad710_0, 0;
    %load/vec4 v0x6000013ad830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x6000013adb00_0;
    %assign/vec4 v0x6000013adc20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x6000013adb90_0;
    %load/vec4 v0x6000013adb00_0;
    %add;
    %assign/vec4 v0x6000013adc20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12df8eef0;
T_15 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013af210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013af3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013aed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013aec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013af180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000013aef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000013af330_0;
    %assign/vec4 v0x6000013af3c0_0, 0;
T_15.2 ;
    %load/vec4 v0x6000013aeeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x6000013aebe0_0;
    %assign/vec4 v0x6000013aed00_0, 0;
    %load/vec4 v0x6000013aed00_0;
    %assign/vec4 v0x6000013aec70_0, 0;
    %load/vec4 v0x6000013aed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000013af060_0;
    %assign/vec4 v0x6000013af180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000013af0f0_0;
    %load/vec4 v0x6000013af060_0;
    %add;
    %assign/vec4 v0x6000013af180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12df8a0e0;
T_16 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013b07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b0990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b02d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b0240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013b0750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000013b0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000013b0900_0;
    %assign/vec4 v0x6000013b0990_0, 0;
T_16.2 ;
    %load/vec4 v0x6000013b0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000013b01b0_0;
    %assign/vec4 v0x6000013b02d0_0, 0;
    %load/vec4 v0x6000013b02d0_0;
    %assign/vec4 v0x6000013b0240_0, 0;
    %load/vec4 v0x6000013b0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x6000013b0630_0;
    %assign/vec4 v0x6000013b0750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000013b06c0_0;
    %load/vec4 v0x6000013b0630_0;
    %add;
    %assign/vec4 v0x6000013b0750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12df87a90;
T_17 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013b1d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b1ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b1830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b17a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013b1cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000013b1a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000013b1e60_0;
    %assign/vec4 v0x6000013b1ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000013b19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000013b1710_0;
    %assign/vec4 v0x6000013b1830_0, 0;
    %load/vec4 v0x6000013b1830_0;
    %assign/vec4 v0x6000013b17a0_0, 0;
    %load/vec4 v0x6000013b18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x6000013b1b90_0;
    %assign/vec4 v0x6000013b1cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000013b1c20_0;
    %load/vec4 v0x6000013b1b90_0;
    %add;
    %assign/vec4 v0x6000013b1cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12df85440;
T_18 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013b32a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b3450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b2d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b2d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013b3210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000013b2fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000013b33c0_0;
    %assign/vec4 v0x6000013b3450_0, 0;
T_18.2 ;
    %load/vec4 v0x6000013b2f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x6000013b2c70_0;
    %assign/vec4 v0x6000013b2d90_0, 0;
    %load/vec4 v0x6000013b2d90_0;
    %assign/vec4 v0x6000013b2d00_0, 0;
    %load/vec4 v0x6000013b2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000013b30f0_0;
    %assign/vec4 v0x6000013b3210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x6000013b3180_0;
    %load/vec4 v0x6000013b30f0_0;
    %add;
    %assign/vec4 v0x6000013b3210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12df82df0;
T_19 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013b4870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b4a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b4360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b42d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013b47e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000013b45a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000013b4990_0;
    %assign/vec4 v0x6000013b4a20_0, 0;
T_19.2 ;
    %load/vec4 v0x6000013b4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x6000013b4240_0;
    %assign/vec4 v0x6000013b4360_0, 0;
    %load/vec4 v0x6000013b4360_0;
    %assign/vec4 v0x6000013b42d0_0, 0;
    %load/vec4 v0x6000013b43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000013b46c0_0;
    %assign/vec4 v0x6000013b47e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x6000013b4750_0;
    %load/vec4 v0x6000013b46c0_0;
    %add;
    %assign/vec4 v0x6000013b47e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12df80910;
T_20 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013b5dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b5f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b58c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b5830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013b5d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000013b5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000013b5ef0_0;
    %assign/vec4 v0x6000013b5f80_0, 0;
T_20.2 ;
    %load/vec4 v0x6000013b5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000013b57a0_0;
    %assign/vec4 v0x6000013b58c0_0, 0;
    %load/vec4 v0x6000013b58c0_0;
    %assign/vec4 v0x6000013b5830_0, 0;
    %load/vec4 v0x6000013b5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x6000013b5c20_0;
    %assign/vec4 v0x6000013b5d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x6000013b5cb0_0;
    %load/vec4 v0x6000013b5c20_0;
    %add;
    %assign/vec4 v0x6000013b5d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x12df7e2c0;
T_21 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013b7330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b74e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b6e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b6d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013b72a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000013b7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000013b7450_0;
    %assign/vec4 v0x6000013b74e0_0, 0;
T_21.2 ;
    %load/vec4 v0x6000013b6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000013b6d00_0;
    %assign/vec4 v0x6000013b6e20_0, 0;
    %load/vec4 v0x6000013b6e20_0;
    %assign/vec4 v0x6000013b6d90_0, 0;
    %load/vec4 v0x6000013b6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x6000013b7180_0;
    %assign/vec4 v0x6000013b72a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x6000013b7210_0;
    %load/vec4 v0x6000013b7180_0;
    %add;
    %assign/vec4 v0x6000013b72a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12df7bc70;
T_22 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013b8900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b8ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b83f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b8360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013b8870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000013b8630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000013b8a20_0;
    %assign/vec4 v0x6000013b8ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000013b85a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000013b82d0_0;
    %assign/vec4 v0x6000013b83f0_0, 0;
    %load/vec4 v0x6000013b83f0_0;
    %assign/vec4 v0x6000013b8360_0, 0;
    %load/vec4 v0x6000013b8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000013b8750_0;
    %assign/vec4 v0x6000013b8870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000013b87e0_0;
    %load/vec4 v0x6000013b8750_0;
    %add;
    %assign/vec4 v0x6000013b8870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12df74980;
T_23 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013b9e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013ba010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b9950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013b98c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013b9dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000013b9b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000013b9f80_0;
    %assign/vec4 v0x6000013ba010_0, 0;
T_23.2 ;
    %load/vec4 v0x6000013b9b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000013b9830_0;
    %assign/vec4 v0x6000013b9950_0, 0;
    %load/vec4 v0x6000013b9950_0;
    %assign/vec4 v0x6000013b98c0_0, 0;
    %load/vec4 v0x6000013b99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000013b9cb0_0;
    %assign/vec4 v0x6000013b9dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000013b9d40_0;
    %load/vec4 v0x6000013b9cb0_0;
    %add;
    %assign/vec4 v0x6000013b9dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12df88fe0;
T_24 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013bc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013a45a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000013a45a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000013a45a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4510, 0, 4;
    %load/vec4 v0x6000013a45a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013a45a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000013bc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013bc3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000013a45a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000013a45a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000013a45a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013a4510, 4;
    %ix/getv/s 3, v0x6000013a45a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4510, 0, 4;
    %load/vec4 v0x6000013a45a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013a45a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x12df84340;
T_25 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013bc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013a46c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000013a46c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000013a46c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4630, 0, 4;
    %load/vec4 v0x6000013a46c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013a46c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000013bc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013bc3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000013a46c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000013a46c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000013a46c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013a4630, 4;
    %ix/getv/s 3, v0x6000013a46c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4630, 0, 4;
    %load/vec4 v0x6000013a46c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013a46c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12df7f6a0;
T_26 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013bc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013a47e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000013a47e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000013a47e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4750, 0, 4;
    %load/vec4 v0x6000013a47e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013a47e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000013bc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013bc3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000013a47e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000013a47e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000013a47e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013a4750, 4;
    %ix/getv/s 3, v0x6000013a47e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013a4750, 0, 4;
    %load/vec4 v0x6000013a47e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013a47e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12df6a440;
T_27 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013bc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000013bc990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000013bc090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000013bca20_0;
    %assign/vec4 v0x6000013bc990_0, 0;
    %load/vec4 v0x6000013bc120_0;
    %assign/vec4 v0x6000013bc090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x12df6a440;
T_28 ;
    %wait E_0x6000034df5c0;
    %load/vec4 v0x6000013bc990_0;
    %store/vec4 v0x6000013bca20_0, 0, 3;
    %load/vec4 v0x6000013bc090_0;
    %store/vec4 v0x6000013bc120_0, 0, 16;
    %load/vec4 v0x6000013bc990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x6000013bc900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x6000013bcbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x6000013bca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000013bc120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x6000013bcbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000013bca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000013bc120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x6000013bc090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000013bc120_0, 0, 16;
    %load/vec4 v0x6000013bbe70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000013bc090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000013bca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000013bc120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x6000013bc090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000013bc120_0, 0, 16;
    %load/vec4 v0x6000013bc2d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000013bc090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000013bca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000013bc120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000013bca20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x12df9abe0;
T_29 ;
    %wait E_0x6000034e2800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000013c1050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x12df9abe0;
T_30 ;
    %wait E_0x6000034e27c0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000013c0990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x12df9ad50;
T_31 ;
    %wait E_0x6000034e2800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000013c1050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x12df9ad50;
T_32 ;
    %wait E_0x6000034e27c0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000013c0990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x12df9aec0;
T_33 ;
    %wait E_0x6000034e2800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000013c1050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x12df9aec0;
T_34 ;
    %wait E_0x6000034e27c0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000013c0990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x12df9b030;
T_35 ;
    %wait E_0x6000034e2800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000013c1050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x12df9b030;
T_36 ;
    %wait E_0x6000034e27c0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000013c0990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x12df9b1a0;
T_37 ;
    %wait E_0x6000034e2800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000013c1050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x12df9b1a0;
T_38 ;
    %wait E_0x6000034e27c0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000013c0990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x12df9b310;
T_39 ;
    %wait E_0x6000034e2800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000013c1050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x12df9b310;
T_40 ;
    %wait E_0x6000034e27c0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000013c0990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x12df9b480;
T_41 ;
    %wait E_0x6000034e2800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000013c1050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x12df9b480;
T_42 ;
    %wait E_0x6000034e27c0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000013c0990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x12df9b5f0;
T_43 ;
    %wait E_0x6000034e2800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000013c1050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x12df9b5f0;
T_44 ;
    %wait E_0x6000034e27c0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000013c0990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x12df9b760;
T_45 ;
    %wait E_0x6000034e2800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000013c1050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x12df9b760;
T_46 ;
    %wait E_0x6000034e27c0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000013c0990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x12df9b8d0;
T_47 ;
    %wait E_0x6000034e2800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000013c1050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x12df9b8d0;
T_48 ;
    %wait E_0x6000034e27c0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000013c0990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x12df9ba40;
T_49 ;
    %wait E_0x6000034e2800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000013c1050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x12df9ba40;
T_50 ;
    %wait E_0x6000034e27c0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000013c0990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x12df9bbb0;
T_51 ;
    %wait E_0x6000034e2800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000013c1050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x12df9bbb0;
T_52 ;
    %wait E_0x6000034e27c0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000013c0990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x12df9bd20;
T_53 ;
    %wait E_0x6000034e2800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000013c1050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x12df9bd20;
T_54 ;
    %wait E_0x6000034e27c0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000013c0990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x12df9be90;
T_55 ;
    %wait E_0x6000034e2800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000013c1050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x12df9be90;
T_56 ;
    %wait E_0x6000034e27c0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000013c0990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x12df9c000;
T_57 ;
    %wait E_0x6000034e2800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000013c1050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x12df9c000;
T_58 ;
    %wait E_0x6000034e27c0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000013c0990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x12df9c170;
T_59 ;
    %wait E_0x6000034e2800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000013c1050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c1290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x12df9c170;
T_60 ;
    %wait E_0x6000034e27c0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000013c0990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x12df9a760;
T_61 ;
    %wait E_0x6000034e2700;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013c10e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000013c10e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000013c10e0_0;
    %load/vec4a v0x6000013c1170, 4;
    %ix/getv/s 4, v0x6000013c10e0_0;
    %store/vec4a v0x6000013c1560, 4, 0;
    %load/vec4 v0x6000013c10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013c10e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000013c1c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x6000013c1c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013c10e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000013c10e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000013c1c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x6000013c1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000013c10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013c1560, 4;
    %load/vec4 v0x6000013c1c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000013c10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000013c1560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x6000013c1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000013c10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013c1560, 4;
    %load/vec4 v0x6000013c1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000013c10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013c1560, 4;
    %add;
    %load/vec4 v0x6000013c1c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000013c10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000013c1560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x6000013c1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000013c10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013c1560, 4;
    %load/vec4 v0x6000013c1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000013c10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013c1560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x6000013c1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000013c10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013c1560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x6000013c1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000013c10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013c1560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x6000013c1c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000013c10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000013c1560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x6000013c1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000013c10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013c1560, 4;
    %load/vec4 v0x6000013c1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000013c10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013c1560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x6000013c1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000013c10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013c1560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x6000013c1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000013c10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013c1560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x6000013c1c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000013c10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000013c1560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000013c10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013c10e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x6000013c1c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013c1c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013c1560, 4;
    %store/vec4 v0x6000013c14d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x12df9a760;
T_62 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013c15f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000013c1cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000013c0c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000013c0f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000013c0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013c1b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013c18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013c0ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013c1dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000013c1ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000013c2130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000013c22e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000013c1050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000013c13b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000013c0e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013c1b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013c18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013c0ea0_0, 0;
    %load/vec4 v0x6000013c1cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000013c1cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x6000013c0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x6000013c0ab0_0;
    %assign/vec4 v0x6000013c0c60_0, 0;
    %load/vec4 v0x6000013c1d40_0;
    %assign/vec4 v0x6000013c1dd0_0, 0;
    %load/vec4 v0x6000013c1e60_0;
    %assign/vec4 v0x6000013c1ef0_0, 0;
    %load/vec4 v0x6000013c2010_0;
    %assign/vec4 v0x6000013c2130_0, 0;
    %load/vec4 v0x6000013c21c0_0;
    %assign/vec4 v0x6000013c22e0_0, 0;
    %load/vec4 v0x6000013c0fc0_0;
    %assign/vec4 v0x6000013c1050_0, 0;
    %load/vec4 v0x6000013c1320_0;
    %assign/vec4 v0x6000013c13b0_0, 0;
    %load/vec4 v0x6000013c0d80_0;
    %assign/vec4 v0x6000013c0e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000013c1cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x6000013c0e10_0;
    %assign/vec4 v0x6000013c0f30_0, 0;
    %load/vec4 v0x6000013c13b0_0;
    %assign/vec4 v0x6000013c0900_0, 0;
    %load/vec4 v0x6000013c1dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000013c1cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013c18c0_0, 0;
    %load/vec4 v0x6000013c13b0_0;
    %assign/vec4 v0x6000013c1710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000013c1cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013c1b90_0, 0;
    %load/vec4 v0x6000013c13b0_0;
    %assign/vec4 v0x6000013c1710_0, 0;
    %load/vec4 v0x6000013c20a0_0;
    %assign/vec4 v0x6000013c1a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000013c1cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000013c1cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000013c1cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000013c1cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x6000013c0990_0;
    %load/vec4 v0x6000013c1ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013c1f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000013c1cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x6000013c1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x6000013c1dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6000013c1cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000013c1cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000013c17a0_0;
    %load/vec4 v0x6000013c1ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013c1f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000013c1cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000013c14d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000013c1ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013c1f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000013c1cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013c0ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000013c1cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x12df6acc0;
T_63 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013a0cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013a0b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000013a0bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000013a0360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000013a0c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000013a03f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000013a07e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000013a0ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000013a0630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000013a06c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000013a0900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000013a0990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000013a0480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000013a0e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000013a1170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a1290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a0fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000139f450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000139f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000139f570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000139f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000139f720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000139f330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000139fcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000139fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013986c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000139fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a0510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a1290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a0fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013a0510_0, 0;
    %load/vec4 v0x6000013a1320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000013a02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000013a13b0_0;
    %assign/vec4 v0x6000013a0b40_0, 0;
    %load/vec4 v0x6000013a05a0_0;
    %assign/vec4 v0x6000013a0630_0, 0;
    %load/vec4 v0x6000013a0870_0;
    %assign/vec4 v0x6000013a0900_0, 0;
    %load/vec4 v0x6000013a0000_0;
    %assign/vec4 v0x6000013a0c60_0, 0;
    %load/vec4 v0x600001398630_0;
    %assign/vec4 v0x6000013a03f0_0, 0;
    %load/vec4 v0x6000013a0750_0;
    %assign/vec4 v0x6000013a07e0_0, 0;
    %load/vec4 v0x6000013a0a20_0;
    %assign/vec4 v0x6000013a0ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x6000013a0630_0;
    %assign/vec4 v0x6000013a06c0_0, 0;
    %load/vec4 v0x6000013a0900_0;
    %assign/vec4 v0x6000013a0990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000013a0bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000013a0360_0, 0;
    %load/vec4 v0x6000013a0b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000013a06c0_0;
    %assign/vec4 v0x60000139f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000139f180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000139f330_0, 0;
    %load/vec4 v0x60000139f210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x60000139f330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000139f330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000139fb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x60000139fba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x60000139fb10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x60000139f960_0;
    %assign/vec4 v0x6000013a0480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000139fb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x6000013a0990_0;
    %assign/vec4 v0x6000013a0e10_0, 0;
    %load/vec4 v0x6000013a0480_0;
    %assign/vec4 v0x6000013a1170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013a1290_0, 0;
    %load/vec4 v0x6000013a1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x6000013a0990_0;
    %assign/vec4 v0x6000013a0e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013a0fc0_0, 0;
    %load/vec4 v0x6000013a1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x6000013a0ea0_0;
    %assign/vec4 v0x6000013a0480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000013a06c0_0;
    %assign/vec4 v0x60000139f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000139f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000139f720_0, 0;
    %load/vec4 v0x60000139f600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x60000139f720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000139f720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x6000013a0480_0;
    %assign/vec4 v0x60000139fcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000139fde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013986c0_0, 0;
    %load/vec4 v0x60000139fe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000013986c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013986c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000139fde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x60000139f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x6000013a0360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000013a0360_0, 0;
    %load/vec4 v0x6000013a06c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000013a06c0_0, 0;
    %load/vec4 v0x6000013a0990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000013a0990_0, 0;
    %load/vec4 v0x6000013a03f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000013a0360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x6000013a0b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x6000013a0bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000013a0bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000013a0360_0, 0;
    %load/vec4 v0x6000013a0c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000013a0bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x6000013a0630_0;
    %load/vec4 v0x6000013a0bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000013a07e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000013a06c0_0, 0;
    %load/vec4 v0x6000013a0900_0;
    %load/vec4 v0x6000013a0bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x6000013a0ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000013a0990_0, 0;
    %load/vec4 v0x6000013a0b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013a0510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000013a1320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x12df69c20;
T_64 ;
    %wait E_0x6000034e1b00;
    %load/vec4 v0x6000013bd0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x6000013bd050_0;
    %load/vec4 v0x6000013bccf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013bcea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x6000013bcfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x6000013bccf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000013bcea0, 4;
    %assign/vec4 v0x6000013bcf30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x12df69c20;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013bce10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000013bce10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000013bce10_0;
    %store/vec4a v0x6000013bcea0, 4, 0;
    %load/vec4 v0x6000013bce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013bce10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x12df69f00;
T_66 ;
    %wait E_0x6000034e1b00;
    %load/vec4 v0x6000013bd5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x6000013bd560_0;
    %load/vec4 v0x6000013bd200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013bd3b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000013bd4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x6000013bd200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000013bd3b0, 4;
    %assign/vec4 v0x6000013bd440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x12df69f00;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013bd320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x6000013bd320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000013bd320_0;
    %store/vec4a v0x6000013bd3b0, 4, 0;
    %load/vec4 v0x6000013bd320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013bd320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x12dfa0080;
T_68 ;
    %wait E_0x6000034e1b00;
    %load/vec4 v0x6000013bdb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x6000013bda70_0;
    %load/vec4 v0x6000013bd710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013bd8c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000013bd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000013bd710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000013bd8c0, 4;
    %assign/vec4 v0x6000013bd950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x12dfa0080;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013bd830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000013bd830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000013bd830_0;
    %store/vec4a v0x6000013bd8c0, 4, 0;
    %load/vec4 v0x6000013bd830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013bd830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x12df9a110;
T_70 ;
    %wait E_0x6000034e1b00;
    %load/vec4 v0x6000013be010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x6000013bdf80_0;
    %load/vec4 v0x6000013bdc20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013bddd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x6000013bdef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000013bdc20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000013bddd0, 4;
    %assign/vec4 v0x6000013bde60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x12df9a110;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013bdd40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000013bdd40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000013bdd40_0;
    %store/vec4a v0x6000013bddd0, 4, 0;
    %load/vec4 v0x6000013bdd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013bdd40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x12df99980;
T_72 ;
    %wait E_0x6000034e19c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013be2e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000013be2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x6000013bf960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000013be6d0_0;
    %pad/u 32;
    %load/vec4 v0x6000013be2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013bfc30_0, 4, 1;
    %load/vec4 v0x6000013bf450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x6000013be520_0;
    %pad/u 32;
    %load/vec4 v0x6000013be2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013bfb10_0, 4, 1;
    %load/vec4 v0x6000013bf720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x6000013be640_0;
    %pad/u 32;
    %load/vec4 v0x6000013be2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013bfba0_0, 4, 1;
    %load/vec4 v0x6000013c01b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x6000013c0000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x6000013be910_0;
    %pad/u 32;
    %load/vec4 v0x6000013be2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013bfcc0_0, 4, 1;
    %load/vec4 v0x6000013bef40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x6000013bed90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x6000013be400_0;
    %pad/u 32;
    %load/vec4 v0x6000013be2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013bfa80_0, 4, 1;
    %load/vec4 v0x6000013be2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013be2e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x12df99980;
T_73 ;
    %wait E_0x6000034e1980;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013be2e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000013be2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x6000013bfc30_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013bf180_0, 4, 1;
    %load/vec4 v0x6000013bfb10_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x6000013bfc30_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013bf060_0, 4, 1;
    %load/vec4 v0x6000013bfba0_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x6000013bfc30_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x6000013bfb10_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013bf0f0_0, 4, 1;
    %load/vec4 v0x6000013bfcc0_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x6000013bfc30_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x6000013bfb10_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x6000013bfba0_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013bf210_0, 4, 1;
    %load/vec4 v0x6000013bfa80_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x6000013bfc30_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x6000013bfb10_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x6000013bfba0_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x6000013bfcc0_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013befd0_0, 4, 1;
    %load/vec4 v0x6000013bf180_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000013c03f0_0;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4a v0x6000013be370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4a v0x6000013bea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013beac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013be880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x6000013bf060_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000013c02d0_0;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4a v0x6000013be370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4a v0x6000013bea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013beac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013be880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000013bf0f0_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x6000013c0360_0;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4a v0x6000013be370, 4, 0;
    %load/vec4 v0x6000013bf690_0;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4a v0x6000013bea30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013beac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013be880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x6000013bf210_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x6000013c0480_0;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4a v0x6000013be370, 4, 0;
    %load/vec4 v0x6000013c0120_0;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4a v0x6000013bea30, 4, 0;
    %load/vec4 v0x6000013c01b0_0;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013beac0_0, 4, 1;
    %load/vec4 v0x6000013c0000_0;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013be880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x6000013befd0_0;
    %load/vec4 v0x6000013be2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x6000013c0240_0;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4a v0x6000013be370, 4, 0;
    %load/vec4 v0x6000013beeb0_0;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4a v0x6000013bea30, 4, 0;
    %load/vec4 v0x6000013bef40_0;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013beac0_0, 4, 1;
    %load/vec4 v0x6000013bed90_0;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013be880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4a v0x6000013be370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4a v0x6000013bea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013beac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000013be2e0_0;
    %store/vec4 v0x6000013be880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000013be2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013be2e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x12df99980;
T_74 ;
    %wait E_0x6000034e1b00;
    %load/vec4 v0x6000013be6d0_0;
    %assign/vec4 v0x6000013be760_0, 0;
    %load/vec4 v0x6000013be520_0;
    %assign/vec4 v0x6000013be5b0_0, 0;
    %load/vec4 v0x6000013be910_0;
    %assign/vec4 v0x6000013be9a0_0, 0;
    %load/vec4 v0x6000013be400_0;
    %assign/vec4 v0x6000013be490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x12df99980;
T_75 ;
    %wait E_0x6000034e1900;
    %load/vec4 v0x6000013be760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000013be7f0, 4;
    %store/vec4 v0x6000013bf8d0_0, 0, 256;
    %load/vec4 v0x6000013be5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000013be7f0, 4;
    %store/vec4 v0x6000013bf3c0_0, 0, 256;
    %load/vec4 v0x6000013be9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000013be7f0, 4;
    %store/vec4 v0x6000013bff00_0, 0, 256;
    %load/vec4 v0x6000013be490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000013be7f0, 4;
    %store/vec4 v0x6000013bed00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x12dfa72f0;
T_76 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013c6010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000013c4360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013c43f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000013c46c0_0;
    %assign/vec4 v0x6000013c43f0_0, 0;
    %load/vec4 v0x6000013c46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000013c45a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000013c42d0, 4;
    %assign/vec4 v0x6000013c4360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x12dfa72f0;
T_77 ;
    %wait E_0x6000034e1b00;
    %load/vec4 v0x6000013c5d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x6000013c5cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000013c5c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x6000013c5b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000013c5b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013c42d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x12dfa72f0;
T_78 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013c6010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013c6be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000013c6b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013c30f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013c3180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013c5680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013c3060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x6000013c5710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000013c6be0_0, 0;
    %load/vec4 v0x6000013c4e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000013c6b50_0, 0;
    %load/vec4 v0x6000013c5710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000013c30f0_0, 0;
    %load/vec4 v0x6000013c30f0_0;
    %assign/vec4 v0x6000013c3180_0, 0;
    %load/vec4 v0x6000013c55f0_0;
    %assign/vec4 v0x6000013c5680_0, 0;
    %load/vec4 v0x6000013c4ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000013c3060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x12dfa72f0;
T_79 ;
    %wait E_0x6000034decc0;
    %load/vec4 v0x6000013c6010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000013c5710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000013c4ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000013c53b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000013c4e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013c55f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013c5440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013c4f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013c55f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013c4f30_0, 0;
    %load/vec4 v0x6000013c6370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x6000013c5200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x6000013c5710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x6000013c5710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000013c53b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000013c53b0_0, 0;
T_79.2 ;
    %load/vec4 v0x6000013c5710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013c5440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000013c53b0_0, 0;
    %load/vec4 v0x6000013c4870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013c5440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000013c4e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000013c5710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000013c59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x6000013c4e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000013c4e10_0, 0;
    %load/vec4 v0x6000013c4e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013c55f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000013c4ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000013c5710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x6000013c4bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x6000013c4ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000013c4ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x6000013c6250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000013c5710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000013c53b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000013c5710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013c4f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000013c5710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x12dfa76f0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c7720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c8120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c8480_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000013c8510_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c7840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c81b0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000013c79f0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000013c7960_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c7ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c7a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013c7d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013c6fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013c6d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013c7600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c7210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c7450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c7330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000013c7180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000013c72a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x12dfa76f0;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000013c7720_0;
    %inv;
    %store/vec4 v0x6000013c7720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x12dfa76f0;
T_82 ;
    %vpi_call/w 3 114 "$display", "\000" {0 0 0};
    %vpi_call/w 3 115 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 116 "$display", "\342\225\221         Conv2D via im2col Test                             \342\225\221" {0 0 0};
    %vpi_call/w 3 117 "$display", "\342\225\221         3\303\2273 input, 2\303\2272 kernel, 4 output channels           \342\225\221" {0 0 0};
    %vpi_call/w 3 118 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 119 "$display", "\000" {0 0 0};
    %vpi_call/w 3 120 "$display", "Input (3\303\2273):" {0 0 0};
    %vpi_call/w 3 121 "$display", "  [1, 2, 3]" {0 0 0};
    %vpi_call/w 3 122 "$display", "  [4, 5, 6]" {0 0 0};
    %vpi_call/w 3 123 "$display", "  [7, 8, 9]" {0 0 0};
    %vpi_call/w 3 124 "$display", "\000" {0 0 0};
    %vpi_call/w 3 125 "$display", "Filters (2\303\2272 each): identity detectors for each corner" {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013bcea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013bd3b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013bd8c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013bddd0, 4, 0;
    %pushi/vec4 84148737, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013bcea0, 4, 0;
    %pushi/vec4 100991746, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013bd3b0, 4, 0;
    %pushi/vec4 134677764, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013bd8c0, 4, 0;
    %pushi/vec4 151520773, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013bddd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c42d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000013c42d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c8120_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013c8120_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x6000034de300;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013c8480_0, 0, 1;
    %wait E_0x6000034e1b00;
    %wait E_0x6000034e1b00;
    %wait E_0x6000034de300;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c8480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013c78d0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000013c78d0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x6000034e1b00;
    %load/vec4 v0x6000013c8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x6000013c78d0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x6000013c78d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013c78d0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013bcea0, 4;
    %store/vec4 v0x6000013c7e70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013bd3b0, 4;
    %store/vec4 v0x6000013c7f00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013bd8c0, 4;
    %store/vec4 v0x6000013c8000_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013bddd0, 4;
    %store/vec4 v0x6000013c8090_0, 0, 256;
    %vpi_call/w 3 171 "$display", "\000" {0 0 0};
    %vpi_call/w 3 172 "$display", "Output (2\303\2272 spatial \303\227 4 channels):" {0 0 0};
    %load/vec4 v0x6000013c7e70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000013c7e70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000013c7e70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000013c7e70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 173 "$display", "  pos(0,0) channels: [%0d,%0d,%0d,%0d] expect [1,2,4,5]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000013c7f00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000013c7f00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000013c7f00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000013c7f00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 175 "$display", "  pos(0,1) channels: [%0d,%0d,%0d,%0d] expect [2,3,5,6]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000013c8000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000013c8000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000013c8000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000013c8000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 177 "$display", "  pos(1,0) channels: [%0d,%0d,%0d,%0d] expect [4,5,7,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000013c8090_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000013c8090_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000013c8090_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000013c8090_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 179 "$display", "  pos(1,1) channels: [%0d,%0d,%0d,%0d] expect [5,6,8,9]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013c77b0_0, 0, 32;
    %load/vec4 v0x6000013c7e70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 1, 0, 32;
    %jmp/1 T_82.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000013c7e70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.8;
    %jmp/1 T_82.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000013c7e70_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.7;
    %jmp/1 T_82.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000013c7e70_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.6;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x6000013c77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013c77b0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x6000013c7f00_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 2, 0, 32;
    %jmp/1 T_82.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000013c7f00_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 3, 0, 32;
    %flag_or 4, 8;
T_82.13;
    %jmp/1 T_82.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000013c7f00_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.12;
    %jmp/1 T_82.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000013c7f00_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.11;
    %jmp/0xz  T_82.9, 4;
    %load/vec4 v0x6000013c77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013c77b0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x6000013c8000_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 4, 0, 32;
    %jmp/1 T_82.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000013c8000_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.18;
    %jmp/1 T_82.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000013c8000_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
T_82.17;
    %jmp/1 T_82.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000013c8000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.16;
    %jmp/0xz  T_82.14, 4;
    %load/vec4 v0x6000013c77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013c77b0_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x6000013c8090_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 5, 0, 32;
    %jmp/1 T_82.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000013c8090_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.23;
    %jmp/1 T_82.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000013c8090_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.22;
    %jmp/1 T_82.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000013c8090_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 9, 0, 32;
    %flag_or 4, 8;
T_82.21;
    %jmp/0xz  T_82.19, 4;
    %load/vec4 v0x6000013c77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013c77b0_0, 0, 32;
T_82.19 ;
    %vpi_call/w 3 188 "$display", "\000" {0 0 0};
    %vpi_call/w 3 189 "$display", "Interpretation: Each output position contains the 4 corners of its" {0 0 0};
    %vpi_call/w 3 190 "$display", "corresponding input patch (identity filter extracts corners)." {0 0 0};
    %vpi_call/w 3 191 "$display", "\000" {0 0 0};
    %load/vec4 v0x6000013c77b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.24, 4;
    %vpi_call/w 3 192 "$display", ">>> CONV2D TEST PASSED! <<<" {0 0 0};
    %jmp T_82.25;
T_82.24 ;
    %vpi_call/w 3 193 "$display", ">>> CONV2D TEST FAILED (%0d errors) <<<", v0x6000013c77b0_0 {0 0 0};
T_82.25 ;
    %vpi_call/w 3 194 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_conv2d.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
