
*** Running vivado
    with args -log top_demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_demo.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_demo.tcl -notrace
Command: synth_design -top top_demo -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9332
WARNING: [Synth 8-1102] /* in comment [C:/Users/zafranc/Downloads/DLD-Final_Project/SV/mux.sv:82]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1127.012 ; gain = 20.867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_demo' [C:/Users/zafranc/Downloads/DLD-Final_Project/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/zafranc/Downloads/DLD-Final_Project/SV/clk_div.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/zafranc/Downloads/DLD-Final_Project/SV/clk_div.sv:1]
INFO: [Synth 8-6157] synthesizing module 'callTo' [C:/Users/zafranc/Downloads/DLD-Final_Project/SV/callTo.sv:1]
ERROR: [Synth 8-439] module 'FSM' not found [C:/Users/zafranc/Downloads/DLD-Final_Project/SV/callTo.sv:14]
ERROR: [Synth 8-6156] failed synthesizing module 'callTo' [C:/Users/zafranc/Downloads/DLD-Final_Project/SV/callTo.sv:1]
ERROR: [Synth 8-6156] failed synthesizing module 'top_demo' [C:/Users/zafranc/Downloads/DLD-Final_Project/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1180.270 ; gain = 74.125
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed May  1 17:57:35 2024...
