{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1613737705326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613737705327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 09:28:25 2021 " "Processing started: Fri Feb 19 09:28:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613737705327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1613737705327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Circuito -c Circuito " "Command: quartus_map --read_settings_files=on --write_settings_files=off Circuito -c Circuito" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1613737705327 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1613737705722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Circuito-comportamento " "Found design unit 1: Circuito-comportamento" {  } { { "Circuito.vhd" "" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/Circuito.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613737706093 ""} { "Info" "ISGN_ENTITY_NAME" "1 Circuito " "Found entity 1: Circuito" {  } { { "Circuito.vhd" "" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/Circuito.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613737706093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1613737706093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Circuito " "Elaborating entity \"Circuito\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1613737706574 ""}
{ "Warning" "WSGN_SEARCH_FILE" "portanot.vhd 2 1 " "Using design file portanot.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portaNOT-comportamento " "Found design unit 1: portaNOT-comportamento" {  } { { "portanot.vhd" "" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/portanot.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613737707711 ""} { "Info" "ISGN_ENTITY_NAME" "1 portaNOT " "Found entity 1: portaNOT" {  } { { "portanot.vhd" "" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/portanot.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613737707711 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1613737707711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portaNOT portaNOT:u1 " "Elaborating entity \"portaNOT\" for hierarchy \"portaNOT:u1\"" {  } { { "Circuito.vhd" "u1" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/Circuito.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613737707712 ""}
{ "Warning" "WSGN_SEARCH_FILE" "portaend2entradas.vhd 2 1 " "Using design file portaend2entradas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portaEND2Entradas-comportamento " "Found design unit 1: portaEND2Entradas-comportamento" {  } { { "portaend2entradas.vhd" "" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/portaend2entradas.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613737707773 ""} { "Info" "ISGN_ENTITY_NAME" "1 portaEND2Entradas " "Found entity 1: portaEND2Entradas" {  } { { "portaend2entradas.vhd" "" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/portaend2entradas.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613737707773 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1613737707773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portaEND2Entradas portaEND2Entradas:u4 " "Elaborating entity \"portaEND2Entradas\" for hierarchy \"portaEND2Entradas:u4\"" {  } { { "Circuito.vhd" "u4" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/Circuito.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613737707774 ""}
{ "Warning" "WSGN_SEARCH_FILE" "portaend3entradas.vhd 2 1 " "Using design file portaend3entradas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portaEND3Entradas-comportamento " "Found design unit 1: portaEND3Entradas-comportamento" {  } { { "portaend3entradas.vhd" "" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/portaend3entradas.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613737707837 ""} { "Info" "ISGN_ENTITY_NAME" "1 portaEND3Entradas " "Found entity 1: portaEND3Entradas" {  } { { "portaend3entradas.vhd" "" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/portaend3entradas.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613737707837 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1613737707837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portaEND3Entradas portaEND3Entradas:u5 " "Elaborating entity \"portaEND3Entradas\" for hierarchy \"portaEND3Entradas:u5\"" {  } { { "Circuito.vhd" "u5" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/Circuito.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613737707838 ""}
{ "Warning" "WSGN_SEARCH_FILE" "portaor3entradas.vhd 2 1 " "Using design file portaor3entradas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portaOR3Entradas-comportamento " "Found design unit 1: portaOR3Entradas-comportamento" {  } { { "portaor3entradas.vhd" "" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/portaor3entradas.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613737707860 ""} { "Info" "ISGN_ENTITY_NAME" "1 portaOR3Entradas " "Found entity 1: portaOR3Entradas" {  } { { "portaor3entradas.vhd" "" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/portaor3entradas.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613737707860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1613737707860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portaOR3Entradas portaOR3Entradas:u8 " "Elaborating entity \"portaOR3Entradas\" for hierarchy \"portaOR3Entradas:u8\"" {  } { { "Circuito.vhd" "u8" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/Circuito.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613737707861 ""}
{ "Warning" "WSGN_SEARCH_FILE" "portaor2entradas.vhd 2 1 " "Using design file portaor2entradas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portaOR2Entradas-comportamento " "Found design unit 1: portaOR2Entradas-comportamento" {  } { { "portaor2entradas.vhd" "" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/portaor2entradas.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613737707881 ""} { "Info" "ISGN_ENTITY_NAME" "1 portaOR2Entradas " "Found entity 1: portaOR2Entradas" {  } { { "portaor2entradas.vhd" "" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/portaor2entradas.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613737707881 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1613737707881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portaOR2Entradas portaOR2Entradas:u11 " "Elaborating entity \"portaOR2Entradas\" for hierarchy \"portaOR2Entradas:u11\"" {  } { { "Circuito.vhd" "u11" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/Circuito.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613737707883 ""}
{ "Warning" "WSGN_SEARCH_FILE" "portaend4entradas.vhd 2 1 " "Using design file portaend4entradas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portaEND4Entradas-comportamento " "Found design unit 1: portaEND4Entradas-comportamento" {  } { { "portaend4entradas.vhd" "" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/portaend4entradas.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613737707908 ""} { "Info" "ISGN_ENTITY_NAME" "1 portaEND4Entradas " "Found entity 1: portaEND4Entradas" {  } { { "portaend4entradas.vhd" "" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/portaend4entradas.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613737707908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1613737707908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portaEND4Entradas portaEND4Entradas:u19 " "Elaborating entity \"portaEND4Entradas\" for hierarchy \"portaEND4Entradas:u19\"" {  } { { "Circuito.vhd" "u19" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/Circuito.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613737707910 ""}
{ "Warning" "WSGN_SEARCH_FILE" "portaor4entradas.vhd 2 1 " "Using design file portaor4entradas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portaOR4Entradas-comportamento " "Found design unit 1: portaOR4Entradas-comportamento" {  } { { "portaor4entradas.vhd" "" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/portaor4entradas.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613737707929 ""} { "Info" "ISGN_ENTITY_NAME" "1 portaOR4Entradas " "Found entity 1: portaOR4Entradas" {  } { { "portaor4entradas.vhd" "" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/portaor4entradas.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613737707929 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1613737707929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portaOR4Entradas portaOR4Entradas:u21 " "Elaborating entity \"portaOR4Entradas\" for hierarchy \"portaOR4Entradas:u21\"" {  } { { "Circuito.vhd" "u21" { Text "C:/Users/jpfca/OneDrive/Documentos/UFRN/circuitos digitais/Circuito_transito/VHDL/Circuito.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613737707931 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1613737711825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613737711825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1613737712776 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1613737712776 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1613737712776 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1613737712776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613737712790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 19 09:28:32 2021 " "Processing ended: Fri Feb 19 09:28:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613737712790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613737712790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613737712790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1613737712790 ""}
