<html><body><samp><pre>
<!@TC:1490369053>
# Fri Mar 24 11:22:22 2017

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:33:02</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1490369053> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1490369053> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 180MB peak: 182MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\comnet.v:43:7:43:15:@N:MO111:@XP_MSG">comnet.v(43)</a><!@TM:1490369053> | Tristate driver test_1 (in view: work.comnet(verilog)) on net test_1 (in view: work.comnet(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\comnet.v:43:7:43:15:@N:MO111:@XP_MSG">comnet.v(43)</a><!@TM:1490369053> | Tristate driver test_2 (in view: work.comnet(verilog)) on net test_2 (in view: work.comnet(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\comnet.v:43:7:43:15:@N:MO111:@XP_MSG">comnet.v(43)</a><!@TM:1490369053> | Tristate driver test_3 (in view: work.comnet(verilog)) on net test_3 (in view: work.comnet(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\comnet.v:43:7:43:15:@N:MO111:@XP_MSG">comnet.v(43)</a><!@TM:1490369053> | Tristate driver test_4 (in view: work.comnet(verilog)) on net test_4 (in view: work.comnet(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\clockgen.v:21:17:21:20:@N:MO111:@XP_MSG">clockgen.v(21)</a><!@TM:1490369053> | Tristate driver LED_1 (in view: work.ClockGen(verilog)) on net LED_1 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\triggertdc.v:16:19:16:26:@N:MO111:@XP_MSG">triggertdc.v(16)</a><!@TM:1490369053> | Tristate driver TestOut_1 (in view: work.TriggerTDC(verilog)) on net TestOut_1 (in view: work.TriggerTDC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\triggertdc.v:16:19:16:26:@N:MO111:@XP_MSG">triggertdc.v(16)</a><!@TM:1490369053> | Tristate driver TestOut_2 (in view: work.TriggerTDC(verilog)) on net TestOut_2 (in view: work.TriggerTDC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\triggertdc.v:16:19:16:26:@N:MO111:@XP_MSG">triggertdc.v(16)</a><!@TM:1490369053> | Tristate driver TestOut_3 (in view: work.TriggerTDC(verilog)) on net TestOut_3 (in view: work.TriggerTDC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\triggertdc.v:16:19:16:26:@N:MO111:@XP_MSG">triggertdc.v(16)</a><!@TM:1490369053> | Tristate driver TestOut_4 (in view: work.TriggerTDC(verilog)) on net TestOut_4 (in view: work.TriggerTDC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\triggertdc.v:16:19:16:26:@N:MO111:@XP_MSG">triggertdc.v(16)</a><!@TM:1490369053> | Tristate driver TestOut_5 (in view: work.TriggerTDC(verilog)) on net TestOut_5 (in view: work.TriggerTDC(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1490369053> | Auto Constrain mode is enabled 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000000000000000000000000000000000000000000000000" on instance TDC.DataInReg.rst[47:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb0.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb1.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb2.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb3.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb4.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb5.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb6.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb7.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb8.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb9.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb10.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb11.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb12.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb13.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb14.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb15.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb16.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb17.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb18.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb19.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb20.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb21.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb22.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb23.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb24.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb25.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb26.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb27.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb28.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb29.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb30.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb31.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb32.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb33.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb34.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb35.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb36.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb37.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb38.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb39.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb40.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb41.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb42.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb43.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb44.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb45.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb46.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.Tdc.fb47.CIn[6:4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance TDC.ts.sm.State[2:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490369053> | Applying initial value "000" on instance FEC.State[2:0]. 

Finished RTL optimizations (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 201MB peak: 212MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\leds.v:35:0:35:6:@N:MO231:@XP_MSG">leds.v(35)</a><!@TM:1490369053> | Found counter in view:work.TriggerTDCTop(verilog) instance Blink.count[31:0] 

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 226MB peak: 227MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:89:0:89:6:@W:BN132:@XP_MSG">finetimebit.v(89)</a><!@TM:1490369053> | Removing instance TDC.Tdc.fb47.CIn[5] because it is equivalent to instance TDC.Tdc.fb46.CIn[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:89:0:89:6:@W:BN132:@XP_MSG">finetimebit.v(89)</a><!@TM:1490369053> | Removing instance TDC.Tdc.fb46.CIn[5] because it is equivalent to instance TDC.Tdc.fb45.CIn[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:89:0:89:6:@W:BN132:@XP_MSG">finetimebit.v(89)</a><!@TM:1490369053> | Removing instance TDC.Tdc.fb45.CIn[5] because it is equivalent to instance TDC.Tdc.fb44.CIn[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:89:0:89:6:@W:BN132:@XP_MSG">finetimebit.v(89)</a><!@TM:1490369053> | Removing instance TDC.Tdc.fb44.CIn[5] because it is equivalent to instance TDC.Tdc.fb43.CIn[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:89:0:89:6:@W:BN132:@XP_MSG">finetimebit.v(89)</a><!@TM:1490369053> | Removing instance TDC.Tdc.fb43.CIn[5] because it is equivalent to instance TDC.Tdc.fb42.CIn[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:89:0:89:6:@W:BN132:@XP_MSG">finetimebit.v(89)</a><!@TM:1490369053> | Removing instance TDC.Tdc.fb42.CIn[5] because it is equivalent to instance TDC.Tdc.fb41.CIn[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:89:0:89:6:@W:BN132:@XP_MSG">finetimebit.v(89)</a><!@TM:1490369053> | Removing instance TDC.Tdc.fb41.CIn[5] because it is equivalent to instance TDC.Tdc.fb40.CIn[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:89:0:89:6:@W:BN132:@XP_MSG">finetimebit.v(89)</a><!@TM:1490369053> | Removing instance TDC.Tdc.fb40.CIn[5] because it is equivalent to instance TDC.Tdc.fb39.CIn[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:89:0:89:6:@W:BN132:@XP_MSG">finetimebit.v(89)</a><!@TM:1490369053> | Removing instance TDC.Tdc.fb39.CIn[5] because it is equivalent to instance TDC.Tdc.fb38.CIn[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:89:0:89:6:@W:BN132:@XP_MSG">finetimebit.v(89)</a><!@TM:1490369053> | Removing instance TDC.Tdc.fb38.CIn[5] because it is equivalent to instance TDC.Tdc.fb37.CIn[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 331MB peak: 332MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 297MB peak: 386MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 316MB peak: 386MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:33s; Memory used current: 328MB peak: 386MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:43s; CPU Time elapsed 0h:00m:43s; Memory used current: 328MB peak: 386MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:44s; Memory used current: 318MB peak: 386MB)


Finished preparing to map (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:51s; Memory used current: 314MB peak: 386MB)


Finished technology mapping (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:59s; Memory used current: 335MB peak: 393MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:00s		    -1.46ns		12912 /     18501
   2		0h:01m:01s		    -1.43ns		12242 /     18501
   3		0h:01m:01s		    -0.82ns		12242 /     18501
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\comnet.v:46:1:46:7:@N:FX271:@XP_MSG">comnet.v(46)</a><!@TM:1490369053> | Replicating instance FEC.State[0] (in view: work.TriggerTDCTop(verilog)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\comnet.v:46:1:46:7:@N:FX271:@XP_MSG">comnet.v(46)</a><!@TM:1490369053> | Replicating instance FEC.State[2] (in view: work.TriggerTDCTop(verilog)) with 7 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\comnet.v:46:1:46:7:@N:FX271:@XP_MSG">comnet.v(46)</a><!@TM:1490369053> | Replicating instance FEC.State[1] (in view: work.TriggerTDCTop(verilog)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[15] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[37] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[19] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[41] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[27] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[28] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[16] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[2] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[3] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[20] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[38] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[44] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[23] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[24] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[42] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[29] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[30] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[11] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[47] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[33] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[34] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[31] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[32] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[0] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[17] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[45] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[7] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[4] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[21] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[10] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[46] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[8] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[25] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[43] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[14] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[12] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[13] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[1] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[6] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[36] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[35] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[5] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[39] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[40] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[9] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[26] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[18] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1490369053> | Replicating instance TDC.DataInReg.Q_1[22] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 51 LUTs via timing driven replication

   4		0h:01m:13s		    -0.80ns		12293 /     18504


   5		0h:01m:14s		    -0.80ns		12293 /     18504

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:01m:16s; Memory used current: 335MB peak: 393MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1490369053> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[46], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[45], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[44], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[43], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[42], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[41], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[40], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[39], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[38], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[37], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[36], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[35], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[34], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[33], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[32], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[31], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[30], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[29], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[28], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[27], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[26], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[25], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[24], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[23], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[22], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[21], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[20], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[19], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[18], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[17], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[16], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[15], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[14], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[13], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[12], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[11], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[10], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[9], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[8], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[7], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[6], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[5], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[4], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[3], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[2], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[1], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1490369053> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[0], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 

Finished restoring hierarchy (Real Time elapsed 0h:01m:30s; CPU Time elapsed 0h:01m:30s; Memory used current: 355MB peak: 393MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

50 non-gated/non-generated clock tree(s) driving 165 clock pin(s) of sequential element(s)
53 gated/generated clock tree(s) driving 20172 clock pin(s) of sequential element(s)
0 instances converted, 20172 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[0].c[0]@|F:@syn_sample_clock_path==CKID0054@|M:ClockId0054  @XP_NAMES_BY_PROP">ClockId0054 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[0].c[0]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[10].c[10]@|F:@syn_sample_clock_path1==CKID0055@|M:ClockId0055  @XP_NAMES_BY_PROP">ClockId0055 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[10].c[10]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[11].c[11]@|F:@syn_sample_clock_path2==CKID0056@|M:ClockId0056  @XP_NAMES_BY_PROP">ClockId0056 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[11].c[11]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[12].c[12]@|F:@syn_sample_clock_path3==CKID0057@|M:ClockId0057  @XP_NAMES_BY_PROP">ClockId0057 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[12].c[12]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[13].c[13]@|F:@syn_sample_clock_path4==CKID0058@|M:ClockId0058  @XP_NAMES_BY_PROP">ClockId0058 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[13].c[13]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[14].c[14]@|F:@syn_sample_clock_path5==CKID0059@|M:ClockId0059  @XP_NAMES_BY_PROP">ClockId0059 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[14].c[14]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[15].c[15]@|F:@syn_sample_clock_path6==CKID0060@|M:ClockId0060  @XP_NAMES_BY_PROP">ClockId0060 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[15].c[15]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[16].c[16]@|F:@syn_sample_clock_path7==CKID0061@|M:ClockId0061  @XP_NAMES_BY_PROP">ClockId0061 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[16].c[16]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[17].c[17]@|F:@syn_sample_clock_path8==CKID0062@|M:ClockId0062  @XP_NAMES_BY_PROP">ClockId0062 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[17].c[17]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[18].c[18]@|F:@syn_sample_clock_path9==CKID0063@|M:ClockId0063  @XP_NAMES_BY_PROP">ClockId0063 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[18].c[18]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[19].c[19]@|F:@syn_sample_clock_path10==CKID0064@|M:ClockId0064  @XP_NAMES_BY_PROP">ClockId0064 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[19].c[19]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[1].c[1]@|F:@syn_sample_clock_path11==CKID0065@|M:ClockId0065  @XP_NAMES_BY_PROP">ClockId0065 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[1].c[1]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[20].c[20]@|F:@syn_sample_clock_path12==CKID0066@|M:ClockId0066  @XP_NAMES_BY_PROP">ClockId0066 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[20].c[20]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[21].c[21]@|F:@syn_sample_clock_path13==CKID0067@|M:ClockId0067  @XP_NAMES_BY_PROP">ClockId0067 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[21].c[21]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[22].c[22]@|F:@syn_sample_clock_path14==CKID0068@|M:ClockId0068  @XP_NAMES_BY_PROP">ClockId0068 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[22].c[22]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[23].c[23]@|F:@syn_sample_clock_path15==CKID0069@|M:ClockId0069  @XP_NAMES_BY_PROP">ClockId0069 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[23].c[23]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[24].c[24]@|F:@syn_sample_clock_path16==CKID0070@|M:ClockId0070  @XP_NAMES_BY_PROP">ClockId0070 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[24].c[24]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[25].c[25]@|F:@syn_sample_clock_path17==CKID0071@|M:ClockId0071  @XP_NAMES_BY_PROP">ClockId0071 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[25].c[25]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[26].c[26]@|F:@syn_sample_clock_path18==CKID0072@|M:ClockId0072  @XP_NAMES_BY_PROP">ClockId0072 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[26].c[26]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[27].c[27]@|F:@syn_sample_clock_path19==CKID0073@|M:ClockId0073  @XP_NAMES_BY_PROP">ClockId0073 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[27].c[27]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[28].c[28]@|F:@syn_sample_clock_path20==CKID0074@|M:ClockId0074  @XP_NAMES_BY_PROP">ClockId0074 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[28].c[28]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[29].c[29]@|F:@syn_sample_clock_path21==CKID0075@|M:ClockId0075  @XP_NAMES_BY_PROP">ClockId0075 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[29].c[29]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[2].c[2]@|F:@syn_sample_clock_path22==CKID0076@|M:ClockId0076  @XP_NAMES_BY_PROP">ClockId0076 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[2].c[2]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[30].c[30]@|F:@syn_sample_clock_path23==CKID0077@|M:ClockId0077  @XP_NAMES_BY_PROP">ClockId0077 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[30].c[30]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[31].c[31]@|F:@syn_sample_clock_path24==CKID0078@|M:ClockId0078  @XP_NAMES_BY_PROP">ClockId0078 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[31].c[31]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[32].c[32]@|F:@syn_sample_clock_path25==CKID0079@|M:ClockId0079  @XP_NAMES_BY_PROP">ClockId0079 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[32].c[32]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[33].c[33]@|F:@syn_sample_clock_path26==CKID0080@|M:ClockId0080  @XP_NAMES_BY_PROP">ClockId0080 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[33].c[33]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[34].c[34]@|F:@syn_sample_clock_path27==CKID0081@|M:ClockId0081  @XP_NAMES_BY_PROP">ClockId0081 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[34].c[34]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[35].c[35]@|F:@syn_sample_clock_path28==CKID0082@|M:ClockId0082  @XP_NAMES_BY_PROP">ClockId0082 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[35].c[35]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[36].c[36]@|F:@syn_sample_clock_path29==CKID0083@|M:ClockId0083  @XP_NAMES_BY_PROP">ClockId0083 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[36].c[36]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[37].c[37]@|F:@syn_sample_clock_path30==CKID0084@|M:ClockId0084  @XP_NAMES_BY_PROP">ClockId0084 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[37].c[37]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[38].c[38]@|F:@syn_sample_clock_path31==CKID0085@|M:ClockId0085  @XP_NAMES_BY_PROP">ClockId0085 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[38].c[38]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[39].c[39]@|F:@syn_sample_clock_path32==CKID0086@|M:ClockId0086  @XP_NAMES_BY_PROP">ClockId0086 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[39].c[39]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[3].c[3]@|F:@syn_sample_clock_path33==CKID0087@|M:ClockId0087  @XP_NAMES_BY_PROP">ClockId0087 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[3].c[3]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[40].c[40]@|F:@syn_sample_clock_path34==CKID0088@|M:ClockId0088  @XP_NAMES_BY_PROP">ClockId0088 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[40].c[40]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[41].c[41]@|F:@syn_sample_clock_path35==CKID0089@|M:ClockId0089  @XP_NAMES_BY_PROP">ClockId0089 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[41].c[41]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[42].c[42]@|F:@syn_sample_clock_path36==CKID0090@|M:ClockId0090  @XP_NAMES_BY_PROP">ClockId0090 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[42].c[42]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[43].c[43]@|F:@syn_sample_clock_path37==CKID0091@|M:ClockId0091  @XP_NAMES_BY_PROP">ClockId0091 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[43].c[43]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[44].c[44]@|F:@syn_sample_clock_path38==CKID0092@|M:ClockId0092  @XP_NAMES_BY_PROP">ClockId0092 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[44].c[44]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[45].c[45]@|F:@syn_sample_clock_path39==CKID0093@|M:ClockId0093  @XP_NAMES_BY_PROP">ClockId0093 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[45].c[45]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[46].c[46]@|F:@syn_sample_clock_path40==CKID0094@|M:ClockId0094  @XP_NAMES_BY_PROP">ClockId0094 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[46].c[46]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[47].c[47]@|F:@syn_sample_clock_path41==CKID0095@|M:ClockId0095  @XP_NAMES_BY_PROP">ClockId0095 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[47].c[47]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[4].c[4]@|F:@syn_sample_clock_path42==CKID0096@|M:ClockId0096  @XP_NAMES_BY_PROP">ClockId0096 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[4].c[4]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[5].c[5]@|F:@syn_sample_clock_path43==CKID0097@|M:ClockId0097  @XP_NAMES_BY_PROP">ClockId0097 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[5].c[5]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[6].c[6]@|F:@syn_sample_clock_path44==CKID0098@|M:ClockId0098  @XP_NAMES_BY_PROP">ClockId0098 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[6].c[6]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[7].c[7]@|F:@syn_sample_clock_path45==CKID0099@|M:ClockId0099  @XP_NAMES_BY_PROP">ClockId0099 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[7].c[7]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[8].c[8]@|F:@syn_sample_clock_path46==CKID0100@|M:ClockId0100  @XP_NAMES_BY_PROP">ClockId0100 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[8].c[8]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[9].c[9]@|F:@syn_sample_clock_path47==CKID0101@|M:ClockId0101  @XP_NAMES_BY_PROP">ClockId0101 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[9].c[9]  
<a href="@|S:SClA.ClkC@|E:FEC.shft42.Pos.d41@|F:@syn_sample_clock_path==CKID0102@|M:ClockId0102  @XP_NAMES_BY_PROP">ClockId0102 </a>       SClA.ClkC           FD1P3AY                115        FEC.shft42.Pos.d41             
<a href="@|S:SDaA.ClkC@|E:FEC.findstart.StopFF@|F:@syn_sample_clock_path==CKID0103@|M:ClockId0103  @XP_NAMES_BY_PROP">ClockId0103 </a>       SDaA.ClkC           FD1P3AY                2          FEC.findstart.StopFF           
=======================================================================================================
========================================================================================================= Gated/Generated Clocks ==========================================================================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:TDC.CG.PClk.PLLInst_0@|E:TDC.ts.RenBlk@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       TDC.CG.PClk.PLLInst_0      EHXPLLF                10333      TDC.ts.RenBlk                 Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:TDC.CG.P0Clk.PLLInst_0@|E:TDC.Tdc.fb47.CIn[2]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       TDC.CG.P0Clk.PLLInst_0     EHXPLLF                912        TDC.Tdc.fb47.CIn[2]           Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:TDC.CG.P1Clk.PLLInst_0@|E:TDC.Tdc.fb47.CIn[3]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       TDC.CG.P1Clk.PLLInst_0     EHXPLLF                867        TDC.Tdc.fb47.CIn[3]           Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:TDC.CG.P2Clk.PLLInst_0@|E:FEC.Rld@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       TDC.CG.P2Clk.PLLInst_0     EHXPLLF                92         FEC.Rld                       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:TDC.CT.Write@|E:TDC.CG.Cf1.Q[31]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       TDC.CT.Write               ORCALUT4               6336       TDC.CG.Cf1.Q[31]              No gated clock conversion method for cell cell:LUCENT.FD1P3DX                                                                 
<a href="@|S:TDC.DataInReg.Q[0]@|E:TDC.Tdc.fb0.TimeLtch[31]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       TDC.DataInReg.Q[0]         ORCALUT4               34         TDC.Tdc.fb0.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[1]@|E:TDC.Tdc.fb1.TimeLtch[31]@|F:@syn_sample_clock_path1==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       TDC.DataInReg.Q[1]         ORCALUT4               34         TDC.Tdc.fb1.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[2]@|E:TDC.Tdc.fb2.TimeLtch[31]@|F:@syn_sample_clock_path2==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       TDC.DataInReg.Q[2]         ORCALUT4               34         TDC.Tdc.fb2.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[3]@|E:TDC.Tdc.fb3.TimeLtch[31]@|F:@syn_sample_clock_path3==CKID0009@|M:ClockId0009  @XP_NAMES_BY_PROP">ClockId0009 </a>       TDC.DataInReg.Q[3]         ORCALUT4               34         TDC.Tdc.fb3.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[4]@|E:TDC.Tdc.fb4.TimeLtch[31]@|F:@syn_sample_clock_path4==CKID0010@|M:ClockId0010  @XP_NAMES_BY_PROP">ClockId0010 </a>       TDC.DataInReg.Q[4]         ORCALUT4               34         TDC.Tdc.fb4.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[5]@|E:TDC.Tdc.fb5.TimeLtch[31]@|F:@syn_sample_clock_path5==CKID0011@|M:ClockId0011  @XP_NAMES_BY_PROP">ClockId0011 </a>       TDC.DataInReg.Q[5]         ORCALUT4               34         TDC.Tdc.fb5.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[6]@|E:TDC.Tdc.fb6.TimeLtch[31]@|F:@syn_sample_clock_path6==CKID0012@|M:ClockId0012  @XP_NAMES_BY_PROP">ClockId0012 </a>       TDC.DataInReg.Q[6]         ORCALUT4               34         TDC.Tdc.fb6.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[7]@|E:TDC.Tdc.fb7.TimeLtch[31]@|F:@syn_sample_clock_path7==CKID0013@|M:ClockId0013  @XP_NAMES_BY_PROP">ClockId0013 </a>       TDC.DataInReg.Q[7]         ORCALUT4               34         TDC.Tdc.fb7.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[8]@|E:TDC.Tdc.fb8.TimeLtch[31]@|F:@syn_sample_clock_path8==CKID0014@|M:ClockId0014  @XP_NAMES_BY_PROP">ClockId0014 </a>       TDC.DataInReg.Q[8]         ORCALUT4               34         TDC.Tdc.fb8.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[9]@|E:TDC.Tdc.fb9.TimeLtch[31]@|F:@syn_sample_clock_path9==CKID0015@|M:ClockId0015  @XP_NAMES_BY_PROP">ClockId0015 </a>       TDC.DataInReg.Q[9]         ORCALUT4               34         TDC.Tdc.fb9.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[10]@|E:TDC.Tdc.fb10.TimeLtch[31]@|F:@syn_sample_clock_path10==CKID0016@|M:ClockId0016  @XP_NAMES_BY_PROP">ClockId0016 </a>       TDC.DataInReg.Q[10]        ORCALUT4               34         TDC.Tdc.fb10.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[11]@|E:TDC.Tdc.fb11.TimeLtch[31]@|F:@syn_sample_clock_path11==CKID0017@|M:ClockId0017  @XP_NAMES_BY_PROP">ClockId0017 </a>       TDC.DataInReg.Q[11]        ORCALUT4               34         TDC.Tdc.fb11.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[12]@|E:TDC.Tdc.fb12.TimeLtch[31]@|F:@syn_sample_clock_path12==CKID0018@|M:ClockId0018  @XP_NAMES_BY_PROP">ClockId0018 </a>       TDC.DataInReg.Q[12]        ORCALUT4               34         TDC.Tdc.fb12.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[13]@|E:TDC.Tdc.fb13.TimeLtch[31]@|F:@syn_sample_clock_path13==CKID0019@|M:ClockId0019  @XP_NAMES_BY_PROP">ClockId0019 </a>       TDC.DataInReg.Q[13]        ORCALUT4               34         TDC.Tdc.fb13.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[14]@|E:TDC.Tdc.fb14.TimeLtch[31]@|F:@syn_sample_clock_path14==CKID0020@|M:ClockId0020  @XP_NAMES_BY_PROP">ClockId0020 </a>       TDC.DataInReg.Q[14]        ORCALUT4               34         TDC.Tdc.fb14.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[15]@|E:TDC.Tdc.fb15.TimeLtch[31]@|F:@syn_sample_clock_path15==CKID0021@|M:ClockId0021  @XP_NAMES_BY_PROP">ClockId0021 </a>       TDC.DataInReg.Q[15]        ORCALUT4               34         TDC.Tdc.fb15.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[16]@|E:TDC.Tdc.fb16.TimeLtch[31]@|F:@syn_sample_clock_path16==CKID0022@|M:ClockId0022  @XP_NAMES_BY_PROP">ClockId0022 </a>       TDC.DataInReg.Q[16]        ORCALUT4               34         TDC.Tdc.fb16.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[17]@|E:TDC.Tdc.fb17.TimeLtch[31]@|F:@syn_sample_clock_path17==CKID0023@|M:ClockId0023  @XP_NAMES_BY_PROP">ClockId0023 </a>       TDC.DataInReg.Q[17]        ORCALUT4               34         TDC.Tdc.fb17.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[18]@|E:TDC.Tdc.fb18.TimeLtch[31]@|F:@syn_sample_clock_path18==CKID0024@|M:ClockId0024  @XP_NAMES_BY_PROP">ClockId0024 </a>       TDC.DataInReg.Q[18]        ORCALUT4               34         TDC.Tdc.fb18.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[19]@|E:TDC.Tdc.fb19.TimeLtch[31]@|F:@syn_sample_clock_path19==CKID0025@|M:ClockId0025  @XP_NAMES_BY_PROP">ClockId0025 </a>       TDC.DataInReg.Q[19]        ORCALUT4               34         TDC.Tdc.fb19.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[20]@|E:TDC.Tdc.fb20.TimeLtch[31]@|F:@syn_sample_clock_path20==CKID0026@|M:ClockId0026  @XP_NAMES_BY_PROP">ClockId0026 </a>       TDC.DataInReg.Q[20]        ORCALUT4               34         TDC.Tdc.fb20.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[21]@|E:TDC.Tdc.fb21.TimeLtch[31]@|F:@syn_sample_clock_path21==CKID0027@|M:ClockId0027  @XP_NAMES_BY_PROP">ClockId0027 </a>       TDC.DataInReg.Q[21]        ORCALUT4               34         TDC.Tdc.fb21.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[22]@|E:TDC.Tdc.fb22.TimeLtch[31]@|F:@syn_sample_clock_path22==CKID0028@|M:ClockId0028  @XP_NAMES_BY_PROP">ClockId0028 </a>       TDC.DataInReg.Q[22]        ORCALUT4               34         TDC.Tdc.fb22.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[23]@|E:TDC.Tdc.fb23.TimeLtch[31]@|F:@syn_sample_clock_path23==CKID0029@|M:ClockId0029  @XP_NAMES_BY_PROP">ClockId0029 </a>       TDC.DataInReg.Q[23]        ORCALUT4               34         TDC.Tdc.fb23.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[24]@|E:TDC.Tdc.fb24.TimeLtch[31]@|F:@syn_sample_clock_path24==CKID0030@|M:ClockId0030  @XP_NAMES_BY_PROP">ClockId0030 </a>       TDC.DataInReg.Q[24]        ORCALUT4               34         TDC.Tdc.fb24.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[25]@|E:TDC.Tdc.fb25.TimeLtch[31]@|F:@syn_sample_clock_path25==CKID0031@|M:ClockId0031  @XP_NAMES_BY_PROP">ClockId0031 </a>       TDC.DataInReg.Q[25]        ORCALUT4               34         TDC.Tdc.fb25.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[26]@|E:TDC.Tdc.fb26.TimeLtch[31]@|F:@syn_sample_clock_path26==CKID0032@|M:ClockId0032  @XP_NAMES_BY_PROP">ClockId0032 </a>       TDC.DataInReg.Q[26]        ORCALUT4               34         TDC.Tdc.fb26.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[27]@|E:TDC.Tdc.fb27.TimeLtch[31]@|F:@syn_sample_clock_path27==CKID0033@|M:ClockId0033  @XP_NAMES_BY_PROP">ClockId0033 </a>       TDC.DataInReg.Q[27]        ORCALUT4               34         TDC.Tdc.fb27.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[28]@|E:TDC.Tdc.fb28.TimeLtch[31]@|F:@syn_sample_clock_path28==CKID0034@|M:ClockId0034  @XP_NAMES_BY_PROP">ClockId0034 </a>       TDC.DataInReg.Q[28]        ORCALUT4               34         TDC.Tdc.fb28.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[29]@|E:TDC.Tdc.fb29.TimeLtch[31]@|F:@syn_sample_clock_path29==CKID0035@|M:ClockId0035  @XP_NAMES_BY_PROP">ClockId0035 </a>       TDC.DataInReg.Q[29]        ORCALUT4               34         TDC.Tdc.fb29.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[30]@|E:TDC.Tdc.fb30.TimeLtch[31]@|F:@syn_sample_clock_path30==CKID0036@|M:ClockId0036  @XP_NAMES_BY_PROP">ClockId0036 </a>       TDC.DataInReg.Q[30]        ORCALUT4               34         TDC.Tdc.fb30.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[31]@|E:TDC.Tdc.fb31.TimeLtch[31]@|F:@syn_sample_clock_path31==CKID0037@|M:ClockId0037  @XP_NAMES_BY_PROP">ClockId0037 </a>       TDC.DataInReg.Q[31]        ORCALUT4               34         TDC.Tdc.fb31.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[32]@|E:TDC.Tdc.fb32.TimeLtch[31]@|F:@syn_sample_clock_path32==CKID0038@|M:ClockId0038  @XP_NAMES_BY_PROP">ClockId0038 </a>       TDC.DataInReg.Q[32]        ORCALUT4               34         TDC.Tdc.fb32.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[33]@|E:TDC.Tdc.fb33.TimeLtch[31]@|F:@syn_sample_clock_path33==CKID0039@|M:ClockId0039  @XP_NAMES_BY_PROP">ClockId0039 </a>       TDC.DataInReg.Q[33]        ORCALUT4               34         TDC.Tdc.fb33.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[34]@|E:TDC.Tdc.fb34.TimeLtch[31]@|F:@syn_sample_clock_path34==CKID0040@|M:ClockId0040  @XP_NAMES_BY_PROP">ClockId0040 </a>       TDC.DataInReg.Q[34]        ORCALUT4               34         TDC.Tdc.fb34.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[35]@|E:TDC.Tdc.fb35.TimeLtch[31]@|F:@syn_sample_clock_path35==CKID0041@|M:ClockId0041  @XP_NAMES_BY_PROP">ClockId0041 </a>       TDC.DataInReg.Q[35]        ORCALUT4               34         TDC.Tdc.fb35.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[36]@|E:TDC.Tdc.fb36.TimeLtch[31]@|F:@syn_sample_clock_path36==CKID0042@|M:ClockId0042  @XP_NAMES_BY_PROP">ClockId0042 </a>       TDC.DataInReg.Q[36]        ORCALUT4               34         TDC.Tdc.fb36.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[37]@|E:TDC.Tdc.fb37.TimeLtch[31]@|F:@syn_sample_clock_path37==CKID0043@|M:ClockId0043  @XP_NAMES_BY_PROP">ClockId0043 </a>       TDC.DataInReg.Q[37]        ORCALUT4               34         TDC.Tdc.fb37.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[38]@|E:TDC.Tdc.fb38.TimeLtch[31]@|F:@syn_sample_clock_path38==CKID0044@|M:ClockId0044  @XP_NAMES_BY_PROP">ClockId0044 </a>       TDC.DataInReg.Q[38]        ORCALUT4               34         TDC.Tdc.fb38.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[39]@|E:TDC.Tdc.fb39.TimeLtch[31]@|F:@syn_sample_clock_path39==CKID0045@|M:ClockId0045  @XP_NAMES_BY_PROP">ClockId0045 </a>       TDC.DataInReg.Q[39]        ORCALUT4               34         TDC.Tdc.fb39.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[40]@|E:TDC.Tdc.fb40.TimeLtch[31]@|F:@syn_sample_clock_path40==CKID0046@|M:ClockId0046  @XP_NAMES_BY_PROP">ClockId0046 </a>       TDC.DataInReg.Q[40]        ORCALUT4               34         TDC.Tdc.fb40.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[41]@|E:TDC.Tdc.fb41.TimeLtch[31]@|F:@syn_sample_clock_path41==CKID0047@|M:ClockId0047  @XP_NAMES_BY_PROP">ClockId0047 </a>       TDC.DataInReg.Q[41]        ORCALUT4               34         TDC.Tdc.fb41.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[42]@|E:TDC.Tdc.fb42.TimeLtch[31]@|F:@syn_sample_clock_path42==CKID0048@|M:ClockId0048  @XP_NAMES_BY_PROP">ClockId0048 </a>       TDC.DataInReg.Q[42]        ORCALUT4               34         TDC.Tdc.fb42.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[43]@|E:TDC.Tdc.fb43.TimeLtch[31]@|F:@syn_sample_clock_path43==CKID0049@|M:ClockId0049  @XP_NAMES_BY_PROP">ClockId0049 </a>       TDC.DataInReg.Q[43]        ORCALUT4               34         TDC.Tdc.fb43.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[44]@|E:TDC.Tdc.fb44.TimeLtch[31]@|F:@syn_sample_clock_path44==CKID0050@|M:ClockId0050  @XP_NAMES_BY_PROP">ClockId0050 </a>       TDC.DataInReg.Q[44]        ORCALUT4               34         TDC.Tdc.fb44.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[45]@|E:TDC.Tdc.fb45.TimeLtch[31]@|F:@syn_sample_clock_path45==CKID0051@|M:ClockId0051  @XP_NAMES_BY_PROP">ClockId0051 </a>       TDC.DataInReg.Q[45]        ORCALUT4               34         TDC.Tdc.fb45.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[46]@|E:TDC.Tdc.fb46.TimeLtch[31]@|F:@syn_sample_clock_path46==CKID0052@|M:ClockId0052  @XP_NAMES_BY_PROP">ClockId0052 </a>       TDC.DataInReg.Q[46]        ORCALUT4               34         TDC.Tdc.fb46.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[47]@|E:TDC.Tdc.fb47.TimeLtch[31]@|F:@syn_sample_clock_path47==CKID0053@|M:ClockId0053  @XP_NAMES_BY_PROP">ClockId0053 </a>       TDC.DataInReg.Q[47]        ORCALUT4               34         TDC.Tdc.fb47.TimeLtch[31]     No clocks found on inputs                                                                                                     
===========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:33s; CPU Time elapsed 0h:01m:32s; Memory used current: 234MB peak: 393MB)

Writing Analyst data base D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synwork\TrigTDC_TrigTDC_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:38s; CPU Time elapsed 0h:01m:37s; Memory used current: 330MB peak: 393MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1490369053> | Writing EDF file: D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.edi 
L-2016.09L
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1490369053> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:41s; CPU Time elapsed 0h:01m:41s; Memory used current: 345MB peak: 393MB)


Start final timing analysis (Real Time elapsed 0h:01m:43s; CPU Time elapsed 0h:01m:42s; Memory used current: 347MB peak: 393MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="d:\bartz\documents\lattice\trigtdc\readoutfifo.v:629:10:629:20:@W:MT246:@XP_MSG">readoutfifo.v(629)</a><!@TM:1490369053> | Blackbox AGEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="d:\bartz\documents\lattice\trigtdc\cpll2.v:51:12:51:21:@W:MT246:@XP_MSG">cpll2.v(51)</a><!@TM:1490369053> | Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[0] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[0]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[1] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[1]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[2] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[2]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[3] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[3]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[4] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[4]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[5] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[5]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[6] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[6]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[7] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[7]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[8] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[8]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[9] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[9]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[10] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[10]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[11] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[11]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[12] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[12]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[13] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[13]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[14] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[14]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[15] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[15]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[16] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[16]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[17] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[17]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[18] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[18]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[19] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[19]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[20] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[20]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[21] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[21]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[22] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[22]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[23] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[23]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[24] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[24]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[25] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[25]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[26] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[26]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[27] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[27]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[28] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[28]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[29] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[29]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[30] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[30]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[31] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[31]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[32] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[32]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[33] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[33]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[34] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[34]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[35] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[35]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[36] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[36]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[37] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[37]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[38] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[38]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[39] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[39]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[40] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[40]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[41] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[41]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[42] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[42]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[43] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[43]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[44] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[44]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[45] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[45]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[46] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[46]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Input_Reg_48s|Q_inferred_clock[47] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[47]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Cpll2|CLKOS_inferred_clock with period 3.93ns. Please declare a user-defined clock on object "n:TDC.CG.P2Clk.CLKOS"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Cpll1|CLKOS_inferred_clock with period 1.36ns. Please declare a user-defined clock on object "n:TDC.CG.P1Clk.CLKOS"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Cpll0|CLKOS_inferred_clock with period 1.36ns. Please declare a user-defined clock on object "n:TDC.CG.P0Clk.CLKOS"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock Cpll|CLKOP_inferred_clock with period 26.93ns. Please declare a user-defined clock on object "n:TDC.CG.PClk.CLKOP"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490369053> | Found inferred clock ComTrans|Write_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:TDC.CT.Write"</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1490369053> | Found clock DeBounce_0|Q_derived_clock with period 26.93ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1490369053> | Found clock DeBounce_1|Q_derived_clock with period 26.93ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Fri Mar 24 11:24:06 2017
#


Top view:               TriggerTDCTop
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1490369053> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1490369053> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -0.917

                                       Requested     Estimated     Requested     Estimated                 Clock                                        Clock                 
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                                         Group                 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ComTrans|Write_inferred_clock          1.0 MHz       291.4 MHz     1000.000      3.432         996.568     inferred                                     Autoconstr_clkgroup_5 
Cpll0|CLKOS_inferred_clock             737.8 MHz     313.6 MHz     1.355         3.189         -0.917      inferred                                     Autoconstr_clkgroup_2 
Cpll1|CLKOS_inferred_clock             737.8 MHz     313.6 MHz     1.355         3.189         -0.917      inferred                                     Autoconstr_clkgroup_1 
Cpll2|CLKOS_inferred_clock             254.4 MHz     216.2 MHz     3.931         4.624         -0.694      inferred                                     Autoconstr_clkgroup_3 
Cpll|CLKOP_inferred_clock              37.1 MHz      61.4 MHz      26.927        16.298        6.333       inferred                                     Autoconstr_clkgroup_0 
DeBounce_0|Q_derived_clock             37.1 MHz      195.0 MHz     26.927        5.128         25.774      derived (from Cpll|CLKOP_inferred_clock)     Autoconstr_clkgroup_0 
DeBounce_1|Q_derived_clock             37.1 MHz      195.0 MHz     26.927        5.128         10.900      derived (from Cpll|CLKOP_inferred_clock)     Autoconstr_clkgroup_0 
Input_Reg_48s|Q_inferred_clock[0]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_52
Input_Reg_48s|Q_inferred_clock[1]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_51
Input_Reg_48s|Q_inferred_clock[2]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_50
Input_Reg_48s|Q_inferred_clock[3]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_49
Input_Reg_48s|Q_inferred_clock[4]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_48
Input_Reg_48s|Q_inferred_clock[5]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_47
Input_Reg_48s|Q_inferred_clock[6]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_46
Input_Reg_48s|Q_inferred_clock[7]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_45
Input_Reg_48s|Q_inferred_clock[8]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_44
Input_Reg_48s|Q_inferred_clock[9]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_43
Input_Reg_48s|Q_inferred_clock[10]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_42
Input_Reg_48s|Q_inferred_clock[11]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_41
Input_Reg_48s|Q_inferred_clock[12]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_40
Input_Reg_48s|Q_inferred_clock[13]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_39
Input_Reg_48s|Q_inferred_clock[14]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_38
Input_Reg_48s|Q_inferred_clock[15]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_37
Input_Reg_48s|Q_inferred_clock[16]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_36
Input_Reg_48s|Q_inferred_clock[17]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_35
Input_Reg_48s|Q_inferred_clock[18]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_34
Input_Reg_48s|Q_inferred_clock[19]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_33
Input_Reg_48s|Q_inferred_clock[20]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_32
Input_Reg_48s|Q_inferred_clock[21]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_31
Input_Reg_48s|Q_inferred_clock[22]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_30
Input_Reg_48s|Q_inferred_clock[23]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_29
Input_Reg_48s|Q_inferred_clock[24]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_28
Input_Reg_48s|Q_inferred_clock[25]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_27
Input_Reg_48s|Q_inferred_clock[26]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_26
Input_Reg_48s|Q_inferred_clock[27]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_25
Input_Reg_48s|Q_inferred_clock[28]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_24
Input_Reg_48s|Q_inferred_clock[29]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_23
Input_Reg_48s|Q_inferred_clock[30]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_22
Input_Reg_48s|Q_inferred_clock[31]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_21
Input_Reg_48s|Q_inferred_clock[32]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_20
Input_Reg_48s|Q_inferred_clock[33]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_19
Input_Reg_48s|Q_inferred_clock[34]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_18
Input_Reg_48s|Q_inferred_clock[35]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_17
Input_Reg_48s|Q_inferred_clock[36]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_16
Input_Reg_48s|Q_inferred_clock[37]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_15
Input_Reg_48s|Q_inferred_clock[38]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_14
Input_Reg_48s|Q_inferred_clock[39]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_13
Input_Reg_48s|Q_inferred_clock[40]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_12
Input_Reg_48s|Q_inferred_clock[41]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_11
Input_Reg_48s|Q_inferred_clock[42]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_10
Input_Reg_48s|Q_inferred_clock[43]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_9 
Input_Reg_48s|Q_inferred_clock[44]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_8 
Input_Reg_48s|Q_inferred_clock[45]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_7 
Input_Reg_48s|Q_inferred_clock[46]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_6 
Input_Reg_48s|Q_inferred_clock[47]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_4 
System                                 737.8 MHz     627.1 MHz     1.355         1.595         -0.239      system                                       system_clkgroup       
==============================================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                              System                              |  1.355       -0.239  |  No paths    -       |  No paths    -       |  No paths    -      
System                              Cpll|CLKOP_inferred_clock           |  26.927      25.006  |  No paths    -       |  No paths    -       |  No paths    -      
System                              Cpll1|CLKOS_inferred_clock          |  1.355       0.589   |  No paths    -       |  No paths    -       |  No paths    -      
System                              Cpll0|CLKOS_inferred_clock          |  No paths    -       |  No paths    -       |  1.355       -0.239  |  No paths    -      
Cpll|CLKOP_inferred_clock           System                              |  26.927      16.273  |  No paths    -       |  No paths    -       |  26.927      25.859 
Cpll|CLKOP_inferred_clock           Cpll|CLKOP_inferred_clock           |  26.927      10.629  |  No paths    -       |  13.464      6.333   |  13.464      11.946 
Cpll|CLKOP_inferred_clock           Cpll2|CLKOS_inferred_clock          |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           DeBounce_0|Q_derived_clock          |  26.927      25.649  |  No paths    -       |  13.464      12.155  |  No paths    -      
Cpll|CLKOP_inferred_clock           DeBounce_1|Q_derived_clock          |  26.927      25.040  |  No paths    -       |  13.464      11.576  |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[47]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           ComTrans|Write_inferred_clock       |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[46]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[45]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[44]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[43]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[42]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[41]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[40]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[39]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[38]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[37]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[36]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[35]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[34]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[33]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[32]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[31]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[30]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[29]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[28]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[27]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[26]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[25]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[24]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[23]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[22]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[21]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[20]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[19]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[18]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[17]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[16]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[15]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[14]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[13]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[12]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[11]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[10]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[9]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[8]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[7]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[6]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[5]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[4]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[3]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[2]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[1]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[0]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll1|CLKOS_inferred_clock          Cpll1|CLKOS_inferred_clock          |  1.355       -0.239  |  1.355       -0.239  |  0.678       -0.475  |  0.678       -0.917 
Cpll1|CLKOS_inferred_clock          Cpll0|CLKOS_inferred_clock          |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[47]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[46]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[45]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[44]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[43]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[42]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[41]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[40]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[39]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[38]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[37]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[36]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[35]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[34]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[33]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[32]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[31]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[30]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[29]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[28]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[27]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[26]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[25]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[24]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[23]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[22]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[21]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[20]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[19]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[18]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[17]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[16]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[15]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[14]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[13]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[12]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[11]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[10]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[9]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[8]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[7]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[6]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[5]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[4]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[3]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[2]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[1]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[0]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Cpll1|CLKOS_inferred_clock          |  No paths    -       |  Diff grp    -       |  No paths    -       |  No paths    -      
Cpll0|CLKOS_inferred_clock          Cpll0|CLKOS_inferred_clock          |  1.355       -0.162  |  1.355       -0.239  |  0.678       -0.475  |  0.678       -0.917 
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[47]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[46]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[45]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[44]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[43]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[42]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[41]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[40]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[39]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[38]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[37]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[36]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[35]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[34]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[33]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[32]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[31]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[30]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[29]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[28]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[27]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[26]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[25]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[24]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[23]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[22]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[21]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[20]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[19]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[18]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[17]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[16]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[15]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[14]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[13]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[12]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[11]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[10]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[9]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[8]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[7]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[6]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[5]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[4]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[3]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[2]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[1]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll0|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[0]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll2|CLKOS_inferred_clock          Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Cpll2|CLKOS_inferred_clock          Cpll0|CLKOS_inferred_clock          |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Cpll2|CLKOS_inferred_clock          Cpll2|CLKOS_inferred_clock          |  3.931       -0.694  |  No paths    -       |  No paths    -       |  No paths    -      
Cpll2|CLKOS_inferred_clock          DeBounce_0|Q_derived_clock          |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
DeBounce_0|Q_derived_clock          Cpll|CLKOP_inferred_clock           |  26.927      25.774  |  No paths    -       |  No paths    -       |  No paths    -      
DeBounce_0|Q_derived_clock          Cpll2|CLKOS_inferred_clock          |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
DeBounce_0|Q_derived_clock          DeBounce_0|Q_derived_clock          |  No paths    -       |  26.927      52.546  |  13.464      39.161  |  13.464      39.324 
DeBounce_1|Q_derived_clock          Cpll2|CLKOS_inferred_clock          |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
DeBounce_1|Q_derived_clock          DeBounce_0|Q_derived_clock          |  No paths    -       |  26.927      24.363  |  No paths    -       |  13.464      10.900 
DeBounce_1|Q_derived_clock          DeBounce_1|Q_derived_clock          |  No paths    -       |  26.927      51.218  |  No paths    -       |  13.464      37.755 
Input_Reg_48s|Q_inferred_clock[47]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[47]  Input_Reg_48s|Q_inferred_clock[47]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
ComTrans|Write_inferred_clock       System                              |  No paths    -       |  No paths    -       |  No paths    -       |  1000.000    996.569
ComTrans|Write_inferred_clock       Cpll|CLKOP_inferred_clock           |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
ComTrans|Write_inferred_clock       Cpll2|CLKOS_inferred_clock          |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Input_Reg_48s|Q_inferred_clock[46]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[46]  Input_Reg_48s|Q_inferred_clock[46]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[45]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[45]  Input_Reg_48s|Q_inferred_clock[45]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[44]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[44]  Input_Reg_48s|Q_inferred_clock[44]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[43]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[43]  Input_Reg_48s|Q_inferred_clock[43]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[42]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[42]  Input_Reg_48s|Q_inferred_clock[42]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[41]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[41]  Input_Reg_48s|Q_inferred_clock[41]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[40]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[40]  Input_Reg_48s|Q_inferred_clock[40]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[39]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[39]  Input_Reg_48s|Q_inferred_clock[39]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[38]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[38]  Input_Reg_48s|Q_inferred_clock[38]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[37]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[37]  Input_Reg_48s|Q_inferred_clock[37]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[36]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[36]  Input_Reg_48s|Q_inferred_clock[36]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[35]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[35]  Input_Reg_48s|Q_inferred_clock[35]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[34]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[34]  Input_Reg_48s|Q_inferred_clock[34]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[33]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[33]  Input_Reg_48s|Q_inferred_clock[33]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[32]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[32]  Input_Reg_48s|Q_inferred_clock[32]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[31]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[31]  Input_Reg_48s|Q_inferred_clock[31]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[30]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[30]  Input_Reg_48s|Q_inferred_clock[30]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[29]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[29]  Input_Reg_48s|Q_inferred_clock[29]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[28]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[28]  Input_Reg_48s|Q_inferred_clock[28]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[27]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[27]  Input_Reg_48s|Q_inferred_clock[27]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[26]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[26]  Input_Reg_48s|Q_inferred_clock[26]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[25]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[25]  Input_Reg_48s|Q_inferred_clock[25]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[24]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[24]  Input_Reg_48s|Q_inferred_clock[24]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[23]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[23]  Input_Reg_48s|Q_inferred_clock[23]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[22]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[22]  Input_Reg_48s|Q_inferred_clock[22]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[21]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[21]  Input_Reg_48s|Q_inferred_clock[21]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[20]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[20]  Input_Reg_48s|Q_inferred_clock[20]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[19]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[19]  Input_Reg_48s|Q_inferred_clock[19]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[18]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[18]  Input_Reg_48s|Q_inferred_clock[18]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[17]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[17]  Input_Reg_48s|Q_inferred_clock[17]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[16]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[16]  Input_Reg_48s|Q_inferred_clock[16]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[15]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[15]  Input_Reg_48s|Q_inferred_clock[15]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[14]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[14]  Input_Reg_48s|Q_inferred_clock[14]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[13]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[13]  Input_Reg_48s|Q_inferred_clock[13]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[12]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[12]  Input_Reg_48s|Q_inferred_clock[12]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[11]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[11]  Input_Reg_48s|Q_inferred_clock[11]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[10]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[10]  Input_Reg_48s|Q_inferred_clock[10]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[9]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[9]   Input_Reg_48s|Q_inferred_clock[9]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[8]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[8]   Input_Reg_48s|Q_inferred_clock[8]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[7]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[7]   Input_Reg_48s|Q_inferred_clock[7]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[6]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[6]   Input_Reg_48s|Q_inferred_clock[6]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[5]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[5]   Input_Reg_48s|Q_inferred_clock[5]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[4]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[4]   Input_Reg_48s|Q_inferred_clock[4]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[3]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[3]   Input_Reg_48s|Q_inferred_clock[3]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[2]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[2]   Input_Reg_48s|Q_inferred_clock[2]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[1]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[1]   Input_Reg_48s|Q_inferred_clock[1]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[0]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[0]   Input_Reg_48s|Q_inferred_clock[0]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
===================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: ComTrans|Write_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                    Starting                                                            Arrival            
Instance            Reference                         Type        Pin     Net           Time        Slack  
                    Clock                                                                                  
-----------------------------------------------------------------------------------------------------------
TDC.CG.Cf.Q[8]      ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[8]       1.145       996.568
TDC.CG.Cf.Q[9]      ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[9]       1.145       996.568
TDC.CG.Cf.Q[20]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[20]      1.145       996.568
TDC.CG.Cf.Q[21]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[21]      1.145       996.568
TDC.CG.Cf.Q[16]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[16]      1.069       996.645
TDC.CG.Cf.Q[17]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[17]      1.069       996.645
TDC.CG.Cf.Q[28]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[28]      1.069       996.645
TDC.CG.Cf.Q[29]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[29]      1.069       996.645
TDC.Cf4.Q[31]       ComTrans|Write_inferred_clock     FD1P3BX     Q       CFig2[31]     2.360       997.191
TDC.CG.Cf.Q[10]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[10]      1.145       997.659
===========================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                     Starting                                                               Required            
Instance                             Reference                         Type        Pin        Net           Time         Slack  
                                     Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------
TDC.CG.P0Clk.PLLInst_0               ComTrans|Write_inferred_clock     EHXPLLF     DFPAI2     DFPAI2        1000.000     996.568
TDC.CG.P1Clk.PLLInst_0               ComTrans|Write_inferred_clock     EHXPLLF     DFPAI2     DFPAI2        1000.000     996.568
TDC.CG.P0Clk.PLLInst_0               ComTrans|Write_inferred_clock     EHXPLLF     DFPAI3     DFPAI3        1000.000     996.568
TDC.CG.P1Clk.PLLInst_0               ComTrans|Write_inferred_clock     EHXPLLF     DFPAI3     DFPAI3        1000.000     996.568
TDC.DataInReg.genblk1\[0\]\.c[0]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_68423_0     999.954      997.191
TDC.DataInReg.genblk1\[1\]\.c[1]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_68424_0     999.954      997.191
TDC.DataInReg.genblk1\[2\]\.c[2]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_68425_0     999.954      997.191
TDC.DataInReg.genblk1\[3\]\.c[3]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_68426_0     999.954      997.191
TDC.DataInReg.genblk1\[4\]\.c[4]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_68427_0     999.954      997.191
TDC.DataInReg.genblk1\[5\]\.c[5]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_68428_0     999.954      997.191
================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:123159:123987:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      3.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 996.568

    Number of logic level(s):                2
    Starting point:                          TDC.CG.Cf.Q[8] / Q
    Ending point:                            TDC.CG.P0Clk.PLLInst_0 / DFPAI3
    The start point is clocked by            ComTrans|Write_inferred_clock [falling] on pin CK
    The end   point is clocked by            System [falling]

Instance / Net                         Pin        Pin               Arrival     No. of    
Name                       Type        Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
TDC.CG.Cf.Q[8]             FD1P3DX     Q          Out     1.145     1.145       -         
CFig[8]                    Net         -          -       -         -           3         
TDC.CG.P0Clk.dd_add_0      FADD2B      A0         In      0.000     1.145       -         
TDC.CG.P0Clk.dd_add_0      FADD2B      COUT       Out     1.224     2.369       -         
dfpai_add_carry            Net         -          -       -         -           1         
TDC.CG.P0Clk.dd_add_1      FADD2B      CI         In      0.000     2.369       -         
TDC.CG.P0Clk.dd_add_1      FADD2B      S1         Out     1.063     3.432       -         
DFPAI3                     Net         -          -       -         -           1         
TDC.CG.P0Clk.PLLInst_0     EHXPLLF     DFPAI3     In      0.000     3.432       -         
==========================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: Cpll0|CLKOS_inferred_clock</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                        Starting                                                      Arrival           
Instance                Reference                      Type        Pin     Net        Time        Slack 
                        Clock                                                                           
--------------------------------------------------------------------------------------------------------
TDC.Tdc.fb47.CIn[0]     Cpll0|CLKOS_inferred_clock     FD1S3AX     Q       CIn[0]     1.145       -0.917
TDC.Tdc.fb31.CIn[0]     Cpll0|CLKOS_inferred_clock     FD1S3AX     Q       CIn[0]     1.145       -0.917
TDC.Tdc.fb36.CIn[0]     Cpll0|CLKOS_inferred_clock     FD1S3AX     Q       CIn[0]     1.145       -0.917
TDC.Tdc.fb9.CIn[0]      Cpll0|CLKOS_inferred_clock     FD1S3AX     Q       CIn[0]     1.145       -0.917
TDC.Tdc.fb14.CIn[0]     Cpll0|CLKOS_inferred_clock     FD1S3AX     Q       CIn[0]     1.145       -0.917
TDC.Tdc.fb24.CIn[0]     Cpll0|CLKOS_inferred_clock     FD1S3AX     Q       CIn[0]     1.145       -0.917
TDC.Tdc.fb29.CIn[0]     Cpll0|CLKOS_inferred_clock     FD1S3AX     Q       CIn[0]     1.145       -0.917
TDC.Tdc.fb39.CIn[0]     Cpll0|CLKOS_inferred_clock     FD1S3AX     Q       CIn[0]     1.145       -0.917
TDC.Tdc.fb44.CIn[0]     Cpll0|CLKOS_inferred_clock     FD1S3AX     Q       CIn[0]     1.145       -0.917
TDC.Tdc.fb28.CIn[0]     Cpll0|CLKOS_inferred_clock     FD1S3AX     Q       CIn[0]     1.145       -0.917
========================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                        Starting                                                           Required           
Instance                Reference                      Type        Pin     Net             Time         Slack 
                        Clock                                                                                 
--------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb2.CIn[2]      Cpll0|CLKOS_inferred_clock     FD1S3AX     D       CIn_39[2]       0.632        -0.917
TDC.Tdc.fb47.CIn[2]     Cpll0|CLKOS_inferred_clock     FD1S3AX     D       CIn_1074[2]     0.632        -0.917
TDC.Tdc.fb9.CIn[2]      Cpll0|CLKOS_inferred_clock     FD1S3AX     D       CIn_200[2]      0.632        -0.917
TDC.Tdc.fb39.CIn[2]     Cpll0|CLKOS_inferred_clock     FD1S3AX     D       CIn_890[2]      0.632        -0.917
TDC.Tdc.fb16.CIn[2]     Cpll0|CLKOS_inferred_clock     FD1S3AX     D       CIn_361[2]      0.632        -0.917
TDC.Tdc.fb46.CIn[2]     Cpll0|CLKOS_inferred_clock     FD1S3AX     D       CIn_1051[2]     0.632        -0.917
TDC.Tdc.fb4.CIn[2]      Cpll0|CLKOS_inferred_clock     FD1S3AX     D       CIn_85[2]       0.632        -0.917
TDC.Tdc.fb38.CIn[2]     Cpll0|CLKOS_inferred_clock     FD1S3AX     D       CIn_867[2]      0.632        -0.917
TDC.Tdc.fb11.CIn[2]     Cpll0|CLKOS_inferred_clock     FD1S3AX     D       CIn_246[2]      0.632        -0.917
TDC.Tdc.fb45.CIn[2]     Cpll0|CLKOS_inferred_clock     FD1S3AX     D       CIn_1028[2]     0.632        -0.917
==============================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:128770:129328:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      0.678
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.632

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.917

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb47.CIn[0] / Q
    Ending point:                            TDC.Tdc.fb47.CIn[2] / D
    The start point is clocked by            Cpll0|CLKOS_inferred_clock [falling] on pin CK
    The end   point is clocked by            Cpll0|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
TDC.Tdc.fb47.CIn[0]          FD1S3AX      Q        Out     1.145     1.145       -         
CIn[0]                       Net          -        -       -         -           3         
TDC.Tdc.fb47.CIn_1074[2]     ORCALUT4     A        In      0.000     1.145       -         
TDC.Tdc.fb47.CIn_1074[2]     ORCALUT4     Z        Out     0.403     1.549       -         
CIn_1074[2]                  Net          -        -       -         -           1         
TDC.Tdc.fb47.CIn[2]          FD1S3AX      D        In      0.000     1.549       -         
===========================================================================================


Path information for path number 2: 
      Requested Period:                      0.678
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.632

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.917

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb31.CIn[0] / Q
    Ending point:                            TDC.Tdc.fb31.CIn[2] / D
    The start point is clocked by            Cpll0|CLKOS_inferred_clock [falling] on pin CK
    The end   point is clocked by            Cpll0|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
TDC.Tdc.fb31.CIn[0]         FD1S3AX      Q        Out     1.145     1.145       -         
CIn[0]                      Net          -        -       -         -           3         
TDC.Tdc.fb31.CIn_706[2]     ORCALUT4     A        In      0.000     1.145       -         
TDC.Tdc.fb31.CIn_706[2]     ORCALUT4     Z        Out     0.403     1.549       -         
CIn_706[2]                  Net          -        -       -         -           1         
TDC.Tdc.fb31.CIn[2]         FD1S3AX      D        In      0.000     1.549       -         
==========================================================================================


Path information for path number 3: 
      Requested Period:                      0.678
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.632

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.917

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb36.CIn[0] / Q
    Ending point:                            TDC.Tdc.fb36.CIn[2] / D
    The start point is clocked by            Cpll0|CLKOS_inferred_clock [falling] on pin CK
    The end   point is clocked by            Cpll0|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
TDC.Tdc.fb36.CIn[0]         FD1S3AX      Q        Out     1.145     1.145       -         
CIn[0]                      Net          -        -       -         -           3         
TDC.Tdc.fb36.CIn_821[2]     ORCALUT4     A        In      0.000     1.145       -         
TDC.Tdc.fb36.CIn_821[2]     ORCALUT4     Z        Out     0.403     1.549       -         
CIn_821[2]                  Net          -        -       -         -           1         
TDC.Tdc.fb36.CIn[2]         FD1S3AX      D        In      0.000     1.549       -         
==========================================================================================


Path information for path number 4: 
      Requested Period:                      0.678
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.632

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.917

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb9.CIn[0] / Q
    Ending point:                            TDC.Tdc.fb9.CIn[2] / D
    The start point is clocked by            Cpll0|CLKOS_inferred_clock [falling] on pin CK
    The end   point is clocked by            Cpll0|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
TDC.Tdc.fb9.CIn[0]         FD1S3AX      Q        Out     1.145     1.145       -         
CIn[0]                     Net          -        -       -         -           3         
TDC.Tdc.fb9.CIn_200[2]     ORCALUT4     A        In      0.000     1.145       -         
TDC.Tdc.fb9.CIn_200[2]     ORCALUT4     Z        Out     0.403     1.549       -         
CIn_200[2]                 Net          -        -       -         -           1         
TDC.Tdc.fb9.CIn[2]         FD1S3AX      D        In      0.000     1.549       -         
=========================================================================================


Path information for path number 5: 
      Requested Period:                      0.678
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.632

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.917

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb14.CIn[0] / Q
    Ending point:                            TDC.Tdc.fb14.CIn[2] / D
    The start point is clocked by            Cpll0|CLKOS_inferred_clock [falling] on pin CK
    The end   point is clocked by            Cpll0|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
TDC.Tdc.fb14.CIn[0]         FD1S3AX      Q        Out     1.145     1.145       -         
CIn[0]                      Net          -        -       -         -           3         
TDC.Tdc.fb14.CIn_315[2]     ORCALUT4     A        In      0.000     1.145       -         
TDC.Tdc.fb14.CIn_315[2]     ORCALUT4     Z        Out     0.403     1.549       -         
CIn_315[2]                  Net          -        -       -         -           1         
TDC.Tdc.fb14.CIn[2]         FD1S3AX      D        In      0.000     1.549       -         
==========================================================================================




====================================
<a name=clockReport21></a>Detailed Report for Clock: Cpll1|CLKOS_inferred_clock</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                        Starting                                                      Arrival           
Instance                Reference                      Type        Pin     Net        Time        Slack 
                        Clock                                                                           
--------------------------------------------------------------------------------------------------------
TDC.Tdc.fb47.CIn[1]     Cpll1|CLKOS_inferred_clock     FD1S3AX     Q       CIn[1]     1.145       -0.917
TDC.Tdc.fb31.CIn[1]     Cpll1|CLKOS_inferred_clock     FD1S3AX     Q       CIn[1]     1.145       -0.917
TDC.Tdc.fb36.CIn[1]     Cpll1|CLKOS_inferred_clock     FD1S3AX     Q       CIn[1]     1.145       -0.917
TDC.Tdc.fb9.CIn[1]      Cpll1|CLKOS_inferred_clock     FD1S3AX     Q       CIn[1]     1.145       -0.917
TDC.Tdc.fb14.CIn[1]     Cpll1|CLKOS_inferred_clock     FD1S3AX     Q       CIn[1]     1.145       -0.917
TDC.Tdc.fb24.CIn[1]     Cpll1|CLKOS_inferred_clock     FD1S3AX     Q       CIn[1]     1.145       -0.917
TDC.Tdc.fb29.CIn[1]     Cpll1|CLKOS_inferred_clock     FD1S3AX     Q       CIn[1]     1.145       -0.917
TDC.Tdc.fb39.CIn[1]     Cpll1|CLKOS_inferred_clock     FD1S3AX     Q       CIn[1]     1.145       -0.917
TDC.Tdc.fb44.CIn[1]     Cpll1|CLKOS_inferred_clock     FD1S3AX     Q       CIn[1]     1.145       -0.917
TDC.Tdc.fb28.CIn[1]     Cpll1|CLKOS_inferred_clock     FD1S3AX     Q       CIn[1]     1.145       -0.917
========================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                        Starting                                                           Required           
Instance                Reference                      Type        Pin     Net             Time         Slack 
                        Clock                                                                                 
--------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb0.CIn[3]      Cpll1|CLKOS_inferred_clock     FD1S3AX     D       CIn_20[3]       0.632        -0.917
TDC.Tdc.fb47.CIn[3]     Cpll1|CLKOS_inferred_clock     FD1S3AX     D       CIn_1078[3]     0.632        -0.917
TDC.Tdc.fb38.CIn[3]     Cpll1|CLKOS_inferred_clock     FD1S3AX     D       CIn_871[3]      0.632        -0.917
TDC.Tdc.fb20.CIn[3]     Cpll1|CLKOS_inferred_clock     FD1S3AX     D       CIn_457[3]      0.632        -0.917
TDC.Tdc.fb11.CIn[3]     Cpll1|CLKOS_inferred_clock     FD1S3AX     D       CIn_250[3]      0.632        -0.917
TDC.Tdc.fb2.CIn[3]      Cpll1|CLKOS_inferred_clock     FD1S3AX     D       CIn_43[3]       0.632        -0.917
TDC.Tdc.fb40.CIn[3]     Cpll1|CLKOS_inferred_clock     FD1S3AX     D       CIn_917[3]      0.632        -0.917
TDC.Tdc.fb31.CIn[3]     Cpll1|CLKOS_inferred_clock     FD1S3AX     D       CIn_710[3]      0.632        -0.917
TDC.Tdc.fb13.CIn[3]     Cpll1|CLKOS_inferred_clock     FD1S3AX     D       CIn_296[3]      0.632        -0.917
TDC.Tdc.fb4.CIn[3]      Cpll1|CLKOS_inferred_clock     FD1S3AX     D       CIn_89[3]       0.632        -0.917
==============================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:140988:141546:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      0.678
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.632

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.917

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb47.CIn[1] / Q
    Ending point:                            TDC.Tdc.fb47.CIn[3] / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
TDC.Tdc.fb47.CIn[1]          FD1S3AX      Q        Out     1.145     1.145       -         
CIn[1]                       Net          -        -       -         -           3         
TDC.Tdc.fb47.CIn_1078[3]     ORCALUT4     A        In      0.000     1.145       -         
TDC.Tdc.fb47.CIn_1078[3]     ORCALUT4     Z        Out     0.403     1.549       -         
CIn_1078[3]                  Net          -        -       -         -           1         
TDC.Tdc.fb47.CIn[3]          FD1S3AX      D        In      0.000     1.549       -         
===========================================================================================


Path information for path number 2: 
      Requested Period:                      0.678
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.632

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.917

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb31.CIn[1] / Q
    Ending point:                            TDC.Tdc.fb31.CIn[3] / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
TDC.Tdc.fb31.CIn[1]         FD1S3AX      Q        Out     1.145     1.145       -         
CIn[1]                      Net          -        -       -         -           3         
TDC.Tdc.fb31.CIn_710[3]     ORCALUT4     A        In      0.000     1.145       -         
TDC.Tdc.fb31.CIn_710[3]     ORCALUT4     Z        Out     0.403     1.549       -         
CIn_710[3]                  Net          -        -       -         -           1         
TDC.Tdc.fb31.CIn[3]         FD1S3AX      D        In      0.000     1.549       -         
==========================================================================================


Path information for path number 3: 
      Requested Period:                      0.678
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.632

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.917

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb36.CIn[1] / Q
    Ending point:                            TDC.Tdc.fb36.CIn[3] / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
TDC.Tdc.fb36.CIn[1]         FD1S3AX      Q        Out     1.145     1.145       -         
CIn[1]                      Net          -        -       -         -           3         
TDC.Tdc.fb36.CIn_825[3]     ORCALUT4     A        In      0.000     1.145       -         
TDC.Tdc.fb36.CIn_825[3]     ORCALUT4     Z        Out     0.403     1.549       -         
CIn_825[3]                  Net          -        -       -         -           1         
TDC.Tdc.fb36.CIn[3]         FD1S3AX      D        In      0.000     1.549       -         
==========================================================================================


Path information for path number 4: 
      Requested Period:                      0.678
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.632

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.917

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb9.CIn[1] / Q
    Ending point:                            TDC.Tdc.fb9.CIn[3] / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
TDC.Tdc.fb9.CIn[1]         FD1S3AX      Q        Out     1.145     1.145       -         
CIn[1]                     Net          -        -       -         -           3         
TDC.Tdc.fb9.CIn_204[3]     ORCALUT4     A        In      0.000     1.145       -         
TDC.Tdc.fb9.CIn_204[3]     ORCALUT4     Z        Out     0.403     1.549       -         
CIn_204[3]                 Net          -        -       -         -           1         
TDC.Tdc.fb9.CIn[3]         FD1S3AX      D        In      0.000     1.549       -         
=========================================================================================


Path information for path number 5: 
      Requested Period:                      0.678
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.632

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.917

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb14.CIn[1] / Q
    Ending point:                            TDC.Tdc.fb14.CIn[3] / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
TDC.Tdc.fb14.CIn[1]         FD1S3AX      Q        Out     1.145     1.145       -         
CIn[1]                      Net          -        -       -         -           3         
TDC.Tdc.fb14.CIn_319[3]     ORCALUT4     A        In      0.000     1.145       -         
TDC.Tdc.fb14.CIn_319[3]     ORCALUT4     Z        Out     0.403     1.549       -         
CIn_319[3]                  Net          -        -       -         -           1         
TDC.Tdc.fb14.CIn[3]         FD1S3AX      D        In      0.000     1.549       -         
==========================================================================================




====================================
<a name=clockReport25></a>Detailed Report for Clock: Cpll2|CLKOS_inferred_clock</a>
====================================



<a name=startingSlack26></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                             Arrival           
Instance              Reference                      Type        Pin     Net               Time        Slack 
                      Clock                                                                                  
-------------------------------------------------------------------------------------------------------------
FEC.State_fast[0]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       State_fast[0]     1.145       -0.694
FEC.State_fast[2]     Cpll2|CLKOS_inferred_clock     FD1P3AX     Q       State_fast[2]     1.145       -0.694
FEC.State_fast[1]     Cpll2|CLKOS_inferred_clock     FD1P3AX     Q       State_fast[1]     1.069       -0.617
Blink.count[0]        Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[0]          0.982       -0.172
Blink.count[1]        Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[1]          0.982       -0.122
Blink.count[2]        Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[2]          0.982       -0.122
Blink.count[3]        Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[3]          0.982       -0.072
Blink.count[4]        Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[4]          0.982       -0.072
Blink.count[5]        Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[5]          0.982       -0.022
Blink.count[6]        Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[6]          0.982       -0.022
=============================================================================================================


<a name=endingSlack27></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                               Required           
Instance              Reference                      Type        Pin     Net                 Time         Slack 
                      Clock                                                                                     
----------------------------------------------------------------------------------------------------------------
FEC.State[0]          Cpll2|CLKOS_inferred_clock     FD1S3AX     D       State_0[0]          3.885        -0.694
FEC.State_fast[0]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       State_fast_0[0]     3.885        -0.694
Blink.count[31]       Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[31]         3.846        -0.172
Blink.count[29]       Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[29]         3.846        -0.122
Blink.count[30]       Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[30]         3.846        -0.122
Blink.count[27]       Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[27]         3.846        -0.072
Blink.count[28]       Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[28]         3.846        -0.072
Blink.count[25]       Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[25]         3.846        -0.022
Blink.count[26]       Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[26]         3.846        -0.022
Blink.count[23]       Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[23]         3.846        0.028 
================================================================================================================



<a name=worstPaths28></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:153307:154732:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      3.931
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.885

    - Propagation time:                      4.578
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.694

    Number of logic level(s):                4
    Starting point:                          FEC.State_fast[0] / Q
    Ending point:                            FEC.State[0] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
FEC.State_fast[0]              FD1S3AX      Q        Out     1.145     1.145       -         
State_fast[0]                  Net          -        -       -         -           3         
FEC.State_fast_RNICN861[1]     ORCALUT4     A        In      0.000     1.145       -         
FEC.State_fast_RNICN861[1]     ORCALUT4     Z        Out     0.923     2.069       -         
un1_State_1_sqmuxa_i_0_1_0     Net          -        -       -         -           1         
FEC.State_fast_RNI0FS12[0]     ORCALUT4     C        In      0.000     2.069       -         
FEC.State_fast_RNI0FS12[0]     ORCALUT4     Z        Out     0.923     2.992       -         
g0_0_0_0_1                     Net          -        -       -         -           1         
FEC.State_RNI84EV2[1]          ORCALUT4     B        In      0.000     2.992       -         
FEC.State_RNI84EV2[1]          ORCALUT4     Z        Out     1.183     4.175       -         
N_12                           Net          -        -       -         -           6         
FEC.State_0[0]                 ORCALUT4     B        In      0.000     4.175       -         
FEC.State_0[0]                 ORCALUT4     Z        Out     0.403     4.578       -         
State_0[0]                     Net          -        -       -         -           1         
FEC.State[0]                   FD1S3AX      D        In      0.000     4.578       -         
=============================================================================================


Path information for path number 2: 
      Requested Period:                      3.931
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.885

    - Propagation time:                      4.578
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.694

    Number of logic level(s):                4
    Starting point:                          FEC.State_fast[2] / Q
    Ending point:                            FEC.State[0] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
FEC.State_fast[2]              FD1P3AX      Q        Out     1.145     1.145       -         
State_fast[2]                  Net          -        -       -         -           3         
FEC.State_fast_RNICN861[1]     ORCALUT4     C        In      0.000     1.145       -         
FEC.State_fast_RNICN861[1]     ORCALUT4     Z        Out     0.923     2.069       -         
un1_State_1_sqmuxa_i_0_1_0     Net          -        -       -         -           1         
FEC.State_fast_RNI0FS12[0]     ORCALUT4     C        In      0.000     2.069       -         
FEC.State_fast_RNI0FS12[0]     ORCALUT4     Z        Out     0.923     2.992       -         
g0_0_0_0_1                     Net          -        -       -         -           1         
FEC.State_RNI84EV2[1]          ORCALUT4     B        In      0.000     2.992       -         
FEC.State_RNI84EV2[1]          ORCALUT4     Z        Out     1.183     4.175       -         
N_12                           Net          -        -       -         -           6         
FEC.State_0[0]                 ORCALUT4     B        In      0.000     4.175       -         
FEC.State_0[0]                 ORCALUT4     Z        Out     0.403     4.578       -         
State_0[0]                     Net          -        -       -         -           1         
FEC.State[0]                   FD1S3AX      D        In      0.000     4.578       -         
=============================================================================================


Path information for path number 3: 
      Requested Period:                      3.931
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.885

    - Propagation time:                      4.578
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.694

    Number of logic level(s):                4
    Starting point:                          FEC.State_fast[0] / Q
    Ending point:                            FEC.State_fast[0] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
FEC.State_fast[0]              FD1S3AX      Q        Out     1.145     1.145       -         
State_fast[0]                  Net          -        -       -         -           3         
FEC.State_fast_RNICN861[1]     ORCALUT4     A        In      0.000     1.145       -         
FEC.State_fast_RNICN861[1]     ORCALUT4     Z        Out     0.923     2.069       -         
un1_State_1_sqmuxa_i_0_1_0     Net          -        -       -         -           1         
FEC.State_fast_RNI0FS12[0]     ORCALUT4     C        In      0.000     2.069       -         
FEC.State_fast_RNI0FS12[0]     ORCALUT4     Z        Out     0.923     2.992       -         
g0_0_0_0_1                     Net          -        -       -         -           1         
FEC.State_RNI84EV2[1]          ORCALUT4     B        In      0.000     2.992       -         
FEC.State_RNI84EV2[1]          ORCALUT4     Z        Out     1.183     4.175       -         
N_12                           Net          -        -       -         -           6         
FEC.State_fast_0[0]            ORCALUT4     B        In      0.000     4.175       -         
FEC.State_fast_0[0]            ORCALUT4     Z        Out     0.403     4.578       -         
State_fast_0[0]                Net          -        -       -         -           1         
FEC.State_fast[0]              FD1S3AX      D        In      0.000     4.578       -         
=============================================================================================


Path information for path number 4: 
      Requested Period:                      3.931
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.885

    - Propagation time:                      4.578
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.694

    Number of logic level(s):                4
    Starting point:                          FEC.State_fast[2] / Q
    Ending point:                            FEC.State_fast[0] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
FEC.State_fast[2]              FD1P3AX      Q        Out     1.145     1.145       -         
State_fast[2]                  Net          -        -       -         -           3         
FEC.State_fast_RNICN861[1]     ORCALUT4     C        In      0.000     1.145       -         
FEC.State_fast_RNICN861[1]     ORCALUT4     Z        Out     0.923     2.069       -         
un1_State_1_sqmuxa_i_0_1_0     Net          -        -       -         -           1         
FEC.State_fast_RNI0FS12[0]     ORCALUT4     C        In      0.000     2.069       -         
FEC.State_fast_RNI0FS12[0]     ORCALUT4     Z        Out     0.923     2.992       -         
g0_0_0_0_1                     Net          -        -       -         -           1         
FEC.State_RNI84EV2[1]          ORCALUT4     B        In      0.000     2.992       -         
FEC.State_RNI84EV2[1]          ORCALUT4     Z        Out     1.183     4.175       -         
N_12                           Net          -        -       -         -           6         
FEC.State_fast_0[0]            ORCALUT4     B        In      0.000     4.175       -         
FEC.State_fast_0[0]            ORCALUT4     Z        Out     0.403     4.578       -         
State_fast_0[0]                Net          -        -       -         -           1         
FEC.State_fast[0]              FD1S3AX      D        In      0.000     4.578       -         
=============================================================================================


Path information for path number 5: 
      Requested Period:                      3.931
    - Setup time:                            0.377
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.554

    - Propagation time:                      4.175
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.621

    Number of logic level(s):                3
    Starting point:                          FEC.State_fast[0] / Q
    Ending point:                            FEC.State[2] / SP
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
FEC.State_fast[0]              FD1S3AX      Q        Out     1.145     1.145       -         
State_fast[0]                  Net          -        -       -         -           3         
FEC.State_fast_RNICN861[1]     ORCALUT4     A        In      0.000     1.145       -         
FEC.State_fast_RNICN861[1]     ORCALUT4     Z        Out     0.923     2.069       -         
un1_State_1_sqmuxa_i_0_1_0     Net          -        -       -         -           1         
FEC.State_fast_RNI0FS12[0]     ORCALUT4     C        In      0.000     2.069       -         
FEC.State_fast_RNI0FS12[0]     ORCALUT4     Z        Out     0.923     2.992       -         
g0_0_0_0_1                     Net          -        -       -         -           1         
FEC.State_RNI84EV2[1]          ORCALUT4     B        In      0.000     2.992       -         
FEC.State_RNI84EV2[1]          ORCALUT4     Z        Out     1.183     4.175       -         
N_12                           Net          -        -       -         -           6         
FEC.State[2]                   FD1P3AX      SP       In      0.000     4.175       -         
=============================================================================================




====================================
<a name=clockReport29></a>Detailed Report for Clock: Cpll|CLKOP_inferred_clock</a>
====================================



<a name=startingSlack30></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                         Arrival           
Instance              Reference                     Type        Pin     Net            Time        Slack 
                      Clock                                                                              
---------------------------------------------------------------------------------------------------------
TDC.CT.rw             Cpll|CLKOP_inferred_clock     FD1S3AX     Q       rw             5.758       6.333 
TDC.CT.Address[0]     Cpll|CLKOP_inferred_clock     FD1S3AX     Q       Address[0]     3.262       8.742 
TDC.CT.Address[3]     Cpll|CLKOP_inferred_clock     FD1S3AX     Q       Address[3]     2.072       9.933 
TDC.CT.Address[1]     Cpll|CLKOP_inferred_clock     FD1S3AX     Q       Address[1]     2.053       9.952 
TDC.CT.Address[2]     Cpll|CLKOP_inferred_clock     FD1S3AX     Q       Address[2]     2.053       10.038
TDC.CT.Address[5]     Cpll|CLKOP_inferred_clock     FD1S3AX     Q       Address[5]     1.592       10.413
TDC.CT.Address[6]     Cpll|CLKOP_inferred_clock     FD1S3AX     Q       Address[6]     1.592       10.413
TDC.CT.Address[4]     Cpll|CLKOP_inferred_clock     FD1S3AX     Q       Address[4]     1.432       10.572
TDC.CT.Address[7]     Cpll|CLKOP_inferred_clock     FD1S3AX     Q       Address[7]     1.405       10.600
TDC.ts.RenBlk         Cpll|CLKOP_inferred_clock     FD1S3AX     Q       RenBlk         1.069       11.022
=========================================================================================================


<a name=endingSlack31></a>Ending Points with Worst Slack</a>
******************************

                          Starting                                                          Required           
Instance                  Reference                     Type        Pin     Net             Time         Slack 
                          Clock                                                                                
---------------------------------------------------------------------------------------------------------------
TDC.ts.Ren                Cpll|CLKOP_inferred_clock     FD1S3IX     D       Renc            13.417       6.333 
TDC.Tdc.fb0.LA.Ren        Cpll|CLKOP_inferred_clock     FD1S3IX     D       Renc            13.417       6.333 
TDC.CT.rdata[2]           Cpll|CLKOP_inferred_clock     FD1S3AX     D       RData0[2]       26.843       10.629
TDC.CT.rdata[13]          Cpll|CLKOP_inferred_clock     FD1S3AX     D       RData0[13]      26.843       11.277
TDC.Tdc.fb0.LA.RenBlk     Cpll|CLKOP_inferred_clock     FD1S3AX     D       RenBlk4         13.418       11.946
TDC.ts.RenBlk             Cpll|CLKOP_inferred_clock     FD1S3AX     D       RenBlk4         13.418       11.946
TDC.CT.rdata[26]          Cpll|CLKOP_inferred_clock     FD1S3AX     D       RData0[26]      26.843       11.998
FEC.ComOut.RDaLtch.d0     Cpll|CLKOP_inferred_clock     FD1P3AY     D       c[0]            13.379       12.155
FEC.ComOut.RDaLtch.d1     Cpll|CLKOP_inferred_clock     FD1P3AY     D       un1_ca_2[0]     13.379       12.155
FEC.ComOut.RDaLtch.d2     Cpll|CLKOP_inferred_clock     FD1P3AY     D       un1_ca_3[0]     13.379       12.155
===============================================================================================================



<a name=worstPaths32></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:169646:170474:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      13.464
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.417

    - Propagation time:                      7.085
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.333

    Number of logic level(s):                2
    Starting point:                          TDC.CT.rw / Q
    Ending point:                            TDC.Tdc.fb0.LA.Ren / D
    The start point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
TDC.CT.rw                   FD1S3AX      Q        Out     5.758     5.758       -         
rw                          Net          -        -       -         -           274       
TDC.Tdc.fb0.LA.Renc_2_0     ORCALUT4     C        In      0.000     5.758       -         
TDC.Tdc.fb0.LA.Renc_2_0     ORCALUT4     Z        Out     0.923     6.682       -         
Renc_2_0                    Net          -        -       -         -           1         
TDC.Tdc.fb0.LA.Renc         ORCALUT4     C        In      0.000     6.682       -         
TDC.Tdc.fb0.LA.Renc         ORCALUT4     Z        Out     0.403     7.085       -         
Renc                        Net          -        -       -         -           1         
TDC.Tdc.fb0.LA.Ren          FD1S3IX      D        In      0.000     7.085       -         
==========================================================================================




====================================
<a name=clockReport33></a>Detailed Report for Clock: DeBounce_0|Q_derived_clock</a>
====================================



<a name=startingSlack34></a>Starting Points with Worst Slack</a>
********************************

                       Starting                                                       Arrival           
Instance               Reference                      Type        Pin     Net         Time        Slack 
                       Clock                                                                            
--------------------------------------------------------------------------------------------------------
FEC.shft42.Pos.d1      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[0]     1.069       25.774
FEC.shft42.Pos.d2      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[1]     1.069       25.774
FEC.shft42.Pos.d3      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[2]     1.069       25.774
FEC.shft42.Pos.d4      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[3]     1.069       25.774
FEC.shft42.Pos.d5      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[4]     1.069       25.774
FEC.shft42.Pos.d6      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[5]     1.069       25.774
FEC.shft42.Pos.d7      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[6]     1.069       25.774
FEC.shft42.Pos.d8      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[7]     1.069       25.774
FEC.shft42.Pos.d9      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[8]     1.069       25.774
FEC.shft42.Pos.d10     DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[9]     1.069       25.774
========================================================================================================


<a name=endingSlack35></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                       Required           
Instance              Reference                      Type        Pin     Net         Time         Slack 
                      Clock                                                                             
--------------------------------------------------------------------------------------------------------
TDC.CT.Address[0]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[0]     26.843       25.774
TDC.CT.Address[1]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[1]     26.843       25.774
TDC.CT.Address[2]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[2]     26.843       25.774
TDC.CT.Address[3]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[3]     26.843       25.774
TDC.CT.Address[4]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[4]     26.843       25.774
TDC.CT.Address[5]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[5]     26.843       25.774
TDC.CT.Address[6]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[6]     26.843       25.774
TDC.CT.DataOut[0]     DeBounce_0|Q_derived_clock     FD1S3AX     D       data[0]     26.843       25.774
TDC.CT.DataOut[1]     DeBounce_0|Q_derived_clock     FD1S3AX     D       data[1]     26.843       25.774
TDC.CT.DataOut[2]     DeBounce_0|Q_derived_clock     FD1S3AX     D       data[2]     26.843       25.774
========================================================================================================



<a name=worstPaths36></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:175139:175394:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      26.927
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         26.843

    - Propagation time:                      1.069
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 25.774

    Number of logic level(s):                0
    Starting point:                          FEC.shft42.Pos.d1 / Q
    Ending point:                            TDC.CT.DataOut[0] / D
    The start point is clocked by            DeBounce_0|Q_derived_clock [rising] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
FEC.shft42.Pos.d1     FD1P3AY     Q        Out     1.069     1.069       -         
data[0]               Net         -        -       -         -           2         
TDC.CT.DataOut[0]     FD1S3AX     D        In      0.000     1.069       -         
===================================================================================




====================================
<a name=clockReport37></a>Detailed Report for Clock: DeBounce_1|Q_derived_clock</a>
====================================



<a name=startingSlack38></a>Starting Points with Worst Slack</a>
********************************

                          Starting                                                     Arrival           
Instance                  Reference                      Type        Pin     Net       Time        Slack 
                          Clock                                                                          
---------------------------------------------------------------------------------------------------------
FEC.findstart.StartFF     DeBounce_1|Q_derived_clock     FD1P3DX     Q       start     2.187       10.900
=========================================================================================================


<a name=endingSlack39></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                     Required           
Instance              Reference                      Type        Pin     Net       Time         Slack 
                      Clock                                                                           
------------------------------------------------------------------------------------------------------
FEC.shft42.Pos.d0     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     13.086       10.900
FEC.shft42.Pos.d1     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     13.086       10.900
FEC.shft42.Pos.d2     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     13.086       10.900
FEC.shft42.Pos.d3     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     13.086       10.900
FEC.shft42.Pos.d4     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     13.086       10.900
FEC.shft42.Pos.d5     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     13.086       10.900
FEC.shft42.Pos.d6     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     13.086       10.900
FEC.shft42.Pos.d7     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     13.086       10.900
FEC.shft42.Pos.d8     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     13.086       10.900
FEC.shft42.Pos.d9     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start     13.086       10.900
======================================================================================================



<a name=worstPaths40></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:179093:179360:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      13.464
    - Setup time:                            0.377
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.086

    - Propagation time:                      2.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.900

    Number of logic level(s):                0
    Starting point:                          FEC.findstart.StartFF / Q
    Ending point:                            FEC.shft42.Pos.d0 / SP
    The start point is clocked by            DeBounce_1|Q_derived_clock [falling] on pin CK
    The end   point is clocked by            DeBounce_0|Q_derived_clock [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
FEC.findstart.StartFF     FD1P3DX     Q        Out     2.187     2.187       -         
start                     Net         -        -       -         -           88        
FEC.shft42.Pos.d0         FD1P3AY     SP       In      0.000     2.187       -         
=======================================================================================




====================================
<a name=clockReport41></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[0]</a>
====================================



<a name=startingSlack42></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb0.vd1a     Input_Reg_48s|Q_inferred_clock[0]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb0.vd2a     Input_Reg_48s|Q_inferred_clock[0]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack43></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb0.vd1a     Input_Reg_48s|Q_inferred_clock[0]     FD1S3DX     D       N_68584_0     1.244        -0.228
TDC.Tdc.fb0.vd2a     Input_Reg_48s|Q_inferred_clock[0]     FD1S3DX     D       N_68583_0     1.244        -0.228
================================================================================================================



<a name=worstPaths44></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:182420:182942:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb0.vd1a / Q
    Ending point:                            TDC.Tdc.fb0.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[0] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[0] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb0.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb0.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb0.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_68584_0              Net          -        -       -         -           1         
TDC.Tdc.fb0.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb0.vd2a / Q
    Ending point:                            TDC.Tdc.fb0.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[0] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[0] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb0.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb0.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb0.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_68583_0              Net          -        -       -         -           1         
TDC.Tdc.fb0.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport45></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[1]</a>
====================================



<a name=startingSlack46></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb1.vd1a     Input_Reg_48s|Q_inferred_clock[1]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb1.vd2a     Input_Reg_48s|Q_inferred_clock[1]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack47></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb1.vd1a     Input_Reg_48s|Q_inferred_clock[1]     FD1S3DX     D       N_68714_0     1.244        -0.228
TDC.Tdc.fb1.vd2a     Input_Reg_48s|Q_inferred_clock[1]     FD1S3DX     D       N_68713_0     1.244        -0.228
================================================================================================================



<a name=worstPaths48></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:187679:188201:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb1.vd1a / Q
    Ending point:                            TDC.Tdc.fb1.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[1] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[1] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb1.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb1.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb1.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_68714_0              Net          -        -       -         -           1         
TDC.Tdc.fb1.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb1.vd2a / Q
    Ending point:                            TDC.Tdc.fb1.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[1] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[1] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb1.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb1.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb1.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_68713_0              Net          -        -       -         -           1         
TDC.Tdc.fb1.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport49></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[2]</a>
====================================



<a name=startingSlack50></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb2.vd1a     Input_Reg_48s|Q_inferred_clock[2]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb2.vd2a     Input_Reg_48s|Q_inferred_clock[2]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack51></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb2.vd1a     Input_Reg_48s|Q_inferred_clock[2]     FD1S3DX     D       N_68844_0     1.244        -0.228
TDC.Tdc.fb2.vd2a     Input_Reg_48s|Q_inferred_clock[2]     FD1S3DX     D       N_68843_0     1.244        -0.228
================================================================================================================



<a name=worstPaths52></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:192938:193460:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb2.vd1a / Q
    Ending point:                            TDC.Tdc.fb2.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[2] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[2] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb2.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb2.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb2.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_68844_0              Net          -        -       -         -           1         
TDC.Tdc.fb2.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb2.vd2a / Q
    Ending point:                            TDC.Tdc.fb2.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[2] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[2] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb2.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb2.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb2.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_68843_0              Net          -        -       -         -           1         
TDC.Tdc.fb2.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport53></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[3]</a>
====================================



<a name=startingSlack54></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb3.vd1a     Input_Reg_48s|Q_inferred_clock[3]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb3.vd2a     Input_Reg_48s|Q_inferred_clock[3]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack55></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb3.vd1a     Input_Reg_48s|Q_inferred_clock[3]     FD1S3DX     D       N_68974_0     1.244        -0.228
TDC.Tdc.fb3.vd2a     Input_Reg_48s|Q_inferred_clock[3]     FD1S3DX     D       N_68973_0     1.244        -0.228
================================================================================================================



<a name=worstPaths56></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:198197:198719:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb3.vd1a / Q
    Ending point:                            TDC.Tdc.fb3.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[3] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[3] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb3.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb3.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb3.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_68974_0              Net          -        -       -         -           1         
TDC.Tdc.fb3.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb3.vd2a / Q
    Ending point:                            TDC.Tdc.fb3.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[3] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[3] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb3.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb3.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb3.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_68973_0              Net          -        -       -         -           1         
TDC.Tdc.fb3.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport57></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[4]</a>
====================================



<a name=startingSlack58></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb4.vd1a     Input_Reg_48s|Q_inferred_clock[4]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb4.vd2a     Input_Reg_48s|Q_inferred_clock[4]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack59></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb4.vd1a     Input_Reg_48s|Q_inferred_clock[4]     FD1S3DX     D       N_69104_0     1.244        -0.228
TDC.Tdc.fb4.vd2a     Input_Reg_48s|Q_inferred_clock[4]     FD1S3DX     D       N_69103_0     1.244        -0.228
================================================================================================================



<a name=worstPaths60></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:203456:203978:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb4.vd1a / Q
    Ending point:                            TDC.Tdc.fb4.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[4] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[4] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb4.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb4.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb4.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_69104_0              Net          -        -       -         -           1         
TDC.Tdc.fb4.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb4.vd2a / Q
    Ending point:                            TDC.Tdc.fb4.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[4] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[4] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb4.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb4.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb4.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_69103_0              Net          -        -       -         -           1         
TDC.Tdc.fb4.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport61></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[5]</a>
====================================



<a name=startingSlack62></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb5.vd1a     Input_Reg_48s|Q_inferred_clock[5]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb5.vd2a     Input_Reg_48s|Q_inferred_clock[5]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack63></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb5.vd1a     Input_Reg_48s|Q_inferred_clock[5]     FD1S3DX     D       N_69234_0     1.244        -0.228
TDC.Tdc.fb5.vd2a     Input_Reg_48s|Q_inferred_clock[5]     FD1S3DX     D       N_69233_0     1.244        -0.228
================================================================================================================



<a name=worstPaths64></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:208715:209237:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb5.vd1a / Q
    Ending point:                            TDC.Tdc.fb5.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[5] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[5] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb5.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb5.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb5.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_69234_0              Net          -        -       -         -           1         
TDC.Tdc.fb5.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb5.vd2a / Q
    Ending point:                            TDC.Tdc.fb5.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[5] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[5] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb5.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb5.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb5.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_69233_0              Net          -        -       -         -           1         
TDC.Tdc.fb5.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport65></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[6]</a>
====================================



<a name=startingSlack66></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb6.vd1a     Input_Reg_48s|Q_inferred_clock[6]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb6.vd2a     Input_Reg_48s|Q_inferred_clock[6]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack67></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb6.vd1a     Input_Reg_48s|Q_inferred_clock[6]     FD1S3DX     D       N_69364_0     1.244        -0.228
TDC.Tdc.fb6.vd2a     Input_Reg_48s|Q_inferred_clock[6]     FD1S3DX     D       N_69363_0     1.244        -0.228
================================================================================================================



<a name=worstPaths68></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:213974:214496:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb6.vd1a / Q
    Ending point:                            TDC.Tdc.fb6.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[6] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[6] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb6.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb6.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb6.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_69364_0              Net          -        -       -         -           1         
TDC.Tdc.fb6.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb6.vd2a / Q
    Ending point:                            TDC.Tdc.fb6.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[6] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[6] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb6.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb6.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb6.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_69363_0              Net          -        -       -         -           1         
TDC.Tdc.fb6.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport69></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[7]</a>
====================================



<a name=startingSlack70></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb7.vd1a     Input_Reg_48s|Q_inferred_clock[7]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb7.vd2a     Input_Reg_48s|Q_inferred_clock[7]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack71></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb7.vd1a     Input_Reg_48s|Q_inferred_clock[7]     FD1S3DX     D       N_69494_0     1.244        -0.228
TDC.Tdc.fb7.vd2a     Input_Reg_48s|Q_inferred_clock[7]     FD1S3DX     D       N_69493_0     1.244        -0.228
================================================================================================================



<a name=worstPaths72></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:219233:219755:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb7.vd1a / Q
    Ending point:                            TDC.Tdc.fb7.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[7] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[7] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb7.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb7.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb7.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_69494_0              Net          -        -       -         -           1         
TDC.Tdc.fb7.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb7.vd2a / Q
    Ending point:                            TDC.Tdc.fb7.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[7] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[7] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb7.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb7.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb7.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_69493_0              Net          -        -       -         -           1         
TDC.Tdc.fb7.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport73></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[8]</a>
====================================



<a name=startingSlack74></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb8.vd1a     Input_Reg_48s|Q_inferred_clock[8]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb8.vd2a     Input_Reg_48s|Q_inferred_clock[8]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack75></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb8.vd1a     Input_Reg_48s|Q_inferred_clock[8]     FD1S3DX     D       N_69624_0     1.244        -0.228
TDC.Tdc.fb8.vd2a     Input_Reg_48s|Q_inferred_clock[8]     FD1S3DX     D       N_69623_0     1.244        -0.228
================================================================================================================



<a name=worstPaths76></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:224492:225014:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb8.vd1a / Q
    Ending point:                            TDC.Tdc.fb8.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[8] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[8] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb8.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb8.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb8.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_69624_0              Net          -        -       -         -           1         
TDC.Tdc.fb8.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb8.vd2a / Q
    Ending point:                            TDC.Tdc.fb8.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[8] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[8] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb8.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb8.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb8.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_69623_0              Net          -        -       -         -           1         
TDC.Tdc.fb8.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport77></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[9]</a>
====================================



<a name=startingSlack78></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb9.vd1a     Input_Reg_48s|Q_inferred_clock[9]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb9.vd2a     Input_Reg_48s|Q_inferred_clock[9]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack79></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb9.vd1a     Input_Reg_48s|Q_inferred_clock[9]     FD1S3DX     D       N_69754_0     1.244        -0.228
TDC.Tdc.fb9.vd2a     Input_Reg_48s|Q_inferred_clock[9]     FD1S3DX     D       N_69753_0     1.244        -0.228
================================================================================================================



<a name=worstPaths80></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:229751:230273:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb9.vd1a / Q
    Ending point:                            TDC.Tdc.fb9.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[9] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[9] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb9.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb9.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb9.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_69754_0              Net          -        -       -         -           1         
TDC.Tdc.fb9.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb9.vd2a / Q
    Ending point:                            TDC.Tdc.fb9.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[9] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[9] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb9.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb9.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb9.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_69753_0              Net          -        -       -         -           1         
TDC.Tdc.fb9.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport81></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[10]</a>
====================================



<a name=startingSlack82></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb10.vd1a     Input_Reg_48s|Q_inferred_clock[10]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb10.vd2a     Input_Reg_48s|Q_inferred_clock[10]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack83></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb10.vd1a     Input_Reg_48s|Q_inferred_clock[10]     FD1S3DX     D       N_69884_0     1.244        -0.228
TDC.Tdc.fb10.vd2a     Input_Reg_48s|Q_inferred_clock[10]     FD1S3DX     D       N_69883_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths84></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:235046:235574:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb10.vd1a / Q
    Ending point:                            TDC.Tdc.fb10.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[10] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[10] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb10.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb10.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb10.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_69884_0               Net          -        -       -         -           1         
TDC.Tdc.fb10.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb10.vd2a / Q
    Ending point:                            TDC.Tdc.fb10.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[10] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[10] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb10.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb10.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb10.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_69883_0               Net          -        -       -         -           1         
TDC.Tdc.fb10.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport85></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[11]</a>
====================================



<a name=startingSlack86></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb11.vd1a     Input_Reg_48s|Q_inferred_clock[11]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb11.vd2a     Input_Reg_48s|Q_inferred_clock[11]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack87></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb11.vd1a     Input_Reg_48s|Q_inferred_clock[11]     FD1S3DX     D       N_70014_0     1.244        -0.228
TDC.Tdc.fb11.vd2a     Input_Reg_48s|Q_inferred_clock[11]     FD1S3DX     D       N_70013_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths88></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:240362:240890:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb11.vd1a / Q
    Ending point:                            TDC.Tdc.fb11.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[11] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[11] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb11.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb11.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb11.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_70014_0               Net          -        -       -         -           1         
TDC.Tdc.fb11.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb11.vd2a / Q
    Ending point:                            TDC.Tdc.fb11.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[11] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[11] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb11.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb11.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb11.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_70013_0               Net          -        -       -         -           1         
TDC.Tdc.fb11.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport89></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[12]</a>
====================================



<a name=startingSlack90></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb12.vd1a     Input_Reg_48s|Q_inferred_clock[12]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb12.vd2a     Input_Reg_48s|Q_inferred_clock[12]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack91></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb12.vd1a     Input_Reg_48s|Q_inferred_clock[12]     FD1S3DX     D       N_70144_0     1.244        -0.228
TDC.Tdc.fb12.vd2a     Input_Reg_48s|Q_inferred_clock[12]     FD1S3DX     D       N_70143_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths92></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:245678:246206:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb12.vd1a / Q
    Ending point:                            TDC.Tdc.fb12.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[12] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[12] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb12.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb12.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb12.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_70144_0               Net          -        -       -         -           1         
TDC.Tdc.fb12.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb12.vd2a / Q
    Ending point:                            TDC.Tdc.fb12.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[12] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[12] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb12.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb12.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb12.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_70143_0               Net          -        -       -         -           1         
TDC.Tdc.fb12.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport93></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[13]</a>
====================================



<a name=startingSlack94></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb13.vd1a     Input_Reg_48s|Q_inferred_clock[13]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb13.vd2a     Input_Reg_48s|Q_inferred_clock[13]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack95></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb13.vd1a     Input_Reg_48s|Q_inferred_clock[13]     FD1S3DX     D       N_70274_0     1.244        -0.228
TDC.Tdc.fb13.vd2a     Input_Reg_48s|Q_inferred_clock[13]     FD1S3DX     D       N_70273_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths96></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:250994:251522:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb13.vd1a / Q
    Ending point:                            TDC.Tdc.fb13.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[13] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[13] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb13.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb13.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb13.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_70274_0               Net          -        -       -         -           1         
TDC.Tdc.fb13.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb13.vd2a / Q
    Ending point:                            TDC.Tdc.fb13.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[13] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[13] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb13.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb13.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb13.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_70273_0               Net          -        -       -         -           1         
TDC.Tdc.fb13.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport97></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[14]</a>
====================================



<a name=startingSlack98></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb14.vd1a     Input_Reg_48s|Q_inferred_clock[14]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb14.vd2a     Input_Reg_48s|Q_inferred_clock[14]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack99></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb14.vd1a     Input_Reg_48s|Q_inferred_clock[14]     FD1S3DX     D       N_70404_0     1.244        -0.228
TDC.Tdc.fb14.vd2a     Input_Reg_48s|Q_inferred_clock[14]     FD1S3DX     D       N_70403_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths100></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:256310:256838:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb14.vd1a / Q
    Ending point:                            TDC.Tdc.fb14.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[14] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[14] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb14.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb14.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb14.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_70404_0               Net          -        -       -         -           1         
TDC.Tdc.fb14.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb14.vd2a / Q
    Ending point:                            TDC.Tdc.fb14.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[14] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[14] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb14.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb14.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb14.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_70403_0               Net          -        -       -         -           1         
TDC.Tdc.fb14.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport101></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[15]</a>
====================================



<a name=startingSlack102></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb15.vd1a     Input_Reg_48s|Q_inferred_clock[15]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb15.vd2a     Input_Reg_48s|Q_inferred_clock[15]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack103></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb15.vd1a     Input_Reg_48s|Q_inferred_clock[15]     FD1S3DX     D       N_70534_0     1.244        -0.228
TDC.Tdc.fb15.vd2a     Input_Reg_48s|Q_inferred_clock[15]     FD1S3DX     D       N_70533_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths104></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:261626:262154:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb15.vd1a / Q
    Ending point:                            TDC.Tdc.fb15.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[15] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[15] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb15.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb15.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb15.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_70534_0               Net          -        -       -         -           1         
TDC.Tdc.fb15.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb15.vd2a / Q
    Ending point:                            TDC.Tdc.fb15.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[15] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[15] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb15.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb15.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb15.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_70533_0               Net          -        -       -         -           1         
TDC.Tdc.fb15.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport105></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[16]</a>
====================================



<a name=startingSlack106></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb16.vd1a     Input_Reg_48s|Q_inferred_clock[16]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb16.vd2a     Input_Reg_48s|Q_inferred_clock[16]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack107></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb16.vd1a     Input_Reg_48s|Q_inferred_clock[16]     FD1S3DX     D       N_70664_0     1.244        -0.228
TDC.Tdc.fb16.vd2a     Input_Reg_48s|Q_inferred_clock[16]     FD1S3DX     D       N_70663_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths108></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:266942:267470:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb16.vd1a / Q
    Ending point:                            TDC.Tdc.fb16.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[16] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[16] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb16.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb16.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb16.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_70664_0               Net          -        -       -         -           1         
TDC.Tdc.fb16.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb16.vd2a / Q
    Ending point:                            TDC.Tdc.fb16.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[16] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[16] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb16.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb16.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb16.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_70663_0               Net          -        -       -         -           1         
TDC.Tdc.fb16.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport109></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[17]</a>
====================================



<a name=startingSlack110></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb17.vd1a     Input_Reg_48s|Q_inferred_clock[17]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb17.vd2a     Input_Reg_48s|Q_inferred_clock[17]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack111></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb17.vd1a     Input_Reg_48s|Q_inferred_clock[17]     FD1S3DX     D       N_70794_0     1.244        -0.228
TDC.Tdc.fb17.vd2a     Input_Reg_48s|Q_inferred_clock[17]     FD1S3DX     D       N_70793_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths112></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:272258:272786:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb17.vd1a / Q
    Ending point:                            TDC.Tdc.fb17.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[17] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[17] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb17.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb17.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb17.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_70794_0               Net          -        -       -         -           1         
TDC.Tdc.fb17.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb17.vd2a / Q
    Ending point:                            TDC.Tdc.fb17.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[17] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[17] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb17.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb17.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb17.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_70793_0               Net          -        -       -         -           1         
TDC.Tdc.fb17.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport113></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[18]</a>
====================================



<a name=startingSlack114></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb18.vd1a     Input_Reg_48s|Q_inferred_clock[18]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb18.vd2a     Input_Reg_48s|Q_inferred_clock[18]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack115></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb18.vd1a     Input_Reg_48s|Q_inferred_clock[18]     FD1S3DX     D       N_70924_0     1.244        -0.228
TDC.Tdc.fb18.vd2a     Input_Reg_48s|Q_inferred_clock[18]     FD1S3DX     D       N_70923_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths116></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:277574:278102:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb18.vd1a / Q
    Ending point:                            TDC.Tdc.fb18.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[18] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[18] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb18.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb18.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb18.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_70924_0               Net          -        -       -         -           1         
TDC.Tdc.fb18.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb18.vd2a / Q
    Ending point:                            TDC.Tdc.fb18.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[18] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[18] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb18.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb18.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb18.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_70923_0               Net          -        -       -         -           1         
TDC.Tdc.fb18.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport117></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[19]</a>
====================================



<a name=startingSlack118></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb19.vd1a     Input_Reg_48s|Q_inferred_clock[19]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb19.vd2a     Input_Reg_48s|Q_inferred_clock[19]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack119></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb19.vd1a     Input_Reg_48s|Q_inferred_clock[19]     FD1S3DX     D       N_71054_0     1.244        -0.228
TDC.Tdc.fb19.vd2a     Input_Reg_48s|Q_inferred_clock[19]     FD1S3DX     D       N_71053_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths120></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:282890:283418:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb19.vd1a / Q
    Ending point:                            TDC.Tdc.fb19.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[19] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[19] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb19.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb19.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb19.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_71054_0               Net          -        -       -         -           1         
TDC.Tdc.fb19.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb19.vd2a / Q
    Ending point:                            TDC.Tdc.fb19.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[19] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[19] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb19.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb19.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb19.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_71053_0               Net          -        -       -         -           1         
TDC.Tdc.fb19.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport121></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[20]</a>
====================================



<a name=startingSlack122></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb20.vd1a     Input_Reg_48s|Q_inferred_clock[20]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb20.vd2a     Input_Reg_48s|Q_inferred_clock[20]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack123></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb20.vd1a     Input_Reg_48s|Q_inferred_clock[20]     FD1S3DX     D       N_71184_0     1.244        -0.228
TDC.Tdc.fb20.vd2a     Input_Reg_48s|Q_inferred_clock[20]     FD1S3DX     D       N_71183_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths124></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:288206:288734:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb20.vd1a / Q
    Ending point:                            TDC.Tdc.fb20.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[20] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[20] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb20.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb20.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb20.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_71184_0               Net          -        -       -         -           1         
TDC.Tdc.fb20.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb20.vd2a / Q
    Ending point:                            TDC.Tdc.fb20.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[20] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[20] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb20.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb20.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb20.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_71183_0               Net          -        -       -         -           1         
TDC.Tdc.fb20.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport125></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[21]</a>
====================================



<a name=startingSlack126></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb21.vd1a     Input_Reg_48s|Q_inferred_clock[21]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb21.vd2a     Input_Reg_48s|Q_inferred_clock[21]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack127></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb21.vd1a     Input_Reg_48s|Q_inferred_clock[21]     FD1S3DX     D       N_71314_0     1.244        -0.228
TDC.Tdc.fb21.vd2a     Input_Reg_48s|Q_inferred_clock[21]     FD1S3DX     D       N_71313_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths128></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:293522:294050:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb21.vd1a / Q
    Ending point:                            TDC.Tdc.fb21.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[21] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[21] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb21.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb21.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb21.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_71314_0               Net          -        -       -         -           1         
TDC.Tdc.fb21.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb21.vd2a / Q
    Ending point:                            TDC.Tdc.fb21.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[21] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[21] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb21.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb21.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb21.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_71313_0               Net          -        -       -         -           1         
TDC.Tdc.fb21.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport129></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[22]</a>
====================================



<a name=startingSlack130></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb22.vd1a     Input_Reg_48s|Q_inferred_clock[22]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb22.vd2a     Input_Reg_48s|Q_inferred_clock[22]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack131></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb22.vd1a     Input_Reg_48s|Q_inferred_clock[22]     FD1S3DX     D       N_71444_0     1.244        -0.228
TDC.Tdc.fb22.vd2a     Input_Reg_48s|Q_inferred_clock[22]     FD1S3DX     D       N_71443_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths132></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:298838:299366:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb22.vd1a / Q
    Ending point:                            TDC.Tdc.fb22.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[22] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[22] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb22.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb22.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb22.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_71444_0               Net          -        -       -         -           1         
TDC.Tdc.fb22.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb22.vd2a / Q
    Ending point:                            TDC.Tdc.fb22.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[22] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[22] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb22.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb22.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb22.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_71443_0               Net          -        -       -         -           1         
TDC.Tdc.fb22.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport133></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[23]</a>
====================================



<a name=startingSlack134></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb23.vd1a     Input_Reg_48s|Q_inferred_clock[23]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb23.vd2a     Input_Reg_48s|Q_inferred_clock[23]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack135></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb23.vd1a     Input_Reg_48s|Q_inferred_clock[23]     FD1S3DX     D       N_71574_0     1.244        -0.228
TDC.Tdc.fb23.vd2a     Input_Reg_48s|Q_inferred_clock[23]     FD1S3DX     D       N_71573_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths136></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:304154:304682:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb23.vd1a / Q
    Ending point:                            TDC.Tdc.fb23.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[23] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[23] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb23.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb23.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb23.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_71574_0               Net          -        -       -         -           1         
TDC.Tdc.fb23.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb23.vd2a / Q
    Ending point:                            TDC.Tdc.fb23.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[23] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[23] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb23.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb23.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb23.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_71573_0               Net          -        -       -         -           1         
TDC.Tdc.fb23.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport137></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[24]</a>
====================================



<a name=startingSlack138></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb24.vd1a     Input_Reg_48s|Q_inferred_clock[24]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb24.vd2a     Input_Reg_48s|Q_inferred_clock[24]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack139></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb24.vd1a     Input_Reg_48s|Q_inferred_clock[24]     FD1S3DX     D       N_71704_0     1.244        -0.228
TDC.Tdc.fb24.vd2a     Input_Reg_48s|Q_inferred_clock[24]     FD1S3DX     D       N_71703_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths140></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:309470:309998:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb24.vd1a / Q
    Ending point:                            TDC.Tdc.fb24.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[24] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[24] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb24.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb24.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb24.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_71704_0               Net          -        -       -         -           1         
TDC.Tdc.fb24.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb24.vd2a / Q
    Ending point:                            TDC.Tdc.fb24.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[24] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[24] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb24.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb24.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb24.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_71703_0               Net          -        -       -         -           1         
TDC.Tdc.fb24.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport141></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[25]</a>
====================================



<a name=startingSlack142></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb25.vd1a     Input_Reg_48s|Q_inferred_clock[25]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb25.vd2a     Input_Reg_48s|Q_inferred_clock[25]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack143></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb25.vd1a     Input_Reg_48s|Q_inferred_clock[25]     FD1S3DX     D       N_71834_0     1.244        -0.228
TDC.Tdc.fb25.vd2a     Input_Reg_48s|Q_inferred_clock[25]     FD1S3DX     D       N_71833_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths144></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:314786:315314:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb25.vd1a / Q
    Ending point:                            TDC.Tdc.fb25.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[25] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[25] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb25.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb25.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb25.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_71834_0               Net          -        -       -         -           1         
TDC.Tdc.fb25.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb25.vd2a / Q
    Ending point:                            TDC.Tdc.fb25.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[25] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[25] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb25.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb25.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb25.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_71833_0               Net          -        -       -         -           1         
TDC.Tdc.fb25.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport145></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[26]</a>
====================================



<a name=startingSlack146></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb26.vd1a     Input_Reg_48s|Q_inferred_clock[26]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb26.vd2a     Input_Reg_48s|Q_inferred_clock[26]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack147></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb26.vd1a     Input_Reg_48s|Q_inferred_clock[26]     FD1S3DX     D       N_71964_0     1.244        -0.228
TDC.Tdc.fb26.vd2a     Input_Reg_48s|Q_inferred_clock[26]     FD1S3DX     D       N_71963_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths148></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:320102:320630:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb26.vd1a / Q
    Ending point:                            TDC.Tdc.fb26.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[26] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[26] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb26.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb26.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb26.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_71964_0               Net          -        -       -         -           1         
TDC.Tdc.fb26.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb26.vd2a / Q
    Ending point:                            TDC.Tdc.fb26.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[26] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[26] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb26.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb26.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb26.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_71963_0               Net          -        -       -         -           1         
TDC.Tdc.fb26.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport149></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[27]</a>
====================================



<a name=startingSlack150></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb27.vd1a     Input_Reg_48s|Q_inferred_clock[27]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb27.vd2a     Input_Reg_48s|Q_inferred_clock[27]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack151></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb27.vd1a     Input_Reg_48s|Q_inferred_clock[27]     FD1S3DX     D       N_72094_0     1.244        -0.228
TDC.Tdc.fb27.vd2a     Input_Reg_48s|Q_inferred_clock[27]     FD1S3DX     D       N_72093_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths152></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:325418:325946:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb27.vd1a / Q
    Ending point:                            TDC.Tdc.fb27.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[27] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[27] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb27.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb27.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb27.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_72094_0               Net          -        -       -         -           1         
TDC.Tdc.fb27.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb27.vd2a / Q
    Ending point:                            TDC.Tdc.fb27.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[27] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[27] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb27.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb27.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb27.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_72093_0               Net          -        -       -         -           1         
TDC.Tdc.fb27.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport153></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[28]</a>
====================================



<a name=startingSlack154></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb28.vd1a     Input_Reg_48s|Q_inferred_clock[28]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb28.vd2a     Input_Reg_48s|Q_inferred_clock[28]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack155></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb28.vd1a     Input_Reg_48s|Q_inferred_clock[28]     FD1S3DX     D       N_72224_0     1.244        -0.228
TDC.Tdc.fb28.vd2a     Input_Reg_48s|Q_inferred_clock[28]     FD1S3DX     D       N_72223_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths156></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:330734:331262:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb28.vd1a / Q
    Ending point:                            TDC.Tdc.fb28.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[28] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[28] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb28.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb28.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb28.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_72224_0               Net          -        -       -         -           1         
TDC.Tdc.fb28.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb28.vd2a / Q
    Ending point:                            TDC.Tdc.fb28.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[28] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[28] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb28.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb28.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb28.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_72223_0               Net          -        -       -         -           1         
TDC.Tdc.fb28.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport157></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[29]</a>
====================================



<a name=startingSlack158></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb29.vd1a     Input_Reg_48s|Q_inferred_clock[29]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb29.vd2a     Input_Reg_48s|Q_inferred_clock[29]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack159></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb29.vd1a     Input_Reg_48s|Q_inferred_clock[29]     FD1S3DX     D       N_72354_0     1.244        -0.228
TDC.Tdc.fb29.vd2a     Input_Reg_48s|Q_inferred_clock[29]     FD1S3DX     D       N_72353_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths160></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:336050:336578:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb29.vd1a / Q
    Ending point:                            TDC.Tdc.fb29.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[29] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[29] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb29.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb29.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb29.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_72354_0               Net          -        -       -         -           1         
TDC.Tdc.fb29.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb29.vd2a / Q
    Ending point:                            TDC.Tdc.fb29.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[29] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[29] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb29.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb29.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb29.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_72353_0               Net          -        -       -         -           1         
TDC.Tdc.fb29.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport161></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[30]</a>
====================================



<a name=startingSlack162></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb30.vd1a     Input_Reg_48s|Q_inferred_clock[30]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb30.vd2a     Input_Reg_48s|Q_inferred_clock[30]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack163></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb30.vd1a     Input_Reg_48s|Q_inferred_clock[30]     FD1S3DX     D       N_72484_0     1.244        -0.228
TDC.Tdc.fb30.vd2a     Input_Reg_48s|Q_inferred_clock[30]     FD1S3DX     D       N_72483_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths164></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:341366:341894:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb30.vd1a / Q
    Ending point:                            TDC.Tdc.fb30.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[30] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[30] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb30.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb30.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb30.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_72484_0               Net          -        -       -         -           1         
TDC.Tdc.fb30.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb30.vd2a / Q
    Ending point:                            TDC.Tdc.fb30.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[30] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[30] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb30.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb30.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb30.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_72483_0               Net          -        -       -         -           1         
TDC.Tdc.fb30.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport165></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[31]</a>
====================================



<a name=startingSlack166></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb31.vd1a     Input_Reg_48s|Q_inferred_clock[31]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb31.vd2a     Input_Reg_48s|Q_inferred_clock[31]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack167></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb31.vd1a     Input_Reg_48s|Q_inferred_clock[31]     FD1S3DX     D       N_72614_0     1.244        -0.228
TDC.Tdc.fb31.vd2a     Input_Reg_48s|Q_inferred_clock[31]     FD1S3DX     D       N_72613_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths168></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:346682:347210:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb31.vd1a / Q
    Ending point:                            TDC.Tdc.fb31.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[31] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[31] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb31.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb31.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb31.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_72614_0               Net          -        -       -         -           1         
TDC.Tdc.fb31.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb31.vd2a / Q
    Ending point:                            TDC.Tdc.fb31.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[31] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[31] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb31.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb31.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb31.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_72613_0               Net          -        -       -         -           1         
TDC.Tdc.fb31.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport169></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[32]</a>
====================================



<a name=startingSlack170></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb32.vd1a     Input_Reg_48s|Q_inferred_clock[32]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb32.vd2a     Input_Reg_48s|Q_inferred_clock[32]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack171></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb32.vd1a     Input_Reg_48s|Q_inferred_clock[32]     FD1S3DX     D       N_72744_0     1.244        -0.228
TDC.Tdc.fb32.vd2a     Input_Reg_48s|Q_inferred_clock[32]     FD1S3DX     D       N_72743_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths172></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:351998:352526:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb32.vd1a / Q
    Ending point:                            TDC.Tdc.fb32.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[32] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[32] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb32.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb32.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb32.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_72744_0               Net          -        -       -         -           1         
TDC.Tdc.fb32.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb32.vd2a / Q
    Ending point:                            TDC.Tdc.fb32.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[32] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[32] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb32.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb32.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb32.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_72743_0               Net          -        -       -         -           1         
TDC.Tdc.fb32.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport173></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[33]</a>
====================================



<a name=startingSlack174></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb33.vd1a     Input_Reg_48s|Q_inferred_clock[33]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb33.vd2a     Input_Reg_48s|Q_inferred_clock[33]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack175></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb33.vd1a     Input_Reg_48s|Q_inferred_clock[33]     FD1S3DX     D       N_72874_0     1.244        -0.228
TDC.Tdc.fb33.vd2a     Input_Reg_48s|Q_inferred_clock[33]     FD1S3DX     D       N_72873_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths176></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:357314:357842:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb33.vd1a / Q
    Ending point:                            TDC.Tdc.fb33.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[33] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[33] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb33.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb33.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb33.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_72874_0               Net          -        -       -         -           1         
TDC.Tdc.fb33.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb33.vd2a / Q
    Ending point:                            TDC.Tdc.fb33.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[33] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[33] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb33.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb33.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb33.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_72873_0               Net          -        -       -         -           1         
TDC.Tdc.fb33.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport177></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[34]</a>
====================================



<a name=startingSlack178></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb34.vd1a     Input_Reg_48s|Q_inferred_clock[34]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb34.vd2a     Input_Reg_48s|Q_inferred_clock[34]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack179></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb34.vd1a     Input_Reg_48s|Q_inferred_clock[34]     FD1S3DX     D       N_73004_0     1.244        -0.228
TDC.Tdc.fb34.vd2a     Input_Reg_48s|Q_inferred_clock[34]     FD1S3DX     D       N_73003_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths180></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:362630:363158:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb34.vd1a / Q
    Ending point:                            TDC.Tdc.fb34.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[34] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[34] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb34.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb34.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb34.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_73004_0               Net          -        -       -         -           1         
TDC.Tdc.fb34.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb34.vd2a / Q
    Ending point:                            TDC.Tdc.fb34.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[34] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[34] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb34.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb34.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb34.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_73003_0               Net          -        -       -         -           1         
TDC.Tdc.fb34.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport181></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[35]</a>
====================================



<a name=startingSlack182></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb35.vd1a     Input_Reg_48s|Q_inferred_clock[35]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb35.vd2a     Input_Reg_48s|Q_inferred_clock[35]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack183></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb35.vd1a     Input_Reg_48s|Q_inferred_clock[35]     FD1S3DX     D       N_73134_0     1.244        -0.228
TDC.Tdc.fb35.vd2a     Input_Reg_48s|Q_inferred_clock[35]     FD1S3DX     D       N_73133_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths184></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:367946:368474:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb35.vd1a / Q
    Ending point:                            TDC.Tdc.fb35.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[35] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[35] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb35.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb35.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb35.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_73134_0               Net          -        -       -         -           1         
TDC.Tdc.fb35.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb35.vd2a / Q
    Ending point:                            TDC.Tdc.fb35.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[35] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[35] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb35.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb35.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb35.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_73133_0               Net          -        -       -         -           1         
TDC.Tdc.fb35.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport185></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[36]</a>
====================================



<a name=startingSlack186></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb36.vd1a     Input_Reg_48s|Q_inferred_clock[36]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb36.vd2a     Input_Reg_48s|Q_inferred_clock[36]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack187></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb36.vd1a     Input_Reg_48s|Q_inferred_clock[36]     FD1S3DX     D       N_73264_0     1.244        -0.228
TDC.Tdc.fb36.vd2a     Input_Reg_48s|Q_inferred_clock[36]     FD1S3DX     D       N_73263_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths188></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:373262:373790:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb36.vd1a / Q
    Ending point:                            TDC.Tdc.fb36.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[36] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[36] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb36.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb36.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb36.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_73264_0               Net          -        -       -         -           1         
TDC.Tdc.fb36.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb36.vd2a / Q
    Ending point:                            TDC.Tdc.fb36.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[36] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[36] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb36.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb36.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb36.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_73263_0               Net          -        -       -         -           1         
TDC.Tdc.fb36.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport189></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[37]</a>
====================================



<a name=startingSlack190></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb37.vd1a     Input_Reg_48s|Q_inferred_clock[37]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb37.vd2a     Input_Reg_48s|Q_inferred_clock[37]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack191></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb37.vd1a     Input_Reg_48s|Q_inferred_clock[37]     FD1S3DX     D       N_73394_0     1.244        -0.228
TDC.Tdc.fb37.vd2a     Input_Reg_48s|Q_inferred_clock[37]     FD1S3DX     D       N_73393_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths192></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:378578:379106:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb37.vd1a / Q
    Ending point:                            TDC.Tdc.fb37.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[37] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[37] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb37.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb37.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb37.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_73394_0               Net          -        -       -         -           1         
TDC.Tdc.fb37.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb37.vd2a / Q
    Ending point:                            TDC.Tdc.fb37.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[37] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[37] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb37.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb37.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb37.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_73393_0               Net          -        -       -         -           1         
TDC.Tdc.fb37.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport193></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[38]</a>
====================================



<a name=startingSlack194></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb38.vd1a     Input_Reg_48s|Q_inferred_clock[38]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb38.vd2a     Input_Reg_48s|Q_inferred_clock[38]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack195></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb38.vd1a     Input_Reg_48s|Q_inferred_clock[38]     FD1S3DX     D       N_73524_0     1.244        -0.228
TDC.Tdc.fb38.vd2a     Input_Reg_48s|Q_inferred_clock[38]     FD1S3DX     D       N_73523_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths196></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:383894:384422:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb38.vd1a / Q
    Ending point:                            TDC.Tdc.fb38.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[38] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[38] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb38.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb38.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb38.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_73524_0               Net          -        -       -         -           1         
TDC.Tdc.fb38.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb38.vd2a / Q
    Ending point:                            TDC.Tdc.fb38.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[38] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[38] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb38.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb38.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb38.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_73523_0               Net          -        -       -         -           1         
TDC.Tdc.fb38.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport197></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[39]</a>
====================================



<a name=startingSlack198></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb39.vd1a     Input_Reg_48s|Q_inferred_clock[39]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb39.vd2a     Input_Reg_48s|Q_inferred_clock[39]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack199></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb39.vd1a     Input_Reg_48s|Q_inferred_clock[39]     FD1S3DX     D       N_73654_0     1.244        -0.228
TDC.Tdc.fb39.vd2a     Input_Reg_48s|Q_inferred_clock[39]     FD1S3DX     D       N_73653_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths200></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:389210:389738:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb39.vd1a / Q
    Ending point:                            TDC.Tdc.fb39.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[39] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[39] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb39.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb39.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb39.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_73654_0               Net          -        -       -         -           1         
TDC.Tdc.fb39.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb39.vd2a / Q
    Ending point:                            TDC.Tdc.fb39.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[39] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[39] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb39.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb39.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb39.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_73653_0               Net          -        -       -         -           1         
TDC.Tdc.fb39.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport201></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[40]</a>
====================================



<a name=startingSlack202></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb40.vd1a     Input_Reg_48s|Q_inferred_clock[40]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb40.vd2a     Input_Reg_48s|Q_inferred_clock[40]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack203></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb40.vd1a     Input_Reg_48s|Q_inferred_clock[40]     FD1S3DX     D       N_73784_0     1.244        -0.228
TDC.Tdc.fb40.vd2a     Input_Reg_48s|Q_inferred_clock[40]     FD1S3DX     D       N_73783_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths204></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:394526:395054:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb40.vd1a / Q
    Ending point:                            TDC.Tdc.fb40.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[40] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[40] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb40.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb40.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb40.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_73784_0               Net          -        -       -         -           1         
TDC.Tdc.fb40.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb40.vd2a / Q
    Ending point:                            TDC.Tdc.fb40.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[40] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[40] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb40.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb40.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb40.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_73783_0               Net          -        -       -         -           1         
TDC.Tdc.fb40.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport205></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[41]</a>
====================================



<a name=startingSlack206></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb41.vd1a     Input_Reg_48s|Q_inferred_clock[41]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb41.vd2a     Input_Reg_48s|Q_inferred_clock[41]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack207></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb41.vd1a     Input_Reg_48s|Q_inferred_clock[41]     FD1S3DX     D       N_73914_0     1.244        -0.228
TDC.Tdc.fb41.vd2a     Input_Reg_48s|Q_inferred_clock[41]     FD1S3DX     D       N_73913_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths208></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:399842:400370:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb41.vd1a / Q
    Ending point:                            TDC.Tdc.fb41.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[41] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[41] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb41.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb41.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb41.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_73914_0               Net          -        -       -         -           1         
TDC.Tdc.fb41.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb41.vd2a / Q
    Ending point:                            TDC.Tdc.fb41.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[41] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[41] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb41.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb41.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb41.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_73913_0               Net          -        -       -         -           1         
TDC.Tdc.fb41.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport209></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[42]</a>
====================================



<a name=startingSlack210></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb42.vd1a     Input_Reg_48s|Q_inferred_clock[42]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb42.vd2a     Input_Reg_48s|Q_inferred_clock[42]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack211></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb42.vd1a     Input_Reg_48s|Q_inferred_clock[42]     FD1S3DX     D       N_74044_0     1.244        -0.228
TDC.Tdc.fb42.vd2a     Input_Reg_48s|Q_inferred_clock[42]     FD1S3DX     D       N_74043_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths212></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:405158:405686:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb42.vd1a / Q
    Ending point:                            TDC.Tdc.fb42.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[42] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[42] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb42.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb42.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb42.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_74044_0               Net          -        -       -         -           1         
TDC.Tdc.fb42.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb42.vd2a / Q
    Ending point:                            TDC.Tdc.fb42.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[42] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[42] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb42.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb42.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb42.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_74043_0               Net          -        -       -         -           1         
TDC.Tdc.fb42.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport213></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[43]</a>
====================================



<a name=startingSlack214></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb43.vd1a     Input_Reg_48s|Q_inferred_clock[43]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb43.vd2a     Input_Reg_48s|Q_inferred_clock[43]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack215></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb43.vd1a     Input_Reg_48s|Q_inferred_clock[43]     FD1S3DX     D       N_74174_0     1.244        -0.228
TDC.Tdc.fb43.vd2a     Input_Reg_48s|Q_inferred_clock[43]     FD1S3DX     D       N_74173_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths216></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:410474:411002:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb43.vd1a / Q
    Ending point:                            TDC.Tdc.fb43.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[43] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[43] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb43.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb43.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb43.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_74174_0               Net          -        -       -         -           1         
TDC.Tdc.fb43.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb43.vd2a / Q
    Ending point:                            TDC.Tdc.fb43.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[43] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[43] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb43.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb43.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb43.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_74173_0               Net          -        -       -         -           1         
TDC.Tdc.fb43.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport217></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[44]</a>
====================================



<a name=startingSlack218></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb44.vd1a     Input_Reg_48s|Q_inferred_clock[44]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb44.vd2a     Input_Reg_48s|Q_inferred_clock[44]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack219></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb44.vd1a     Input_Reg_48s|Q_inferred_clock[44]     FD1S3DX     D       N_74304_0     1.244        -0.228
TDC.Tdc.fb44.vd2a     Input_Reg_48s|Q_inferred_clock[44]     FD1S3DX     D       N_74303_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths220></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:415790:416318:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb44.vd1a / Q
    Ending point:                            TDC.Tdc.fb44.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[44] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[44] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb44.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb44.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb44.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_74304_0               Net          -        -       -         -           1         
TDC.Tdc.fb44.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb44.vd2a / Q
    Ending point:                            TDC.Tdc.fb44.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[44] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[44] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb44.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb44.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb44.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_74303_0               Net          -        -       -         -           1         
TDC.Tdc.fb44.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport221></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[45]</a>
====================================



<a name=startingSlack222></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb45.vd1a     Input_Reg_48s|Q_inferred_clock[45]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb45.vd2a     Input_Reg_48s|Q_inferred_clock[45]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack223></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb45.vd1a     Input_Reg_48s|Q_inferred_clock[45]     FD1S3DX     D       N_74434_0     1.244        -0.228
TDC.Tdc.fb45.vd2a     Input_Reg_48s|Q_inferred_clock[45]     FD1S3DX     D       N_74433_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths224></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:421106:421634:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb45.vd1a / Q
    Ending point:                            TDC.Tdc.fb45.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[45] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[45] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb45.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb45.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb45.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_74434_0               Net          -        -       -         -           1         
TDC.Tdc.fb45.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb45.vd2a / Q
    Ending point:                            TDC.Tdc.fb45.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[45] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[45] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb45.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb45.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb45.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_74433_0               Net          -        -       -         -           1         
TDC.Tdc.fb45.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport225></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[46]</a>
====================================



<a name=startingSlack226></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb46.vd1a     Input_Reg_48s|Q_inferred_clock[46]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb46.vd2a     Input_Reg_48s|Q_inferred_clock[46]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack227></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb46.vd1a     Input_Reg_48s|Q_inferred_clock[46]     FD1S3DX     D       N_74564_0     1.244        -0.228
TDC.Tdc.fb46.vd2a     Input_Reg_48s|Q_inferred_clock[46]     FD1S3DX     D       N_74563_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths228></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:426422:426950:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb46.vd1a / Q
    Ending point:                            TDC.Tdc.fb46.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[46] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[46] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb46.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb46.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb46.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_74564_0               Net          -        -       -         -           1         
TDC.Tdc.fb46.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb46.vd2a / Q
    Ending point:                            TDC.Tdc.fb46.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[46] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[46] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb46.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb46.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb46.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_74563_0               Net          -        -       -         -           1         
TDC.Tdc.fb46.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport229></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[47]</a>
====================================



<a name=startingSlack230></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb47.vd1a     Input_Reg_48s|Q_inferred_clock[47]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb47.vd2a     Input_Reg_48s|Q_inferred_clock[47]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack231></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb47.vd1a     Input_Reg_48s|Q_inferred_clock[47]     FD1S3DX     D       N_74694_0     1.244        -0.228
TDC.Tdc.fb47.vd2a     Input_Reg_48s|Q_inferred_clock[47]     FD1S3DX     D       N_74693_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths232></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:431738:432266:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb47.vd1a / Q
    Ending point:                            TDC.Tdc.fb47.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[47] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[47] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb47.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb47.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb47.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_74694_0               Net          -        -       -         -           1         
TDC.Tdc.fb47.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb47.vd2a / Q
    Ending point:                            TDC.Tdc.fb47.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[47] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[47] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb47.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb47.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb47.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_74693_0               Net          -        -       -         -           1         
TDC.Tdc.fb47.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport233></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack234></a>Starting Points with Worst Slack</a>
********************************

                                     Starting                                   Arrival           
Instance                             Reference     Type        Pin     Net      Time        Slack 
                                     Clock                                                        
--------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[0\]\.c[0]     System        FD1S3DX     Q       c[0]     1.145       -0.239
TDC.DataInReg.genblk1\[1\]\.c[1]     System        FD1S3DX     Q       c[1]     1.145       -0.239
TDC.DataInReg.genblk1\[2\]\.c[2]     System        FD1S3DX     Q       c[2]     1.145       -0.239
TDC.DataInReg.genblk1\[3\]\.c[3]     System        FD1S3DX     Q       c[3]     1.145       -0.239
TDC.DataInReg.genblk1\[4\]\.c[4]     System        FD1S3DX     Q       c[4]     1.145       -0.239
TDC.DataInReg.genblk1\[5\]\.c[5]     System        FD1S3DX     Q       c[5]     1.145       -0.239
TDC.DataInReg.genblk1\[6\]\.c[6]     System        FD1S3DX     Q       c[6]     1.145       -0.239
TDC.DataInReg.genblk1\[7\]\.c[7]     System        FD1S3DX     Q       c[7]     1.145       -0.239
TDC.DataInReg.genblk1\[8\]\.c[8]     System        FD1S3DX     Q       c[8]     1.145       -0.239
TDC.DataInReg.genblk1\[9\]\.c[9]     System        FD1S3DX     Q       c[9]     1.145       -0.239
==================================================================================================


<a name=endingSlack235></a>Ending Points with Worst Slack</a>
******************************

                                     Starting                                        Required           
Instance                             Reference     Type        Pin     Net           Time         Slack 
                                     Clock                                                              
--------------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[0\]\.c[0]     System        FD1S3DX     D       N_68423_0     1.309        -0.239
TDC.DataInReg.genblk1\[1\]\.c[1]     System        FD1S3DX     D       N_68424_0     1.309        -0.239
TDC.DataInReg.genblk1\[2\]\.c[2]     System        FD1S3DX     D       N_68425_0     1.309        -0.239
TDC.DataInReg.genblk1\[3\]\.c[3]     System        FD1S3DX     D       N_68426_0     1.309        -0.239
TDC.DataInReg.genblk1\[4\]\.c[4]     System        FD1S3DX     D       N_68427_0     1.309        -0.239
TDC.DataInReg.genblk1\[5\]\.c[5]     System        FD1S3DX     D       N_68428_0     1.309        -0.239
TDC.DataInReg.genblk1\[6\]\.c[6]     System        FD1S3DX     D       N_68429_0     1.309        -0.239
TDC.DataInReg.genblk1\[7\]\.c[7]     System        FD1S3DX     D       N_68430_0     1.309        -0.239
TDC.DataInReg.genblk1\[8\]\.c[8]     System        FD1S3DX     D       N_68431_0     1.309        -0.239
TDC.DataInReg.genblk1\[9\]\.c[9]     System        FD1S3DX     D       N_68432_0     1.309        -0.239
========================================================================================================



<a name=worstPaths236></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synlog\TrigTDC_TrigTDC_fpga_mapper.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:438609:439215:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.355
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.309

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.239

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[0\]\.c[0] / Q
    Ending point:                            TDC.DataInReg.rst[0] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll0|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[0\]\.c[0]     FD1S3DX      Q        Out     1.145     1.145       -         
c[0]                                 Net          -        -       -         -           3         
TDC.DataInReg.Q_1_0_rep1             ORCALUT4     A        In      0.000     1.145       -         
TDC.DataInReg.Q_1_0_rep1             ORCALUT4     Z        Out     0.403     1.549       -         
Q_i_1_0_rep1                         Net          -        -       -         -           1         
TDC.DataInReg.rst[0]                 FD1S3AX      D        In      0.000     1.549       -         
===================================================================================================


Path information for path number 2: 
      Requested Period:                      1.355
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.309

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.239

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[1\]\.c[1] / Q
    Ending point:                            TDC.DataInReg.rst[1] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll0|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[1\]\.c[1]     FD1S3DX      Q        Out     1.145     1.145       -         
c[1]                                 Net          -        -       -         -           3         
TDC.DataInReg.Q_1_1_rep1             ORCALUT4     A        In      0.000     1.145       -         
TDC.DataInReg.Q_1_1_rep1             ORCALUT4     Z        Out     0.403     1.549       -         
Q_i_1_1_rep1                         Net          -        -       -         -           1         
TDC.DataInReg.rst[1]                 FD1S3AX      D        In      0.000     1.549       -         
===================================================================================================


Path information for path number 3: 
      Requested Period:                      1.355
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.309

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.239

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[2\]\.c[2] / Q
    Ending point:                            TDC.DataInReg.rst[2] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll0|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[2\]\.c[2]     FD1S3DX      Q        Out     1.145     1.145       -         
c[2]                                 Net          -        -       -         -           3         
TDC.DataInReg.Q_1_2_rep1             ORCALUT4     A        In      0.000     1.145       -         
TDC.DataInReg.Q_1_2_rep1             ORCALUT4     Z        Out     0.403     1.549       -         
Q_i_1_2_rep1                         Net          -        -       -         -           1         
TDC.DataInReg.rst[2]                 FD1S3AX      D        In      0.000     1.549       -         
===================================================================================================


Path information for path number 4: 
      Requested Period:                      1.355
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.309

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.239

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[3\]\.c[3] / Q
    Ending point:                            TDC.DataInReg.rst[3] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll0|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[3\]\.c[3]     FD1S3DX      Q        Out     1.145     1.145       -         
c[3]                                 Net          -        -       -         -           3         
TDC.DataInReg.Q_1_3_rep1             ORCALUT4     A        In      0.000     1.145       -         
TDC.DataInReg.Q_1_3_rep1             ORCALUT4     Z        Out     0.403     1.549       -         
Q_i_1_3_rep1                         Net          -        -       -         -           1         
TDC.DataInReg.rst[3]                 FD1S3AX      D        In      0.000     1.549       -         
===================================================================================================


Path information for path number 5: 
      Requested Period:                      1.355
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.309

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.239

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[4\]\.c[4] / Q
    Ending point:                            TDC.DataInReg.rst[4] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll0|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[4\]\.c[4]     FD1S3DX      Q        Out     1.145     1.145       -         
c[4]                                 Net          -        -       -         -           3         
TDC.DataInReg.Q_1_4_rep1             ORCALUT4     A        In      0.000     1.145       -         
TDC.DataInReg.Q_1_4_rep1             ORCALUT4     Z        Out     0.403     1.549       -         
Q_i_1_4_rep1                         Net          -        -       -         -           1         
TDC.DataInReg.rst[4]                 FD1S3AX      D        In      0.000     1.549       -         
===================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:44s; CPU Time elapsed 0h:01m:43s; Memory used current: 347MB peak: 393MB)


Finished timing report (Real Time elapsed 0h:01m:44s; CPU Time elapsed 0h:01m:43s; Memory used current: 347MB peak: 393MB)

---------------------------------------
<a name=resourceUsage237></a>Resource Usage Report</a>
Part: lfe3_150ea-8

Register bits: 20333 of 149040 (14%)
PIC Latch:       0
I/O cells:       86
Block Rams : 2 of 372 (0%)


Details:
AGEB2:          16
AND2:           4
CCU2C:          309
CU2:            16
DP16KC:         1
EHXPLLF:        4
FADD2B:         17
FD1P3AX:        42
FD1P3AY:        1657
FD1P3BX:        593
FD1P3DX:        5841
FD1P3IX:        2
FD1S3AX:        5232
FD1S3BX:        2
FD1S3DX:        264
FD1S3IX:        6697
FSUB2B:         4
GSR:            1
IB:             51
INV:            1607
L6MUX21:        288
OB:             28
OBZ:            7
OFS1P3DX:       3
OR2:            2
ORCALUT4:       10826
PDPW16KC:       1
PFUMX:          385
PUR:            1
ROM16X1A:       38
VHI:            635
VLO:            352
XOR2:           29
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:50s; CPU Time elapsed 0h:01m:50s; Memory used current: 94MB peak: 393MB)

Process took 0h:01m:50s realtime, 0h:01m:50s cputime
# Fri Mar 24 11:24:13 2017

###########################################################]

</pre></samp></body></html>
