[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generate"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RAM_1|RAM_1>io_out_en",
    "sources":[
      "~RAM_1|RAM_1>io_in_en"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RAM_1|RAM_1>io_out_data",
    "sources":[
      "~RAM_1|RAM_1>io_in_en",
      "~RAM_1|RAM_1>io_in_addr"
    ]
  }
]