
*** Running vivado
    with args -log AXIS_SDLC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AXIS_SDLC.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source AXIS_SDLC.tcl -notrace
Command: synth_design -top AXIS_SDLC -part xc7z020clg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2560 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 321.664 ; gain = 112.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AXIS_SDLC' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axis_sdlc.vhd:115]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter AXIS_DWIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'axi_ctrlif' declared at 'E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axi_ctrlif.vhd:43' bound to instance 'UP_IF' of component 'axi_ctrlif' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axis_sdlc.vhd:392]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axi_ctrlif.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif' (1#1) [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axi_ctrlif.vhd:88]
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SDLC' declared at 'E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/sdlc.vhd:47' bound to instance 'U_SDLC' of component 'SDLC' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axis_sdlc.vhd:435]
INFO: [Synth 8-638] synthesizing module 'SDLC' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/sdlc.vhd:116]
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SFR' declared at 'E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/sfr.vhd:47' bound to instance 'U_SFR' of component 'SFR' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/sdlc.vhd:367]
INFO: [Synth 8-638] synthesizing module 'SFR' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/sfr.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'SFR' (2#1) [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/sfr.vhd:115]
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'RECEIVE' declared at 'E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/receive.vhd:58' bound to instance 'U_RECEIVE' of component 'RECEIVE' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/sdlc.vhd:431]
INFO: [Synth 8-638] synthesizing module 'RECEIVE' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/receive.vhd:105]
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/fifo.vhd:40' bound to instance 'U_FIFO' of component 'FIFO' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/receive.vhd:248]
INFO: [Synth 8-638] synthesizing module 'FIFO' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/fifo.vhd:67]
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (3#1) [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/fifo.vhd:67]
INFO: [Synth 8-3491] module 'CRC' declared at 'E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/crc.vhd:37' bound to instance 'U_CRC' of component 'CRC' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/receive.vhd:278]
INFO: [Synth 8-638] synthesizing module 'CRC' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/crc.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'CRC' (4#1) [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/crc.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'RECEIVE' (5#1) [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/receive.vhd:105]
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'TRANSMIT' declared at 'E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/transmit.vhd:48' bound to instance 'U_TRANSMIT' of component 'TRANSMIT' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/sdlc.vhd:479]
INFO: [Synth 8-638] synthesizing module 'TRANSMIT' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/transmit.vhd:88]
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/fifo.vhd:40' bound to instance 'U_FIFO' of component 'FIFO' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/transmit.vhd:204]
INFO: [Synth 8-3491] module 'CRC' declared at 'E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/crc.vhd:37' bound to instance 'U_CRC' of component 'CRC' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/transmit.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'TRANSMIT' (6#1) [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/transmit.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'SDLC' (7#1) [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/core/sdlc.vhd:116]
	Parameter AXIS_DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'axi_streaming_dma_tx_fifo' declared at 'E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axi_streaming_dma_tx_fifo.vhd:7' bound to instance 'AXI_STREAMING_TX_GEN' of component 'axi_streaming_dma_tx_fifo' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axis_sdlc.vhd:503]
INFO: [Synth 8-638] synthesizing module 'axi_streaming_dma_tx_fifo' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axi_streaming_dma_tx_fifo.vhd:31]
	Parameter AXIS_DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_streaming_dma_tx_fifo' (8#1) [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axi_streaming_dma_tx_fifo.vhd:31]
	Parameter AXIS_DWIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'axi_streaming_dma_rx_fifo' declared at 'E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axi_streaming_dma_rx_fifo.vhd:7' bound to instance 'AXI_STREAMING_RX_GEN' of component 'axi_streaming_dma_rx_fifo' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axis_sdlc.vhd:526]
INFO: [Synth 8-638] synthesizing module 'axi_streaming_dma_rx_fifo' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axi_streaming_dma_rx_fifo.vhd:35]
	Parameter AXIS_DWIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'resetn' is read in the process but is not in the sensitivity list [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axi_streaming_dma_rx_fifo.vhd:51]
WARNING: [Synth 8-614] signal 'period_len' is read in the process but is not in the sensitivity list [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axi_streaming_dma_rx_fifo.vhd:51]
WARNING: [Synth 8-614] signal 'rd_en' is read in the process but is not in the sensitivity list [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axi_streaming_dma_rx_fifo.vhd:51]
WARNING: [Synth 8-614] signal 'rfifo_rfne' is read in the process but is not in the sensitivity list [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axi_streaming_dma_rx_fifo.vhd:51]
WARNING: [Synth 8-614] signal 'M_AXIS_TREADY' is read in the process but is not in the sensitivity list [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axi_streaming_dma_rx_fifo.vhd:51]
WARNING: [Synth 8-614] signal 'period_count' is read in the process but is not in the sensitivity list [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axi_streaming_dma_rx_fifo.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'axi_streaming_dma_rx_fifo' (9#1) [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axi_streaming_dma_rx_fifo.vhd:35]
	Parameter DRAMDEPTH bound to: 6 - type: integer 
	Parameter DRAMWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'DUALRAM' declared at 'E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/dualram.vhd:37' bound to instance 'U_TRANSMITRAM' of component 'DUALRAM' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axis_sdlc.vhd:553]
INFO: [Synth 8-638] synthesizing module 'DUALRAM' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/dualram.vhd:54]
	Parameter DRAMDEPTH bound to: 6 - type: integer 
	Parameter DRAMWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DUALRAM' (10#1) [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/dualram.vhd:54]
	Parameter DRAMDEPTH bound to: 6 - type: integer 
	Parameter DRAMWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'DUALRAM' declared at 'E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/dualram.vhd:37' bound to instance 'U_RECEIVERAM' of component 'DUALRAM' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axis_sdlc.vhd:574]
INFO: [Synth 8-256] done synthesizing module 'AXIS_SDLC' (11#1) [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axis_sdlc.vhd:115]
WARNING: [Synth 8-3331] design axi_streaming_dma_rx_fifo has unconnected port clk
WARNING: [Synth 8-3331] design axi_streaming_dma_rx_fifo has unconnected port enable
WARNING: [Synth 8-3331] design TRANSMIT has unconnected port ifsreg[0]
WARNING: [Synth 8-3331] design TRANSMIT has unconnected port lni
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[15]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[14]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[12]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[11]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[10]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[15]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[14]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[13]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[12]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[11]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[10]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[9]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 359.879 ; gain = 150.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 359.879 ; gain = 150.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 359.879 ; gain = 150.223
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Synth 8-5544] ROM "S_AXI_ARREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_AWREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_BVALID" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "match" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_reg' in module 'RECEIVE'
INFO: [Synth 8-802] inferred FSM for state register 'csm_reg' in module 'RECEIVE'
INFO: [Synth 8-5544] ROM "byte_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "adr1_match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adr0_match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csm_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csm_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csm_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdata" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csm_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sm_reg' in module 'TRANSMIT'
INFO: [Synth 8-5544] ROM "stuffing" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ifs_expired" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tce" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crcset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "M_AXIS_TLAST" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              csm_stable |                            00001 |                              000
                 csm_one |                            00010 |                              011
                csm_edge |                            00100 |                              001
            csm_edgelate |                            01000 |                              010
                  iSTATE |                            10000 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'csm_reg' using encoding 'one-hot' in module 'RECEIVE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0001 |                              000
              sm_address |                             0100 |                              001
                 sm_wait |                             0010 |                              010
                  iSTATE |                             1000 |                              011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reg' using encoding 'one-hot' in module 'RECEIVE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                              000 |                              000
             sm_idleflag |                              010 |                              001
             sm_preamble |                              101 |                              010
                  sm_bof |                              100 |                              011
                 sm_data |                              011 |                              100
                  sm_crc |                              110 |                              101
                  iSTATE |                              001 |                              110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reg' using encoding 'sequential' in module 'TRANSMIT'
WARNING: [Synth 8-327] inferring latch for variable 'period_count_reg' [E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/src/top/axi_streaming_dma_rx_fifo.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 423.543 ; gain = 213.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 54    
+---RAMs : 
	              512 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 6     
	  15 Input      5 Bit        Muxes := 1     
	  22 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 3     
	  27 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 10    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXIS_SDLC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module axi_ctrlif 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
Module SFR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module CRC 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module RECEIVE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	  22 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 1     
Module TRANSMIT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 24    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 3     
	  27 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
Module axi_streaming_dma_tx_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_streaming_dma_rx_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DUALRAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U_SDLC/U_SFR/bce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_SDLC/U_RECEIVE/U_CRC/match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U_SDLC/U_RECEIVE/U_CRC/match" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U_SDLC/U_RECEIVE/adr0_match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_SDLC/U_RECEIVE/adr1_match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_SDLC/U_TRANSMIT/U_CRC/match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U_SDLC/U_TRANSMIT/U_CRC/match" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U_SDLC/U_TRANSMIT/ifs_expired" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[31] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[30] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[29] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[28] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[27] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[26] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[25] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[24] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[23] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[22] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[21] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[20] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[19] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[18] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[17] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[16] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[15] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[14] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[13] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[12] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[11] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[10] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[9] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RDATA[8] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port S_AXI_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design AXIS_SDLC has port M_AXIS_TKEEP[0] driven by constant 1
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_AWADDR[15]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_AWADDR[14]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_AWADDR[12]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_AWADDR[11]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_AWADDR[10]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_ARADDR[15]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_ARADDR[14]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_ARADDR[13]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_ARADDR[12]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_ARADDR[11]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_ARADDR[10]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_ARADDR[9]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design AXIS_SDLC has unconnected port S_AXI_ARADDR[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UP_IF/rd_state_reg[1] )
WARNING: [Synth 8-3332] Sequential element (UP_IF/rd_state_reg[1]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (U_SDLC/U_SFR/ifsreg_reg[0]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[31]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[30]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[29]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[28]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[27]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[26]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[25]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[24]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[23]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[22]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[21]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[20]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[19]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[18]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[17]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[16]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[15]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[14]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[13]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[12]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[11]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[10]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[9]) is unused and will be removed from module AXIS_SDLC.
WARNING: [Synth 8-3332] Sequential element (RX_LEN_REG_reg[8]) is unused and will be removed from module AXIS_SDLC.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 545.121 ; gain = 335.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------------+-----------+----------------------+--------------+
|AXIS_SDLC   | U_TRANSMITRAM/dpram_reg | Implied   | 64 x 8               | RAM64M x 3   | 
|AXIS_SDLC   | U_RECEIVERAM/dpram_reg  | Implied   | 64 x 8               | RAM64M x 3   | 
+------------+-------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 545.121 ; gain = 335.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 545.121 ; gain = 335.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 545.121 ; gain = 335.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 545.121 ; gain = 335.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 545.121 ; gain = 335.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 545.121 ; gain = 335.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 545.121 ; gain = 335.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 545.121 ; gain = 335.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|AXIS_SDLC   | U_SDLC/U_RECEIVE/delay_reg[0]       | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|AXIS_SDLC   | U_SDLC/U_TRANSMIT/U_CRC/crc_reg[31] | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|AXIS_SDLC   | U_SDLC/U_TRANSMIT/U_CRC/crc_reg[15] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |     3|
|3     |LUT2   |    30|
|4     |LUT3   |    40|
|5     |LUT4   |    67|
|6     |LUT5   |   103|
|7     |LUT6   |   214|
|8     |MUXF7  |    13|
|9     |MUXF8  |     3|
|10    |RAM64M |     6|
|11    |SRL16E |     4|
|12    |FDRE   |   282|
|13    |FDSE   |    86|
|14    |LD     |     6|
|15    |IBUF   |    43|
|16    |OBUF   |    62|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+--------------------------+------+
|      |Instance               |Module                    |Cells |
+------+-----------------------+--------------------------+------+
|1     |top                    |                          |   963|
|2     |  AXI_STREAMING_RX_GEN |axi_streaming_dma_rx_fifo |    16|
|3     |  AXI_STREAMING_TX_GEN |axi_streaming_dma_tx_fifo |     4|
|4     |  UP_IF                |axi_ctrlif                |    67|
|5     |  U_RECEIVERAM         |DUALRAM                   |    11|
|6     |  U_SDLC               |SDLC                      |   739|
|7     |    U_RECEIVE          |RECEIVE                   |   302|
|8     |      U_CRC            |CRC_1                     |    64|
|9     |      U_FIFO           |FIFO_2                    |    64|
|10    |    U_SFR              |SFR                       |   182|
|11    |    U_TRANSMIT         |TRANSMIT                  |   255|
|12    |      U_CRC            |CRC                       |    58|
|13    |      U_FIFO           |FIFO                      |    93|
|14    |  U_TRANSMITRAM        |DUALRAM_0                 |    11|
+------+-----------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 545.121 ; gain = 335.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 158 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 545.121 ; gain = 297.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 545.121 ; gain = 335.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 159 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 605.809 ; gain = 367.645
INFO: [Common 17-1381] The checkpoint 'E:/P_2017/SEEDCORE/RTL/V16_3/mcb_axis_sdlc_170327/ip_repo/axis_sdlc_controller/project_1/project_1.runs/synth_1/AXIS_SDLC.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 605.809 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 22:03:15 2017...
