<?xml version='1.0' encoding='utf-8'?>
<pb_type xmlns:xi="http://www.w3.org/2001/XInclude" num_pb="1" name="BLOCK">
  <input name="C" num_pins="1"/>
  <input name="D" num_pins="1"/>
  <input name="I" num_pins="4"/>
  <input name="S" num_pins="1"/>
  <output name="Q" num_pins="1"/>
  <pb_type name="ff_cell" num_pb="1">
    <!--old_name FF-->
    <xi:include href="ff/ff.pb_type.xml" xpointer="xpointer(pb_type/child::node())"/>
  </pb_type>
  <pb_type name="lut_cell" num_pb="1">
    <!--old_name LUT-->
    <xi:include href="lut/lut.pb_type.xml" xpointer="xpointer(pb_type/child::node())"/>
  </pb_type>
  <pb_type name="mux_cell" num_pb="1">
    <!--old_name MUX-->
    <xi:include href="mux/mux.pb_type.xml" xpointer="xpointer(pb_type/child::node())"/>
  </pb_type>
  <interconnect>
    <direct>
      <port name="C" type="input"/>
      <port name="C" type="output" from="ff_cell"/>
    </direct>
    <direct>
      <port name="O" type="input" from="mux_cell"/>
      <port name="D" type="output" from="ff_cell"/>
      <pack_pattern name="mux_cell-O-ff_cell-D" type="pack">
        <port name="O" type="input" from="mux_cell"/>
        <port name="D" type="output" from="ff_cell"/>
      </pack_pattern>
      <pack_pattern name="lut_cell-O-mux_cell-I0-ff_cell-D" type="pack">
        <port name="O" type="input" from="mux_cell"/>
        <port name="D" type="output" from="ff_cell"/>
      </pack_pattern>
    </direct>
    <direct>
      <port name="Q" type="input" from="ff_cell"/>
      <port name="Q" type="output"/>
    </direct>
    <direct>
      <port name="I[0]" type="input"/>
      <port name="I[0]" type="output" from="lut_cell"/>
    </direct>
    <direct>
      <port name="I[1]" type="input"/>
      <port name="I[1]" type="output" from="lut_cell"/>
    </direct>
    <direct>
      <port name="I[2]" type="input"/>
      <port name="I[2]" type="output" from="lut_cell"/>
    </direct>
    <direct>
      <port name="I[3]" type="input"/>
      <port name="I[3]" type="output" from="lut_cell"/>
    </direct>
    <direct>
      <port name="O" type="input" from="lut_cell"/>
      <port name="I0" type="output" from="mux_cell"/>
      <pack_pattern name="lut_cell-O-mux_cell-I0-ff_cell-D" type="pack">
        <port name="O" type="input" from="lut_cell"/>
        <port name="I0" type="output" from="mux_cell"/>
      </pack_pattern>
    </direct>
    <direct>
      <port name="D" type="input"/>
      <port name="I1" type="output" from="mux_cell"/>
    </direct>
    <direct>
      <port name="S" type="input"/>
      <port name="S" type="output" from="mux_cell"/>
    </direct>
  </interconnect>
</pb_type>
