
---------- Begin Simulation Statistics ----------
final_tick                                 9633622500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    387                       # Simulator instruction rate (inst/s)
host_mem_usage                                7893732                       # Number of bytes of host memory used
host_op_rate                                      397                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18048.93                       # Real time elapsed on the host
host_tick_rate                                 332350                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6988147                       # Number of instructions simulated
sim_ops                                       7161832                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005999                       # Number of seconds simulated
sim_ticks                                  5998564375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.478983                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  203479                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               210905                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                376                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3151                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            211855                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2705                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3157                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              452                       # Number of indirect misses.
system.cpu.branchPred.lookups                  240020                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10135                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          535                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1418708                       # Number of instructions committed
system.cpu.committedOps                       1443683                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.213928                       # CPI: cycles per instruction
system.cpu.discardedOps                          6732                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             775428                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             70352                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           381890                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1495593                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311146                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      313                       # number of quiesce instructions executed
system.cpu.numCycles                          4559625                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       313                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  976856     67.66%     67.66% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1416      0.10%     67.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::MemRead                  72499      5.02%     72.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite                392912     27.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1443683                       # Class of committed instruction
system.cpu.quiesceCycles                      5038078                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3064032                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          458                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        352310                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              132409                       # Transaction distribution
system.membus.trans_dist::ReadResp             135472                       # Transaction distribution
system.membus.trans_dist::WriteReq              43896                       # Transaction distribution
system.membus.trans_dist::WriteResp             43896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          328                       # Transaction distribution
system.membus.trans_dist::WriteClean              113                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2679                       # Transaction distribution
system.membus.trans_dist::ReadExReq               124                       # Transaction distribution
system.membus.trans_dist::ReadExResp              125                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2749                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           314                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       173056                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        173056                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           31                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       347510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       354039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 708217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       175936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       175936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        55360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        65710                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11317230                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            525676                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000892                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029856                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  525207     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     469      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              525676                       # Request fanout histogram
system.membus.reqLayer6.occupancy           814979692                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6669500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             7839812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1213750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6077355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          764935080                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           14088500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       266815                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       266815                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       697470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6886                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11082470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1224073375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1001683416                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    512575000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       201205                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       201205    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       201205                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    414764500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4145152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       264192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2623488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2709469630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    437011231                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3146480861                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1573240431                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1409361219                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2982601650                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4282710061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1846372450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6129082511                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       175936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       176896                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       175936                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       175936                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2749                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2764                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     29329684                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       160038                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       29489723                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     29329684                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     29329684                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     29329684                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       160038                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      29489723                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          27136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8481280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2649664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       132096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          441                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41401                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1409361219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4523749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1413884968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4705126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    437011231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            441716357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4705126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1846372450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4523749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1855601325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    172786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000437240250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           51                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           51                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              238196                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44181                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      132519                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41401                       # Number of write requests accepted
system.mem_ctrls.readBursts                    132519                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41401                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    273                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4276570555                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  661230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7748028055                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32338.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58588.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        68                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123286                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38385                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                132519                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41401                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  116719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    139                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.271089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   834.822764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.720900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          359      3.00%      3.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          413      3.45%      6.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          186      1.55%      7.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          175      1.46%      9.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          208      1.74%     11.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          161      1.34%     12.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          156      1.30%     13.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          203      1.69%     15.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10124     84.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11985                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           51                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2593.294118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2070.776195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            17     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.96%     35.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.96%     37.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     31.37%     68.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      3.92%     72.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8     15.69%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6     11.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            51                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           51                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean            812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    434.545365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    419.914372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             10     19.61%     19.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      1.96%     21.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           40     78.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            51                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8463744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2650368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8481216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2649664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1410.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       441.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1413.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    441.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5998421875                       # Total gap between requests
system.mem_ctrls.avgGap                      34489.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8436864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        29888                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1406480529.768424749374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4481072.189877098426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4982525.506363345310                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 436851192.415518581867                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          441                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7732110035                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15918020                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20272168255                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  98348374375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58534.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37631.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  45968635.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2401083.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3246963640                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    324450000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2428288235                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10060499.201278                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1967849.119330                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5696500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11934625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6484686250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3148936250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       703270                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           703270                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       703270                       # number of overall hits
system.cpu.icache.overall_hits::total          703270                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2749                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2749                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2749                       # number of overall misses
system.cpu.icache.overall_misses::total          2749                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    119924375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    119924375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    119924375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    119924375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       706019                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       706019                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       706019                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       706019                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003894                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003894                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003894                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003894                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43624.727174                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43624.727174                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43624.727174                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43624.727174                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2749                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2749                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2749                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2749                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    115657500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    115657500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    115657500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    115657500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003894                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003894                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003894                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003894                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42072.571844                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42072.571844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42072.571844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42072.571844                       # average overall mshr miss latency
system.cpu.icache.replacements                   2568                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       703270                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          703270                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2749                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2749                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    119924375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    119924375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       706019                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       706019                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003894                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003894                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43624.727174                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43624.727174                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    115657500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    115657500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003894                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003894                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42072.571844                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42072.571844                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           337.456226                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              871117                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2568                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            339.220016                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   337.456226                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.659094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.659094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.666016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1414787                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1414787                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       115334                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           115334                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       115334                       # number of overall hits
system.cpu.dcache.overall_hits::total          115334                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          561                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            561                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          561                       # number of overall misses
system.cpu.dcache.overall_misses::total           561                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     40216375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     40216375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     40216375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     40216375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       115895                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       115895                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       115895                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       115895                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004841                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004841                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004841                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004841                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71686.942959                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71686.942959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71686.942959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71686.942959                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          328                       # number of writebacks
system.cpu.dcache.writebacks::total               328                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          123                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30504500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30504500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6770875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6770875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003779                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003779                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003779                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003779                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69644.977169                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69644.977169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69644.977169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69644.977169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2083.987381                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2083.987381                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    439                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        72099                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           72099                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          320                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           320                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22417125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22417125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        72419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        72419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004419                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004419                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70053.515625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70053.515625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          314                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          314                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21514625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21514625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6770875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6770875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68517.914013                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68517.914013                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21632.188498                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21632.188498                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        43235                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43235                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          241                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          241                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17799250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17799250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73855.809129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73855.809129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8989875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8989875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002852                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002852                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72498.991935                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72498.991935                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1804661875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1804661875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10428.195931                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10428.195931                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        34007                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        34007                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       139049                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       139049                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1743764067                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1743764067                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12540.644428                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12540.644428                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.172676                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8016                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               552                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.521739                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.172676                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          335                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1848467                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1848467                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9633622500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 9633646250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    387                       # Simulator instruction rate (inst/s)
host_mem_usage                                7893732                       # Number of bytes of host memory used
host_op_rate                                      397                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18049.08                       # Real time elapsed on the host
host_tick_rate                                 332349                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6988156                       # Number of instructions simulated
sim_ops                                       7161847                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005999                       # Number of seconds simulated
sim_ticks                                  5998588125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.476255                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  203480                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               210912                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                377                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3153                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            211855                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2705                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3157                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              452                       # Number of indirect misses.
system.cpu.branchPred.lookups                  240029                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10137                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          535                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1418717                       # Number of instructions committed
system.cpu.committedOps                       1443698                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.213934                       # CPI: cycles per instruction
system.cpu.discardedOps                          6739                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             775452                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             70352                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           381890                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1495594                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311145                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      313                       # number of quiesce instructions executed
system.cpu.numCycles                          4559663                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       313                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  976864     67.66%     67.66% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1416      0.10%     67.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.76% # Class of committed instruction
system.cpu.op_class_0::MemRead                  72505      5.02%     72.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite                392912     27.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1443698                       # Class of committed instruction
system.cpu.quiesceCycles                      5038078                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3064069                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          458                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        352310                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              132409                       # Transaction distribution
system.membus.trans_dist::ReadResp             135472                       # Transaction distribution
system.membus.trans_dist::WriteReq              43896                       # Transaction distribution
system.membus.trans_dist::WriteResp             43896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          328                       # Transaction distribution
system.membus.trans_dist::WriteClean              113                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2679                       # Transaction distribution
system.membus.trans_dist::ReadExReq               124                       # Transaction distribution
system.membus.trans_dist::ReadExResp              125                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2749                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           314                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       173056                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        173056                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           31                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       347510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       354039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 708217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       175936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       175936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        55360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        65710                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11317230                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            525676                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000892                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029856                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  525207     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     469      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              525676                       # Request fanout histogram
system.membus.reqLayer6.occupancy           814979692                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6669500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             7839812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1213750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6077355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          764935080                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           14088500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       266815                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       266815                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       697470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6886                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11082470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1224073375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1001683416                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    512575000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       201205                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       201205    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       201205                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    414764500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4145152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       264192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2623488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2709458903                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    437009500                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3146468403                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1573234202                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1409355639                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2982589841                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4282693105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1846365139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6129058244                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       175936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       176896                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       175936                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       175936                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2749                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2764                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     29329568                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       160038                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       29489606                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     29329568                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     29329568                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     29329568                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       160038                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      29489606                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          27136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8481280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2649664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       132096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          441                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41401                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1409355639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4523731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1413879370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4705107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    437009500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            441714608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4705107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1846365139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4523731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1855593978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    172786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000437240250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           51                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           51                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              238196                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44181                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      132519                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41401                       # Number of write requests accepted
system.mem_ctrls.readBursts                    132519                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41401                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    273                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4276570555                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  661230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7748028055                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32338.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58588.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        68                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123286                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38385                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                132519                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41401                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  116719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    139                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.271089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   834.822764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.720900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          359      3.00%      3.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          413      3.45%      6.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          186      1.55%      7.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          175      1.46%      9.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          208      1.74%     11.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          161      1.34%     12.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          156      1.30%     13.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          203      1.69%     15.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10124     84.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11985                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           51                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2593.294118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2070.776195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            17     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.96%     35.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.96%     37.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     31.37%     68.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      3.92%     72.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8     15.69%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6     11.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            51                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           51                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean            812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    434.545365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    419.914372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             10     19.61%     19.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      1.96%     21.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           40     78.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            51                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8463744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2650368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8481216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2649664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1410.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       441.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1413.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    441.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5998421875                       # Total gap between requests
system.mem_ctrls.avgGap                      34489.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8436864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        29888                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1406474961.139293193817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4481054.448124824092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4982505.779224507511                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 436849462.805883169174                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          441                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7732110035                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15918020                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20272168255                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  98348374375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58534.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37631.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  45968635.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2401083.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3246963640                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    324450000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2428311985                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10060499.201278                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1967849.119330                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5696500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11934625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6484710000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3148936250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       703282                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           703282                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       703282                       # number of overall hits
system.cpu.icache.overall_hits::total          703282                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2749                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2749                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2749                       # number of overall misses
system.cpu.icache.overall_misses::total          2749                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    119924375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    119924375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    119924375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    119924375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       706031                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       706031                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       706031                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       706031                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003894                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003894                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003894                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003894                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43624.727174                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43624.727174                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43624.727174                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43624.727174                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2749                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2749                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2749                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2749                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    115657500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    115657500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    115657500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    115657500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003894                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003894                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003894                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003894                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42072.571844                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42072.571844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42072.571844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42072.571844                       # average overall mshr miss latency
system.cpu.icache.replacements                   2568                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       703282                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          703282                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2749                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2749                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    119924375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    119924375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       706031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       706031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003894                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003894                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43624.727174                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43624.727174                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    115657500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    115657500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003894                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003894                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42072.571844                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42072.571844                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           337.456240                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2301840                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2909                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            791.282228                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   337.456240                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.659094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.659094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.666016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1414811                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1414811                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       115340                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           115340                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       115340                       # number of overall hits
system.cpu.dcache.overall_hits::total          115340                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          561                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            561                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          561                       # number of overall misses
system.cpu.dcache.overall_misses::total           561                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     40216375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     40216375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     40216375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     40216375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       115901                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       115901                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       115901                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       115901                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004840                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004840                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004840                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004840                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71686.942959                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71686.942959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71686.942959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71686.942959                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          328                       # number of writebacks
system.cpu.dcache.writebacks::total               328                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          123                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30504500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30504500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6770875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6770875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003779                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003779                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003779                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003779                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69644.977169                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69644.977169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69644.977169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69644.977169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2083.987381                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2083.987381                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    439                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        72105                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           72105                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          320                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           320                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22417125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22417125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        72425                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        72425                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004418                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004418                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70053.515625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70053.515625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          314                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          314                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21514625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21514625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6770875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6770875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68517.914013                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68517.914013                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21632.188498                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21632.188498                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        43235                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43235                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          241                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          241                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17799250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17799250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73855.809129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73855.809129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8989875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8989875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002852                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002852                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72498.991935                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72498.991935                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1804661875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1804661875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10428.195931                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10428.195931                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        34007                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        34007                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       139049                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       139049                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1743764067                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1743764067                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12540.644428                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12540.644428                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.172283                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              119782                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               951                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.953733                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.172283                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          335                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1848491                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1848491                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9633646250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
