// Seed: 1330045992
module module_0 (
    input wor id_0,
    input wand id_1,
    input supply1 id_2,
    input tri1 id_3
);
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input tri id_4,
    output uwire id_5,
    input supply0 id_6,
    output supply0 id_7,
    input tri id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri1 id_11,
    output wor id_12,
    input uwire id_13,
    output tri0 id_14,
    input tri id_15
    , id_30,
    output tri id_16
    , id_31,
    input tri0 id_17,
    input supply1 id_18,
    input supply1 id_19,
    output wor id_20,
    input tri0 id_21,
    input supply1 id_22,
    output supply1 id_23,
    input uwire id_24,
    output wire id_25,
    output supply0 id_26,
    output wire id_27,
    output uwire id_28
);
  assign id_30 = id_9;
  module_0(
      id_6, id_24, id_13, id_11
  );
endmodule
