// Seed: 2594953714
module module_0 (
    input wor id_0
);
  id_2(
      .id_0((1)), .id_1(id_0), .id_2(id_0 & 1), .id_3(1 - 1), .id_4(1), .id_5("")
  );
  tri0 id_3 = 1'd0;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input tri id_2,
    output logic id_3,
    output wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    output wor id_7
);
  reg id_9;
  reg id_10 = 1'b0;
  initial id_0 <= id_9;
  always id_3 <= id_10;
  module_0(
      id_6
  );
endmodule
