TimeQuest Timing Analyzer report for syn_fpga_top
Sun Dec 16 01:46:21 2012
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'
 13. Slow Model Setup: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'mclk_pll_inst|altpll_component|pll|clk[2]'
 15. Slow Model Setup: 'mclk_pll_inst|altpll_component|pll|clk[1]'
 16. Slow Model Setup: 'mclk_pll_inst|altpll_component|pll|clk[0]'
 17. Slow Model Hold: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'mclk_pll_inst|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'mclk_pll_inst|altpll_component|pll|clk[2]'
 21. Slow Model Hold: 'mclk_pll_inst|altpll_component|pll|clk[1]'
 22. Slow Model Recovery: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'
 23. Slow Model Recovery: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'
 24. Slow Model Removal: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'
 25. Slow Model Removal: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'
 26. Slow Model Minimum Pulse Width: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'
 27. Slow Model Minimum Pulse Width: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'
 28. Slow Model Minimum Pulse Width: 'pin_clock_50'
 29. Slow Model Minimum Pulse Width: 'pin_clock_24'
 30. Slow Model Minimum Pulse Width: 'mclk_pll_inst|altpll_component|pll|clk[2]'
 31. Slow Model Minimum Pulse Width: 'mclk_pll_inst|altpll_component|pll|clk[1]'
 32. Slow Model Minimum Pulse Width: 'mclk_pll_inst|altpll_component|pll|clk[0]'
 33. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Fast Model Setup Summary
 43. Fast Model Hold Summary
 44. Fast Model Recovery Summary
 45. Fast Model Removal Summary
 46. Fast Model Minimum Pulse Width Summary
 47. Fast Model Setup: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'
 48. Fast Model Setup: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'
 49. Fast Model Setup: 'mclk_pll_inst|altpll_component|pll|clk[2]'
 50. Fast Model Setup: 'mclk_pll_inst|altpll_component|pll|clk[1]'
 51. Fast Model Setup: 'mclk_pll_inst|altpll_component|pll|clk[0]'
 52. Fast Model Hold: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'
 53. Fast Model Hold: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'
 54. Fast Model Hold: 'mclk_pll_inst|altpll_component|pll|clk[0]'
 55. Fast Model Hold: 'mclk_pll_inst|altpll_component|pll|clk[2]'
 56. Fast Model Hold: 'mclk_pll_inst|altpll_component|pll|clk[1]'
 57. Fast Model Recovery: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'
 58. Fast Model Recovery: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'
 59. Fast Model Removal: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'
 60. Fast Model Removal: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'
 61. Fast Model Minimum Pulse Width: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'
 62. Fast Model Minimum Pulse Width: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'
 63. Fast Model Minimum Pulse Width: 'pin_clock_50'
 64. Fast Model Minimum Pulse Width: 'pin_clock_24'
 65. Fast Model Minimum Pulse Width: 'mclk_pll_inst|altpll_component|pll|clk[2]'
 66. Fast Model Minimum Pulse Width: 'mclk_pll_inst|altpll_component|pll|clk[1]'
 67. Fast Model Minimum Pulse Width: 'mclk_pll_inst|altpll_component|pll|clk[0]'
 68. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Output Enable Times
 74. Minimum Output Enable Times
 75. Output Disable Times
 76. Minimum Output Disable Times
 77. Multicorner Timing Analysis Summary
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Setup Transfers
 83. Hold Transfers
 84. Recovery Transfers
 85. Removal Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Web Edition ;
; Revision Name      ; syn_fpga_top                                                       ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C20F484C7                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; syn_fpga_top.sdc ; OK     ; Sun Dec 16 01:45:43 2012 ;
+------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------------+------------------------------------------------+--------------------------------------------------+
; Clock Name                                   ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master       ; Source                                         ; Targets                                          ;
+----------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------------+------------------------------------------------+--------------------------------------------------+
; altera_reserved_tck                          ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;              ;                                                ; { altera_reserved_tck }                          ;
; mclk_pll_inst|altpll_component|pll|clk[0]    ; Generated ; 90.000  ; 11.11 MHz ; 0.000  ; 45.000 ; 50.00      ; 54        ; 25          ;        ;        ;           ;            ; false    ; pin_clock_24 ; mclk_pll_inst|altpll_component|pll|inclk[0]    ; { mclk_pll_inst|altpll_component|pll|clk[0] }    ;
; mclk_pll_inst|altpll_component|pll|clk[1]    ; Generated ; 80.000  ; 12.5 MHz  ; 0.000  ; 40.000 ; 50.00      ; 48        ; 25          ;        ;        ;           ;            ; false    ; pin_clock_24 ; mclk_pll_inst|altpll_component|pll|inclk[0]    ; { mclk_pll_inst|altpll_component|pll|clk[1] }    ;
; mclk_pll_inst|altpll_component|pll|clk[2]    ; Generated ; 53.333  ; 18.75 MHz ; 0.000  ; 26.666 ; 50.00      ; 32        ; 25          ;        ;        ;           ;            ; false    ; pin_clock_24 ; mclk_pll_inst|altpll_component|pll|inclk[0]    ; { mclk_pll_inst|altpll_component|pll|clk[2] }    ;
; pin_clock_24                                 ; Base      ; 41.667  ; 24.0 MHz  ; 0.000  ; 20.833 ;            ;           ;             ;        ;        ;           ;            ;          ;              ;                                                ; { CLOCK_24[0] }                                  ;
; pin_clock_50                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;              ;                                                ; { CLOCK_50 }                                     ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;        ;        ;           ;            ; false    ; pin_clock_50 ; syn_sys_pll_inst|altpll_component|pll|inclk[0] ; { syn_sys_pll_inst|altpll_component|pll|clk[0] } ;
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; pin_clock_50 ; syn_sys_pll_inst|altpll_component|pll|inclk[0] ; { syn_sys_pll_inst|altpll_component|pll|clk[1] } ;
; syn_sys_pll_inst|altpll_component|pll|clk[2] ; Generated ; 10.000  ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; pin_clock_50 ; syn_sys_pll_inst|altpll_component|pll|inclk[0] ; { syn_sys_pll_inst|altpll_component|pll|clk[2] } ;
+----------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------------+------------------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                              ;
+-------------+-----------------+----------------------------------------------+-------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                   ; Note                                                  ;
+-------------+-----------------+----------------------------------------------+-------------------------------------------------------+
; 99.45 MHz   ; 99.45 MHz       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;                                                       ;
; 129.84 MHz  ; 129.84 MHz      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;                                                       ;
; 1152.07 MHz ; 450.05 MHz      ; mclk_pll_inst|altpll_component|pll|clk[1]    ; limit due to high minimum pulse width violation (tch) ;
; 1158.75 MHz ; 449.84 MHz      ; mclk_pll_inst|altpll_component|pll|clk[2]    ; limit due to high minimum pulse width violation (tch) ;
; 1162.79 MHz ; 450.05 MHz      ; mclk_pll_inst|altpll_component|pll|clk[0]    ; limit due to high minimum pulse width violation (tch) ;
+-------------+-----------------+----------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------+
; Slow Model Setup Summary                                              ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 2.298  ; 0.000         ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 4.859  ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[2]    ; 52.470 ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[1]    ; 79.132 ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[0]    ; 89.140 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Hold Summary                                              ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.445 ; 0.000         ;
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.445 ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[0]    ; 0.612 ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[2]    ; 0.615 ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[1]    ; 0.620 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow Model Recovery Summary                                          ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 1.725 ; 0.000         ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 6.043 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow Model Removal Summary                                           ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 1.169 ; 0.000         ;
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 1.182 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 2.436  ; 0.000         ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 7.436  ; 0.000         ;
; pin_clock_50                                 ; 10.000 ; 0.000         ;
; pin_clock_24                                 ; 20.833 ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[2]    ; 25.555 ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[1]    ; 38.889 ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[0]    ; 43.889 ; 0.000         ;
; altera_reserved_tck                          ; 97.531 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                                                   ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 2.298 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[6]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.737      ;
; 2.298 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[8]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.737      ;
; 2.298 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[9]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.737      ;
; 2.305 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[7]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 7.731      ;
; 2.305 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[10] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 7.731      ;
; 2.305 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[11] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 7.731      ;
; 2.305 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[12] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 7.731      ;
; 2.310 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[13] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 7.731      ;
; 2.310 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[14] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 7.731      ;
; 2.310 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[15] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 7.731      ;
; 2.315 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[7]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 7.721      ;
; 2.315 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[10] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 7.721      ;
; 2.315 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[11] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 7.721      ;
; 2.315 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[12] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 7.721      ;
; 2.317 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[40] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 7.704      ;
; 2.317 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[27] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 7.704      ;
; 2.317 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[26] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 7.704      ;
; 2.317 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[16] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 7.704      ;
; 2.317 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[17] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 7.704      ;
; 2.338 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[6]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.697      ;
; 2.338 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[8]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.697      ;
; 2.338 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[9]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.697      ;
; 2.342 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[40] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 7.679      ;
; 2.342 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[27] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 7.679      ;
; 2.342 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[26] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 7.679      ;
; 2.342 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[16] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 7.679      ;
; 2.342 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[17] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 7.679      ;
; 2.343 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[3]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 7.693      ;
; 2.343 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[1]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 7.693      ;
; 2.345 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[95]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.694      ;
; 2.345 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[94]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.694      ;
; 2.345 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[93]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.694      ;
; 2.345 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[92]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.694      ;
; 2.345 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[91]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.694      ;
; 2.345 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[90]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.694      ;
; 2.345 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[89]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.694      ;
; 2.345 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[88]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.694      ;
; 2.345 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[87]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.694      ;
; 2.345 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[86]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.694      ;
; 2.345 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[85]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.694      ;
; 2.345 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[84]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.694      ;
; 2.345 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[83]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.694      ;
; 2.345 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[68]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.694      ;
; 2.345 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[67]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.694      ;
; 2.349 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[13] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 7.692      ;
; 2.349 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[14] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 7.692      ;
; 2.349 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[15] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 7.692      ;
; 2.350 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[3]                                       ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|readdata[30]                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 7.681      ;
; 2.353 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[82]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.686      ;
; 2.353 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[81]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.686      ;
; 2.353 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[80]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.686      ;
; 2.353 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[79]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.686      ;
; 2.353 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[78]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.686      ;
; 2.353 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[77]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.686      ;
; 2.353 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[76]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.686      ;
; 2.353 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[75]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.686      ;
; 2.353 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[74]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.686      ;
; 2.353 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[73]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.686      ;
; 2.353 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[72]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.686      ;
; 2.353 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[71]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.686      ;
; 2.353 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[70]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.686      ;
; 2.353 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[69]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.686      ;
; 2.363 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[2]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.672      ;
; 2.363 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[19] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.672      ;
; 2.363 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[20] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.672      ;
; 2.363 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[24] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.672      ;
; 2.363 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[25] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.672      ;
; 2.369 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[66]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 7.669      ;
; 2.369 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[65]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 7.669      ;
; 2.372 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[16]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 7.671      ;
; 2.372 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[17]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 7.671      ;
; 2.372 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[18]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 7.671      ;
; 2.372 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[19]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 7.671      ;
; 2.372 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[20]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 7.671      ;
; 2.372 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[21]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 7.671      ;
; 2.372 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[22]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 7.671      ;
; 2.372 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[23]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 7.671      ;
; 2.372 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[24]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 7.671      ;
; 2.372 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[25]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 7.671      ;
; 2.372 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[26]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 7.671      ;
; 2.372 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[27]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 7.671      ;
; 2.372 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[28]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 7.671      ;
; 2.390 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[2]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.645      ;
; 2.390 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[19] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.645      ;
; 2.390 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[20] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.645      ;
; 2.390 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[24] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.645      ;
; 2.390 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[25] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 7.645      ;
; 2.397 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[35] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 7.631      ;
; 2.397 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[33] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 7.631      ;
; 2.397 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[36] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 7.631      ;
; 2.397 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_0[18] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 7.631      ;
; 2.400 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 7.639      ;
; 2.411 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[29] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.011     ; 7.616      ;
; 2.411 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[28] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.011     ; 7.616      ;
; 2.411 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entry_1[39] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.011     ; 7.616      ;
; 2.428 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|F_pc[21]                                              ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 7.603      ;
; 2.429 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[34]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 7.617      ;
; 2.429 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[35]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 7.617      ;
; 2.429 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[36]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 7.617      ;
; 2.429 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[23]                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[37]          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 7.617      ;
+-------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 4.859  ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|sample_real_is_zero_3d                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 5.184      ;
; 5.944  ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|sample_real_is_zero_3d                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.010      ; 4.104      ;
; 9.945  ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[47] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 10.082     ;
; 9.947  ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[53] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 10.080     ;
; 9.951  ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[51] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 10.076     ;
; 9.994  ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[36] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 10.039     ;
; 10.145 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[57] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 9.882      ;
; 10.145 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[45] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 9.882      ;
; 10.239 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[47] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 9.794      ;
; 10.241 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[53] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 9.792      ;
; 10.245 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[51] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 9.788      ;
; 10.288 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[36] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 9.751      ;
; 10.291 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[15]                                                                    ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|sdo_f                                         ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.030     ; 9.588      ;
; 10.297 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[55] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 9.730      ;
; 10.309 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[49] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 9.718      ;
; 10.345 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[58] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.693      ;
; 10.353 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[40] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 9.680      ;
; 10.355 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[57] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.683      ;
; 10.358 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[41] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.674      ;
; 10.363 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[39] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 9.670      ;
; 10.365 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[50] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 9.649      ;
; 10.377 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[41] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 9.656      ;
; 10.401 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[34] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.631      ;
; 10.408 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[38] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.624      ;
; 10.439 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[57] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 9.594      ;
; 10.439 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[45] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 9.594      ;
; 10.476 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|bit_idx_f[0]                                                                  ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|sdo_f                                         ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.021     ; 9.412      ;
; 10.483 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[42] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.549      ;
; 10.536 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|pcm_data_size_f[4]                                                         ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|last_word_f                                ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 9.512      ;
; 10.542 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[43] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.011     ; 9.485      ;
; 10.546 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|pcm_data_size_f[5]                                                         ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|last_word_f                                ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 9.502      ;
; 10.568 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[36] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.464      ;
; 10.568 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[35] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.464      ;
; 10.589 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|pcm_data_size_f[1]                                                         ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|last_word_f                                ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 9.451      ;
; 10.591 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[55] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 9.442      ;
; 10.603 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[56] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.435      ;
; 10.603 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[49] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 9.430      ;
; 10.619 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|pcm_data_size_f[0]                                                         ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|last_word_f                                ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 9.421      ;
; 10.622 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[42] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 9.411      ;
; 10.634 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[39] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.398      ;
; 10.642 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[44] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.396      ;
; 10.647 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[40] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 9.392      ;
; 10.657 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[39] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 9.382      ;
; 10.659 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[50] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 9.361      ;
; 10.668 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[38] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 9.365      ;
; 10.671 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[41] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 9.368      ;
; 10.692 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[50] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.346      ;
; 10.695 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[48] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.343      ;
; 10.701 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|pcm_data_size_f[2]                                                         ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|last_word_f                                ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 9.339      ;
; 10.724 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|pcm_data_size_f[7]                                                         ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|last_word_f                                ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 9.324      ;
; 10.736 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|sram_arb:sram_arb_inst|arb_sel_f[0]                                                               ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|sram_ff_cntrlr:sram_ff_cntrlr_inst|sram_empty_oh                  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 9.311      ;
; 10.737 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[49] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.301      ;
; 10.737 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[34] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.295      ;
; 10.747 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[64] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.015     ; 9.276      ;
; 10.751 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[52] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 9.263      ;
; 10.759 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[58] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.279      ;
; 10.762 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[60] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 9.278      ;
; 10.769 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[57] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.269      ;
; 10.772 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[41] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.260      ;
; 10.785 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|pcm_data_size_f[8]                                                         ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|last_word_f                                ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 9.263      ;
; 10.796 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[65] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.015     ; 9.227      ;
; 10.796 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[56] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 9.218      ;
; 10.800 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|pcm_data_size_f[3]                                                         ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|last_word_f                                ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 9.240      ;
; 10.815 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[34] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.217      ;
; 10.822 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[38] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.210      ;
; 10.824 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[53] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.214      ;
; 10.834 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[46] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.204      ;
; 10.836 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[43] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 9.197      ;
; 10.837 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[54] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.201      ;
; 10.840 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[52] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.198      ;
; 10.843 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[1]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[58] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 9.202      ;
; 10.853 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[1]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[57] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 9.192      ;
; 10.856 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[1]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[41] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 9.183      ;
; 10.862 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[35] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 9.171      ;
; 10.864 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[37] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 9.169      ;
; 10.868 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[2]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[47] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.164      ;
; 10.870 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[2]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[53] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.162      ;
; 10.874 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[2]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[51] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.158      ;
; 10.875 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|bit_idx_f[1]                                                                  ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|sdo_f                                         ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.021     ; 9.013      ;
; 10.877 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[43] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 9.156      ;
; 10.888 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[60] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.015     ; 9.135      ;
; 10.897 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[42] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.135      ;
; 10.899 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[1]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[34] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 9.140      ;
; 10.906 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[1]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[38] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 9.133      ;
; 10.916 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[42] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 9.123      ;
; 10.917 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[2]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[36] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.121      ;
; 10.962 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[38] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 9.077      ;
; 10.964 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[51] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.074      ;
; 10.968 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[55] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.070      ;
; 10.973 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[45] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.065      ;
; 10.979 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[47] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.059      ;
; 10.981 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[1]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[42] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 9.058      ;
; 10.982 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[36] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.050      ;
; 10.982 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[35] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.050      ;
; 10.991 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|pcm_data_size_f[6]                                                         ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|last_word_f                                ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 9.049      ;
; 11.017 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[63] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 9.023      ;
; 11.017 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[56] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.021      ;
; 11.019 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[40] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 9.013      ;
; 11.024 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[65] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 9.016      ;
; 11.031 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[34] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 9.007      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mclk_pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 52.470 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[0].dd_sync_clk_inst|sync_f[0] ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[0].dd_sync_clk_inst|sync_f[1] ; mclk_pll_inst|altpll_component|pll|clk[2] ; mclk_pll_inst|altpll_component|pll|clk[2] ; 53.333       ; 0.000      ; 0.901      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mclk_pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 79.132 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[2].dd_sync_clk_inst|sync_f[0] ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[2].dd_sync_clk_inst|sync_f[1] ; mclk_pll_inst|altpll_component|pll|clk[1] ; mclk_pll_inst|altpll_component|pll|clk[1] ; 80.000       ; 0.000      ; 0.906      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mclk_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 89.140 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[3].dd_sync_clk_inst|sync_f[0] ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[3].dd_sync_clk_inst|sync_f[1] ; mclk_pll_inst|altpll_component|pll|clk[0] ; mclk_pll_inst|altpll_component|pll|clk[0] ; 90.000       ; 0.000      ; 0.898      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[4]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[4]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[5]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[5]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[7]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[7]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fsm_pstate~6                                                                                                                                                                                         ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fsm_pstate~6                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fsm_pstate~6                                                                                                                                                                                         ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fsm_pstate~6                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|irq_oh                                                                                                                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|irq_oh                                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|irq_oh                                                                                                                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|irq_oh                                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|vcortex_lb:vcortex_lb_inst|pwm_gen_en_oh                                                                                                                                                                                        ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|vcortex_lb:vcortex_lb_inst|pwm_gen_en_oh                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fsm_pstate~5                                                                                                                                                                                         ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fsm_pstate~5                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fsm_pstate~5                                                                                                                                                                                         ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fsm_pstate~5                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2cordic_ram_rd_en_oh                                                                                                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2cordic_ram_rd_en_oh                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|pwm_ram_rd_addr_od[0]                                                                                                                                                                              ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|pwm_ram_rd_addr_od[0]                                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|pwm_ram_rd_addr_od[1]                                                                                                                                                                              ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|pwm_ram_rd_addr_od[1]                                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|pwm_ram_rd_addr_od[2]                                                                                                                                                                              ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|pwm_ram_rd_addr_od[2]                                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|pwm_ram_rd_addr_od[3]                                                                                                                                                                              ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|pwm_ram_rd_addr_od[3]                                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2cordic_ram_rd_en_oh                                                                                                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2cordic_ram_rd_en_oh                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2twiddle_ram_rd_en_oh                                                                                                                                                                                ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2twiddle_ram_rd_en_oh                                                                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2twiddle_ram_rd_en_oh                                                                                                                                                                                ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2twiddle_ram_rd_en_oh                                                                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|adc2fgyrus_lpcm_od[16]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|adc2fgyrus_lpcm_od[16]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|adc2fgyrus_rpcm_od[16]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|adc2fgyrus_rpcm_od[16]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|sample_cntr_f[0]                                                                                                                                                                                     ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|sample_cntr_f[0]                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|fgyrus_en_oh                                                                                                                                                                                           ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|fgyrus_en_oh                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|sample_cntr_f[0]                                                                                                                                                                                     ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|sample_cntr_f[0]                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2fft_im_ram_rd_en_oh                                                                                                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2fft_im_ram_rd_en_oh                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[16]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[16]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[17]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[17]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[18]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[18]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[19]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[19]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[20]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[20]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[21]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[21]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[22]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[22]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[23]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[23]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[24]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[24]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[25]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[25]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[26]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[26]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[27]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[27]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[28]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[28]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[29]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[29]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[30]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[30]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[31]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[31]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex_lb:acortex_lb_inst|acortex_aud_src_sel_od                                                                                                                                                                               ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex_lb:acortex_lb_inst|acortex_aud_src_sel_od                                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|addr_cntr_en_f                                                                                                                                                                                     ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|addr_cntr_en_f                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2fft_im_ram_rd_en_oh                                                                                                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2fft_im_ram_rd_en_oh                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[16]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[16]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[17]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[17]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[18]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[18]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[19]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[19]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[20]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[20]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[21]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[21]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[22]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[22]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[23]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[23]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[24]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[24]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[25]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[25]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[26]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[26]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[27]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[27]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[28]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[28]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[29]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[29]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[30]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[30]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[31]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[31]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2fft_real_ram_rd_en_oh                                                                                                                                                                               ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2fft_real_ram_rd_en_oh                                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2fft_real_ram_rd_en_oh                                                                                                                                                                               ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2fft_real_ram_rd_en_oh                                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|fgyrus_en_oh                                                                                                                                                                                           ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|fgyrus_en_oh                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex_lb:acortex_lb_inst|adc_start_cap_oh                                                                                                                                                                                     ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex_lb:acortex_lb_inst|adc_start_cap_oh                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|num_chnnls_f                                                                                                                                                                                             ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|num_chnnls_f                                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|fsm_pstate~6                                                                                                                                                                                      ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|fsm_pstate~6                                                                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|fsm_pstate~5                                                                                                                                                                                      ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|fsm_pstate~5                                                                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|fsm_pstate[3]                                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|fsm_pstate[3]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|fsm_pstate[4]                                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|fsm_pstate[4]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|bps_f                                                                                                                                                                                                    ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|bps_f                                                                                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|wait_for_rsp_f                                                                                                                                                                                                      ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|wait_for_rsp_f                                                                                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|sram_lb:sram_lb_inst|sram_mm_rd_en_oh                                                                                                                                                                                           ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|sram_lb:sram_lb_inst|sram_mm_rd_en_oh                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[2]                                                                                                                                                                                                   ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[2]                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[3]                                                                                                                                                                                                   ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[3]                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|sram_lb:sram_lb_inst|sram_ff_urun_flag_f                                                                                                                                                                                        ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|sram_lb:sram_lb_inst|sram_ff_urun_flag_f                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[4]                                                                                                                                                                                                   ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[4]                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[5]                                                                                                                                                                                                   ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[5]                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[6]                                                                                                                                                                                                   ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[6]                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[7]                                                                                                                                                                                                   ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[7]                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|fsm_pstate[5]                                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|fsm_pstate[5]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|monitor_ready                                                                                                             ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|monitor_ready                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|MonWr                                                                                                                           ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|MonWr                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|MonRd                                                                                                                           ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|MonRd                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                                                                                                                                                              ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_test_bench:the_limbus_sys_cpu_test_bench|d_write                                                                                                                                                                                   ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_test_bench:the_limbus_sys_cpu_test_bench|d_write                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|i_read                                                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|i_read                                                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                      ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                             ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|d_read                                                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|d_read                                                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|resetlatch                                                                                                                ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|resetlatch                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|monitor_error                                                                                                             ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|monitor_error                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                           ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                               ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                         ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                         ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                       ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:perf_cntr_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                         ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:perf_cntr_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:fft_cache_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[256]                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:fft_cache_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[256]                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:timer_1us_s1_translator|wait_latency_counter[0]                                                                                                                                                                                       ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:timer_1us_s1_translator|wait_latency_counter[0]                                                                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                   ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                              ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                              ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                           ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                           ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                           ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                                           ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                             ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdcard_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdcard_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                          ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:acortex_dc_fifo_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:acortex_dc_fifo_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[128]                                                                                                                                                               ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[128]                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:timer_1us_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:timer_1us_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                        ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                           ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                           ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_avalon_reg:the_limbus_sys_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_avalon_reg:the_limbus_sys_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entries[1]                                                                                                                                                        ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entries[1]                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entries[0]                                                                                                                                                        ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entries[0]                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|rd_address                                                                                                                                                        ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|rd_address                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|probepresent                                                                                                              ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|probepresent                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                       ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:sdcard_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                        ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:sdcard_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:perf_cntr_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                         ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:perf_cntr_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                    ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                             ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|active_cs_n                                                                                                                                                                                                                                   ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|active_cs_n                                                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|refresh_request                                                                                                                                                                                                                               ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|refresh_request                                                                                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_state.000000001                                                                                                                                                                                                                             ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_state.000000001                                                                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|init_done                                                                                                                                                                                                                                     ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|init_done                                                                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_timer_0:timer_0|timeout_occurred                                                                                                                                                                                                                          ; limbus_sys:limbus_sys_inst|limbus_sys_timer_0:timer_0|timeout_occurred                                                                                                                                                                                                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                             ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdcard_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdcard_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[7] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[7] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[4] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[4] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[5] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[5] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:fft_cache_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:fft_cache_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|monitor_go                                                                                                                ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|monitor_go                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_count[2]                                                                                                                                                                                                                                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_count[2]                                                                                                                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_state.000000100                                                                                                                                                                                                                             ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_state.000000100                                                                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|wr_address                                                                                                                                                        ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|wr_address                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|limbus_sys_jtag_uart_scfifo_w:the_limbus_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                           ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|limbus_sys_jtag_uart_scfifo_w:the_limbus_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mclk_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.612 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[3].dd_sync_clk_inst|sync_f[0] ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[3].dd_sync_clk_inst|sync_f[1] ; mclk_pll_inst|altpll_component|pll|clk[0] ; mclk_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.898      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mclk_pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.615 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[0].dd_sync_clk_inst|sync_f[0] ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[0].dd_sync_clk_inst|sync_f[1] ; mclk_pll_inst|altpll_component|pll|clk[2] ; mclk_pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.901      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mclk_pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.620 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[2].dd_sync_clk_inst|sync_f[0] ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[2].dd_sync_clk_inst|sync_f[1] ; mclk_pll_inst|altpll_component|pll|clk[1] ; mclk_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.906      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                          ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 1.725 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0]             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 3.313      ;
; 3.344 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.694      ;
; 3.344 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.694      ;
; 3.344 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.694      ;
; 3.344 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.694      ;
; 3.344 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.694      ;
; 3.344 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.694      ;
; 3.344 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.694      ;
; 3.344 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.694      ;
; 3.344 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.694      ;
; 3.344 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.694      ;
; 3.344 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.694      ;
; 3.582 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|p0addr                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.456      ;
; 5.680 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|resetrequest   ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.177     ; 4.054      ;
; 6.192 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[0]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.200     ; 3.519      ;
; 6.192 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[1]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.200     ; 3.519      ;
; 6.192 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[4]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.200     ; 3.519      ;
; 6.192 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[5]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.200     ; 3.519      ;
; 6.194 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[6]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.181     ; 3.536      ;
; 6.194 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[7]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.181     ; 3.536      ;
; 6.194 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[3]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.191     ; 3.526      ;
; 6.194 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[4]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.181     ; 3.536      ;
; 6.194 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[5]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.181     ; 3.536      ;
; 6.194 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[2]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.191     ; 3.526      ;
; 6.194 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[0]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.178     ; 3.539      ;
; 6.194 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[2]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.178     ; 3.539      ;
; 6.194 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[3]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.178     ; 3.539      ;
; 6.194 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[10]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.178     ; 3.539      ;
; 6.194 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_cmd[2]                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.191     ; 3.526      ;
; 6.195 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[1]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.175     ; 3.541      ;
; 6.195 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_cmd[1]                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.185     ; 3.531      ;
; 6.195 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_cmd[3]                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.185     ; 3.531      ;
; 6.195 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_bank[0]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.185     ; 3.531      ;
; 6.195 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_bank[1]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.175     ; 3.541      ;
; 6.202 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.192     ; 3.517      ;
; 6.202 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_1                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.192     ; 3.517      ;
; 6.204 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_6                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.173     ; 3.534      ;
; 6.204 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_7                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.173     ; 3.534      ;
; 6.204 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_3                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.183     ; 3.524      ;
; 6.204 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_4                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.173     ; 3.534      ;
; 6.204 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[0]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.213     ; 3.494      ;
; 6.204 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_5                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.173     ; 3.534      ;
; 6.204 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_2                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.183     ; 3.524      ;
; 6.204 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[1]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.213     ; 3.494      ;
; 6.206 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[6]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.194     ; 3.511      ;
; 6.206 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[7]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.194     ; 3.511      ;
; 6.206 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[3]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.204     ; 3.501      ;
; 6.206 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[4]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.194     ; 3.511      ;
; 6.206 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[5]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.194     ; 3.511      ;
; 6.206 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[2]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.204     ; 3.501      ;
; 6.208 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[8]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.177     ; 3.526      ;
; 6.208 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[9]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.177     ; 3.526      ;
; 6.208 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_dqm[1]                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.177     ; 3.526      ;
; 6.209 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[12]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.192     ; 3.510      ;
; 6.209 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[13]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.192     ; 3.510      ;
; 6.209 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[14]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.192     ; 3.510      ;
; 6.209 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[15]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.192     ; 3.510      ;
; 6.209 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[6]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.186     ; 3.516      ;
; 6.209 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[7]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.186     ; 3.516      ;
; 6.209 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_dqm[0]                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.186     ; 3.516      ;
; 6.209 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_cmd[0]                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.186     ; 3.516      ;
; 6.210 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[10]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.179     ; 3.522      ;
; 6.210 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[11]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.179     ; 3.522      ;
; 6.210 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[8]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.182     ; 3.519      ;
; 6.210 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[9]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.182     ; 3.519      ;
; 6.210 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[11]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.179     ; 3.522      ;
; 6.218 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_8                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.169     ; 3.524      ;
; 6.218 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_9                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.169     ; 3.524      ;
; 6.219 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_12                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.184     ; 3.508      ;
; 6.219 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_13                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.184     ; 3.508      ;
; 6.219 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_14                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.184     ; 3.508      ;
; 6.219 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_15                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.184     ; 3.508      ;
; 6.220 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[8]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.190     ; 3.501      ;
; 6.220 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[9]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.190     ; 3.501      ;
; 6.220 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_10                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.171     ; 3.520      ;
; 6.220 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_11                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.171     ; 3.520      ;
; 6.221 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[12]                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.205     ; 3.485      ;
; 6.221 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[13]                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.205     ; 3.485      ;
; 6.221 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[14]                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.205     ; 3.485      ;
; 6.221 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[15]                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.205     ; 3.485      ;
; 6.222 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[10]                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.192     ; 3.497      ;
; 6.222 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[11]                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.192     ; 3.497      ;
; 6.240 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdcard_spi:sdcard_spi|SCLK_reg                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.172     ; 3.499      ;
; 6.241 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdcard_spi:sdcard_spi|shift_reg[7]                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.168     ; 3.502      ;
; 6.352 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_uart_0:uart_0|limbus_sys_uart_0_tx:the_limbus_sys_uart_0_tx|txd                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 3.514      ;
; 6.708 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 3.315      ;
; 6.708 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 3.315      ;
; 6.708 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 3.316      ;
; 6.708 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 3.316      ;
; 6.708 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 3.316      ;
; 6.708 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|i_read                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.012     ; 3.318      ;
; 6.708 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.012     ; 3.318      ;
; 6.708 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 3.315      ;
; 6.708 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 3.315      ;
; 6.708 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 3.316      ;
; 6.708 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|D_iw[4]                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.012     ; 3.318      ;
; 6.708 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|D_iw[22]                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.011     ; 3.319      ;
; 6.708 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|D_iw[24]                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.011     ; 3.319      ;
; 6.708 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|D_iw[14]                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.011     ; 3.319      ;
; 6.708 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 3.316      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT0  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT1  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT2  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT3  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT4  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT5  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT6  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT7  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT8  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT9  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT10 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT11 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT12 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT13 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT14 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT15 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT16 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT17 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT0    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT1    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT2    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT3    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT4    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT5    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT6    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT7    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT8    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT9    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT10   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT11   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT12   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.043 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT13   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.187      ; 4.090      ;
; 6.044 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT0    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.195      ; 4.097      ;
; 6.044 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT1    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.195      ; 4.097      ;
; 6.044 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT2    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.195      ; 4.097      ;
; 6.044 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT3    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.195      ; 4.097      ;
; 6.044 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT4    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.195      ; 4.097      ;
; 6.044 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT5    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.195      ; 4.097      ;
; 6.044 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT6    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.195      ; 4.097      ;
; 6.044 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT7    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.195      ; 4.097      ;
; 6.044 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT8    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.195      ; 4.097      ;
; 6.044 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT9    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.195      ; 4.097      ;
; 6.044 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT10   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.195      ; 4.097      ;
; 6.044 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT11   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.195      ; 4.097      ;
; 6.044 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT12   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.195      ; 4.097      ;
; 6.044 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT13   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.195      ; 4.097      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT0  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT1  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT2  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT3  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT4  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT5  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT6  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT7  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT8  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT9  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT10 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT11 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT12 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT13 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT14 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT15 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT16 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT17 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.209      ; 4.110      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT0  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT1  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT2  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT3  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT4  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT5  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT6  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT7  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT8  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT9  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT10 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT11 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT12 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT13 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT14 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT15 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT16 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT17 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.201      ; 4.102      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT0    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.206      ; 4.107      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT1    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.206      ; 4.107      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT2    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.206      ; 4.107      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT3    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.206      ; 4.107      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT4    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.206      ; 4.107      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT5    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.206      ; 4.107      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT6    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.206      ; 4.107      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT7    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.206      ; 4.107      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT8    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.206      ; 4.107      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT9    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.206      ; 4.107      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT10   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.206      ; 4.107      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT11   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.206      ; 4.107      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT12   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.206      ; 4.107      ;
; 6.045 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT13   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.206      ; 4.107      ;
; 6.060 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT0  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.205      ; 4.091      ;
; 6.060 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT1  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.205      ; 4.091      ;
; 6.060 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT2  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.205      ; 4.091      ;
; 6.060 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT3  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.205      ; 4.091      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 1.169 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|p0addr                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.338 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.624      ;
; 1.338 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.624      ;
; 1.338 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.624      ;
; 1.338 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.624      ;
; 1.338 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.624      ;
; 1.338 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.624      ;
; 1.338 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.624      ;
; 1.338 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.624      ;
; 1.338 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.624      ;
; 1.338 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.624      ;
; 1.338 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.624      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_res_wr_addr_od[2]                                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb_rd_data_od[11]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_addr_od[0]                                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 3.307      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_addr_od[1]                                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.308      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_addr_od[2]                                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.308      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_addr_od[3]                                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.308      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_addr_od[4]                                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.308      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_addr_od[5]                                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.308      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_addr_od[6]                                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 3.307      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_real_data_od[15]                                                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.305      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_real_data_od[28]                                                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.305      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_real_data_od[31]                                                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.305      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb_rd_data_od[8]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb_rd_data_od[9]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb_rd_data_od[10]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb_rd_data_od[12]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb_rd_data_od[14]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb_rd_data_od[15]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|irq_oh                                                                                                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 3.297      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|lb_wr_data_od[2]                                                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|lb_wr_data_od[3]                                                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|lb_wr_data_od[0]                                                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|lb_wr_data_od[12]                                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 3.295      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|cordic_ram_rd_addr_od[1]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.305      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|data_rdy_oh                                                                                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|abs_val_f[15]                                                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.305      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|abs_val_f[31]                                                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.305      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_1_1d[0]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 3.307      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_2_1d[0]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 3.307      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_2_1d[1]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 3.307      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_1_1d[1]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 3.307      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_1_1d[3]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 3.307      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_2_1d[3]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 3.307      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[2]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[3]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[4]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[5]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[6]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[7]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[8]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[9]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[11]                                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[13]                                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|mul_res_norm_real_f[3]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|mul_res_norm_real_f[1]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|mul_res_norm_real_f[3]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|dffe7a[8]                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.299      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|dffe7a[9]                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.299      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|dffe7a[11]                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.299      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|mul_res_norm_real_f[6]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|mul_res_norm_real_f[8]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|mul_res_norm_real_f[19]                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|dffe7a[8]                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|dffe7a[9]                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|mul_res_norm_real_f[2]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|dffe7a[11]                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|sample_a_real_od[21]                                                                                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.303      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|dffe7a[10]                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.299      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|dffe7a[10]                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|external_mult_registers[8]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|external_mult_registers[9]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[9]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|external_mult_registers[11] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|external_mult_registers[8]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.299      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[8]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.299      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|external_mult_registers[9]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.299      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[11] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|external_mult_registers[11] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.299      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[33] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[35] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[36] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|external_mult_registers[7]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|external_mult_registers[10] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|external_mult_registers[7]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.299      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|external_mult_registers[10] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.299      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[30] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[31] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[32] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[34] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[37] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[38] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[39] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|external_mult_registers[6]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|external_mult_registers[6]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.299      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[29] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[5]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|external_mult_registers[5]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.298      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[5]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.299      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                       ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 1.182 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2]                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.468      ;
; 1.182 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|ws_dgrp_reg[2]                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.468      ;
; 1.182 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|ws_dgrp_reg[3]                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.468      ;
; 2.027 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|ws_dgrp_reg[0]                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.316      ;
; 2.027 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.316      ;
; 2.027 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|ws_dgrp_reg[1]                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.316      ;
; 2.027 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0]                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.316      ;
; 2.027 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[3]                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.316      ;
; 2.027 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|parity11                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.316      ;
; 2.027 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[2]                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.316      ;
; 2.027 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[4]                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.316      ;
; 2.027 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|sub_parity12a1                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.316      ;
; 2.027 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[4]                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.316      ;
; 2.027 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|delayed_wrptr_g[1]                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.316      ;
; 2.027 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|delayed_wrptr_g[2]                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.316      ;
; 2.027 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|delayed_wrptr_g[3]                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.316      ;
; 2.027 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|delayed_wrptr_g[7]                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.316      ;
; 2.027 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|delayed_wrptr_g[0]                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.316      ;
; 2.027 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|delayed_wrptr_g[6]                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.316      ;
; 2.030 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[1]                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.320      ;
; 2.030 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[0]                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.320      ;
; 2.030 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[3]                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.320      ;
; 2.030 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[2]                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.320      ;
; 2.034 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6]                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.322      ;
; 2.034 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|ws_dgrp_reg[6]                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.322      ;
; 2.034 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3]                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.322      ;
; 2.034 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[5]                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.322      ;
; 2.034 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[4]                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.322      ;
; 2.034 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|ws_dgrp_reg[5]                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.322      ;
; 2.034 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|ws_dgrp_reg[4]                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.322      ;
; 2.034 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|ws_dgrp_reg[7]                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.322      ;
; 2.034 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[7]                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.322      ;
; 2.034 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[7]                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.322      ;
; 2.034 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|sub_parity12a0                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 2.322      ;
; 2.034 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|delayed_wrptr_g[4]                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.323      ;
; 2.034 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|delayed_wrptr_g[5]                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 2.323      ;
; 2.038 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[5]                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.328      ;
; 2.038 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[1]                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.328      ;
; 2.038 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[0]                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.328      ;
; 2.038 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[5]                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.328      ;
; 2.039 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[6]                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.329      ;
; 2.039 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[6]                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.329      ;
; 2.039 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[7]                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 2.329      ;
; 2.249 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|resetrequest   ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 2.540      ;
; 2.249 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|resetrequest   ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 2.540      ;
; 2.249 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|resetrequest   ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 2.540      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.309      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.309      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.309      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.309      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.309      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.309      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_byte1_data[2]                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.309      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.309      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.309      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.309      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.309      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.309      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|D_iw[13]                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 3.308      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|D_iw[15]                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 3.308      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|D_iw[2]                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 3.308      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|D_iw[8]                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 3.308      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|D_iw[16]                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 3.308      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.301      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.301      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|D_iw[29]                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 3.308      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.301      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.301      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 3.308      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 3.308      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 3.308      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 3.308      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.301      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_timer_1us:timer_1us|readdata[2]                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 3.306      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_timer_1us:timer_1us|control_register[0]                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 3.306      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_timer_1us:timer_1us|timeout_occurred                                                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 3.306      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|fifo_AE                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.324      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.301      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][65]                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.301      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_timer_1us:timer_1us|readdata[0]                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 3.306      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_timer_1us:timer_1us|readdata[1]                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 3.306      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_timer_1us:timer_1us|readdata[3]                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 3.306      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|limbus_sys_jtag_uart_scfifo_w:the_limbus_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.324      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|limbus_sys_jtag_uart_scfifo_w:the_limbus_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.324      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|limbus_sys_jtag_uart_scfifo_w:the_limbus_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.324      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|limbus_sys_jtag_uart_scfifo_w:the_limbus_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.324      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|limbus_sys_jtag_uart_scfifo_w:the_limbus_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.324      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.299      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.299      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.299      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.299      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 3.300      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.301      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_timer_1us:timer_1us|control_register[2]                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 3.306      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_timer_1us:timer_1us|counter_snapshot[2]                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.305      ;
; 3.025 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; syn_cortex_top:syn_cortex_top_inst|dd_sync:acortex_irq_sync|sync_f[0]                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.297      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg6 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg6 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg7 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg7 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 2.436 ; 5.000        ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg7  ;
; 2.436 ; 5.000        ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg7  ;
+-------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[0]                          ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[0]                          ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[10]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[10]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[11]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[11]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[12]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[12]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[13]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[13]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[14]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[14]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[15]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[15]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[16]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[16]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[17]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[17]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[18]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[18]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[19]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[19]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[1]                          ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[1]                          ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[20]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[20]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[21]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[21]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[22]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[22]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[23]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[23]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[24]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[24]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[25]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[25]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[26]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[26]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[27]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[27]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[28]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[28]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[29]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[29]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[2]                          ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[2]                          ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[30]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[30]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[31]                         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[31]                         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[3]                          ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[3]                          ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[4]                          ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[4]                          ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[5]                          ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[5]                          ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[6]                          ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[6]                          ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[7]                          ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[7]                          ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[8]                          ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[8]                          ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[9]                          ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[9]                          ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg18 ;
+-------+--------------+----------------+------------------+----------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pin_clock_50'                                                                                         ;
+--------+--------------+----------------+------------------+--------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+--------------+------------+------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; pin_clock_50 ; Rise       ; CLOCK_50|combout                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; pin_clock_50 ; Rise       ; CLOCK_50|combout                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; pin_clock_50 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; pin_clock_50 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; pin_clock_50 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; pin_clock_50 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; pin_clock_50 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; pin_clock_50 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; pin_clock_50 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; pin_clock_50 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|inclk[0] ;
; 17.369 ; 20.000       ; 2.631          ; Port Rate        ; pin_clock_50 ; Rise       ; CLOCK_50                                       ;
+--------+--------------+----------------+------------------+--------------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pin_clock_24'                                                                                      ;
+--------+--------------+----------------+------------------+--------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+--------------+------------+---------------------------------------------+
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; pin_clock_24 ; Rise       ; CLOCK_24[0]|combout                         ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; pin_clock_24 ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; pin_clock_24 ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[1]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; pin_clock_24 ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[2]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; pin_clock_24 ; Rise       ; mclk_pll_inst|altpll_component|pll|inclk[0] ;
; 20.834 ; 20.834       ; 0.000          ; Low Pulse Width  ; pin_clock_24 ; Rise       ; CLOCK_24[0]|combout                         ;
; 20.834 ; 20.834       ; 0.000          ; Low Pulse Width  ; pin_clock_24 ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[0]   ;
; 20.834 ; 20.834       ; 0.000          ; Low Pulse Width  ; pin_clock_24 ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[1]   ;
; 20.834 ; 20.834       ; 0.000          ; Low Pulse Width  ; pin_clock_24 ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[2]   ;
; 20.834 ; 20.834       ; 0.000          ; Low Pulse Width  ; pin_clock_24 ; Rise       ; mclk_pll_inst|altpll_component|pll|inclk[0] ;
; 39.036 ; 41.667       ; 2.631          ; Port Rate        ; pin_clock_24 ; Rise       ; CLOCK_24[0]                                 ;
+--------+--------------+----------------+------------------+--------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mclk_pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 25.555 ; 26.666       ; 1.111          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[0].dd_sync_clk_inst|sync_f[0] ;
; 25.555 ; 26.666       ; 1.111          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[0].dd_sync_clk_inst|sync_f[1] ;
; 25.556 ; 26.667       ; 1.111          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[0].dd_sync_clk_inst|sync_f[0] ;
; 25.556 ; 26.667       ; 1.111          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[0].dd_sync_clk_inst|sync_f[1] ;
; 26.666 ; 26.666       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; mclk_pll_inst|altpll_component|_clk2~clkctrl|inclk[0]                                                                                                                  ;
; 26.666 ; 26.666       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; mclk_pll_inst|altpll_component|_clk2~clkctrl|outclk                                                                                                                    ;
; 26.666 ; 26.666       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[0].dd_sync_clk_inst|sync_f[0]|clk                                                        ;
; 26.666 ; 26.666       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[0].dd_sync_clk_inst|sync_f[1]|clk                                                        ;
; 26.667 ; 26.667       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; mclk_pll_inst|altpll_component|_clk2~clkctrl|inclk[0]                                                                                                                  ;
; 26.667 ; 26.667       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; mclk_pll_inst|altpll_component|_clk2~clkctrl|outclk                                                                                                                    ;
; 26.667 ; 26.667       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[0].dd_sync_clk_inst|sync_f[0]|clk                                                        ;
; 26.667 ; 26.667       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[0].dd_sync_clk_inst|sync_f[1]|clk                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mclk_pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 38.889 ; 40.000       ; 1.111          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[2].dd_sync_clk_inst|sync_f[0] ;
; 38.889 ; 40.000       ; 1.111          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[2].dd_sync_clk_inst|sync_f[0] ;
; 38.889 ; 40.000       ; 1.111          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[2].dd_sync_clk_inst|sync_f[1] ;
; 38.889 ; 40.000       ; 1.111          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[2].dd_sync_clk_inst|sync_f[1] ;
; 40.000 ; 40.000       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; mclk_pll_inst|altpll_component|_clk1~clkctrl|inclk[0]                                                                                                                  ;
; 40.000 ; 40.000       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; mclk_pll_inst|altpll_component|_clk1~clkctrl|inclk[0]                                                                                                                  ;
; 40.000 ; 40.000       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; mclk_pll_inst|altpll_component|_clk1~clkctrl|outclk                                                                                                                    ;
; 40.000 ; 40.000       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; mclk_pll_inst|altpll_component|_clk1~clkctrl|outclk                                                                                                                    ;
; 40.000 ; 40.000       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[2].dd_sync_clk_inst|sync_f[0]|clk                                                        ;
; 40.000 ; 40.000       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[2].dd_sync_clk_inst|sync_f[0]|clk                                                        ;
; 40.000 ; 40.000       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[2].dd_sync_clk_inst|sync_f[1]|clk                                                        ;
; 40.000 ; 40.000       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[2].dd_sync_clk_inst|sync_f[1]|clk                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mclk_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 43.889 ; 45.000       ; 1.111          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[3].dd_sync_clk_inst|sync_f[0] ;
; 43.889 ; 45.000       ; 1.111          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[3].dd_sync_clk_inst|sync_f[0] ;
; 43.889 ; 45.000       ; 1.111          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[3].dd_sync_clk_inst|sync_f[1] ;
; 43.889 ; 45.000       ; 1.111          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[3].dd_sync_clk_inst|sync_f[1] ;
; 45.000 ; 45.000       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; mclk_pll_inst|altpll_component|_clk0~clkctrl|inclk[0]                                                                                                                  ;
; 45.000 ; 45.000       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; mclk_pll_inst|altpll_component|_clk0~clkctrl|inclk[0]                                                                                                                  ;
; 45.000 ; 45.000       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; mclk_pll_inst|altpll_component|_clk0~clkctrl|outclk                                                                                                                    ;
; 45.000 ; 45.000       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; mclk_pll_inst|altpll_component|_clk0~clkctrl|outclk                                                                                                                    ;
; 45.000 ; 45.000       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[3].dd_sync_clk_inst|sync_f[0]|clk                                                        ;
; 45.000 ; 45.000       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[3].dd_sync_clk_inst|sync_f[0]|clk                                                        ;
; 45.000 ; 45.000       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[3].dd_sync_clk_inst|sync_f[1]|clk                                                        ;
; 45.000 ; 45.000       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[3].dd_sync_clk_inst|sync_f[1]|clk                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+--------------+-------+-------+------------+----------------------------------------------+
; Data Port    ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                              ;
+--------------+--------------+-------+-------+------------+----------------------------------------------+
; AUD_ADCDAT   ; pin_clock_50 ; 4.437 ; 4.437 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SDAT     ; pin_clock_50 ; 9.692 ; 9.692 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; pin_clock_50 ; 7.519 ; 7.519 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; pin_clock_50 ; 7.321 ; 7.321 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; pin_clock_50 ; 7.392 ; 7.392 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; pin_clock_50 ; 7.145 ; 7.145 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; pin_clock_50 ; 7.385 ; 7.385 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; pin_clock_50 ; 7.377 ; 7.377 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; pin_clock_50 ; 7.500 ; 7.500 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; pin_clock_50 ; 6.972 ; 6.972 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; pin_clock_50 ; 7.503 ; 7.503 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; pin_clock_50 ; 7.519 ; 7.519 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; pin_clock_50 ; 7.337 ; 7.337 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; pin_clock_50 ; 7.114 ; 7.114 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; pin_clock_50 ; 7.375 ; 7.375 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; pin_clock_50 ; 7.257 ; 7.257 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; pin_clock_50 ; 7.188 ; 7.188 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; pin_clock_50 ; 7.324 ; 7.324 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; pin_clock_50 ; 7.517 ; 7.517 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; pin_clock_50 ; 1.449 ; 1.449 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; pin_clock_50 ; 1.449 ; 1.449 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; pin_clock_50 ; 1.449 ; 1.449 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; pin_clock_50 ; 1.440 ; 1.440 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; pin_clock_50 ; 1.440 ; 1.440 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; pin_clock_50 ; 1.430 ; 1.430 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; pin_clock_50 ; 1.400 ; 1.400 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; pin_clock_50 ; 1.440 ; 1.440 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; pin_clock_50 ; 1.440 ; 1.440 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; pin_clock_50 ; 1.416 ; 1.416 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; pin_clock_50 ; 1.416 ; 1.416 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; pin_clock_50 ; 1.418 ; 1.418 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; pin_clock_50 ; 1.418 ; 1.418 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; pin_clock_50 ; 1.431 ; 1.431 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; pin_clock_50 ; 1.431 ; 1.431 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; pin_clock_50 ; 1.431 ; 1.431 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; pin_clock_50 ; 1.431 ; 1.431 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_DAT       ; pin_clock_50 ; 8.147 ; 8.147 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
+--------------+--------------+-------+-------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+--------------+--------+--------+------------+----------------------------------------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+--------------+--------------+--------+--------+------------+----------------------------------------------+
; AUD_ADCDAT   ; pin_clock_50 ; -1.162 ; -1.162 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SDAT     ; pin_clock_50 ; -8.730 ; -8.730 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; pin_clock_50 ; -6.724 ; -6.724 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; pin_clock_50 ; -7.073 ; -7.073 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; pin_clock_50 ; -7.144 ; -7.144 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; pin_clock_50 ; -6.897 ; -6.897 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; pin_clock_50 ; -7.137 ; -7.137 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; pin_clock_50 ; -7.129 ; -7.129 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; pin_clock_50 ; -7.252 ; -7.252 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; pin_clock_50 ; -6.724 ; -6.724 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; pin_clock_50 ; -7.255 ; -7.255 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; pin_clock_50 ; -7.271 ; -7.271 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; pin_clock_50 ; -7.089 ; -7.089 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; pin_clock_50 ; -6.866 ; -6.866 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; pin_clock_50 ; -7.127 ; -7.127 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; pin_clock_50 ; -7.009 ; -7.009 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; pin_clock_50 ; -6.940 ; -6.940 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; pin_clock_50 ; -7.076 ; -7.076 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; pin_clock_50 ; -7.269 ; -7.269 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; pin_clock_50 ; -1.214 ; -1.214 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; pin_clock_50 ; -1.263 ; -1.263 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; pin_clock_50 ; -1.263 ; -1.263 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; pin_clock_50 ; -1.254 ; -1.254 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; pin_clock_50 ; -1.254 ; -1.254 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; pin_clock_50 ; -1.244 ; -1.244 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; pin_clock_50 ; -1.214 ; -1.214 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; pin_clock_50 ; -1.254 ; -1.254 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; pin_clock_50 ; -1.254 ; -1.254 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; pin_clock_50 ; -1.230 ; -1.230 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; pin_clock_50 ; -1.230 ; -1.230 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; pin_clock_50 ; -1.232 ; -1.232 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; pin_clock_50 ; -1.232 ; -1.232 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; pin_clock_50 ; -1.245 ; -1.245 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; pin_clock_50 ; -1.245 ; -1.245 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; pin_clock_50 ; -1.245 ; -1.245 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; pin_clock_50 ; -1.245 ; -1.245 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_DAT       ; pin_clock_50 ; -7.899 ; -7.899 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
+--------------+--------------+--------+--------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+
; Data Port      ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+
; AUD_XCK        ; pin_clock_24 ; 9.344  ; 9.344  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[0]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 7.902  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[0]    ;
; AUD_XCK        ; pin_clock_24 ; 8.820  ; 8.820  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[1]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 8.087  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[1]    ;
; AUD_XCK        ; pin_clock_24 ; 9.123  ; 9.123  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[2]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 8.050  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[2]    ;
; AUD_ADCLRCK    ; pin_clock_50 ; 3.439  ; 3.439  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_BCLK       ; pin_clock_50 ; 3.450  ; 3.450  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_DACDAT     ; pin_clock_50 ; 3.439  ; 3.439  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_DACLRCK    ; pin_clock_50 ; 3.449  ; 3.449  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SCLK       ; pin_clock_50 ; 2.962  ; 2.962  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SDAT       ; pin_clock_50 ; 2.972  ; 2.972  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; LEDG[*]        ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]       ; pin_clock_50 ; 2.867  ; 2.867  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]       ; pin_clock_50 ; 2.867  ; 2.867  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]       ; pin_clock_50 ; 2.867  ; 2.867  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]       ; pin_clock_50 ; 2.876  ; 2.876  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]       ; pin_clock_50 ; 2.892  ; 2.892  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]       ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]       ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]       ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; pin_clock_50 ; 2.892  ; 2.892  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; pin_clock_50 ; 2.875  ; 2.875  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; pin_clock_50 ; 2.856  ; 2.856  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; pin_clock_50 ; 2.876  ; 2.876  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; pin_clock_50 ; 2.892  ; 2.892  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; pin_clock_50 ; 2.870  ; 2.870  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; pin_clock_50 ; 2.882  ; 2.882  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; pin_clock_50 ; 2.882  ; 2.882  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; pin_clock_50 ; 2.870  ; 2.870  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; pin_clock_50 ; 3.451  ; 3.451  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]  ; pin_clock_50 ; 3.451  ; 3.451  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]  ; pin_clock_50 ; 3.451  ; 3.451  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]  ; pin_clock_50 ; 3.451  ; 3.451  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]  ; pin_clock_50 ; 3.451  ; 3.451  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]  ; pin_clock_50 ; 3.450  ; 3.450  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]  ; pin_clock_50 ; 3.444  ; 3.444  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]  ; pin_clock_50 ; 3.444  ; 3.444  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]  ; pin_clock_50 ; 3.444  ; 3.444  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]  ; pin_clock_50 ; 3.413  ; 3.413  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]  ; pin_clock_50 ; 3.423  ; 3.423  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10] ; pin_clock_50 ; 3.403  ; 3.403  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11] ; pin_clock_50 ; 3.421  ; 3.421  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12] ; pin_clock_50 ; 3.424  ; 3.424  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13] ; pin_clock_50 ; 3.409  ; 3.409  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14] ; pin_clock_50 ; 3.429  ; 3.429  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15] ; pin_clock_50 ; 3.429  ; 3.429  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16] ; pin_clock_50 ; 3.440  ; 3.440  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17] ; pin_clock_50 ; 3.440  ; 3.440  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_CE_N      ; pin_clock_50 ; 3.450  ; 3.450  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]     ; pin_clock_50 ; 3.447  ; 3.447  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]    ; pin_clock_50 ; 3.437  ; 3.437  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]    ; pin_clock_50 ; 3.447  ; 3.447  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]    ; pin_clock_50 ; 3.432  ; 3.432  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]    ; pin_clock_50 ; 3.442  ; 3.442  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]    ; pin_clock_50 ; 3.434  ; 3.434  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]    ; pin_clock_50 ; 3.434  ; 3.434  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]    ; pin_clock_50 ; 3.431  ; 3.431  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]    ; pin_clock_50 ; 3.441  ; 3.441  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]    ; pin_clock_50 ; 3.412  ; 3.412  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]    ; pin_clock_50 ; 3.412  ; 3.412  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]   ; pin_clock_50 ; 3.405  ; 3.405  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]   ; pin_clock_50 ; 3.399  ; 3.399  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]   ; pin_clock_50 ; 3.419  ; 3.419  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]   ; pin_clock_50 ; 3.415  ; 3.415  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]   ; pin_clock_50 ; 3.415  ; 3.415  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]   ; pin_clock_50 ; 3.409  ; 3.409  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_LB_N      ; pin_clock_50 ; 3.429  ; 3.429  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_OE_N      ; pin_clock_50 ; 3.419  ; 3.419  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N      ; pin_clock_50 ; 3.415  ; 3.415  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_WE_N      ; pin_clock_50 ; 3.444  ; 3.444  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; pin_clock_50 ; 2.880  ; 2.880  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; pin_clock_50 ; 2.870  ; 2.870  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; pin_clock_50 ; 2.863  ; 2.863  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; pin_clock_50 ; 2.880  ; 2.880  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; pin_clock_50 ; 2.880  ; 2.880  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; pin_clock_50 ; 2.828  ; 2.828  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; pin_clock_50 ; 2.828  ; 2.828  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; pin_clock_50 ; 2.842  ; 2.842  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; pin_clock_50 ; 2.842  ; 2.842  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; pin_clock_50 ; 2.856  ; 2.856  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; pin_clock_50 ; 2.846  ; 2.846  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; pin_clock_50 ; 2.870  ; 2.870  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; pin_clock_50 ; 2.839  ; 2.839  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; pin_clock_50 ; 2.863  ; 2.863  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; pin_clock_50 ; 2.863  ; 2.863  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; pin_clock_50 ; 2.853  ; 2.853  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; pin_clock_50 ; 2.843  ; 2.843  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; pin_clock_50 ; 2.927  ; 2.927  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; pin_clock_50 ; 2.898  ; 2.898  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; pin_clock_50 ; 2.898  ; 2.898  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; pin_clock_50 ; 2.907  ; 2.907  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; pin_clock_50 ; 2.907  ; 2.907  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; pin_clock_50 ; 2.917  ; 2.917  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; pin_clock_50 ; 2.887  ; 2.887  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; pin_clock_50 ; 2.927  ; 2.927  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; pin_clock_50 ; 2.927  ; 2.927  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; pin_clock_50 ; 2.911  ; 2.911  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; pin_clock_50 ; 2.911  ; 2.911  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; pin_clock_50 ; 2.909  ; 2.909  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; pin_clock_50 ; 2.909  ; 2.909  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; pin_clock_50 ; 2.862  ; 2.862  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; pin_clock_50 ; 2.847  ; 2.847  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; pin_clock_50 ; 2.841  ; 2.841  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; pin_clock_50 ; 2.862  ; 2.862  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; LEDR[*]        ; pin_clock_50 ; 2.846  ; 2.846  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  LEDR[8]       ; pin_clock_50 ; 2.846  ; 2.846  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_CLK         ; pin_clock_50 ; 2.876  ; 2.876  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_CMD         ; pin_clock_50 ; 2.850  ; 2.850  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_DAT3        ; pin_clock_50 ; 7.798  ; 7.798  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; UART_TXD       ; pin_clock_50 ; 3.404  ; 3.404  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; pin_clock_50 ; -1.656 ;        ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; pin_clock_50 ;        ; -1.656 ; Fall       ; syn_sys_pll_inst|altpll_component|pll|clk[2] ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+
; Data Port      ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+
; AUD_XCK        ; pin_clock_24 ; 7.902  ; 9.314  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[0]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 7.902  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[0]    ;
; AUD_XCK        ; pin_clock_24 ; 7.968  ; 7.968  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[1]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 8.087  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[1]    ;
; AUD_XCK        ; pin_clock_24 ; 8.050  ; 9.063  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[2]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 8.050  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[2]    ;
; AUD_ADCLRCK    ; pin_clock_50 ; 3.439  ; 3.439  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_BCLK       ; pin_clock_50 ; 3.450  ; 3.450  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_DACDAT     ; pin_clock_50 ; 3.439  ; 3.439  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_DACLRCK    ; pin_clock_50 ; 3.449  ; 3.449  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SCLK       ; pin_clock_50 ; 2.962  ; 2.962  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SDAT       ; pin_clock_50 ; 2.972  ; 2.972  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; LEDG[*]        ; pin_clock_50 ; 2.867  ; 2.867  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]       ; pin_clock_50 ; 2.867  ; 2.867  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]       ; pin_clock_50 ; 2.867  ; 2.867  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]       ; pin_clock_50 ; 2.867  ; 2.867  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]       ; pin_clock_50 ; 2.876  ; 2.876  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]       ; pin_clock_50 ; 2.892  ; 2.892  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]       ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]       ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]       ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; pin_clock_50 ; 2.856  ; 2.856  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; pin_clock_50 ; 2.875  ; 2.875  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; pin_clock_50 ; 2.856  ; 2.856  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; pin_clock_50 ; 2.876  ; 2.876  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; pin_clock_50 ; 2.892  ; 2.892  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; pin_clock_50 ; 2.870  ; 2.870  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; pin_clock_50 ; 2.882  ; 2.882  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; pin_clock_50 ; 2.882  ; 2.882  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; pin_clock_50 ; 2.870  ; 2.870  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; pin_clock_50 ; 3.403  ; 3.403  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]  ; pin_clock_50 ; 3.451  ; 3.451  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]  ; pin_clock_50 ; 3.451  ; 3.451  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]  ; pin_clock_50 ; 3.451  ; 3.451  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]  ; pin_clock_50 ; 3.451  ; 3.451  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]  ; pin_clock_50 ; 3.450  ; 3.450  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]  ; pin_clock_50 ; 3.444  ; 3.444  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]  ; pin_clock_50 ; 3.444  ; 3.444  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]  ; pin_clock_50 ; 3.444  ; 3.444  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]  ; pin_clock_50 ; 3.413  ; 3.413  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]  ; pin_clock_50 ; 3.423  ; 3.423  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10] ; pin_clock_50 ; 3.403  ; 3.403  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11] ; pin_clock_50 ; 3.421  ; 3.421  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12] ; pin_clock_50 ; 3.424  ; 3.424  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13] ; pin_clock_50 ; 3.409  ; 3.409  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14] ; pin_clock_50 ; 3.429  ; 3.429  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15] ; pin_clock_50 ; 3.429  ; 3.429  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16] ; pin_clock_50 ; 3.440  ; 3.440  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17] ; pin_clock_50 ; 3.440  ; 3.440  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_CE_N      ; pin_clock_50 ; 3.450  ; 3.450  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]     ; pin_clock_50 ; 3.399  ; 3.399  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]    ; pin_clock_50 ; 3.437  ; 3.437  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]    ; pin_clock_50 ; 3.447  ; 3.447  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]    ; pin_clock_50 ; 3.432  ; 3.432  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]    ; pin_clock_50 ; 3.442  ; 3.442  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]    ; pin_clock_50 ; 3.434  ; 3.434  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]    ; pin_clock_50 ; 3.434  ; 3.434  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]    ; pin_clock_50 ; 3.431  ; 3.431  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]    ; pin_clock_50 ; 3.441  ; 3.441  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]    ; pin_clock_50 ; 3.412  ; 3.412  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]    ; pin_clock_50 ; 3.412  ; 3.412  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]   ; pin_clock_50 ; 3.405  ; 3.405  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]   ; pin_clock_50 ; 3.399  ; 3.399  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]   ; pin_clock_50 ; 3.419  ; 3.419  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]   ; pin_clock_50 ; 3.415  ; 3.415  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]   ; pin_clock_50 ; 3.415  ; 3.415  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]   ; pin_clock_50 ; 3.409  ; 3.409  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_LB_N      ; pin_clock_50 ; 3.429  ; 3.429  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_OE_N      ; pin_clock_50 ; 3.419  ; 3.419  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N      ; pin_clock_50 ; 3.415  ; 3.415  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_WE_N      ; pin_clock_50 ; 3.444  ; 3.444  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; pin_clock_50 ; 2.828  ; 2.828  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; pin_clock_50 ; 2.870  ; 2.870  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; pin_clock_50 ; 2.863  ; 2.863  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; pin_clock_50 ; 2.880  ; 2.880  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; pin_clock_50 ; 2.880  ; 2.880  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; pin_clock_50 ; 2.828  ; 2.828  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; pin_clock_50 ; 2.828  ; 2.828  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; pin_clock_50 ; 2.842  ; 2.842  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; pin_clock_50 ; 2.842  ; 2.842  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; pin_clock_50 ; 2.856  ; 2.856  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; pin_clock_50 ; 2.846  ; 2.846  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; pin_clock_50 ; 2.870  ; 2.870  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; pin_clock_50 ; 2.839  ; 2.839  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; pin_clock_50 ; 2.863  ; 2.863  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; pin_clock_50 ; 2.863  ; 2.863  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; pin_clock_50 ; 2.853  ; 2.853  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; pin_clock_50 ; 2.843  ; 2.843  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; pin_clock_50 ; 2.847  ; 2.847  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; pin_clock_50 ; 2.858  ; 2.858  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; pin_clock_50 ; 2.858  ; 2.858  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; pin_clock_50 ; 2.867  ; 2.867  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; pin_clock_50 ; 2.867  ; 2.867  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; pin_clock_50 ; 2.877  ; 2.877  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; pin_clock_50 ; 2.847  ; 2.847  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; pin_clock_50 ; 2.887  ; 2.887  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; pin_clock_50 ; 2.887  ; 2.887  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; pin_clock_50 ; 2.871  ; 2.871  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; pin_clock_50 ; 2.871  ; 2.871  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; pin_clock_50 ; 2.869  ; 2.869  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; pin_clock_50 ; 2.869  ; 2.869  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; pin_clock_50 ; 2.856  ; 2.856  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; pin_clock_50 ; 2.856  ; 2.856  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; pin_clock_50 ; 2.856  ; 2.856  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; pin_clock_50 ; 2.856  ; 2.856  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; pin_clock_50 ; 2.862  ; 2.862  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; pin_clock_50 ; 2.847  ; 2.847  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; pin_clock_50 ; 2.841  ; 2.841  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; pin_clock_50 ; 2.862  ; 2.862  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; LEDR[*]        ; pin_clock_50 ; 2.846  ; 2.846  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  LEDR[8]       ; pin_clock_50 ; 2.846  ; 2.846  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_CLK         ; pin_clock_50 ; 2.876  ; 2.876  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_CMD         ; pin_clock_50 ; 2.850  ; 2.850  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_DAT3        ; pin_clock_50 ; 7.072  ; 7.072  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; UART_TXD       ; pin_clock_50 ; 3.404  ; 3.404  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; pin_clock_50 ; -1.656 ;        ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; pin_clock_50 ;        ; -1.656 ; Fall       ; syn_sys_pll_inst|altpll_component|pll|clk[2] ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                    ;
+--------------+--------------+-------+------+------------+----------------------------------------------+
; Data Port    ; Clock Port   ; Rise  ; Fall ; Clock Edge ; Clock Reference                              ;
+--------------+--------------+-------+------+------------+----------------------------------------------+
; I2C_SDAT     ; pin_clock_50 ; 8.174 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; pin_clock_50 ; 4.625 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; pin_clock_50 ; 5.531 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; pin_clock_50 ; 5.541 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; pin_clock_50 ; 5.253 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; pin_clock_50 ; 5.263 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; pin_clock_50 ; 4.953 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; pin_clock_50 ; 5.023 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; pin_clock_50 ; 4.625 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; pin_clock_50 ; 4.635 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; pin_clock_50 ; 5.233 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; pin_clock_50 ; 5.233 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; pin_clock_50 ; 5.219 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; pin_clock_50 ; 5.211 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; pin_clock_50 ; 5.013 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; pin_clock_50 ; 5.229 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; pin_clock_50 ; 5.509 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; pin_clock_50 ; 5.504 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
+--------------+--------------+-------+------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                            ;
+--------------+--------------+-------+------+------------+----------------------------------------------+
; Data Port    ; Clock Port   ; Rise  ; Fall ; Clock Edge ; Clock Reference                              ;
+--------------+--------------+-------+------+------------+----------------------------------------------+
; I2C_SDAT     ; pin_clock_50 ; 8.174 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; pin_clock_50 ; 4.625 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; pin_clock_50 ; 5.531 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; pin_clock_50 ; 5.541 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; pin_clock_50 ; 5.253 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; pin_clock_50 ; 5.263 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; pin_clock_50 ; 4.953 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; pin_clock_50 ; 5.023 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; pin_clock_50 ; 4.625 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; pin_clock_50 ; 4.635 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; pin_clock_50 ; 5.233 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; pin_clock_50 ; 5.233 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; pin_clock_50 ; 5.219 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; pin_clock_50 ; 5.211 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; pin_clock_50 ; 5.013 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; pin_clock_50 ; 5.229 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; pin_clock_50 ; 5.509 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; pin_clock_50 ; 5.504 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
+--------------+--------------+-------+------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+--------------+-----------+-----------+------------+----------------------------------------------+
; Data Port    ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                              ;
+--------------+--------------+-----------+-----------+------------+----------------------------------------------+
; I2C_SDAT     ; pin_clock_50 ; 8.174     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; pin_clock_50 ; 4.625     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; pin_clock_50 ; 5.531     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; pin_clock_50 ; 5.541     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; pin_clock_50 ; 5.253     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; pin_clock_50 ; 5.263     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; pin_clock_50 ; 4.953     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; pin_clock_50 ; 5.023     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; pin_clock_50 ; 4.625     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; pin_clock_50 ; 4.635     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; pin_clock_50 ; 5.233     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; pin_clock_50 ; 5.233     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; pin_clock_50 ; 5.219     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; pin_clock_50 ; 5.211     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; pin_clock_50 ; 5.013     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; pin_clock_50 ; 5.229     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; pin_clock_50 ; 5.509     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; pin_clock_50 ; 5.504     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
+--------------+--------------+-----------+-----------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+--------------+-----------+-----------+------------+----------------------------------------------+
; Data Port    ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                              ;
+--------------+--------------+-----------+-----------+------------+----------------------------------------------+
; I2C_SDAT     ; pin_clock_50 ; 8.174     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; pin_clock_50 ; 4.625     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; pin_clock_50 ; 5.531     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; pin_clock_50 ; 5.541     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; pin_clock_50 ; 5.253     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; pin_clock_50 ; 5.263     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; pin_clock_50 ; 4.953     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; pin_clock_50 ; 5.023     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; pin_clock_50 ; 4.625     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; pin_clock_50 ; 4.635     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; pin_clock_50 ; 5.233     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; pin_clock_50 ; 5.233     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; pin_clock_50 ; 5.219     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; pin_clock_50 ; 5.211     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; pin_clock_50 ; 5.013     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; pin_clock_50 ; 5.229     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; pin_clock_50 ; 5.509     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; pin_clock_50 ; 5.504     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
+--------------+--------------+-----------+-----------+------------+----------------------------------------------+


+-----------------------------------------------------------------------+
; Fast Model Setup Summary                                              ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 6.817  ; 0.000         ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 7.814  ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[2]    ; 52.975 ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[1]    ; 79.639 ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[0]    ; 89.644 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Hold Summary                                              ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[0]    ; 0.236 ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[2]    ; 0.238 ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[1]    ; 0.241 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast Model Recovery Summary                                          ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 3.118 ; 0.000         ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 7.812 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast Model Removal Summary                                           ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.580 ; 0.000         ;
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.587 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 7.873  ; 0.000         ;
; pin_clock_50                                 ; 10.000 ; 0.000         ;
; pin_clock_24                                 ; 20.833 ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[2]    ; 25.666 ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[1]    ; 39.000 ; 0.000         ;
; mclk_pll_inst|altpll_component|pll|clk[0]    ; 44.000 ; 0.000         ;
; altera_reserved_tck                          ; 97.778 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                   ; To Node                                                                      ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 6.817 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.209      ;
; 6.819 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.207      ;
; 6.828 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.207      ;
; 6.830 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.207      ;
; 6.850 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.176      ;
; 6.850 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.176      ;
; 6.852 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.174      ;
; 6.854 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.172      ;
; 6.859 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.176      ;
; 6.861 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.176      ;
; 6.863 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.172      ;
; 6.865 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.172      ;
; 6.868 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg0 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[5]                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 3.104      ;
; 6.868 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg1 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[5]                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 3.104      ;
; 6.868 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg2 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[5]                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 3.104      ;
; 6.868 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg3 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[5]                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 3.104      ;
; 6.868 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg4 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[5]                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 3.104      ;
; 6.884 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[2]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.142      ;
; 6.884 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[2]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.142      ;
; 6.885 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.141      ;
; 6.885 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.141      ;
; 6.886 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg0 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[30]                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 3.090      ;
; 6.886 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg1 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[30]                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 3.090      ;
; 6.886 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg2 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[30]                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 3.090      ;
; 6.886 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg3 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[30]                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 3.090      ;
; 6.886 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg4 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[30]                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 3.090      ;
; 6.887 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[61] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.139      ;
; 6.889 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[61] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.137      ;
; 6.893 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[2]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.142      ;
; 6.894 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.141      ;
; 6.895 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[2]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.142      ;
; 6.896 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.141      ;
; 6.898 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[61] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.137      ;
; 6.900 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[61] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.137      ;
; 6.906 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[3]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.120      ;
; 6.906 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[3]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.120      ;
; 6.915 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[3]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.120      ;
; 6.917 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[3]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.120      ;
; 6.919 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[2]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.107      ;
; 6.919 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[2]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.107      ;
; 6.920 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[61] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.106      ;
; 6.920 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[61] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.106      ;
; 6.922 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[60] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.104      ;
; 6.924 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[60] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.102      ;
; 6.928 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[2]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.107      ;
; 6.929 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[61] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.106      ;
; 6.930 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[2]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.107      ;
; 6.931 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[61] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.106      ;
; 6.933 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[60] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.102      ;
; 6.935 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[60] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.102      ;
; 6.941 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[3]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.085      ;
; 6.941 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[3]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.085      ;
; 6.944 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg0 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[9]                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 3.032      ;
; 6.944 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg1 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[9]                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 3.032      ;
; 6.944 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg2 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[9]                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 3.032      ;
; 6.944 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg3 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[9]                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 3.032      ;
; 6.944 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg4 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[9]                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 3.032      ;
; 6.950 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[3]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.085      ;
; 6.951 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg0 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[7]                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 3.021      ;
; 6.951 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg1 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[7]                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 3.021      ;
; 6.951 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg2 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[7]                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 3.021      ;
; 6.951 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg3 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[7]                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 3.021      ;
; 6.951 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg4 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|E_src2[7]                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 3.021      ;
; 6.952 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[3]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.085      ;
; 6.953 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[4]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.073      ;
; 6.953 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[4]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.073      ;
; 6.954 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[2]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[61] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.072      ;
; 6.954 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[2]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[61] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.072      ;
; 6.955 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[60] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.071      ;
; 6.955 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[60] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.071      ;
; 6.957 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[59] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.069      ;
; 6.959 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[59] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.067      ;
; 6.962 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[4]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.073      ;
; 6.963 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[2]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[61] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.072      ;
; 6.964 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[4]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.073      ;
; 6.964 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[60] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.071      ;
; 6.965 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[2]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[61] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.072      ;
; 6.966 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[60] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.071      ;
; 6.968 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[59] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.067      ;
; 6.970 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[59] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.067      ;
; 6.971 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg0 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|d_writedata[24]                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.076     ; 2.985      ;
; 6.971 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg1 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|d_writedata[24]                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.076     ; 2.985      ;
; 6.971 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg2 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|d_writedata[24]                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.076     ; 2.985      ;
; 6.971 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg3 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|d_writedata[24]                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.076     ; 2.985      ;
; 6.971 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_register_bank_b_module:limbus_sys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_qbg1:auto_generated|ram_block1a0~portb_address_reg4 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|d_writedata[24]                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.076     ; 2.985      ;
; 6.975 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[5]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.051      ;
; 6.975 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[5]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.051      ;
; 6.976 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[3]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[61] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.050      ;
; 6.976 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[3]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[61] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.050      ;
; 6.984 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[5]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.051      ;
; 6.985 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[3]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_3[61] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.050      ;
; 6.986 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[5]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[63] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.051      ;
; 6.987 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[3]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_0[61] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 3.050      ;
; 6.988 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[4]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.038      ;
; 6.988 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[4]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[62] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.038      ;
; 6.989 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[2]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[60] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.037      ;
; 6.989 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[2]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[60] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.037      ;
; 6.990 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[59] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.036      ;
; 6.990 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[1]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_2[59] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.036      ;
; 6.992 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[0]                                                                                                                                 ; limbus_sys:limbus_sys_inst|limbus_sys_perf_cntr:perf_cntr|time_counter_1[58] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 3.034      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 7.814  ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|sample_real_is_zero_3d                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 2.221      ;
; 8.271  ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|sample_real_is_zero_3d                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.008      ; 1.769      ;
; 15.987 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[51] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.008     ; 4.037      ;
; 15.989 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[53] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.008     ; 4.035      ;
; 15.989 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[47] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.008     ; 4.035      ;
; 16.018 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[36] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.003     ; 4.011      ;
; 16.033 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[51] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 3.997      ;
; 16.035 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[53] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 3.995      ;
; 16.035 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[47] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 3.995      ;
; 16.057 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[45] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.008     ; 3.967      ;
; 16.060 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[57] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.008     ; 3.964      ;
; 16.064 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[36] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 3.971      ;
; 16.103 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[45] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 3.927      ;
; 16.106 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[57] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 3.924      ;
; 16.110 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[55] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.008     ; 3.914      ;
; 16.118 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[49] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.008     ; 3.906      ;
; 16.128 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[15]                                                                    ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|sdo_f                                         ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.044     ; 3.790      ;
; 16.146 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[38] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 3.880      ;
; 16.148 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[40] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.003     ; 3.881      ;
; 16.156 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[39] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.003     ; 3.873      ;
; 16.156 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[55] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 3.874      ;
; 16.163 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[50] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.019     ; 3.850      ;
; 16.164 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[58] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 3.868      ;
; 16.164 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[49] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 3.866      ;
; 16.167 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[57] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 3.865      ;
; 16.169 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[41] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 3.857      ;
; 16.177 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[41] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.003     ; 3.852      ;
; 16.180 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[34] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 3.846      ;
; 16.194 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[40] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 3.841      ;
; 16.198 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[43] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.008     ; 3.826      ;
; 16.201 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[36] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 3.825      ;
; 16.202 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[39] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 3.833      ;
; 16.205 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[35] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 3.821      ;
; 16.209 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[50] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 3.810      ;
; 16.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|bit_idx_f[0]                                                                  ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|sdo_f                                         ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.036     ; 3.711      ;
; 16.217 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[42] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 3.810      ;
; 16.223 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[41] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 3.812      ;
; 16.244 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[43] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 3.786      ;
; 16.245 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[56] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 3.786      ;
; 16.251 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[38] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.003     ; 3.778      ;
; 16.253 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[44] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 3.779      ;
; 16.258 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[42] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.003     ; 3.771      ;
; 16.267 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[39] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 3.760      ;
; 16.275 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[38] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 3.751      ;
; 16.284 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[48] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 3.748      ;
; 16.287 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[50] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 3.745      ;
; 16.288 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[34] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.004     ; 3.740      ;
; 16.292 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[52] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.019     ; 3.721      ;
; 16.292 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[49] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 3.739      ;
; 16.293 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[58] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 3.739      ;
; 16.296 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[57] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 3.736      ;
; 16.297 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[38] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 3.738      ;
; 16.298 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[41] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 3.728      ;
; 16.301 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[56] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.019     ; 3.712      ;
; 16.304 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[42] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 3.731      ;
; 16.309 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[34] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 3.717      ;
; 16.320 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[64] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 3.699      ;
; 16.321 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[60] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 3.712      ;
; 16.328 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[46] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 3.704      ;
; 16.330 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[53] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 3.701      ;
; 16.330 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[36] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 3.696      ;
; 16.331 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[54] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 3.701      ;
; 16.334 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[52] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 3.698      ;
; 16.334 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[35] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 3.692      ;
; 16.334 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[34] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 3.700      ;
; 16.336 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[65] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 3.683      ;
; 16.338 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[52] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 3.681      ;
; 16.340 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[35] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.003     ; 3.689      ;
; 16.342 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[37] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.003     ; 3.687      ;
; 16.346 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[42] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 3.681      ;
; 16.347 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[56] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 3.672      ;
; 16.357 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[43] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 3.670      ;
; 16.360 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[60] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.012     ; 3.660      ;
; 16.360 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|bit_idx_f[1]                                                                  ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|sdo_f                                         ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.036     ; 3.566      ;
; 16.363 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[1]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[38] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 3.670      ;
; 16.366 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[64] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 3.659      ;
; 16.369 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|pcm_data_size_f[4]                                                         ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|last_word_f                                ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 3.672      ;
; 16.369 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[51] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 3.662      ;
; 16.373 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[55] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 3.658      ;
; 16.374 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[2]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[51] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 3.652      ;
; 16.374 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[56] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 3.657      ;
; 16.375 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|pcm_data_size_f[5]                                                         ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|last_word_f                                ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 3.666      ;
; 16.376 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[45] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 3.655      ;
; 16.376 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[2]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[53] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 3.650      ;
; 16.376 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[2]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[47] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 3.650      ;
; 16.379 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|pcm_data_size_f[1]                                                         ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|last_word_f                                ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 3.655      ;
; 16.381 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[47] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 3.650      ;
; 16.381 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[1]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[58] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 3.658      ;
; 16.382 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[44] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 3.650      ;
; 16.382 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[65] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 3.643      ;
; 16.384 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[1]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[57] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 3.655      ;
; 16.386 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[35] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 3.649      ;
; 16.386 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[1]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[41] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 3.647      ;
; 16.387 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|pcm_data_size_f[0]                                                         ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|last_word_f                                ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 3.647      ;
; 16.388 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[37] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 3.647      ;
; 16.394 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[40] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 3.633      ;
; 16.396 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[32]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[39] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 3.631      ;
; 16.397 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[1]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[34] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 3.636      ;
; 16.405 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|denom[2]                                    ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[36] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 3.626      ;
; 16.406 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[33]                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|divider_rad4:div_rad4_inst|working[60] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 3.620      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mclk_pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 52.975 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[0].dd_sync_clk_inst|sync_f[0] ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[0].dd_sync_clk_inst|sync_f[1] ; mclk_pll_inst|altpll_component|pll|clk[2] ; mclk_pll_inst|altpll_component|pll|clk[2] ; 53.333       ; 0.000      ; 0.390      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mclk_pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 79.639 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[2].dd_sync_clk_inst|sync_f[0] ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[2].dd_sync_clk_inst|sync_f[1] ; mclk_pll_inst|altpll_component|pll|clk[1] ; mclk_pll_inst|altpll_component|pll|clk[1] ; 80.000       ; 0.000      ; 0.393      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mclk_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 89.644 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[3].dd_sync_clk_inst|sync_f[0] ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[3].dd_sync_clk_inst|sync_f[1] ; mclk_pll_inst|altpll_component|pll|clk[0] ; mclk_pll_inst|altpll_component|pll|clk[0] ; 90.000       ; 0.000      ; 0.388      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[4]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[4]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[5]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[5]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[7]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[7]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fsm_pstate~6                                                                                                                                                                                         ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fsm_pstate~6                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fsm_pstate~6                                                                                                                                                                                         ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fsm_pstate~6                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|irq_oh                                                                                                                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|irq_oh                                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|irq_oh                                                                                                                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|irq_oh                                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|vcortex_lb:vcortex_lb_inst|pwm_gen_en_oh                                                                                                                                                                                        ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|vcortex_lb:vcortex_lb_inst|pwm_gen_en_oh                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fsm_pstate~5                                                                                                                                                                                         ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fsm_pstate~5                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fsm_pstate~5                                                                                                                                                                                         ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fsm_pstate~5                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2cordic_ram_rd_en_oh                                                                                                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2cordic_ram_rd_en_oh                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|pwm_ram_rd_addr_od[0]                                                                                                                                                                              ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|pwm_ram_rd_addr_od[0]                                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|pwm_ram_rd_addr_od[1]                                                                                                                                                                              ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|pwm_ram_rd_addr_od[1]                                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|pwm_ram_rd_addr_od[2]                                                                                                                                                                              ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|pwm_ram_rd_addr_od[2]                                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|pwm_ram_rd_addr_od[3]                                                                                                                                                                              ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|pwm_ram_rd_addr_od[3]                                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2cordic_ram_rd_en_oh                                                                                                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2cordic_ram_rd_en_oh                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2twiddle_ram_rd_en_oh                                                                                                                                                                                ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2twiddle_ram_rd_en_oh                                                                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2twiddle_ram_rd_en_oh                                                                                                                                                                                ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2twiddle_ram_rd_en_oh                                                                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|adc2fgyrus_lpcm_od[16]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|adc2fgyrus_lpcm_od[16]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|adc2fgyrus_rpcm_od[16]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|adc2fgyrus_rpcm_od[16]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|sample_cntr_f[0]                                                                                                                                                                                     ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|sample_cntr_f[0]                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|fgyrus_en_oh                                                                                                                                                                                           ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|fgyrus_en_oh                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|sample_cntr_f[0]                                                                                                                                                                                     ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|sample_cntr_f[0]                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2fft_im_ram_rd_en_oh                                                                                                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2fft_im_ram_rd_en_oh                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[16]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[16]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[17]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[17]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[18]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[18]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[19]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[19]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[20]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[20]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[21]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[21]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[22]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[22]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[23]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[23]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[24]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[24]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[25]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[25]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[26]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[26]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[27]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[27]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[28]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[28]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[29]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[29]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[30]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[30]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[31]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[31]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex_lb:acortex_lb_inst|acortex_aud_src_sel_od                                                                                                                                                                               ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex_lb:acortex_lb_inst|acortex_aud_src_sel_od                                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|addr_cntr_en_f                                                                                                                                                                                     ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_refresh:pwm_refresh_inst|addr_cntr_en_f                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2fft_im_ram_rd_en_oh                                                                                                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2fft_im_ram_rd_en_oh                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[16]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[16]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[17]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[17]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[18]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[18]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[19]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[19]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[20]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[20]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[21]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[21]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[22]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[22]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[23]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[23]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[24]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[24]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[25]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[25]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[26]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[26]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[27]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[27]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[28]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[28]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[29]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[29]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[30]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[30]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[31]                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[31]                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2fft_real_ram_rd_en_oh                                                                                                                                                                               ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2fft_real_ram_rd_en_oh                                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2fft_real_ram_rd_en_oh                                                                                                                                                                               ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb2fft_real_ram_rd_en_oh                                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|fgyrus_en_oh                                                                                                                                                                                           ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|fgyrus_en_oh                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex_lb:acortex_lb_inst|adc_start_cap_oh                                                                                                                                                                                     ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex_lb:acortex_lb_inst|adc_start_cap_oh                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|num_chnnls_f                                                                                                                                                                                             ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|num_chnnls_f                                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|fsm_pstate~6                                                                                                                                                                                      ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|fsm_pstate~6                                                                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|fsm_pstate~5                                                                                                                                                                                      ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|fsm_pstate~5                                                                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|fsm_pstate[3]                                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|fsm_pstate[3]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|fsm_pstate[4]                                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|fsm_pstate[4]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|bps_f                                                                                                                                                                                                    ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|bps_f                                                                                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|wait_for_rsp_f                                                                                                                                                                                                      ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|wait_for_rsp_f                                                                                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|sram_lb:sram_lb_inst|sram_mm_rd_en_oh                                                                                                                                                                                           ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|sram_lb:sram_lb_inst|sram_mm_rd_en_oh                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[2]                                                                                                                                                                                                   ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[2]                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[3]                                                                                                                                                                                                   ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[3]                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|sram_lb:sram_lb_inst|sram_ff_urun_flag_f                                                                                                                                                                                        ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|sram_lb:sram_lb_inst|sram_ff_urun_flag_f                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[4]                                                                                                                                                                                                   ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[4]                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[5]                                                                                                                                                                                                   ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[5]                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[6]                                                                                                                                                                                                   ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[6]                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[7]                                                                                                                                                                                                   ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|i2c_master:i2c_inst|data_f[7]                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|fsm_pstate[5]                                                                                                                                                                                            ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wav_prsr:wav_prsr_inst|fsm_pstate[5]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|monitor_ready                                                                                                             ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|monitor_ready                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|MonWr                                                                                                                           ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|MonWr                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|MonRd                                                                                                                           ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|MonRd                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                                                                                                                                                              ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_test_bench:the_limbus_sys_cpu_test_bench|d_write                                                                                                                                                                                   ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_test_bench:the_limbus_sys_cpu_test_bench|d_write                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|i_read                                                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|i_read                                                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                      ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                             ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|d_read                                                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|d_read                                                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|resetlatch                                                                                                                ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|resetlatch                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|monitor_error                                                                                                             ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|monitor_error                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                           ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                               ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                         ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                         ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                       ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:perf_cntr_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                         ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:perf_cntr_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:fft_cache_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[256]                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:fft_cache_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[256]                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:timer_1us_s1_translator|wait_latency_counter[0]                                                                                                                                                                                       ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:timer_1us_s1_translator|wait_latency_counter[0]                                                                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                   ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                              ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                              ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                           ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                           ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                           ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                                           ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                             ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdcard_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdcard_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                          ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:acortex_dc_fifo_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:acortex_dc_fifo_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[128]                                                                                                                                                               ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cortex_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[128]                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:timer_1us_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:timer_1us_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                        ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                           ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                           ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_avalon_reg:the_limbus_sys_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_avalon_reg:the_limbus_sys_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entries[1]                                                                                                                                                        ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entries[1]                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entries[0]                                                                                                                                                        ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|entries[0]                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|rd_address                                                                                                                                                        ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|rd_address                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                            ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|probepresent                                                                                                              ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|probepresent                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                       ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:sdcard_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                        ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:sdcard_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:perf_cntr_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                         ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:perf_cntr_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                      ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                    ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                             ; limbus_sys:limbus_sys_inst|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|active_cs_n                                                                                                                                                                                                                                   ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|active_cs_n                                                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|refresh_request                                                                                                                                                                                                                               ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|refresh_request                                                                                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_state.000000001                                                                                                                                                                                                                             ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_state.000000001                                                                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|init_done                                                                                                                                                                                                                                     ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|init_done                                                                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_timer_0:timer_0|timeout_occurred                                                                                                                                                                                                                          ; limbus_sys:limbus_sys_inst|limbus_sys_timer_0:timer_0|timeout_occurred                                                                                                                                                                                                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                             ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdcard_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdcard_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[7] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[7] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[4] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[4] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[5] ; limbus_sys:limbus_sys_inst|limbus_sys_acortex_dc_fifo:acortex_dc_fifo|limbus_sys_acortex_dc_fifo_dcfifo_with_controls:the_dcfifo_with_controls|limbus_sys_acortex_dc_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_bpk1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[5] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:fft_cache_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:fft_cache_mm_sl_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|monitor_go                                                                                                                ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|monitor_go                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                                                                 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_count[2]                                                                                                                                                                                                                                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_count[2]                                                                                                                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_state.000000100                                                                                                                                                                                                                             ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_state.000000100                                                                                                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|wr_address                                                                                                                                                        ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|limbus_sys_sdram_input_efifo_module:the_limbus_sys_sdram_input_efifo_module|wr_address                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|limbus_sys_jtag_uart_scfifo_w:the_limbus_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                           ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|limbus_sys_jtag_uart_scfifo_w:the_limbus_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mclk_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.236 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[3].dd_sync_clk_inst|sync_f[0] ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[3].dd_sync_clk_inst|sync_f[1] ; mclk_pll_inst|altpll_component|pll|clk[0] ; mclk_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mclk_pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.238 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[0].dd_sync_clk_inst|sync_f[0] ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[0].dd_sync_clk_inst|sync_f[1] ; mclk_pll_inst|altpll_component|pll|clk[2] ; mclk_pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mclk_pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.241 ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[2].dd_sync_clk_inst|sync_f[0] ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[2].dd_sync_clk_inst|sync_f[1] ; mclk_pll_inst|altpll_component|pll|clk[1] ; mclk_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.393      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                          ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 3.118 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0]             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.914      ;
; 4.212 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.819      ;
; 4.212 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.819      ;
; 4.212 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.819      ;
; 4.212 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.819      ;
; 4.212 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.819      ;
; 4.212 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.819      ;
; 4.212 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.819      ;
; 4.212 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.819      ;
; 4.212 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.819      ;
; 4.212 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.819      ;
; 4.212 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.819      ;
; 4.299 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_32w_128d:rsp_ff_inst|dcfifo:dcfifo_component|dcfifo_lqn1:auto_generated|p0addr                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.733      ;
; 7.778 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_cmd[1]                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.151     ; 2.036      ;
; 7.778 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_cmd[3]                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.151     ; 2.036      ;
; 7.778 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_bank[0]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.151     ; 2.036      ;
; 7.779 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[3]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.156     ; 2.030      ;
; 7.779 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[0]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.162     ; 2.024      ;
; 7.779 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[2]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.156     ; 2.030      ;
; 7.779 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[1]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.162     ; 2.024      ;
; 7.779 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[0]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.143     ; 2.043      ;
; 7.779 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[1]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.141     ; 2.045      ;
; 7.779 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[2]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.143     ; 2.043      ;
; 7.779 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[3]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.143     ; 2.043      ;
; 7.779 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[4]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.162     ; 2.024      ;
; 7.779 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[5]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.162     ; 2.024      ;
; 7.779 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[10]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.143     ; 2.043      ;
; 7.779 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_cmd[2]                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.156     ; 2.030      ;
; 7.779 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_bank[1]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.141     ; 2.045      ;
; 7.780 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[6]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.146     ; 2.039      ;
; 7.780 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[7]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.146     ; 2.039      ;
; 7.780 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[4]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.146     ; 2.039      ;
; 7.780 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[5]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.146     ; 2.039      ;
; 7.789 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_3                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.148     ; 2.028      ;
; 7.789 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.154     ; 2.022      ;
; 7.789 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_2                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.148     ; 2.028      ;
; 7.789 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_1                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.154     ; 2.022      ;
; 7.790 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_6                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.138     ; 2.037      ;
; 7.790 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_7                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.138     ; 2.037      ;
; 7.790 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_4                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.138     ; 2.037      ;
; 7.790 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_5                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.138     ; 2.037      ;
; 7.792 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[8]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.143     ; 2.030      ;
; 7.792 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[9]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.143     ; 2.030      ;
; 7.792 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[6]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.151     ; 2.022      ;
; 7.792 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[7]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.151     ; 2.022      ;
; 7.792 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_dqm[0]                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.151     ; 2.022      ;
; 7.792 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_dqm[1]                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.143     ; 2.030      ;
; 7.792 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_cmd[0]                                                                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.151     ; 2.022      ;
; 7.793 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[10]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.144     ; 2.028      ;
; 7.793 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[3]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.158     ; 2.014      ;
; 7.793 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[0]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.164     ; 2.008      ;
; 7.793 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[2]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.158     ; 2.014      ;
; 7.793 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[1]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.164     ; 2.008      ;
; 7.793 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[11]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.144     ; 2.028      ;
; 7.793 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[12]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.156     ; 2.016      ;
; 7.793 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[13]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.156     ; 2.016      ;
; 7.793 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[14]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.156     ; 2.016      ;
; 7.793 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[15]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.156     ; 2.016      ;
; 7.793 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[8]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.147     ; 2.025      ;
; 7.793 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[9]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.147     ; 2.025      ;
; 7.793 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_addr[11]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.144     ; 2.028      ;
; 7.794 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[6]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.148     ; 2.023      ;
; 7.794 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[7]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.148     ; 2.023      ;
; 7.794 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[4]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.148     ; 2.023      ;
; 7.794 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[5]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.148     ; 2.023      ;
; 7.802 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_8                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.135     ; 2.028      ;
; 7.802 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_9                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.135     ; 2.028      ;
; 7.803 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_10                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.136     ; 2.026      ;
; 7.803 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_11                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.136     ; 2.026      ;
; 7.803 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_12                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.148     ; 2.014      ;
; 7.803 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_13                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.148     ; 2.014      ;
; 7.803 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_14                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.148     ; 2.014      ;
; 7.803 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|oe~_Duplicate_15                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.148     ; 2.014      ;
; 7.806 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[8]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.145     ; 2.014      ;
; 7.806 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[9]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.145     ; 2.014      ;
; 7.807 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[10]                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.146     ; 2.012      ;
; 7.807 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[11]                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.146     ; 2.012      ;
; 7.807 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[12]                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.158     ; 2.000      ;
; 7.807 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[13]                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.158     ; 2.000      ;
; 7.807 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[14]                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.158     ; 2.000      ;
; 7.807 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_data[15]                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.158     ; 2.000      ;
; 7.811 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdcard_spi:sdcard_spi|shift_reg[7]                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.134     ; 2.020      ;
; 7.812 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdcard_spi:sdcard_spi|SCLK_reg                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.137     ; 2.016      ;
; 7.858 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_uart_0:uart_0|limbus_sys_uart_0_tx:the_limbus_sys_uart_0_tx|txd                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 2.048      ;
; 8.024 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|resetrequest   ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.141     ; 1.800      ;
; 8.104 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|d_writedata[0]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.006     ; 1.922      ;
; 8.104 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 1.913      ;
; 8.104 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 1.913      ;
; 8.104 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[8]                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 1.919      ;
; 8.104 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[9]                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 1.919      ;
; 8.104 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|d_writedata[6]                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 1.921      ;
; 8.104 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|d_writedata[17]                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.012     ; 1.916      ;
; 8.104 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|d_writedata[19]                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.012     ; 1.916      ;
; 8.104 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|W_alu_result[10]                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 1.919      ;
; 8.104 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 1.914      ;
; 8.104 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 1.914      ;
; 8.104 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 1.914      ;
; 8.104 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|R_ctrl_shift_rot                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 1.921      ;
; 8.104 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|i_read                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 1.915      ;
; 8.104 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 1.915      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 7.812 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_gen:pwm_gen_inst|pwm_data_od[11]                                                                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.131     ; 2.022      ;
; 7.812 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_gen:pwm_gen_inst|pwm_data_od[12]                                                                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.133     ; 2.020      ;
; 7.812 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_gen:pwm_gen_inst|pwm_data_od[13]                                                                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.131     ; 2.022      ;
; 7.812 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_gen:pwm_gen_inst|pwm_data_od[14]                                                                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.131     ; 2.022      ;
; 7.812 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_gen:pwm_gen_inst|pwm_data_od[15]                                                                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.133     ; 2.020      ;
; 7.813 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_gen:pwm_gen_inst|pwm_data_od[10]                                                                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.136     ; 2.016      ;
; 7.813 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_gen:pwm_gen_inst|pwm_data_od[0]                                                                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.151     ; 2.001      ;
; 7.813 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_gen:pwm_gen_inst|pwm_data_od[1]                                                                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.151     ; 2.001      ;
; 7.813 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_gen:pwm_gen_inst|pwm_data_od[2]                                                                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.151     ; 2.001      ;
; 7.813 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_gen:pwm_gen_inst|pwm_data_od[3]                                                                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.145     ; 2.007      ;
; 7.813 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_gen:pwm_gen_inst|pwm_data_od[4]                                                                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.140     ; 2.012      ;
; 7.813 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_gen:pwm_gen_inst|pwm_data_od[5]                                                                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.136     ; 2.016      ;
; 7.813 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_gen:pwm_gen_inst|pwm_data_od[6]                                                                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.145     ; 2.007      ;
; 7.813 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_gen:pwm_gen_inst|pwm_data_od[7]                                                                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.145     ; 2.007      ;
; 7.826 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_gen:pwm_gen_inst|pwm_data_od[8]                                                                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.137     ; 2.002      ;
; 7.827 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|vcortex_top:vcortex_top_inst|pwm_gen:pwm_gen_inst|pwm_data_od[9]                                                                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.145     ; 1.993      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT0  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT1  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT2  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT3  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT4  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT5  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT6  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT7  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT8  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT9  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT10 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT11 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT12 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT13 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT14 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT15 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT16 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT17 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT0    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT1    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT2    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT3    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT4    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT5    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT6    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT7    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT8    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT9    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT10   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT11   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT12   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT13   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.032      ; 2.131      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT0  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT1  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT2  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT3  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT4  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT5  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT6  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT7  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT8  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT9  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT10 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT11 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT12 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT13 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT14 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT15 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT16 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT17 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 2.149      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT0  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT1  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT2  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT3  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT4  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT5  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT6  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT7  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT8  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT9  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT10 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT11 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT12 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT13 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT14 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT15 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT16 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_sna1:right_mult|mac_mult10~OBSERVABLEDATAA_REGOUT17 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.043      ; 2.142      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT0    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 2.137      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT1    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 2.137      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT2    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 2.137      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT3    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 2.137      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT4    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 2.137      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT5    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 2.137      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT6    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 2.137      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT7    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 2.137      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT8    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 2.137      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT9    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 2.137      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT10   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 2.137      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT11   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 2.137      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT12   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 2.137      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult1|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT13   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.038      ; 2.137      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT0    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.047      ; 2.146      ;
; 7.876 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1 ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add2|mult_add_gg42:auto_generated|ded_mult_7f51:ded_mult2|ded_mult_lga1:left_mult|mac_mult8~OBSERVABLEDATAA_REGOUT1    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.047      ; 2.146      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.580 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|p0addr                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.732      ;
; 0.648 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.801      ;
; 0.648 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.801      ;
; 0.648 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.801      ;
; 0.648 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.801      ;
; 0.648 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.801      ;
; 0.648 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.801      ;
; 0.648 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.801      ;
; 0.648 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.801      ;
; 0.648 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.801      ;
; 0.648 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.801      ;
; 0.648 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.801      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|syn_cortex_lb:syn_cortex_lb_inst|lb_rd_data_od[16]                                                                                                                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|syn_cortex_lb:syn_cortex_lb_inst|lb_rd_data_od[28]                                                                                                                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|syn_cortex_lb:syn_cortex_lb_inst|lb_rd_data_od[29]                                                                                                                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|syn_cortex_lb:syn_cortex_lb_inst|lb_rd_data_od[30]                                                                                                                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|syn_cortex_lb:syn_cortex_lb_inst|lb_rd_data_od[31]                                                                                                                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb_rd_data_od[16]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb_rd_data_od[16]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb_rd_data_od[28]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb_rd_data_od[28]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb_rd_data_od[29]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb_rd_data_od[29]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb_rd_data_od[30]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb_rd_data_od[30]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb_rd_data_od[31]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_lb:fgyrus_lb_inst|lb_rd_data_od[31]                                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_addr_od[0]                                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.908      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_addr_od[6]                                                                                                                                                                                                     ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.908      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|data_real_od[17]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.913      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|data_real_od[25]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.913      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|data_real_od[27]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.913      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|data_real_od[28]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.913      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|reg_data_f[1]                                                                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|reg_data_f[2]                                                                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_lb:fgyrus_lb_inst|reg_data_f[7]                                                                                                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|twiddle_ram_rd_addr_od[0]                                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.915      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|twiddle_ram_rd_addr_od[1]                                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.915      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|twiddle_ram_rd_addr_od[2]                                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.915      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|twiddle_ram_rd_addr_od[3]                                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.915      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|twiddle_ram_rd_addr_od[4]                                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.915      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|twiddle_ram_rd_addr_od[5]                                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.915      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|twiddle_ram_rd_addr_od[6]                                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.915      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_1_1d[0]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.917      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_2_1d[0]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.917      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_1_1d[1]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.917      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_2_1d[1]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.917      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_1_1d[2]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.917      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_2_1d[2]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.917      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|data_real_od[20]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.913      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|data_real_od[22]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.913      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|data_real_od[23]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.913      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|data_real_od[16]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.913      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|data_real_od[18]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.913      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|data_real_od[19]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.913      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|data_real_od[24]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.913      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|data_real_od[26]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.913      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|data_real_od[29]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.913      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|data_real_od[30]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.913      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|data_real_od[31]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.913      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_1_1d[0]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.908      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_2_1d[0]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.908      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_2_1d[1]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.908      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_1_1d[1]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.908      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_1_1d[3]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.908      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_2_1d[3]                                                                                                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.908      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[20]                                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[27]                                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_ram_wr_im_data_od[29]                                                                                                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_2_f[0]                                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.917      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_2_f[2]                                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.917      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_2_f[5]                                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.917      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|data_real_od[21]                                                                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.913      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|twiddle_ram_inc_en_f                                                                                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.915      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_2_f[1]                                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.917      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_2_f[3]                                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.917      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_2_f[4]                                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.917      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|fft_sample_2_f[6]                                                                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.917      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|mul_res_norm_real_f[3]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.902      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|mul_res_norm_real_f[1]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.902      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|mul_res_norm_real_f[3]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.902      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|mul_res_norm_real_f[6]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.902      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|mul_res_norm_real_f[8]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.902      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|mul_res_norm_real_f[19]                                                                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.902      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|dffe7a[8]                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.902      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|dffe7a[9]                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.902      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|mul_res_norm_real_f[2]                                                                                                                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.902      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|dffe7a[11]                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.902      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_lchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|dffe7a[10]                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.902      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[8]  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.906      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[11] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.906      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[13] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.906      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|pre_div_real_data_f[7]                                                                                                                                                                                                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[17] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.909      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[18] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.909      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[19] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.909      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[20] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.909      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[21] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.909      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|fgyrus_fsm:fgyrus_fsm_inst|pre_div_real_data_f[15]                                                                                                                                                                                                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.914      ;
; 1.760 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                   ; syn_cortex_top:syn_cortex_top_inst|fgyrus_top:fgyrus_rchnl_inst|butterfly_wing:butterfly_wing_inst|complex_mult:complex_mult_inst|complex_mult_altmult_complex_eip:complex_mult_altmult_complex_eip_component|altmult_add:mult_add1|mult_add_hh42:auto_generated|ded_mult_7f51:ded_mult2|external_mult_registers[25] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.909      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                            ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.587 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[2]                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|ws_dgrp_reg[2]                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|ws_dgrp_reg[3]                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.739      ;
; 0.898 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|ws_dgrp_reg[0]                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.052      ;
; 0.898 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[1]                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.052      ;
; 0.898 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|ws_dgrp_reg[1]                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.052      ;
; 0.898 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[0]                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.052      ;
; 0.898 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[3] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.052      ;
; 0.898 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|parity11                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.052      ;
; 0.898 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[2] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.052      ;
; 0.898 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[4] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.052      ;
; 0.898 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|sub_parity12a1                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.052      ;
; 0.898 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[4] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.052      ;
; 0.898 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|delayed_wrptr_g[1]                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.052      ;
; 0.898 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|delayed_wrptr_g[2]                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.052      ;
; 0.898 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|delayed_wrptr_g[3]                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.052      ;
; 0.898 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|delayed_wrptr_g[7]                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.052      ;
; 0.898 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|delayed_wrptr_g[0]                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.052      ;
; 0.898 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|delayed_wrptr_g[6]                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.052      ;
; 0.901 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[6]                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|ws_dgrp_reg[6]                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[3]                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.056      ;
; 0.901 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[5]                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[4]                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|ws_dgrp_reg[5]                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|ws_dgrp_reg[4]                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|ws_dgrp_reg[7]                                              ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|counter13a[7]                    ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[0] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.056      ;
; 0.901 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[7] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[3] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.056      ;
; 0.901 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|a_graycounter_5fc:wrptr_gp|sub_parity12a0                   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[2] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.056      ;
; 0.904 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[6] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.059      ;
; 0.904 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[6] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.059      ;
; 0.904 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[7] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.059      ;
; 0.906 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe16a[5] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.061      ;
; 0.906 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.061      ;
; 0.906 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[0] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.061      ;
; 0.906 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a[5] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.061      ;
; 0.910 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|delayed_wrptr_g[4]                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.064      ;
; 0.910 ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0] ; syn_cortex_top:syn_cortex_top_inst|syn_lb_cdc_bridge:syn_lb_cdc_bridge_inst|ff_96w_128d:xtn_ff_inst|dcfifo:dcfifo_component|dcfifo_bon1:auto_generated|delayed_wrptr_g[5]                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.064      ;
; 0.977 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|resetrequest   ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.134      ;
; 0.977 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|resetrequest   ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.134      ;
; 0.977 ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_oci_debug:the_limbus_sys_cpu_nios2_oci_debug|resetrequest   ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.134      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.902      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|za_valid                                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.902      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.904      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                           ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.904      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.904      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.905      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.905      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.905      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[7]                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.922      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:sdcard_spi_spi_control_port_translator|av_readdata_pre[7]                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.922      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.905      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.917      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.917      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.917      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.917      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|rd_valid[2]                                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.902      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.917      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.917      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdcard_spi:sdcard_spi|data_to_cpu[2]                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.922      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_timer_0:timer_0|timeout_occurred                                                                                                                                             ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 1.920      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_timer_0:timer_0|control_register[0]                                                                                                                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 1.920      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:sdcard_spi_spi_control_port_translator|av_readdata_pre[3]                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.922      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[3]                                                                                                                 ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.922      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.905      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.905      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdcard_spi:sdcard_spi|data_to_cpu[7]                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.922      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.917      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.917      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.917      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|fifo_AF                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.917      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|rd_valid[1]                                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.902      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_uart_0:uart_0|limbus_sys_uart_0_regs:the_limbus_sys_uart_0_regs|readdata[0]                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.910      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_timer_0:timer_0|readdata[2]                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 1.920      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_timer_0:timer_0|readdata[3]                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 1.920      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.904      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_timer_0:timer_0|readdata[0]                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 1.920      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_timer_0:timer_0|readdata[1]                                                                                                                                                  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 1.920      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|limbus_sys_jtag_uart_scfifo_r:the_limbus_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[0]   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.905      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|limbus_sys_jtag_uart_scfifo_r:the_limbus_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[1]   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.905      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|limbus_sys_jtag_uart_scfifo_r:the_limbus_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[2]   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.905      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|limbus_sys_jtag_uart_scfifo_r:the_limbus_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[3]   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.905      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|limbus_sys_jtag_uart_scfifo_r:the_limbus_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[4]   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.905      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_jtag_uart:jtag_uart|limbus_sys_jtag_uart_scfifo_r:the_limbus_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]   ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.905      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_timer_0:timer_0|delayed_unxcounter_is_zeroxx0                                                                                                                                ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 1.920      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdcard_spi:sdcard_spi|data_to_cpu[3]                                                                                                                                         ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.922      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_timer_0:timer_0|control_register[2]                                                                                                                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 1.920      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_timer_0:timer_0|control_register[3]                                                                                                                                          ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 1.920      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdcard_spi:sdcard_spi|spi_slave_select_reg[11]                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 1.923      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdcard_spi:sdcard_spi|spi_slave_select_reg[12]                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 1.923      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdcard_spi:sdcard_spi|spi_slave_select_reg[15]                                                                                                                               ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 1.923      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdcard_spi:sdcard_spi|spi_slave_select_holding_reg[2]                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 1.923      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdcard_spi:sdcard_spi|rx_holding_reg[3]                                                                                                                                      ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 1.922      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|limbus_sys_sdcard_spi:sdcard_spi|spi_slave_select_holding_reg[5]                                                                                                                        ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 1.923      ;
; 1.761 ; limbus_sys:limbus_sys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_Duplicate_1                    ; limbus_sys:limbus_sys_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                                            ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.902      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'syn_sys_pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; Rise       ; limbus_sys:limbus_sys_inst|limbus_sys_cpu:cpu|limbus_sys_cpu_nios2_oci:the_limbus_sys_cpu_nios2_oci|limbus_sys_cpu_nios2_ocimem:the_limbus_sys_cpu_nios2_ocimem|limbus_sys_cpu_ociram_lpm_dram_bdp_component_module:limbus_sys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6682:auto_generated|ram_block1a0~portb_datain_reg7  ;
+-------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'syn_sys_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[0]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[0]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[10]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[10]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[11]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[11]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[12]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[12]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[13]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[13]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[14]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[14]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[15]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[15]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[16]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[16]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[17]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[17]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[18]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[18]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[19]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[19]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[1]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[1]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[20]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[20]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[21]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[21]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[22]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[22]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[23]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[23]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[24]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[24]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[25]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[25]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[26]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[26]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[27]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[27]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[28]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[28]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[29]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[29]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[2]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[2]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[30]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[30]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[31]                         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[31]                         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[3]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[3]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[4]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[4]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[5]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[5]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[6]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[6]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[7]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[7]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[8]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[8]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[9]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|q_b[9]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|acortex2fgyrus_bffr:ac2fg_lbffr_inst|pcm_sample_ram:pcm_ram_0|altsyncram:altsyncram_component|altsyncram_cck1:auto_generated|ram_block1a0~porta_datain_reg18 ;
+-------+--------------+----------------+------------------+----------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pin_clock_50'                                                                                         ;
+--------+--------------+----------------+------------------+--------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+--------------+------------+------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; pin_clock_50 ; Rise       ; CLOCK_50|combout                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; pin_clock_50 ; Rise       ; CLOCK_50|combout                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; pin_clock_50 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; pin_clock_50 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; pin_clock_50 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; pin_clock_50 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; pin_clock_50 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; pin_clock_50 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; pin_clock_50 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; pin_clock_50 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; pin_clock_50 ; Rise       ; CLOCK_50                                       ;
+--------+--------------+----------------+------------------+--------------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pin_clock_24'                                                                                      ;
+--------+--------------+----------------+------------------+--------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+--------------+------------+---------------------------------------------+
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; pin_clock_24 ; Rise       ; CLOCK_24[0]|combout                         ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; pin_clock_24 ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; pin_clock_24 ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[1]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; pin_clock_24 ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[2]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; pin_clock_24 ; Rise       ; mclk_pll_inst|altpll_component|pll|inclk[0] ;
; 20.834 ; 20.834       ; 0.000          ; Low Pulse Width  ; pin_clock_24 ; Rise       ; CLOCK_24[0]|combout                         ;
; 20.834 ; 20.834       ; 0.000          ; Low Pulse Width  ; pin_clock_24 ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[0]   ;
; 20.834 ; 20.834       ; 0.000          ; Low Pulse Width  ; pin_clock_24 ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[1]   ;
; 20.834 ; 20.834       ; 0.000          ; Low Pulse Width  ; pin_clock_24 ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[2]   ;
; 20.834 ; 20.834       ; 0.000          ; Low Pulse Width  ; pin_clock_24 ; Rise       ; mclk_pll_inst|altpll_component|pll|inclk[0] ;
; 39.287 ; 41.667       ; 2.380          ; Port Rate        ; pin_clock_24 ; Rise       ; CLOCK_24[0]                                 ;
+--------+--------------+----------------+------------------+--------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mclk_pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 25.666 ; 26.666       ; 1.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[0].dd_sync_clk_inst|sync_f[0] ;
; 25.666 ; 26.666       ; 1.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[0].dd_sync_clk_inst|sync_f[1] ;
; 25.667 ; 26.667       ; 1.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[0].dd_sync_clk_inst|sync_f[0] ;
; 25.667 ; 26.667       ; 1.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[0].dd_sync_clk_inst|sync_f[1] ;
; 26.666 ; 26.666       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; mclk_pll_inst|altpll_component|_clk2~clkctrl|inclk[0]                                                                                                                  ;
; 26.666 ; 26.666       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; mclk_pll_inst|altpll_component|_clk2~clkctrl|outclk                                                                                                                    ;
; 26.666 ; 26.666       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[0].dd_sync_clk_inst|sync_f[0]|clk                                                        ;
; 26.666 ; 26.666       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[0].dd_sync_clk_inst|sync_f[1]|clk                                                        ;
; 26.667 ; 26.667       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; mclk_pll_inst|altpll_component|_clk2~clkctrl|inclk[0]                                                                                                                  ;
; 26.667 ; 26.667       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; mclk_pll_inst|altpll_component|_clk2~clkctrl|outclk                                                                                                                    ;
; 26.667 ; 26.667       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[0].dd_sync_clk_inst|sync_f[0]|clk                                                        ;
; 26.667 ; 26.667       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[2] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[0].dd_sync_clk_inst|sync_f[1]|clk                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mclk_pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 39.000 ; 40.000       ; 1.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[2].dd_sync_clk_inst|sync_f[0] ;
; 39.000 ; 40.000       ; 1.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[2].dd_sync_clk_inst|sync_f[0] ;
; 39.000 ; 40.000       ; 1.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[2].dd_sync_clk_inst|sync_f[1] ;
; 39.000 ; 40.000       ; 1.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[2].dd_sync_clk_inst|sync_f[1] ;
; 40.000 ; 40.000       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; mclk_pll_inst|altpll_component|_clk1~clkctrl|inclk[0]                                                                                                                  ;
; 40.000 ; 40.000       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; mclk_pll_inst|altpll_component|_clk1~clkctrl|inclk[0]                                                                                                                  ;
; 40.000 ; 40.000       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; mclk_pll_inst|altpll_component|_clk1~clkctrl|outclk                                                                                                                    ;
; 40.000 ; 40.000       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; mclk_pll_inst|altpll_component|_clk1~clkctrl|outclk                                                                                                                    ;
; 40.000 ; 40.000       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[2].dd_sync_clk_inst|sync_f[0]|clk                                                        ;
; 40.000 ; 40.000       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[2].dd_sync_clk_inst|sync_f[0]|clk                                                        ;
; 40.000 ; 40.000       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[2].dd_sync_clk_inst|sync_f[1]|clk                                                        ;
; 40.000 ; 40.000       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[1] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[2].dd_sync_clk_inst|sync_f[1]|clk                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mclk_pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 44.000 ; 45.000       ; 1.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[3].dd_sync_clk_inst|sync_f[0] ;
; 44.000 ; 45.000       ; 1.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[3].dd_sync_clk_inst|sync_f[0] ;
; 44.000 ; 45.000       ; 1.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[3].dd_sync_clk_inst|sync_f[1] ;
; 44.000 ; 45.000       ; 1.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top:syn_cortex_top_inst|acortex_top:acortex_top_inst|wm8731_drvr_dac:dac_drvr_inst|clk_mux:clk_mux_inst|dd_sync:clk_sync_xeno[3].dd_sync_clk_inst|sync_f[1] ;
; 45.000 ; 45.000       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; mclk_pll_inst|altpll_component|_clk0~clkctrl|inclk[0]                                                                                                                  ;
; 45.000 ; 45.000       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; mclk_pll_inst|altpll_component|_clk0~clkctrl|inclk[0]                                                                                                                  ;
; 45.000 ; 45.000       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; mclk_pll_inst|altpll_component|_clk0~clkctrl|outclk                                                                                                                    ;
; 45.000 ; 45.000       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; mclk_pll_inst|altpll_component|_clk0~clkctrl|outclk                                                                                                                    ;
; 45.000 ; 45.000       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[3].dd_sync_clk_inst|sync_f[0]|clk                                                        ;
; 45.000 ; 45.000       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[3].dd_sync_clk_inst|sync_f[0]|clk                                                        ;
; 45.000 ; 45.000       ; 0.000          ; High Pulse Width ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[3].dd_sync_clk_inst|sync_f[1]|clk                                                        ;
; 45.000 ; 45.000       ; 0.000          ; Low Pulse Width  ; mclk_pll_inst|altpll_component|pll|clk[0] ; Rise       ; syn_cortex_top_inst|acortex_top_inst|dac_drvr_inst|clk_mux_inst|clk_sync_xeno[3].dd_sync_clk_inst|sync_f[1]|clk                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+--------------+-------+-------+------------+----------------------------------------------+
; Data Port    ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                              ;
+--------------+--------------+-------+-------+------------+----------------------------------------------+
; AUD_ADCDAT   ; pin_clock_50 ; 2.390 ; 2.390 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SDAT     ; pin_clock_50 ; 5.093 ; 5.093 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; pin_clock_50 ; 4.189 ; 4.189 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; pin_clock_50 ; 4.136 ; 4.136 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; pin_clock_50 ; 4.178 ; 4.178 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; pin_clock_50 ; 4.043 ; 4.043 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; pin_clock_50 ; 4.173 ; 4.173 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; pin_clock_50 ; 4.170 ; 4.170 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; pin_clock_50 ; 4.177 ; 4.177 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; pin_clock_50 ; 3.949 ; 3.949 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; pin_clock_50 ; 4.175 ; 4.175 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; pin_clock_50 ; 4.169 ; 4.169 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; pin_clock_50 ; 4.141 ; 4.141 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; pin_clock_50 ; 4.022 ; 4.022 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; pin_clock_50 ; 4.162 ; 4.162 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; pin_clock_50 ; 4.105 ; 4.105 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; pin_clock_50 ; 4.063 ; 4.063 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; pin_clock_50 ; 4.136 ; 4.136 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; pin_clock_50 ; 4.189 ; 4.189 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; pin_clock_50 ; 1.165 ; 1.165 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; pin_clock_50 ; 1.165 ; 1.165 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; pin_clock_50 ; 1.165 ; 1.165 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; pin_clock_50 ; 1.159 ; 1.159 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; pin_clock_50 ; 1.159 ; 1.159 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; pin_clock_50 ; 1.149 ; 1.149 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; pin_clock_50 ; 1.119 ; 1.119 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; pin_clock_50 ; 1.159 ; 1.159 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; pin_clock_50 ; 1.159 ; 1.159 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; pin_clock_50 ; 1.136 ; 1.136 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; pin_clock_50 ; 1.136 ; 1.136 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; pin_clock_50 ; 1.137 ; 1.137 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; pin_clock_50 ; 1.137 ; 1.137 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; pin_clock_50 ; 1.149 ; 1.149 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; pin_clock_50 ; 1.149 ; 1.149 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; pin_clock_50 ; 1.149 ; 1.149 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; pin_clock_50 ; 1.149 ; 1.149 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_DAT       ; pin_clock_50 ; 4.522 ; 4.522 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
+--------------+--------------+-------+-------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+--------------+--------+--------+------------+----------------------------------------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+--------------+--------------+--------+--------+------------+----------------------------------------------+
; AUD_ADCDAT   ; pin_clock_50 ; -0.958 ; -0.958 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SDAT     ; pin_clock_50 ; -4.690 ; -4.690 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; pin_clock_50 ; -3.829 ; -3.829 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; pin_clock_50 ; -4.016 ; -4.016 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; pin_clock_50 ; -4.058 ; -4.058 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; pin_clock_50 ; -3.923 ; -3.923 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; pin_clock_50 ; -4.053 ; -4.053 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; pin_clock_50 ; -4.050 ; -4.050 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; pin_clock_50 ; -4.057 ; -4.057 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; pin_clock_50 ; -3.829 ; -3.829 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; pin_clock_50 ; -4.055 ; -4.055 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; pin_clock_50 ; -4.049 ; -4.049 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; pin_clock_50 ; -4.021 ; -4.021 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; pin_clock_50 ; -3.902 ; -3.902 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; pin_clock_50 ; -4.042 ; -4.042 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; pin_clock_50 ; -3.985 ; -3.985 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; pin_clock_50 ; -3.943 ; -3.943 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; pin_clock_50 ; -4.016 ; -4.016 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; pin_clock_50 ; -4.069 ; -4.069 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; pin_clock_50 ; -1.033 ; -1.033 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; pin_clock_50 ; -1.079 ; -1.079 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; pin_clock_50 ; -1.079 ; -1.079 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; pin_clock_50 ; -1.073 ; -1.073 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; pin_clock_50 ; -1.073 ; -1.073 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; pin_clock_50 ; -1.063 ; -1.063 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; pin_clock_50 ; -1.033 ; -1.033 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; pin_clock_50 ; -1.073 ; -1.073 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; pin_clock_50 ; -1.073 ; -1.073 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; pin_clock_50 ; -1.050 ; -1.050 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; pin_clock_50 ; -1.050 ; -1.050 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; pin_clock_50 ; -1.051 ; -1.051 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; pin_clock_50 ; -1.051 ; -1.051 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; pin_clock_50 ; -1.063 ; -1.063 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; pin_clock_50 ; -1.063 ; -1.063 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; pin_clock_50 ; -1.063 ; -1.063 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; pin_clock_50 ; -1.063 ; -1.063 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_DAT       ; pin_clock_50 ; -4.402 ; -4.402 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
+--------------+--------------+--------+--------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+
; Data Port      ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+
; AUD_XCK        ; pin_clock_24 ; 3.836  ; 3.836  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[0]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 3.161  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[0]    ;
; AUD_XCK        ; pin_clock_24 ; 3.641  ; 3.641  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[1]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 3.247  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[1]    ;
; AUD_XCK        ; pin_clock_24 ; 3.757  ; 3.757  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[2]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 3.210  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[2]    ;
; AUD_ADCLRCK    ; pin_clock_50 ; 1.460  ; 1.460  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_BCLK       ; pin_clock_50 ; 1.471  ; 1.471  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_DACDAT     ; pin_clock_50 ; 1.460  ; 1.460  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_DACLRCK    ; pin_clock_50 ; 1.470  ; 1.470  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SCLK       ; pin_clock_50 ; 1.151  ; 1.151  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SDAT       ; pin_clock_50 ; 1.161  ; 1.161  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; LEDG[*]        ; pin_clock_50 ; 1.207  ; 1.207  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]       ; pin_clock_50 ; 1.181  ; 1.181  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]       ; pin_clock_50 ; 1.181  ; 1.181  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]       ; pin_clock_50 ; 1.181  ; 1.181  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]       ; pin_clock_50 ; 1.187  ; 1.187  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]       ; pin_clock_50 ; 1.202  ; 1.202  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]       ; pin_clock_50 ; 1.206  ; 1.206  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]       ; pin_clock_50 ; 1.207  ; 1.207  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]       ; pin_clock_50 ; 1.207  ; 1.207  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; pin_clock_50 ; 1.201  ; 1.201  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; pin_clock_50 ; 1.185  ; 1.185  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; pin_clock_50 ; 1.167  ; 1.167  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; pin_clock_50 ; 1.186  ; 1.186  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; pin_clock_50 ; 1.201  ; 1.201  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; pin_clock_50 ; 1.179  ; 1.179  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; pin_clock_50 ; 1.191  ; 1.191  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; pin_clock_50 ; 1.191  ; 1.191  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; pin_clock_50 ; 1.179  ; 1.179  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; pin_clock_50 ; 1.472  ; 1.472  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]  ; pin_clock_50 ; 1.472  ; 1.472  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]  ; pin_clock_50 ; 1.472  ; 1.472  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]  ; pin_clock_50 ; 1.472  ; 1.472  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]  ; pin_clock_50 ; 1.472  ; 1.472  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]  ; pin_clock_50 ; 1.471  ; 1.471  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]  ; pin_clock_50 ; 1.464  ; 1.464  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]  ; pin_clock_50 ; 1.464  ; 1.464  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]  ; pin_clock_50 ; 1.464  ; 1.464  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]  ; pin_clock_50 ; 1.433  ; 1.433  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]  ; pin_clock_50 ; 1.443  ; 1.443  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10] ; pin_clock_50 ; 1.423  ; 1.423  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11] ; pin_clock_50 ; 1.442  ; 1.442  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12] ; pin_clock_50 ; 1.445  ; 1.445  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13] ; pin_clock_50 ; 1.432  ; 1.432  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14] ; pin_clock_50 ; 1.452  ; 1.452  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15] ; pin_clock_50 ; 1.450  ; 1.450  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16] ; pin_clock_50 ; 1.461  ; 1.461  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17] ; pin_clock_50 ; 1.461  ; 1.461  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_CE_N      ; pin_clock_50 ; 1.471  ; 1.471  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]     ; pin_clock_50 ; 1.469  ; 1.469  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]    ; pin_clock_50 ; 1.459  ; 1.459  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]    ; pin_clock_50 ; 1.469  ; 1.469  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]    ; pin_clock_50 ; 1.454  ; 1.454  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]    ; pin_clock_50 ; 1.464  ; 1.464  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]    ; pin_clock_50 ; 1.455  ; 1.455  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]    ; pin_clock_50 ; 1.455  ; 1.455  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]    ; pin_clock_50 ; 1.452  ; 1.452  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]    ; pin_clock_50 ; 1.462  ; 1.462  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]    ; pin_clock_50 ; 1.434  ; 1.434  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]    ; pin_clock_50 ; 1.434  ; 1.434  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]   ; pin_clock_50 ; 1.426  ; 1.426  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]   ; pin_clock_50 ; 1.422  ; 1.422  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]   ; pin_clock_50 ; 1.442  ; 1.442  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]   ; pin_clock_50 ; 1.436  ; 1.436  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]   ; pin_clock_50 ; 1.436  ; 1.436  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]   ; pin_clock_50 ; 1.430  ; 1.430  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_LB_N      ; pin_clock_50 ; 1.450  ; 1.450  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_OE_N      ; pin_clock_50 ; 1.440  ; 1.440  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N      ; pin_clock_50 ; 1.436  ; 1.436  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_WE_N      ; pin_clock_50 ; 1.464  ; 1.464  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; pin_clock_50 ; 1.189  ; 1.189  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; pin_clock_50 ; 1.179  ; 1.179  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; pin_clock_50 ; 1.171  ; 1.171  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; pin_clock_50 ; 1.189  ; 1.189  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; pin_clock_50 ; 1.189  ; 1.189  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; pin_clock_50 ; 1.140  ; 1.140  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; pin_clock_50 ; 1.140  ; 1.140  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; pin_clock_50 ; 1.151  ; 1.151  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; pin_clock_50 ; 1.151  ; 1.151  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; pin_clock_50 ; 1.165  ; 1.165  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; pin_clock_50 ; 1.155  ; 1.155  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; pin_clock_50 ; 1.179  ; 1.179  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; pin_clock_50 ; 1.148  ; 1.148  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; pin_clock_50 ; 1.171  ; 1.171  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; pin_clock_50 ; 1.171  ; 1.171  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; pin_clock_50 ; 1.161  ; 1.161  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; pin_clock_50 ; 1.151  ; 1.151  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; pin_clock_50 ; 1.219  ; 1.219  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; pin_clock_50 ; 1.193  ; 1.193  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; pin_clock_50 ; 1.193  ; 1.193  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; pin_clock_50 ; 1.199  ; 1.199  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; pin_clock_50 ; 1.199  ; 1.199  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; pin_clock_50 ; 1.209  ; 1.209  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; pin_clock_50 ; 1.179  ; 1.179  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; pin_clock_50 ; 1.219  ; 1.219  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; pin_clock_50 ; 1.219  ; 1.219  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; pin_clock_50 ; 1.202  ; 1.202  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; pin_clock_50 ; 1.202  ; 1.202  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; pin_clock_50 ; 1.201  ; 1.201  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; pin_clock_50 ; 1.201  ; 1.201  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; pin_clock_50 ; 1.189  ; 1.189  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; pin_clock_50 ; 1.189  ; 1.189  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; pin_clock_50 ; 1.189  ; 1.189  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; pin_clock_50 ; 1.189  ; 1.189  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; pin_clock_50 ; 1.171  ; 1.171  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; pin_clock_50 ; 1.156  ; 1.156  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; pin_clock_50 ; 1.149  ; 1.149  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; pin_clock_50 ; 1.171  ; 1.171  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; LEDR[*]        ; pin_clock_50 ; 1.156  ; 1.156  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  LEDR[8]       ; pin_clock_50 ; 1.156  ; 1.156  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_CLK         ; pin_clock_50 ; 1.185  ; 1.185  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_CMD         ; pin_clock_50 ; 1.158  ; 1.158  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_DAT3        ; pin_clock_50 ; 3.276  ; 3.276  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; UART_TXD       ; pin_clock_50 ; 1.426  ; 1.426  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; pin_clock_50 ; -2.869 ;        ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; pin_clock_50 ;        ; -2.869 ; Fall       ; syn_sys_pll_inst|altpll_component|pll|clk[2] ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+
; Data Port      ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+
; AUD_XCK        ; pin_clock_24 ; 3.161  ; 3.827  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[0]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 3.161  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[0]    ;
; AUD_XCK        ; pin_clock_24 ; 3.247  ; 3.345  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[1]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 3.247  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[1]    ;
; AUD_XCK        ; pin_clock_24 ; 3.210  ; 3.748  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[2]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 3.210  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[2]    ;
; AUD_ADCLRCK    ; pin_clock_50 ; 1.460  ; 1.460  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_BCLK       ; pin_clock_50 ; 1.471  ; 1.471  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_DACDAT     ; pin_clock_50 ; 1.460  ; 1.460  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_DACLRCK    ; pin_clock_50 ; 1.470  ; 1.470  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SCLK       ; pin_clock_50 ; 1.151  ; 1.151  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SDAT       ; pin_clock_50 ; 1.161  ; 1.161  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; LEDG[*]        ; pin_clock_50 ; 1.181  ; 1.181  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]       ; pin_clock_50 ; 1.181  ; 1.181  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]       ; pin_clock_50 ; 1.181  ; 1.181  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]       ; pin_clock_50 ; 1.181  ; 1.181  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]       ; pin_clock_50 ; 1.187  ; 1.187  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]       ; pin_clock_50 ; 1.202  ; 1.202  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]       ; pin_clock_50 ; 1.206  ; 1.206  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]       ; pin_clock_50 ; 1.207  ; 1.207  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]       ; pin_clock_50 ; 1.207  ; 1.207  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; pin_clock_50 ; 1.167  ; 1.167  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; pin_clock_50 ; 1.185  ; 1.185  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; pin_clock_50 ; 1.167  ; 1.167  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; pin_clock_50 ; 1.186  ; 1.186  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; pin_clock_50 ; 1.201  ; 1.201  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; pin_clock_50 ; 1.179  ; 1.179  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; pin_clock_50 ; 1.191  ; 1.191  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; pin_clock_50 ; 1.191  ; 1.191  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; pin_clock_50 ; 1.179  ; 1.179  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; pin_clock_50 ; 1.423  ; 1.423  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]  ; pin_clock_50 ; 1.472  ; 1.472  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]  ; pin_clock_50 ; 1.472  ; 1.472  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]  ; pin_clock_50 ; 1.472  ; 1.472  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]  ; pin_clock_50 ; 1.472  ; 1.472  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]  ; pin_clock_50 ; 1.471  ; 1.471  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]  ; pin_clock_50 ; 1.464  ; 1.464  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]  ; pin_clock_50 ; 1.464  ; 1.464  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]  ; pin_clock_50 ; 1.464  ; 1.464  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]  ; pin_clock_50 ; 1.433  ; 1.433  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]  ; pin_clock_50 ; 1.443  ; 1.443  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10] ; pin_clock_50 ; 1.423  ; 1.423  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11] ; pin_clock_50 ; 1.442  ; 1.442  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12] ; pin_clock_50 ; 1.445  ; 1.445  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13] ; pin_clock_50 ; 1.432  ; 1.432  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14] ; pin_clock_50 ; 1.452  ; 1.452  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15] ; pin_clock_50 ; 1.450  ; 1.450  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16] ; pin_clock_50 ; 1.461  ; 1.461  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17] ; pin_clock_50 ; 1.461  ; 1.461  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_CE_N      ; pin_clock_50 ; 1.471  ; 1.471  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]     ; pin_clock_50 ; 1.422  ; 1.422  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]    ; pin_clock_50 ; 1.459  ; 1.459  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]    ; pin_clock_50 ; 1.469  ; 1.469  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]    ; pin_clock_50 ; 1.454  ; 1.454  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]    ; pin_clock_50 ; 1.464  ; 1.464  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]    ; pin_clock_50 ; 1.455  ; 1.455  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]    ; pin_clock_50 ; 1.455  ; 1.455  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]    ; pin_clock_50 ; 1.452  ; 1.452  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]    ; pin_clock_50 ; 1.462  ; 1.462  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]    ; pin_clock_50 ; 1.434  ; 1.434  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]    ; pin_clock_50 ; 1.434  ; 1.434  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]   ; pin_clock_50 ; 1.426  ; 1.426  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]   ; pin_clock_50 ; 1.422  ; 1.422  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]   ; pin_clock_50 ; 1.442  ; 1.442  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]   ; pin_clock_50 ; 1.436  ; 1.436  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]   ; pin_clock_50 ; 1.436  ; 1.436  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]   ; pin_clock_50 ; 1.430  ; 1.430  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_LB_N      ; pin_clock_50 ; 1.450  ; 1.450  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_OE_N      ; pin_clock_50 ; 1.440  ; 1.440  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N      ; pin_clock_50 ; 1.436  ; 1.436  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_WE_N      ; pin_clock_50 ; 1.464  ; 1.464  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; pin_clock_50 ; 1.140  ; 1.140  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; pin_clock_50 ; 1.179  ; 1.179  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; pin_clock_50 ; 1.171  ; 1.171  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; pin_clock_50 ; 1.189  ; 1.189  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; pin_clock_50 ; 1.189  ; 1.189  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; pin_clock_50 ; 1.140  ; 1.140  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; pin_clock_50 ; 1.140  ; 1.140  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; pin_clock_50 ; 1.151  ; 1.151  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; pin_clock_50 ; 1.151  ; 1.151  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; pin_clock_50 ; 1.165  ; 1.165  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; pin_clock_50 ; 1.155  ; 1.155  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; pin_clock_50 ; 1.179  ; 1.179  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; pin_clock_50 ; 1.148  ; 1.148  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; pin_clock_50 ; 1.171  ; 1.171  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; pin_clock_50 ; 1.171  ; 1.171  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; pin_clock_50 ; 1.161  ; 1.161  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; pin_clock_50 ; 1.151  ; 1.151  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; pin_clock_50 ; 1.156  ; 1.156  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; pin_clock_50 ; 1.170  ; 1.170  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; pin_clock_50 ; 1.170  ; 1.170  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; pin_clock_50 ; 1.176  ; 1.176  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; pin_clock_50 ; 1.176  ; 1.176  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; pin_clock_50 ; 1.186  ; 1.186  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; pin_clock_50 ; 1.156  ; 1.156  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; pin_clock_50 ; 1.196  ; 1.196  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; pin_clock_50 ; 1.196  ; 1.196  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; pin_clock_50 ; 1.179  ; 1.179  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; pin_clock_50 ; 1.179  ; 1.179  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; pin_clock_50 ; 1.178  ; 1.178  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; pin_clock_50 ; 1.178  ; 1.178  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; pin_clock_50 ; 1.166  ; 1.166  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; pin_clock_50 ; 1.166  ; 1.166  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; pin_clock_50 ; 1.166  ; 1.166  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; pin_clock_50 ; 1.166  ; 1.166  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; pin_clock_50 ; 1.171  ; 1.171  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; pin_clock_50 ; 1.156  ; 1.156  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; pin_clock_50 ; 1.149  ; 1.149  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; pin_clock_50 ; 1.171  ; 1.171  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; LEDR[*]        ; pin_clock_50 ; 1.156  ; 1.156  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  LEDR[8]       ; pin_clock_50 ; 1.156  ; 1.156  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_CLK         ; pin_clock_50 ; 1.185  ; 1.185  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_CMD         ; pin_clock_50 ; 1.158  ; 1.158  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_DAT3        ; pin_clock_50 ; 2.988  ; 2.988  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; UART_TXD       ; pin_clock_50 ; 1.426  ; 1.426  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; pin_clock_50 ; -2.869 ;        ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; pin_clock_50 ;        ; -2.869 ; Fall       ; syn_sys_pll_inst|altpll_component|pll|clk[2] ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                    ;
+--------------+--------------+-------+------+------------+----------------------------------------------+
; Data Port    ; Clock Port   ; Rise  ; Fall ; Clock Edge ; Clock Reference                              ;
+--------------+--------------+-------+------+------------+----------------------------------------------+
; I2C_SDAT     ; pin_clock_50 ; 3.357 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; pin_clock_50 ; 2.009 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; pin_clock_50 ; 2.369 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; pin_clock_50 ; 2.379 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; pin_clock_50 ; 2.264 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; pin_clock_50 ; 2.274 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; pin_clock_50 ; 2.147 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; pin_clock_50 ; 2.188 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; pin_clock_50 ; 2.009 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; pin_clock_50 ; 2.019 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; pin_clock_50 ; 2.244 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; pin_clock_50 ; 2.244 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; pin_clock_50 ; 2.233 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; pin_clock_50 ; 2.227 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; pin_clock_50 ; 2.178 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; pin_clock_50 ; 2.243 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; pin_clock_50 ; 2.347 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; pin_clock_50 ; 2.341 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
+--------------+--------------+-------+------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                            ;
+--------------+--------------+-------+------+------------+----------------------------------------------+
; Data Port    ; Clock Port   ; Rise  ; Fall ; Clock Edge ; Clock Reference                              ;
+--------------+--------------+-------+------+------------+----------------------------------------------+
; I2C_SDAT     ; pin_clock_50 ; 3.357 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; pin_clock_50 ; 2.009 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; pin_clock_50 ; 2.369 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; pin_clock_50 ; 2.379 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; pin_clock_50 ; 2.264 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; pin_clock_50 ; 2.274 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; pin_clock_50 ; 2.147 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; pin_clock_50 ; 2.188 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; pin_clock_50 ; 2.009 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; pin_clock_50 ; 2.019 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; pin_clock_50 ; 2.244 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; pin_clock_50 ; 2.244 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; pin_clock_50 ; 2.233 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; pin_clock_50 ; 2.227 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; pin_clock_50 ; 2.178 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; pin_clock_50 ; 2.243 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; pin_clock_50 ; 2.347 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; pin_clock_50 ; 2.341 ;      ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
+--------------+--------------+-------+------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+--------------+-----------+-----------+------------+----------------------------------------------+
; Data Port    ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                              ;
+--------------+--------------+-----------+-----------+------------+----------------------------------------------+
; I2C_SDAT     ; pin_clock_50 ; 3.357     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; pin_clock_50 ; 2.009     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; pin_clock_50 ; 2.369     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; pin_clock_50 ; 2.379     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; pin_clock_50 ; 2.264     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; pin_clock_50 ; 2.274     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; pin_clock_50 ; 2.147     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; pin_clock_50 ; 2.188     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; pin_clock_50 ; 2.009     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; pin_clock_50 ; 2.019     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; pin_clock_50 ; 2.244     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; pin_clock_50 ; 2.244     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; pin_clock_50 ; 2.233     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; pin_clock_50 ; 2.227     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; pin_clock_50 ; 2.178     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; pin_clock_50 ; 2.243     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; pin_clock_50 ; 2.347     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; pin_clock_50 ; 2.341     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
+--------------+--------------+-----------+-----------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+--------------+-----------+-----------+------------+----------------------------------------------+
; Data Port    ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                              ;
+--------------+--------------+-----------+-----------+------------+----------------------------------------------+
; I2C_SDAT     ; pin_clock_50 ; 3.357     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; pin_clock_50 ; 2.009     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; pin_clock_50 ; 2.369     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; pin_clock_50 ; 2.379     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; pin_clock_50 ; 2.264     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; pin_clock_50 ; 2.274     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; pin_clock_50 ; 2.147     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; pin_clock_50 ; 2.188     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; pin_clock_50 ; 2.009     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; pin_clock_50 ; 2.019     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; pin_clock_50 ; 2.244     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; pin_clock_50 ; 2.244     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; pin_clock_50 ; 2.233     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; pin_clock_50 ; 2.227     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; pin_clock_50 ; 2.178     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; pin_clock_50 ; 2.243     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; pin_clock_50 ; 2.347     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; pin_clock_50 ; 2.341     ;           ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
+--------------+--------------+-----------+-----------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+-----------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                         ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                              ; 2.298  ; 0.215 ; 1.725    ; 0.580   ; 2.436               ;
;  altera_reserved_tck                          ; N/A    ; N/A   ; N/A      ; N/A     ; 97.531              ;
;  mclk_pll_inst|altpll_component|pll|clk[0]    ; 89.140 ; 0.236 ; N/A      ; N/A     ; 43.889              ;
;  mclk_pll_inst|altpll_component|pll|clk[1]    ; 79.132 ; 0.241 ; N/A      ; N/A     ; 38.889              ;
;  mclk_pll_inst|altpll_component|pll|clk[2]    ; 52.470 ; 0.238 ; N/A      ; N/A     ; 25.555              ;
;  pin_clock_24                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 20.833              ;
;  pin_clock_50                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  syn_sys_pll_inst|altpll_component|pll|clk[0] ; 4.859  ; 0.215 ; 6.043    ; 0.580   ; 7.436               ;
;  syn_sys_pll_inst|altpll_component|pll|clk[1] ; 2.298  ; 0.215 ; 1.725    ; 0.587   ; 2.436               ;
; Design-wide TNS                               ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mclk_pll_inst|altpll_component|pll|clk[0]    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  mclk_pll_inst|altpll_component|pll|clk[1]    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  mclk_pll_inst|altpll_component|pll|clk[2]    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pin_clock_24                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pin_clock_50                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  syn_sys_pll_inst|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  syn_sys_pll_inst|altpll_component|pll|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+--------------+-------+-------+------------+----------------------------------------------+
; Data Port    ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                              ;
+--------------+--------------+-------+-------+------------+----------------------------------------------+
; AUD_ADCDAT   ; pin_clock_50 ; 4.437 ; 4.437 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SDAT     ; pin_clock_50 ; 9.692 ; 9.692 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; pin_clock_50 ; 7.519 ; 7.519 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; pin_clock_50 ; 7.321 ; 7.321 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; pin_clock_50 ; 7.392 ; 7.392 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; pin_clock_50 ; 7.145 ; 7.145 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; pin_clock_50 ; 7.385 ; 7.385 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; pin_clock_50 ; 7.377 ; 7.377 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; pin_clock_50 ; 7.500 ; 7.500 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; pin_clock_50 ; 6.972 ; 6.972 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; pin_clock_50 ; 7.503 ; 7.503 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; pin_clock_50 ; 7.519 ; 7.519 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; pin_clock_50 ; 7.337 ; 7.337 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; pin_clock_50 ; 7.114 ; 7.114 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; pin_clock_50 ; 7.375 ; 7.375 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; pin_clock_50 ; 7.257 ; 7.257 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; pin_clock_50 ; 7.188 ; 7.188 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; pin_clock_50 ; 7.324 ; 7.324 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; pin_clock_50 ; 7.517 ; 7.517 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; pin_clock_50 ; 1.449 ; 1.449 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; pin_clock_50 ; 1.449 ; 1.449 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; pin_clock_50 ; 1.449 ; 1.449 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; pin_clock_50 ; 1.440 ; 1.440 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; pin_clock_50 ; 1.440 ; 1.440 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; pin_clock_50 ; 1.430 ; 1.430 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; pin_clock_50 ; 1.400 ; 1.400 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; pin_clock_50 ; 1.440 ; 1.440 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; pin_clock_50 ; 1.440 ; 1.440 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; pin_clock_50 ; 1.416 ; 1.416 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; pin_clock_50 ; 1.416 ; 1.416 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; pin_clock_50 ; 1.418 ; 1.418 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; pin_clock_50 ; 1.418 ; 1.418 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; pin_clock_50 ; 1.431 ; 1.431 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; pin_clock_50 ; 1.431 ; 1.431 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; pin_clock_50 ; 1.431 ; 1.431 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; pin_clock_50 ; 1.431 ; 1.431 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_DAT       ; pin_clock_50 ; 8.147 ; 8.147 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
+--------------+--------------+-------+-------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+--------------+--------+--------+------------+----------------------------------------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+--------------+--------------+--------+--------+------------+----------------------------------------------+
; AUD_ADCDAT   ; pin_clock_50 ; -0.958 ; -0.958 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SDAT     ; pin_clock_50 ; -4.690 ; -4.690 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; pin_clock_50 ; -3.829 ; -3.829 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]  ; pin_clock_50 ; -4.016 ; -4.016 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]  ; pin_clock_50 ; -4.058 ; -4.058 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]  ; pin_clock_50 ; -3.923 ; -3.923 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]  ; pin_clock_50 ; -4.053 ; -4.053 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]  ; pin_clock_50 ; -4.050 ; -4.050 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]  ; pin_clock_50 ; -4.057 ; -4.057 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]  ; pin_clock_50 ; -3.829 ; -3.829 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]  ; pin_clock_50 ; -4.055 ; -4.055 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]  ; pin_clock_50 ; -4.049 ; -4.049 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]  ; pin_clock_50 ; -4.021 ; -4.021 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10] ; pin_clock_50 ; -3.902 ; -3.902 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11] ; pin_clock_50 ; -4.042 ; -4.042 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12] ; pin_clock_50 ; -3.985 ; -3.985 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13] ; pin_clock_50 ; -3.943 ; -3.943 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14] ; pin_clock_50 ; -4.016 ; -4.016 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15] ; pin_clock_50 ; -4.069 ; -4.069 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; pin_clock_50 ; -1.033 ; -1.033 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; pin_clock_50 ; -1.079 ; -1.079 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; pin_clock_50 ; -1.079 ; -1.079 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; pin_clock_50 ; -1.073 ; -1.073 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; pin_clock_50 ; -1.073 ; -1.073 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; pin_clock_50 ; -1.063 ; -1.063 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; pin_clock_50 ; -1.033 ; -1.033 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; pin_clock_50 ; -1.073 ; -1.073 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; pin_clock_50 ; -1.073 ; -1.073 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; pin_clock_50 ; -1.050 ; -1.050 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; pin_clock_50 ; -1.050 ; -1.050 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; pin_clock_50 ; -1.051 ; -1.051 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; pin_clock_50 ; -1.051 ; -1.051 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; pin_clock_50 ; -1.063 ; -1.063 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; pin_clock_50 ; -1.063 ; -1.063 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; pin_clock_50 ; -1.063 ; -1.063 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; pin_clock_50 ; -1.063 ; -1.063 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_DAT       ; pin_clock_50 ; -4.402 ; -4.402 ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
+--------------+--------------+--------+--------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+
; Data Port      ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+
; AUD_XCK        ; pin_clock_24 ; 9.344  ; 9.344  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[0]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 7.902  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[0]    ;
; AUD_XCK        ; pin_clock_24 ; 8.820  ; 8.820  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[1]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 8.087  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[1]    ;
; AUD_XCK        ; pin_clock_24 ; 9.123  ; 9.123  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[2]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 8.050  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[2]    ;
; AUD_ADCLRCK    ; pin_clock_50 ; 3.439  ; 3.439  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_BCLK       ; pin_clock_50 ; 3.450  ; 3.450  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_DACDAT     ; pin_clock_50 ; 3.439  ; 3.439  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_DACLRCK    ; pin_clock_50 ; 3.449  ; 3.449  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SCLK       ; pin_clock_50 ; 2.962  ; 2.962  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SDAT       ; pin_clock_50 ; 2.972  ; 2.972  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; LEDG[*]        ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]       ; pin_clock_50 ; 2.867  ; 2.867  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]       ; pin_clock_50 ; 2.867  ; 2.867  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]       ; pin_clock_50 ; 2.867  ; 2.867  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]       ; pin_clock_50 ; 2.876  ; 2.876  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]       ; pin_clock_50 ; 2.892  ; 2.892  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]       ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]       ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]       ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; pin_clock_50 ; 2.892  ; 2.892  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; pin_clock_50 ; 2.875  ; 2.875  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; pin_clock_50 ; 2.856  ; 2.856  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; pin_clock_50 ; 2.876  ; 2.876  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; pin_clock_50 ; 2.892  ; 2.892  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; pin_clock_50 ; 2.870  ; 2.870  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; pin_clock_50 ; 2.882  ; 2.882  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; pin_clock_50 ; 2.882  ; 2.882  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; pin_clock_50 ; 2.870  ; 2.870  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; pin_clock_50 ; 3.451  ; 3.451  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]  ; pin_clock_50 ; 3.451  ; 3.451  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]  ; pin_clock_50 ; 3.451  ; 3.451  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]  ; pin_clock_50 ; 3.451  ; 3.451  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]  ; pin_clock_50 ; 3.451  ; 3.451  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]  ; pin_clock_50 ; 3.450  ; 3.450  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]  ; pin_clock_50 ; 3.444  ; 3.444  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]  ; pin_clock_50 ; 3.444  ; 3.444  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]  ; pin_clock_50 ; 3.444  ; 3.444  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]  ; pin_clock_50 ; 3.413  ; 3.413  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]  ; pin_clock_50 ; 3.423  ; 3.423  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10] ; pin_clock_50 ; 3.403  ; 3.403  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11] ; pin_clock_50 ; 3.421  ; 3.421  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12] ; pin_clock_50 ; 3.424  ; 3.424  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13] ; pin_clock_50 ; 3.409  ; 3.409  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14] ; pin_clock_50 ; 3.429  ; 3.429  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15] ; pin_clock_50 ; 3.429  ; 3.429  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16] ; pin_clock_50 ; 3.440  ; 3.440  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17] ; pin_clock_50 ; 3.440  ; 3.440  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_CE_N      ; pin_clock_50 ; 3.450  ; 3.450  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]     ; pin_clock_50 ; 3.447  ; 3.447  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]    ; pin_clock_50 ; 3.437  ; 3.437  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]    ; pin_clock_50 ; 3.447  ; 3.447  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]    ; pin_clock_50 ; 3.432  ; 3.432  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]    ; pin_clock_50 ; 3.442  ; 3.442  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]    ; pin_clock_50 ; 3.434  ; 3.434  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]    ; pin_clock_50 ; 3.434  ; 3.434  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]    ; pin_clock_50 ; 3.431  ; 3.431  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]    ; pin_clock_50 ; 3.441  ; 3.441  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]    ; pin_clock_50 ; 3.412  ; 3.412  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]    ; pin_clock_50 ; 3.412  ; 3.412  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]   ; pin_clock_50 ; 3.405  ; 3.405  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]   ; pin_clock_50 ; 3.399  ; 3.399  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]   ; pin_clock_50 ; 3.419  ; 3.419  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]   ; pin_clock_50 ; 3.415  ; 3.415  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]   ; pin_clock_50 ; 3.415  ; 3.415  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]   ; pin_clock_50 ; 3.409  ; 3.409  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_LB_N      ; pin_clock_50 ; 3.429  ; 3.429  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_OE_N      ; pin_clock_50 ; 3.419  ; 3.419  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N      ; pin_clock_50 ; 3.415  ; 3.415  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_WE_N      ; pin_clock_50 ; 3.444  ; 3.444  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; pin_clock_50 ; 2.880  ; 2.880  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; pin_clock_50 ; 2.870  ; 2.870  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; pin_clock_50 ; 2.863  ; 2.863  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; pin_clock_50 ; 2.880  ; 2.880  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; pin_clock_50 ; 2.880  ; 2.880  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; pin_clock_50 ; 2.828  ; 2.828  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; pin_clock_50 ; 2.828  ; 2.828  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; pin_clock_50 ; 2.842  ; 2.842  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; pin_clock_50 ; 2.842  ; 2.842  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; pin_clock_50 ; 2.856  ; 2.856  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; pin_clock_50 ; 2.846  ; 2.846  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; pin_clock_50 ; 2.870  ; 2.870  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; pin_clock_50 ; 2.839  ; 2.839  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; pin_clock_50 ; 2.863  ; 2.863  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; pin_clock_50 ; 2.863  ; 2.863  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; pin_clock_50 ; 2.853  ; 2.853  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; pin_clock_50 ; 2.843  ; 2.843  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; pin_clock_50 ; 2.927  ; 2.927  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; pin_clock_50 ; 2.898  ; 2.898  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; pin_clock_50 ; 2.898  ; 2.898  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; pin_clock_50 ; 2.907  ; 2.907  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; pin_clock_50 ; 2.907  ; 2.907  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; pin_clock_50 ; 2.917  ; 2.917  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; pin_clock_50 ; 2.887  ; 2.887  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; pin_clock_50 ; 2.927  ; 2.927  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; pin_clock_50 ; 2.927  ; 2.927  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; pin_clock_50 ; 2.911  ; 2.911  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; pin_clock_50 ; 2.911  ; 2.911  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; pin_clock_50 ; 2.909  ; 2.909  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; pin_clock_50 ; 2.909  ; 2.909  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; pin_clock_50 ; 2.896  ; 2.896  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; pin_clock_50 ; 2.862  ; 2.862  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; pin_clock_50 ; 2.847  ; 2.847  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; pin_clock_50 ; 2.841  ; 2.841  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; pin_clock_50 ; 2.862  ; 2.862  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; LEDR[*]        ; pin_clock_50 ; 2.846  ; 2.846  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  LEDR[8]       ; pin_clock_50 ; 2.846  ; 2.846  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_CLK         ; pin_clock_50 ; 2.876  ; 2.876  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_CMD         ; pin_clock_50 ; 2.850  ; 2.850  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_DAT3        ; pin_clock_50 ; 7.798  ; 7.798  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; UART_TXD       ; pin_clock_50 ; 3.404  ; 3.404  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; pin_clock_50 ; -1.656 ;        ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; pin_clock_50 ;        ; -1.656 ; Fall       ; syn_sys_pll_inst|altpll_component|pll|clk[2] ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+
; Data Port      ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+
; AUD_XCK        ; pin_clock_24 ; 3.161  ; 3.827  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[0]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 3.161  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[0]    ;
; AUD_XCK        ; pin_clock_24 ; 3.247  ; 3.345  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[1]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 3.247  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[1]    ;
; AUD_XCK        ; pin_clock_24 ; 3.210  ; 3.748  ; Rise       ; mclk_pll_inst|altpll_component|pll|clk[2]    ;
; AUD_XCK        ; pin_clock_24 ;        ; 3.210  ; Fall       ; mclk_pll_inst|altpll_component|pll|clk[2]    ;
; AUD_ADCLRCK    ; pin_clock_50 ; 1.460  ; 1.460  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_BCLK       ; pin_clock_50 ; 1.471  ; 1.471  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_DACDAT     ; pin_clock_50 ; 1.460  ; 1.460  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; AUD_DACLRCK    ; pin_clock_50 ; 1.470  ; 1.470  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SCLK       ; pin_clock_50 ; 1.151  ; 1.151  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; I2C_SDAT       ; pin_clock_50 ; 1.161  ; 1.161  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; LEDG[*]        ; pin_clock_50 ; 1.181  ; 1.181  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]       ; pin_clock_50 ; 1.181  ; 1.181  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]       ; pin_clock_50 ; 1.181  ; 1.181  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]       ; pin_clock_50 ; 1.181  ; 1.181  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]       ; pin_clock_50 ; 1.187  ; 1.187  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]       ; pin_clock_50 ; 1.202  ; 1.202  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]       ; pin_clock_50 ; 1.206  ; 1.206  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]       ; pin_clock_50 ; 1.207  ; 1.207  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]       ; pin_clock_50 ; 1.207  ; 1.207  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; pin_clock_50 ; 1.167  ; 1.167  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; pin_clock_50 ; 1.185  ; 1.185  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; pin_clock_50 ; 1.167  ; 1.167  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; pin_clock_50 ; 1.186  ; 1.186  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; pin_clock_50 ; 1.201  ; 1.201  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; pin_clock_50 ; 1.179  ; 1.179  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; pin_clock_50 ; 1.191  ; 1.191  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; pin_clock_50 ; 1.191  ; 1.191  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; pin_clock_50 ; 1.179  ; 1.179  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; pin_clock_50 ; 1.423  ; 1.423  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]  ; pin_clock_50 ; 1.472  ; 1.472  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]  ; pin_clock_50 ; 1.472  ; 1.472  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]  ; pin_clock_50 ; 1.472  ; 1.472  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]  ; pin_clock_50 ; 1.472  ; 1.472  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]  ; pin_clock_50 ; 1.471  ; 1.471  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]  ; pin_clock_50 ; 1.464  ; 1.464  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]  ; pin_clock_50 ; 1.464  ; 1.464  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]  ; pin_clock_50 ; 1.464  ; 1.464  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]  ; pin_clock_50 ; 1.433  ; 1.433  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]  ; pin_clock_50 ; 1.443  ; 1.443  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10] ; pin_clock_50 ; 1.423  ; 1.423  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11] ; pin_clock_50 ; 1.442  ; 1.442  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12] ; pin_clock_50 ; 1.445  ; 1.445  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13] ; pin_clock_50 ; 1.432  ; 1.432  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14] ; pin_clock_50 ; 1.452  ; 1.452  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15] ; pin_clock_50 ; 1.450  ; 1.450  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16] ; pin_clock_50 ; 1.461  ; 1.461  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17] ; pin_clock_50 ; 1.461  ; 1.461  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_CE_N      ; pin_clock_50 ; 1.471  ; 1.471  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]     ; pin_clock_50 ; 1.422  ; 1.422  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]    ; pin_clock_50 ; 1.459  ; 1.459  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]    ; pin_clock_50 ; 1.469  ; 1.469  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]    ; pin_clock_50 ; 1.454  ; 1.454  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]    ; pin_clock_50 ; 1.464  ; 1.464  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]    ; pin_clock_50 ; 1.455  ; 1.455  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]    ; pin_clock_50 ; 1.455  ; 1.455  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]    ; pin_clock_50 ; 1.452  ; 1.452  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]    ; pin_clock_50 ; 1.462  ; 1.462  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]    ; pin_clock_50 ; 1.434  ; 1.434  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]    ; pin_clock_50 ; 1.434  ; 1.434  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]   ; pin_clock_50 ; 1.426  ; 1.426  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]   ; pin_clock_50 ; 1.422  ; 1.422  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]   ; pin_clock_50 ; 1.442  ; 1.442  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]   ; pin_clock_50 ; 1.436  ; 1.436  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]   ; pin_clock_50 ; 1.436  ; 1.436  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]   ; pin_clock_50 ; 1.430  ; 1.430  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_LB_N      ; pin_clock_50 ; 1.450  ; 1.450  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_OE_N      ; pin_clock_50 ; 1.440  ; 1.440  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_UB_N      ; pin_clock_50 ; 1.436  ; 1.436  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; SRAM_WE_N      ; pin_clock_50 ; 1.464  ; 1.464  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; pin_clock_50 ; 1.140  ; 1.140  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; pin_clock_50 ; 1.179  ; 1.179  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; pin_clock_50 ; 1.171  ; 1.171  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; pin_clock_50 ; 1.189  ; 1.189  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; pin_clock_50 ; 1.189  ; 1.189  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; pin_clock_50 ; 1.140  ; 1.140  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; pin_clock_50 ; 1.140  ; 1.140  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; pin_clock_50 ; 1.151  ; 1.151  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; pin_clock_50 ; 1.151  ; 1.151  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; pin_clock_50 ; 1.165  ; 1.165  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; pin_clock_50 ; 1.155  ; 1.155  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; pin_clock_50 ; 1.179  ; 1.179  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; pin_clock_50 ; 1.148  ; 1.148  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; pin_clock_50 ; 1.171  ; 1.171  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; pin_clock_50 ; 1.171  ; 1.171  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; pin_clock_50 ; 1.161  ; 1.161  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; pin_clock_50 ; 1.151  ; 1.151  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; pin_clock_50 ; 1.156  ; 1.156  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; pin_clock_50 ; 1.170  ; 1.170  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; pin_clock_50 ; 1.170  ; 1.170  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; pin_clock_50 ; 1.176  ; 1.176  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; pin_clock_50 ; 1.176  ; 1.176  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; pin_clock_50 ; 1.186  ; 1.186  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; pin_clock_50 ; 1.156  ; 1.156  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; pin_clock_50 ; 1.196  ; 1.196  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; pin_clock_50 ; 1.196  ; 1.196  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; pin_clock_50 ; 1.179  ; 1.179  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; pin_clock_50 ; 1.179  ; 1.179  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; pin_clock_50 ; 1.178  ; 1.178  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; pin_clock_50 ; 1.178  ; 1.178  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; pin_clock_50 ; 1.166  ; 1.166  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; pin_clock_50 ; 1.166  ; 1.166  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; pin_clock_50 ; 1.166  ; 1.166  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; pin_clock_50 ; 1.166  ; 1.166  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; pin_clock_50 ; 1.171  ; 1.171  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; pin_clock_50 ; 1.156  ; 1.156  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; pin_clock_50 ; 1.149  ; 1.149  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; pin_clock_50 ; 1.171  ; 1.171  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; LEDR[*]        ; pin_clock_50 ; 1.156  ; 1.156  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
;  LEDR[8]       ; pin_clock_50 ; 1.156  ; 1.156  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_CLK         ; pin_clock_50 ; 1.185  ; 1.185  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_CMD         ; pin_clock_50 ; 1.158  ; 1.158  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; SD_DAT3        ; pin_clock_50 ; 2.988  ; 2.988  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; UART_TXD       ; pin_clock_50 ; 1.426  ; 1.426  ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; pin_clock_50 ; -2.869 ;        ; Rise       ; syn_sys_pll_inst|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; pin_clock_50 ;        ; -2.869 ; Fall       ; syn_sys_pll_inst|altpll_component|pll|clk[2] ;
+----------------+--------------+--------+--------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                           ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
; mclk_pll_inst|altpll_component|pll|clk[0]    ; mclk_pll_inst|altpll_component|pll|clk[0]    ; 1          ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; mclk_pll_inst|altpll_component|pll|clk[0]    ; false path ; 0        ; 0        ; 0        ;
; mclk_pll_inst|altpll_component|pll|clk[1]    ; mclk_pll_inst|altpll_component|pll|clk[1]    ; 1          ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; mclk_pll_inst|altpll_component|pll|clk[1]    ; false path ; 0        ; 0        ; 0        ;
; mclk_pll_inst|altpll_component|pll|clk[2]    ; mclk_pll_inst|altpll_component|pll|clk[2]    ; 1          ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; mclk_pll_inst|altpll_component|pll|clk[2]    ; false path ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 220270     ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 18         ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 26         ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 141789     ; 0        ; 0        ; 0        ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
; mclk_pll_inst|altpll_component|pll|clk[0]    ; mclk_pll_inst|altpll_component|pll|clk[0]    ; 1          ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; mclk_pll_inst|altpll_component|pll|clk[0]    ; false path ; 0        ; 0        ; 0        ;
; mclk_pll_inst|altpll_component|pll|clk[1]    ; mclk_pll_inst|altpll_component|pll|clk[1]    ; 1          ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; mclk_pll_inst|altpll_component|pll|clk[1]    ; false path ; 0        ; 0        ; 0        ;
; mclk_pll_inst|altpll_component|pll|clk[2]    ; mclk_pll_inst|altpll_component|pll|clk[2]    ; 1          ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; mclk_pll_inst|altpll_component|pll|clk[2]    ; false path ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 220270     ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 18         ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 26         ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 141789     ; 0        ; 0        ; 0        ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                        ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; mclk_pll_inst|altpll_component|pll|clk[0]    ; false path ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; mclk_pll_inst|altpll_component|pll|clk[1]    ; false path ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; mclk_pll_inst|altpll_component|pll|clk[2]    ; false path ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 663        ; 12       ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 3337       ; 0        ; 1        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 2200       ; 12       ; 1        ; 0        ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                         ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; mclk_pll_inst|altpll_component|pll|clk[0]    ; false path ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; mclk_pll_inst|altpll_component|pll|clk[1]    ; false path ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; mclk_pll_inst|altpll_component|pll|clk[2]    ; false path ; 0        ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[0] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 663        ; 12       ; 0        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[0] ; 3337       ; 0        ; 1        ; 0        ;
; syn_sys_pll_inst|altpll_component|pll|clk[1] ; syn_sys_pll_inst|altpll_component|pll|clk[1] ; 2200       ; 12       ; 1        ; 0        ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 35    ; 35   ;
; Unconstrained Input Port Paths  ; 44    ; 44   ;
; Unconstrained Output Ports      ; 104   ; 104  ;
; Unconstrained Output Port Paths ; 145   ; 145  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Web Edition
    Info: Processing started: Sun Dec 16 01:45:31 2012
Info: Command: quartus_sta syn_fpga_top -c syn_fpga_top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_bon1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_jd9:dffpipe14|dffe15a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_id9:dffpipe9|dffe10a* 
    Info (332165): Entity dcfifo_bpk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_hd9:dffpipe20|dffe21a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a* 
    Info (332165): Entity dcfifo_lqn1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ld9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp|dffpipe_ld9:dffpipe9|dffe10a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Info (332104): Reading SDC File: 'syn_fpga_top.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 2.298
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.298         0.000 syn_sys_pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     4.859         0.000 syn_sys_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    52.470         0.000 mclk_pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    79.132         0.000 mclk_pll_inst|altpll_component|pll|clk[1] 
    Info (332119):    89.140         0.000 mclk_pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 syn_sys_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.445         0.000 syn_sys_pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.612         0.000 mclk_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.615         0.000 mclk_pll_inst|altpll_component|pll|clk[2] 
    Info (332119):     0.620         0.000 mclk_pll_inst|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 1.725
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.725         0.000 syn_sys_pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     6.043         0.000 syn_sys_pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 1.169
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.169         0.000 syn_sys_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     1.182         0.000 syn_sys_pll_inst|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 2.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.436         0.000 syn_sys_pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     7.436         0.000 syn_sys_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 pin_clock_50 
    Info (332119):    20.833         0.000 pin_clock_24 
    Info (332119):    25.555         0.000 mclk_pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    38.889         0.000 mclk_pll_inst|altpll_component|pll|clk[1] 
    Info (332119):    43.889         0.000 mclk_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 134 output pins without output pin load capacitance assignment
    Info (306007): Pin "DRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "I2C_SDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_LDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_UDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_CAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_RAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_BA_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_BA_1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_CKE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_UB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_LB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "I2C_SCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_ADCLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_DACLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_DACDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_BCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_XCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SD_DAT3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SD_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SD_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 6.817
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.817         0.000 syn_sys_pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     7.814         0.000 syn_sys_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    52.975         0.000 mclk_pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    79.639         0.000 mclk_pll_inst|altpll_component|pll|clk[1] 
    Info (332119):    89.644         0.000 mclk_pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 syn_sys_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 syn_sys_pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.236         0.000 mclk_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.238         0.000 mclk_pll_inst|altpll_component|pll|clk[2] 
    Info (332119):     0.241         0.000 mclk_pll_inst|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 3.118
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.118         0.000 syn_sys_pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     7.812         0.000 syn_sys_pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.580
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.580         0.000 syn_sys_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.587         0.000 syn_sys_pll_inst|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 2.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.873         0.000 syn_sys_pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     7.873         0.000 syn_sys_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 pin_clock_50 
    Info (332119):    20.833         0.000 pin_clock_24 
    Info (332119):    25.666         0.000 mclk_pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    39.000         0.000 mclk_pll_inst|altpll_component|pll|clk[1] 
    Info (332119):    44.000         0.000 mclk_pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 369 megabytes
    Info: Processing ended: Sun Dec 16 01:46:21 2012
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:00:40


