{"vcs1":{"timestamp_begin":1747653422.424856323, "rt":10.29, "ut":10.35, "st":0.68}}
{"vcselab":{"timestamp_begin":1747653432.780946676, "rt":0.37, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1747653433.197279121, "rt":0.45, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747653421.840613070}
{"VCS_COMP_START_TIME": 1747653421.840613070}
{"VCS_COMP_END_TIME": 1747653433.768675364}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 493048}}
{"vcselab": {"peak_mem": 183884}}
