// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/10/2019 19:42:09"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module datapath (
	R_data,
	clk,
	RF_s,
	RF_W_wr,
	RF_Rp_rd,
	RF_Rq_rd,
	alu_s0,
	RF_W_addr,
	RF_Rp_addr,
	RF_Rq_addr,
	RAM_W_data);
input 	[15:0] R_data;
input 	clk;
input 	RF_s;
input 	RF_W_wr;
input 	RF_Rp_rd;
input 	RF_Rq_rd;
input 	alu_s0;
input 	[3:0] RF_W_addr;
input 	[3:0] RF_Rp_addr;
input 	[3:0] RF_Rq_addr;
output 	[15:0] RAM_W_data;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \bank|data_rtl_1|auto_generated|ram_block1a15~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout ;
wire \bank|data_rtl_1|auto_generated|ram_block1a14~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout ;
wire \bank|data_rtl_1|auto_generated|ram_block1a13~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout ;
wire \bank|data_rtl_1|auto_generated|ram_block1a12~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout ;
wire \bank|data_rtl_1|auto_generated|ram_block1a11~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout ;
wire \bank|data_rtl_1|auto_generated|ram_block1a10~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout ;
wire \bank|data_rtl_1|auto_generated|ram_block1a9~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout ;
wire \bank|data_rtl_1|auto_generated|ram_block1a8~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout ;
wire \bank|data_rtl_1|auto_generated|ram_block1a7~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout ;
wire \bank|data_rtl_1|auto_generated|ram_block1a6~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout ;
wire \bank|data_rtl_1|auto_generated|ram_block1a5~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout ;
wire \bank|data_rtl_1|auto_generated|ram_block1a4~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout ;
wire \bank|data_rtl_1|auto_generated|ram_block1a3~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout ;
wire \bank|data_rtl_1|auto_generated|ram_block1a2~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout ;
wire \bank|data_rtl_1|auto_generated|ram_block1a1~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout ;
wire \bank|data_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout ;
wire \RF_Rq_rd~combout ;
wire \RF_W_wr~combout ;
wire \clk~combout ;
wire \RF_Rp_rd~combout ;
wire \RF_s~combout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~1_combout ;
wire \bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~3_combout ;
wire \bank|data_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~5_combout ;
wire \bank|data_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~7_combout ;
wire \bank|data_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~9_combout ;
wire \bank|data_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~11_combout ;
wire \bank|data_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~13_combout ;
wire \bank|data_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~15_combout ;
wire \bank|data_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~17_combout ;
wire \bank|data_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~19_combout ;
wire \bank|data_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~21_combout ;
wire \bank|data_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~23_combout ;
wire \bank|data_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~25_combout ;
wire \bank|data_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~27_combout ;
wire \bank|data_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~29_combout ;
wire \bank|data_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~29 ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout ;
wire \alu_s0~combout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~30_combout ;
wire \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~31_combout ;
wire \bank|data_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire [15:0] \R_data~combout ;
wire [3:0] \RF_Rq_addr~combout ;
wire [3:0] \RF_Rp_addr~combout ;
wire [3:0] \RF_W_addr~combout ;

wire [0:0] \bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout  = \bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_0|auto_generated|ram_block1a15~portbdataout  = \bank|data_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_0|auto_generated|ram_block1a14~portbdataout  = \bank|data_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_0|auto_generated|ram_block1a13~portbdataout  = \bank|data_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_0|auto_generated|ram_block1a12~portbdataout  = \bank|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_0|auto_generated|ram_block1a11~portbdataout  = \bank|data_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_0|auto_generated|ram_block1a10~portbdataout  = \bank|data_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_0|auto_generated|ram_block1a9~portbdataout  = \bank|data_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_0|auto_generated|ram_block1a8~portbdataout  = \bank|data_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_0|auto_generated|ram_block1a7~portbdataout  = \bank|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_0|auto_generated|ram_block1a6~portbdataout  = \bank|data_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_0|auto_generated|ram_block1a5~portbdataout  = \bank|data_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_0|auto_generated|ram_block1a4~portbdataout  = \bank|data_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_0|auto_generated|ram_block1a3~portbdataout  = \bank|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_0|auto_generated|ram_block1a2~portbdataout  = \bank|data_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_0|auto_generated|ram_block1a1~portbdataout  = \bank|data_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_1|auto_generated|ram_block1a15~portbdataout  = \bank|data_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_1|auto_generated|ram_block1a14~portbdataout  = \bank|data_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_1|auto_generated|ram_block1a13~portbdataout  = \bank|data_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_1|auto_generated|ram_block1a12~portbdataout  = \bank|data_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_1|auto_generated|ram_block1a11~portbdataout  = \bank|data_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_1|auto_generated|ram_block1a10~portbdataout  = \bank|data_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_1|auto_generated|ram_block1a9~portbdataout  = \bank|data_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_1|auto_generated|ram_block1a8~portbdataout  = \bank|data_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_1|auto_generated|ram_block1a7~portbdataout  = \bank|data_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_1|auto_generated|ram_block1a6~portbdataout  = \bank|data_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_1|auto_generated|ram_block1a5~portbdataout  = \bank|data_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_1|auto_generated|ram_block1a4~portbdataout  = \bank|data_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_1|auto_generated|ram_block1a3~portbdataout  = \bank|data_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_1|auto_generated|ram_block1a2~portbdataout  = \bank|data_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_1|auto_generated|ram_block1a1~portbdataout  = \bank|data_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \bank|data_rtl_1|auto_generated|ram_block1a0~portbdataout  = \bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

cycloneii_ram_block \bank|data_rtl_1|auto_generated|ram_block1a15 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~1_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rq_addr~combout [3],\RF_Rq_addr~combout [2],\RF_Rq_addr~combout [1],\RF_Rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_a_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_a_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_b_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_b_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \bank|data_rtl_1|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout  = (\bank|data_rtl_1|auto_generated|ram_block1a15~portbdataout  & (\bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout  $ (VCC))) # 
// (!\bank|data_rtl_1|auto_generated|ram_block1a15~portbdataout  & (\bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout  & VCC))
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1  = CARRY((\bank|data_rtl_1|auto_generated|ram_block1a15~portbdataout  & \bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(\bank|data_rtl_1|auto_generated|ram_block1a15~portbdataout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout ),
	.cout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 ));
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0 .lut_mask = 16'h6688;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_1|auto_generated|ram_block1a14 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~3_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rq_addr~combout [3],\RF_Rq_addr~combout [2],\RF_Rq_addr~combout [1],\RF_Rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_a_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_a_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_b_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_b_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \bank|data_rtl_1|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout  = (\bank|data_rtl_1|auto_generated|ram_block1a14~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a15~portbdataout  & 
// (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1  & VCC)) # (!\bank|data_rtl_0|auto_generated|ram_block1a15~portbdataout  & (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 )))) # 
// (!\bank|data_rtl_1|auto_generated|ram_block1a14~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a15~portbdataout  & (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 )) # 
// (!\bank|data_rtl_0|auto_generated|ram_block1a15~portbdataout  & ((\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 ) # (GND)))))
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3  = CARRY((\bank|data_rtl_1|auto_generated|ram_block1a14~portbdataout  & (!\bank|data_rtl_0|auto_generated|ram_block1a15~portbdataout  & 
// !\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 )) # (!\bank|data_rtl_1|auto_generated|ram_block1a14~portbdataout  & ((!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 ) # 
// (!\bank|data_rtl_0|auto_generated|ram_block1a15~portbdataout ))))

	.dataa(\bank|data_rtl_1|auto_generated|ram_block1a14~portbdataout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 ),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout ),
	.cout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 ));
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2 .lut_mask = 16'h9617;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_1|auto_generated|ram_block1a13 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~5_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rq_addr~combout [3],\RF_Rq_addr~combout [2],\RF_Rq_addr~combout [1],\RF_Rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_a_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_a_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_b_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_b_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \bank|data_rtl_1|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout  = ((\bank|data_rtl_1|auto_generated|ram_block1a13~portbdataout  $ (\bank|data_rtl_0|auto_generated|ram_block1a14~portbdataout  $ 
// (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 )))) # (GND)
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5  = CARRY((\bank|data_rtl_1|auto_generated|ram_block1a13~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a14~portbdataout ) # 
// (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 ))) # (!\bank|data_rtl_1|auto_generated|ram_block1a13~portbdataout  & (\bank|data_rtl_0|auto_generated|ram_block1a14~portbdataout  & 
// !\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 )))

	.dataa(\bank|data_rtl_1|auto_generated|ram_block1a13~portbdataout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 ),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout ),
	.cout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 ));
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4 .lut_mask = 16'h698E;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_1|auto_generated|ram_block1a12 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~7_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rq_addr~combout [3],\RF_Rq_addr~combout [2],\RF_Rq_addr~combout [1],\RF_Rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_a_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_a_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_b_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_b_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \bank|data_rtl_1|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout  = (\bank|data_rtl_1|auto_generated|ram_block1a12~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a13~portbdataout  & 
// (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5  & VCC)) # (!\bank|data_rtl_0|auto_generated|ram_block1a13~portbdataout  & (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 )))) # 
// (!\bank|data_rtl_1|auto_generated|ram_block1a12~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a13~portbdataout  & (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 )) # 
// (!\bank|data_rtl_0|auto_generated|ram_block1a13~portbdataout  & ((\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 ) # (GND)))))
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7  = CARRY((\bank|data_rtl_1|auto_generated|ram_block1a12~portbdataout  & (!\bank|data_rtl_0|auto_generated|ram_block1a13~portbdataout  & 
// !\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 )) # (!\bank|data_rtl_1|auto_generated|ram_block1a12~portbdataout  & ((!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 ) # 
// (!\bank|data_rtl_0|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\bank|data_rtl_1|auto_generated|ram_block1a12~portbdataout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 ),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout ),
	.cout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 ));
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6 .lut_mask = 16'h9617;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_1|auto_generated|ram_block1a11 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~9_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rq_addr~combout [3],\RF_Rq_addr~combout [2],\RF_Rq_addr~combout [1],\RF_Rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_a_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_a_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_b_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_b_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \bank|data_rtl_1|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout  = ((\bank|data_rtl_1|auto_generated|ram_block1a11~portbdataout  $ (\bank|data_rtl_0|auto_generated|ram_block1a12~portbdataout  $ 
// (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 )))) # (GND)
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9  = CARRY((\bank|data_rtl_1|auto_generated|ram_block1a11~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a12~portbdataout ) # 
// (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 ))) # (!\bank|data_rtl_1|auto_generated|ram_block1a11~portbdataout  & (\bank|data_rtl_0|auto_generated|ram_block1a12~portbdataout  & 
// !\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 )))

	.dataa(\bank|data_rtl_1|auto_generated|ram_block1a11~portbdataout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 ),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout ),
	.cout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 ));
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8 .lut_mask = 16'h698E;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_1|auto_generated|ram_block1a10 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~11_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rq_addr~combout [3],\RF_Rq_addr~combout [2],\RF_Rq_addr~combout [1],\RF_Rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_a_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_a_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_b_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_b_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \bank|data_rtl_1|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout  = (\bank|data_rtl_1|auto_generated|ram_block1a10~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a11~portbdataout  & 
// (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9  & VCC)) # (!\bank|data_rtl_0|auto_generated|ram_block1a11~portbdataout  & (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 )))) # 
// (!\bank|data_rtl_1|auto_generated|ram_block1a10~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a11~portbdataout  & (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 )) # 
// (!\bank|data_rtl_0|auto_generated|ram_block1a11~portbdataout  & ((\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 ) # (GND)))))
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11  = CARRY((\bank|data_rtl_1|auto_generated|ram_block1a10~portbdataout  & (!\bank|data_rtl_0|auto_generated|ram_block1a11~portbdataout  & 
// !\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 )) # (!\bank|data_rtl_1|auto_generated|ram_block1a10~portbdataout  & ((!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 ) # 
// (!\bank|data_rtl_0|auto_generated|ram_block1a11~portbdataout ))))

	.dataa(\bank|data_rtl_1|auto_generated|ram_block1a10~portbdataout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 ),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout ),
	.cout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 ));
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10 .lut_mask = 16'h9617;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_1|auto_generated|ram_block1a9 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~13_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rq_addr~combout [3],\RF_Rq_addr~combout [2],\RF_Rq_addr~combout [1],\RF_Rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_a_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_a_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_b_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_b_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \bank|data_rtl_1|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout  = ((\bank|data_rtl_1|auto_generated|ram_block1a9~portbdataout  $ (\bank|data_rtl_0|auto_generated|ram_block1a10~portbdataout  $ 
// (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 )))) # (GND)
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13  = CARRY((\bank|data_rtl_1|auto_generated|ram_block1a9~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a10~portbdataout ) # 
// (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 ))) # (!\bank|data_rtl_1|auto_generated|ram_block1a9~portbdataout  & (\bank|data_rtl_0|auto_generated|ram_block1a10~portbdataout  & 
// !\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 )))

	.dataa(\bank|data_rtl_1|auto_generated|ram_block1a9~portbdataout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 ),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout ),
	.cout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 ));
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12 .lut_mask = 16'h698E;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_1|auto_generated|ram_block1a8 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~15_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rq_addr~combout [3],\RF_Rq_addr~combout [2],\RF_Rq_addr~combout [1],\RF_Rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_a_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_a_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_b_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_b_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \bank|data_rtl_1|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout  = (\bank|data_rtl_1|auto_generated|ram_block1a8~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a9~portbdataout  & 
// (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13  & VCC)) # (!\bank|data_rtl_0|auto_generated|ram_block1a9~portbdataout  & (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 )))) # 
// (!\bank|data_rtl_1|auto_generated|ram_block1a8~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a9~portbdataout  & (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 )) # 
// (!\bank|data_rtl_0|auto_generated|ram_block1a9~portbdataout  & ((\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 ) # (GND)))))
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15  = CARRY((\bank|data_rtl_1|auto_generated|ram_block1a8~portbdataout  & (!\bank|data_rtl_0|auto_generated|ram_block1a9~portbdataout  & 
// !\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 )) # (!\bank|data_rtl_1|auto_generated|ram_block1a8~portbdataout  & ((!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 ) # 
// (!\bank|data_rtl_0|auto_generated|ram_block1a9~portbdataout ))))

	.dataa(\bank|data_rtl_1|auto_generated|ram_block1a8~portbdataout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 ),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout ),
	.cout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 ));
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14 .lut_mask = 16'h9617;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_1|auto_generated|ram_block1a7 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~17_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rq_addr~combout [3],\RF_Rq_addr~combout [2],\RF_Rq_addr~combout [1],\RF_Rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_a_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_a_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_b_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_b_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \bank|data_rtl_1|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout  = ((\bank|data_rtl_1|auto_generated|ram_block1a7~portbdataout  $ (\bank|data_rtl_0|auto_generated|ram_block1a8~portbdataout  $ 
// (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 )))) # (GND)
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17  = CARRY((\bank|data_rtl_1|auto_generated|ram_block1a7~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a8~portbdataout ) # 
// (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 ))) # (!\bank|data_rtl_1|auto_generated|ram_block1a7~portbdataout  & (\bank|data_rtl_0|auto_generated|ram_block1a8~portbdataout  & 
// !\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 )))

	.dataa(\bank|data_rtl_1|auto_generated|ram_block1a7~portbdataout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 ),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout ),
	.cout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 ));
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16 .lut_mask = 16'h698E;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_1|auto_generated|ram_block1a6 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~19_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rq_addr~combout [3],\RF_Rq_addr~combout [2],\RF_Rq_addr~combout [1],\RF_Rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_a_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_a_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_b_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_b_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \bank|data_rtl_1|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout  = (\bank|data_rtl_1|auto_generated|ram_block1a6~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a7~portbdataout  & 
// (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17  & VCC)) # (!\bank|data_rtl_0|auto_generated|ram_block1a7~portbdataout  & (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 )))) # 
// (!\bank|data_rtl_1|auto_generated|ram_block1a6~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a7~portbdataout  & (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 )) # 
// (!\bank|data_rtl_0|auto_generated|ram_block1a7~portbdataout  & ((\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 ) # (GND)))))
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19  = CARRY((\bank|data_rtl_1|auto_generated|ram_block1a6~portbdataout  & (!\bank|data_rtl_0|auto_generated|ram_block1a7~portbdataout  & 
// !\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 )) # (!\bank|data_rtl_1|auto_generated|ram_block1a6~portbdataout  & ((!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 ) # 
// (!\bank|data_rtl_0|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\bank|data_rtl_1|auto_generated|ram_block1a6~portbdataout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 ),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout ),
	.cout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 ));
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18 .lut_mask = 16'h9617;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_1|auto_generated|ram_block1a5 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~21_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rq_addr~combout [3],\RF_Rq_addr~combout [2],\RF_Rq_addr~combout [1],\RF_Rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_a_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_a_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_b_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_b_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \bank|data_rtl_1|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout  = ((\bank|data_rtl_1|auto_generated|ram_block1a5~portbdataout  $ (\bank|data_rtl_0|auto_generated|ram_block1a6~portbdataout  $ 
// (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 )))) # (GND)
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21  = CARRY((\bank|data_rtl_1|auto_generated|ram_block1a5~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a6~portbdataout ) # 
// (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 ))) # (!\bank|data_rtl_1|auto_generated|ram_block1a5~portbdataout  & (\bank|data_rtl_0|auto_generated|ram_block1a6~portbdataout  & 
// !\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 )))

	.dataa(\bank|data_rtl_1|auto_generated|ram_block1a5~portbdataout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 ),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout ),
	.cout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 ));
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20 .lut_mask = 16'h698E;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_1|auto_generated|ram_block1a4 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~23_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rq_addr~combout [3],\RF_Rq_addr~combout [2],\RF_Rq_addr~combout [1],\RF_Rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_a_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_a_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_b_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_b_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \bank|data_rtl_1|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout  = (\bank|data_rtl_1|auto_generated|ram_block1a4~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a5~portbdataout  & 
// (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21  & VCC)) # (!\bank|data_rtl_0|auto_generated|ram_block1a5~portbdataout  & (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 )))) # 
// (!\bank|data_rtl_1|auto_generated|ram_block1a4~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a5~portbdataout  & (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 )) # 
// (!\bank|data_rtl_0|auto_generated|ram_block1a5~portbdataout  & ((\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 ) # (GND)))))
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23  = CARRY((\bank|data_rtl_1|auto_generated|ram_block1a4~portbdataout  & (!\bank|data_rtl_0|auto_generated|ram_block1a5~portbdataout  & 
// !\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 )) # (!\bank|data_rtl_1|auto_generated|ram_block1a4~portbdataout  & ((!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 ) # 
// (!\bank|data_rtl_0|auto_generated|ram_block1a5~portbdataout ))))

	.dataa(\bank|data_rtl_1|auto_generated|ram_block1a4~portbdataout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 ),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout ),
	.cout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 ));
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22 .lut_mask = 16'h9617;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_1|auto_generated|ram_block1a3 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~25_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rq_addr~combout [3],\RF_Rq_addr~combout [2],\RF_Rq_addr~combout [1],\RF_Rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_a_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_a_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_b_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_b_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \bank|data_rtl_1|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout  = ((\bank|data_rtl_1|auto_generated|ram_block1a3~portbdataout  $ (\bank|data_rtl_0|auto_generated|ram_block1a4~portbdataout  $ 
// (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 )))) # (GND)
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25  = CARRY((\bank|data_rtl_1|auto_generated|ram_block1a3~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a4~portbdataout ) # 
// (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 ))) # (!\bank|data_rtl_1|auto_generated|ram_block1a3~portbdataout  & (\bank|data_rtl_0|auto_generated|ram_block1a4~portbdataout  & 
// !\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 )))

	.dataa(\bank|data_rtl_1|auto_generated|ram_block1a3~portbdataout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 ),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout ),
	.cout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 ));
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24 .lut_mask = 16'h698E;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_1|auto_generated|ram_block1a2 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~27_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rq_addr~combout [3],\RF_Rq_addr~combout [2],\RF_Rq_addr~combout [1],\RF_Rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_a_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_a_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_b_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_b_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \bank|data_rtl_1|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout  = (\bank|data_rtl_1|auto_generated|ram_block1a2~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a3~portbdataout  & 
// (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25  & VCC)) # (!\bank|data_rtl_0|auto_generated|ram_block1a3~portbdataout  & (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 )))) # 
// (!\bank|data_rtl_1|auto_generated|ram_block1a2~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a3~portbdataout  & (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 )) # 
// (!\bank|data_rtl_0|auto_generated|ram_block1a3~portbdataout  & ((\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 ) # (GND)))))
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27  = CARRY((\bank|data_rtl_1|auto_generated|ram_block1a2~portbdataout  & (!\bank|data_rtl_0|auto_generated|ram_block1a3~portbdataout  & 
// !\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 )) # (!\bank|data_rtl_1|auto_generated|ram_block1a2~portbdataout  & ((!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 ) # 
// (!\bank|data_rtl_0|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\bank|data_rtl_1|auto_generated|ram_block1a2~portbdataout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 ),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout ),
	.cout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 ));
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26 .lut_mask = 16'h9617;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_1|auto_generated|ram_block1a1 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~29_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rq_addr~combout [3],\RF_Rq_addr~combout [2],\RF_Rq_addr~combout [1],\RF_Rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_a_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_a_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_b_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_b_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \bank|data_rtl_1|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout  = ((\bank|data_rtl_1|auto_generated|ram_block1a1~portbdataout  $ (\bank|data_rtl_0|auto_generated|ram_block1a2~portbdataout  $ 
// (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 )))) # (GND)
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~29  = CARRY((\bank|data_rtl_1|auto_generated|ram_block1a1~portbdataout  & ((\bank|data_rtl_0|auto_generated|ram_block1a2~portbdataout ) # 
// (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 ))) # (!\bank|data_rtl_1|auto_generated|ram_block1a1~portbdataout  & (\bank|data_rtl_0|auto_generated|ram_block1a2~portbdataout  & 
// !\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 )))

	.dataa(\bank|data_rtl_1|auto_generated|ram_block1a1~portbdataout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 ),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout ),
	.cout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~29 ));
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28 .lut_mask = 16'h698E;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~31_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rq_addr~combout [3],\RF_Rq_addr~combout [2],\RF_Rq_addr~combout [1],\RF_Rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \bank|data_rtl_1|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~0 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~0_combout  = (!\RF_s~combout  & ((\alu_s0~combout  & (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout )) # (!\alu_s0~combout  & 
// ((\bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\alu_s0~combout ),
	.datad(\RF_s~combout ),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~0 .lut_mask = 16'h00AC;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~2 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~2_combout  = (!\RF_s~combout  & ((\alu_s0~combout  & (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout )) # (!\alu_s0~combout  & 
// ((\bank|data_rtl_0|auto_generated|ram_block1a15~portbdataout )))))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(\alu_s0~combout ),
	.datad(\RF_s~combout ),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~2 .lut_mask = 16'h00AC;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~4 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~4_combout  = (!\RF_s~combout  & ((\alu_s0~combout  & (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout )) # (!\alu_s0~combout  & 
// ((\bank|data_rtl_0|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(\alu_s0~combout ),
	.datad(\RF_s~combout ),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~4 .lut_mask = 16'h00AC;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~6 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~6_combout  = (!\RF_s~combout  & ((\alu_s0~combout  & (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout )) # (!\alu_s0~combout  & 
// ((\bank|data_rtl_0|auto_generated|ram_block1a13~portbdataout )))))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(\alu_s0~combout ),
	.datad(\RF_s~combout ),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~6 .lut_mask = 16'h00AC;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~8 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~8_combout  = (!\RF_s~combout  & ((\alu_s0~combout  & (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout )) # (!\alu_s0~combout  & 
// ((\bank|data_rtl_0|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(\alu_s0~combout ),
	.datad(\RF_s~combout ),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~8 .lut_mask = 16'h00AC;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~10 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~10_combout  = (!\RF_s~combout  & ((\alu_s0~combout  & (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout )) # (!\alu_s0~combout  & 
// ((\bank|data_rtl_0|auto_generated|ram_block1a11~portbdataout )))))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(\alu_s0~combout ),
	.datad(\RF_s~combout ),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~10 .lut_mask = 16'h00AC;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~12 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~12_combout  = (!\RF_s~combout  & ((\alu_s0~combout  & (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout )) # (!\alu_s0~combout  & 
// ((\bank|data_rtl_0|auto_generated|ram_block1a10~portbdataout )))))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(\alu_s0~combout ),
	.datad(\RF_s~combout ),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~12 .lut_mask = 16'h00AC;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~14 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout  = (!\RF_s~combout  & ((\alu_s0~combout  & (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout )) # (!\alu_s0~combout  & 
// ((\bank|data_rtl_0|auto_generated|ram_block1a9~portbdataout )))))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(\alu_s0~combout ),
	.datad(\RF_s~combout ),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~14 .lut_mask = 16'h00AC;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~16 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout  = (!\RF_s~combout  & ((\alu_s0~combout  & (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout )) # (!\alu_s0~combout  & 
// ((\bank|data_rtl_0|auto_generated|ram_block1a8~portbdataout )))))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(\alu_s0~combout ),
	.datad(\RF_s~combout ),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~16 .lut_mask = 16'h00AC;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~18 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout  = (!\RF_s~combout  & ((\alu_s0~combout  & (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout )) # (!\alu_s0~combout  & 
// ((\bank|data_rtl_0|auto_generated|ram_block1a7~portbdataout )))))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(\alu_s0~combout ),
	.datad(\RF_s~combout ),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~18 .lut_mask = 16'h00AC;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~20 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout  = (!\RF_s~combout  & ((\alu_s0~combout  & (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout )) # (!\alu_s0~combout  & 
// ((\bank|data_rtl_0|auto_generated|ram_block1a6~portbdataout )))))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(\alu_s0~combout ),
	.datad(\RF_s~combout ),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~20 .lut_mask = 16'h00AC;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~22 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout  = (!\RF_s~combout  & ((\alu_s0~combout  & (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout )) # (!\alu_s0~combout  & 
// ((\bank|data_rtl_0|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(\alu_s0~combout ),
	.datad(\RF_s~combout ),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~22 .lut_mask = 16'h00AC;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~24 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout  = (!\RF_s~combout  & ((\alu_s0~combout  & (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout )) # (!\alu_s0~combout  & 
// ((\bank|data_rtl_0|auto_generated|ram_block1a4~portbdataout )))))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(\alu_s0~combout ),
	.datad(\RF_s~combout ),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~24 .lut_mask = 16'h00AC;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~26 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout  = (!\RF_s~combout  & ((\alu_s0~combout  & (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout )) # (!\alu_s0~combout  & 
// ((\bank|data_rtl_0|auto_generated|ram_block1a3~portbdataout )))))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(\alu_s0~combout ),
	.datad(\RF_s~combout ),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~26 .lut_mask = 16'h00AC;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~28 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout  = (!\RF_s~combout  & ((\alu_s0~combout  & (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout )) # (!\alu_s0~combout  & 
// ((\bank|data_rtl_0|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(\alu_s0~combout ),
	.datad(\RF_s~combout ),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~28 .lut_mask = 16'h00AC;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \RF_Rq_rd~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RF_Rq_rd~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rq_rd));
// synopsys translate_off
defparam \RF_Rq_rd~I .input_async_reset = "none";
defparam \RF_Rq_rd~I .input_power_up = "low";
defparam \RF_Rq_rd~I .input_register_mode = "none";
defparam \RF_Rq_rd~I .input_sync_reset = "none";
defparam \RF_Rq_rd~I .oe_async_reset = "none";
defparam \RF_Rq_rd~I .oe_power_up = "low";
defparam \RF_Rq_rd~I .oe_register_mode = "none";
defparam \RF_Rq_rd~I .oe_sync_reset = "none";
defparam \RF_Rq_rd~I .operation_mode = "input";
defparam \RF_Rq_rd~I .output_async_reset = "none";
defparam \RF_Rq_rd~I .output_power_up = "low";
defparam \RF_Rq_rd~I .output_register_mode = "none";
defparam \RF_Rq_rd~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RF_Rq_addr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RF_Rq_addr~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rq_addr[0]));
// synopsys translate_off
defparam \RF_Rq_addr[0]~I .input_async_reset = "none";
defparam \RF_Rq_addr[0]~I .input_power_up = "low";
defparam \RF_Rq_addr[0]~I .input_register_mode = "none";
defparam \RF_Rq_addr[0]~I .input_sync_reset = "none";
defparam \RF_Rq_addr[0]~I .oe_async_reset = "none";
defparam \RF_Rq_addr[0]~I .oe_power_up = "low";
defparam \RF_Rq_addr[0]~I .oe_register_mode = "none";
defparam \RF_Rq_addr[0]~I .oe_sync_reset = "none";
defparam \RF_Rq_addr[0]~I .operation_mode = "input";
defparam \RF_Rq_addr[0]~I .output_async_reset = "none";
defparam \RF_Rq_addr[0]~I .output_power_up = "low";
defparam \RF_Rq_addr[0]~I .output_register_mode = "none";
defparam \RF_Rq_addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RF_Rq_addr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RF_Rq_addr~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rq_addr[1]));
// synopsys translate_off
defparam \RF_Rq_addr[1]~I .input_async_reset = "none";
defparam \RF_Rq_addr[1]~I .input_power_up = "low";
defparam \RF_Rq_addr[1]~I .input_register_mode = "none";
defparam \RF_Rq_addr[1]~I .input_sync_reset = "none";
defparam \RF_Rq_addr[1]~I .oe_async_reset = "none";
defparam \RF_Rq_addr[1]~I .oe_power_up = "low";
defparam \RF_Rq_addr[1]~I .oe_register_mode = "none";
defparam \RF_Rq_addr[1]~I .oe_sync_reset = "none";
defparam \RF_Rq_addr[1]~I .operation_mode = "input";
defparam \RF_Rq_addr[1]~I .output_async_reset = "none";
defparam \RF_Rq_addr[1]~I .output_power_up = "low";
defparam \RF_Rq_addr[1]~I .output_register_mode = "none";
defparam \RF_Rq_addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RF_Rq_addr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RF_Rq_addr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rq_addr[2]));
// synopsys translate_off
defparam \RF_Rq_addr[2]~I .input_async_reset = "none";
defparam \RF_Rq_addr[2]~I .input_power_up = "low";
defparam \RF_Rq_addr[2]~I .input_register_mode = "none";
defparam \RF_Rq_addr[2]~I .input_sync_reset = "none";
defparam \RF_Rq_addr[2]~I .oe_async_reset = "none";
defparam \RF_Rq_addr[2]~I .oe_power_up = "low";
defparam \RF_Rq_addr[2]~I .oe_register_mode = "none";
defparam \RF_Rq_addr[2]~I .oe_sync_reset = "none";
defparam \RF_Rq_addr[2]~I .operation_mode = "input";
defparam \RF_Rq_addr[2]~I .output_async_reset = "none";
defparam \RF_Rq_addr[2]~I .output_power_up = "low";
defparam \RF_Rq_addr[2]~I .output_register_mode = "none";
defparam \RF_Rq_addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RF_Rq_addr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RF_Rq_addr~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rq_addr[3]));
// synopsys translate_off
defparam \RF_Rq_addr[3]~I .input_async_reset = "none";
defparam \RF_Rq_addr[3]~I .input_power_up = "low";
defparam \RF_Rq_addr[3]~I .input_register_mode = "none";
defparam \RF_Rq_addr[3]~I .input_sync_reset = "none";
defparam \RF_Rq_addr[3]~I .oe_async_reset = "none";
defparam \RF_Rq_addr[3]~I .oe_power_up = "low";
defparam \RF_Rq_addr[3]~I .oe_register_mode = "none";
defparam \RF_Rq_addr[3]~I .oe_sync_reset = "none";
defparam \RF_Rq_addr[3]~I .operation_mode = "input";
defparam \RF_Rq_addr[3]~I .output_async_reset = "none";
defparam \RF_Rq_addr[3]~I .output_power_up = "low";
defparam \RF_Rq_addr[3]~I .output_register_mode = "none";
defparam \RF_Rq_addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RF_W_wr~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RF_W_wr~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_wr));
// synopsys translate_off
defparam \RF_W_wr~I .input_async_reset = "none";
defparam \RF_W_wr~I .input_power_up = "low";
defparam \RF_W_wr~I .input_register_mode = "none";
defparam \RF_W_wr~I .input_sync_reset = "none";
defparam \RF_W_wr~I .oe_async_reset = "none";
defparam \RF_W_wr~I .oe_power_up = "low";
defparam \RF_W_wr~I .oe_register_mode = "none";
defparam \RF_W_wr~I .oe_sync_reset = "none";
defparam \RF_W_wr~I .operation_mode = "input";
defparam \RF_W_wr~I .output_async_reset = "none";
defparam \RF_W_wr~I .output_power_up = "low";
defparam \RF_W_wr~I .output_register_mode = "none";
defparam \RF_W_wr~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RF_Rp_rd~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RF_Rp_rd~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rp_rd));
// synopsys translate_off
defparam \RF_Rp_rd~I .input_async_reset = "none";
defparam \RF_Rp_rd~I .input_power_up = "low";
defparam \RF_Rp_rd~I .input_register_mode = "none";
defparam \RF_Rp_rd~I .input_sync_reset = "none";
defparam \RF_Rp_rd~I .oe_async_reset = "none";
defparam \RF_Rp_rd~I .oe_power_up = "low";
defparam \RF_Rp_rd~I .oe_register_mode = "none";
defparam \RF_Rp_rd~I .oe_sync_reset = "none";
defparam \RF_Rp_rd~I .operation_mode = "input";
defparam \RF_Rp_rd~I .output_async_reset = "none";
defparam \RF_Rp_rd~I .output_power_up = "low";
defparam \RF_Rp_rd~I .output_register_mode = "none";
defparam \RF_Rp_rd~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \R_data[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_data~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data[0]));
// synopsys translate_off
defparam \R_data[0]~I .input_async_reset = "none";
defparam \R_data[0]~I .input_power_up = "low";
defparam \R_data[0]~I .input_register_mode = "none";
defparam \R_data[0]~I .input_sync_reset = "none";
defparam \R_data[0]~I .oe_async_reset = "none";
defparam \R_data[0]~I .oe_power_up = "low";
defparam \R_data[0]~I .oe_register_mode = "none";
defparam \R_data[0]~I .oe_sync_reset = "none";
defparam \R_data[0]~I .operation_mode = "input";
defparam \R_data[0]~I .output_async_reset = "none";
defparam \R_data[0]~I .output_power_up = "low";
defparam \R_data[0]~I .output_register_mode = "none";
defparam \R_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RF_s~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RF_s~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_s));
// synopsys translate_off
defparam \RF_s~I .input_async_reset = "none";
defparam \RF_s~I .input_power_up = "low";
defparam \RF_s~I .input_register_mode = "none";
defparam \RF_s~I .input_sync_reset = "none";
defparam \RF_s~I .oe_async_reset = "none";
defparam \RF_s~I .oe_power_up = "low";
defparam \RF_s~I .oe_register_mode = "none";
defparam \RF_s~I .oe_sync_reset = "none";
defparam \RF_s~I .operation_mode = "input";
defparam \RF_s~I .output_async_reset = "none";
defparam \RF_s~I .output_power_up = "low";
defparam \RF_s~I .output_register_mode = "none";
defparam \RF_s~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~1 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~1_combout  = (\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ) # ((\R_data~combout [0] & \RF_s~combout ))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ),
	.datab(\R_data~combout [0]),
	.datac(\RF_s~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~1 .lut_mask = 16'hEAEA;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \RF_W_addr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RF_W_addr~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_addr[0]));
// synopsys translate_off
defparam \RF_W_addr[0]~I .input_async_reset = "none";
defparam \RF_W_addr[0]~I .input_power_up = "low";
defparam \RF_W_addr[0]~I .input_register_mode = "none";
defparam \RF_W_addr[0]~I .input_sync_reset = "none";
defparam \RF_W_addr[0]~I .oe_async_reset = "none";
defparam \RF_W_addr[0]~I .oe_power_up = "low";
defparam \RF_W_addr[0]~I .oe_register_mode = "none";
defparam \RF_W_addr[0]~I .oe_sync_reset = "none";
defparam \RF_W_addr[0]~I .operation_mode = "input";
defparam \RF_W_addr[0]~I .output_async_reset = "none";
defparam \RF_W_addr[0]~I .output_power_up = "low";
defparam \RF_W_addr[0]~I .output_register_mode = "none";
defparam \RF_W_addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RF_W_addr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RF_W_addr~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_addr[1]));
// synopsys translate_off
defparam \RF_W_addr[1]~I .input_async_reset = "none";
defparam \RF_W_addr[1]~I .input_power_up = "low";
defparam \RF_W_addr[1]~I .input_register_mode = "none";
defparam \RF_W_addr[1]~I .input_sync_reset = "none";
defparam \RF_W_addr[1]~I .oe_async_reset = "none";
defparam \RF_W_addr[1]~I .oe_power_up = "low";
defparam \RF_W_addr[1]~I .oe_register_mode = "none";
defparam \RF_W_addr[1]~I .oe_sync_reset = "none";
defparam \RF_W_addr[1]~I .operation_mode = "input";
defparam \RF_W_addr[1]~I .output_async_reset = "none";
defparam \RF_W_addr[1]~I .output_power_up = "low";
defparam \RF_W_addr[1]~I .output_register_mode = "none";
defparam \RF_W_addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RF_W_addr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RF_W_addr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_addr[2]));
// synopsys translate_off
defparam \RF_W_addr[2]~I .input_async_reset = "none";
defparam \RF_W_addr[2]~I .input_power_up = "low";
defparam \RF_W_addr[2]~I .input_register_mode = "none";
defparam \RF_W_addr[2]~I .input_sync_reset = "none";
defparam \RF_W_addr[2]~I .oe_async_reset = "none";
defparam \RF_W_addr[2]~I .oe_power_up = "low";
defparam \RF_W_addr[2]~I .oe_register_mode = "none";
defparam \RF_W_addr[2]~I .oe_sync_reset = "none";
defparam \RF_W_addr[2]~I .operation_mode = "input";
defparam \RF_W_addr[2]~I .output_async_reset = "none";
defparam \RF_W_addr[2]~I .output_power_up = "low";
defparam \RF_W_addr[2]~I .output_register_mode = "none";
defparam \RF_W_addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RF_W_addr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RF_W_addr~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_addr[3]));
// synopsys translate_off
defparam \RF_W_addr[3]~I .input_async_reset = "none";
defparam \RF_W_addr[3]~I .input_power_up = "low";
defparam \RF_W_addr[3]~I .input_register_mode = "none";
defparam \RF_W_addr[3]~I .input_sync_reset = "none";
defparam \RF_W_addr[3]~I .oe_async_reset = "none";
defparam \RF_W_addr[3]~I .oe_power_up = "low";
defparam \RF_W_addr[3]~I .oe_register_mode = "none";
defparam \RF_W_addr[3]~I .oe_sync_reset = "none";
defparam \RF_W_addr[3]~I .operation_mode = "input";
defparam \RF_W_addr[3]~I .output_async_reset = "none";
defparam \RF_W_addr[3]~I .output_power_up = "low";
defparam \RF_W_addr[3]~I .output_register_mode = "none";
defparam \RF_W_addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RF_Rp_addr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RF_Rp_addr~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rp_addr[0]));
// synopsys translate_off
defparam \RF_Rp_addr[0]~I .input_async_reset = "none";
defparam \RF_Rp_addr[0]~I .input_power_up = "low";
defparam \RF_Rp_addr[0]~I .input_register_mode = "none";
defparam \RF_Rp_addr[0]~I .input_sync_reset = "none";
defparam \RF_Rp_addr[0]~I .oe_async_reset = "none";
defparam \RF_Rp_addr[0]~I .oe_power_up = "low";
defparam \RF_Rp_addr[0]~I .oe_register_mode = "none";
defparam \RF_Rp_addr[0]~I .oe_sync_reset = "none";
defparam \RF_Rp_addr[0]~I .operation_mode = "input";
defparam \RF_Rp_addr[0]~I .output_async_reset = "none";
defparam \RF_Rp_addr[0]~I .output_power_up = "low";
defparam \RF_Rp_addr[0]~I .output_register_mode = "none";
defparam \RF_Rp_addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RF_Rp_addr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RF_Rp_addr~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rp_addr[1]));
// synopsys translate_off
defparam \RF_Rp_addr[1]~I .input_async_reset = "none";
defparam \RF_Rp_addr[1]~I .input_power_up = "low";
defparam \RF_Rp_addr[1]~I .input_register_mode = "none";
defparam \RF_Rp_addr[1]~I .input_sync_reset = "none";
defparam \RF_Rp_addr[1]~I .oe_async_reset = "none";
defparam \RF_Rp_addr[1]~I .oe_power_up = "low";
defparam \RF_Rp_addr[1]~I .oe_register_mode = "none";
defparam \RF_Rp_addr[1]~I .oe_sync_reset = "none";
defparam \RF_Rp_addr[1]~I .operation_mode = "input";
defparam \RF_Rp_addr[1]~I .output_async_reset = "none";
defparam \RF_Rp_addr[1]~I .output_power_up = "low";
defparam \RF_Rp_addr[1]~I .output_register_mode = "none";
defparam \RF_Rp_addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RF_Rp_addr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RF_Rp_addr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rp_addr[2]));
// synopsys translate_off
defparam \RF_Rp_addr[2]~I .input_async_reset = "none";
defparam \RF_Rp_addr[2]~I .input_power_up = "low";
defparam \RF_Rp_addr[2]~I .input_register_mode = "none";
defparam \RF_Rp_addr[2]~I .input_sync_reset = "none";
defparam \RF_Rp_addr[2]~I .oe_async_reset = "none";
defparam \RF_Rp_addr[2]~I .oe_power_up = "low";
defparam \RF_Rp_addr[2]~I .oe_register_mode = "none";
defparam \RF_Rp_addr[2]~I .oe_sync_reset = "none";
defparam \RF_Rp_addr[2]~I .operation_mode = "input";
defparam \RF_Rp_addr[2]~I .output_async_reset = "none";
defparam \RF_Rp_addr[2]~I .output_power_up = "low";
defparam \RF_Rp_addr[2]~I .output_register_mode = "none";
defparam \RF_Rp_addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RF_Rp_addr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RF_Rp_addr~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rp_addr[3]));
// synopsys translate_off
defparam \RF_Rp_addr[3]~I .input_async_reset = "none";
defparam \RF_Rp_addr[3]~I .input_power_up = "low";
defparam \RF_Rp_addr[3]~I .input_register_mode = "none";
defparam \RF_Rp_addr[3]~I .input_sync_reset = "none";
defparam \RF_Rp_addr[3]~I .oe_async_reset = "none";
defparam \RF_Rp_addr[3]~I .oe_power_up = "low";
defparam \RF_Rp_addr[3]~I .oe_register_mode = "none";
defparam \RF_Rp_addr[3]~I .oe_sync_reset = "none";
defparam \RF_Rp_addr[3]~I .operation_mode = "input";
defparam \RF_Rp_addr[3]~I .output_async_reset = "none";
defparam \RF_Rp_addr[3]~I .output_power_up = "low";
defparam \RF_Rp_addr[3]~I .output_register_mode = "none";
defparam \RF_Rp_addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~1_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rp_addr~combout [3],\RF_Rp_addr~combout [2],\RF_Rp_addr~combout [1],\RF_Rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \bank|data_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_io \R_data[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_data~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data[1]));
// synopsys translate_off
defparam \R_data[1]~I .input_async_reset = "none";
defparam \R_data[1]~I .input_power_up = "low";
defparam \R_data[1]~I .input_register_mode = "none";
defparam \R_data[1]~I .input_sync_reset = "none";
defparam \R_data[1]~I .oe_async_reset = "none";
defparam \R_data[1]~I .oe_power_up = "low";
defparam \R_data[1]~I .oe_register_mode = "none";
defparam \R_data[1]~I .oe_sync_reset = "none";
defparam \R_data[1]~I .operation_mode = "input";
defparam \R_data[1]~I .output_async_reset = "none";
defparam \R_data[1]~I .output_power_up = "low";
defparam \R_data[1]~I .output_register_mode = "none";
defparam \R_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~3 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~3_combout  = (\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ) # ((\RF_s~combout  & \R_data~combout [1]))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ),
	.datab(\RF_s~combout ),
	.datac(\R_data~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~3 .lut_mask = 16'hEAEA;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~3_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rp_addr~combout [3],\RF_Rp_addr~combout [2],\RF_Rp_addr~combout [1],\RF_Rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \bank|data_rtl_0|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_io \R_data[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_data~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data[2]));
// synopsys translate_off
defparam \R_data[2]~I .input_async_reset = "none";
defparam \R_data[2]~I .input_power_up = "low";
defparam \R_data[2]~I .input_register_mode = "none";
defparam \R_data[2]~I .input_sync_reset = "none";
defparam \R_data[2]~I .oe_async_reset = "none";
defparam \R_data[2]~I .oe_power_up = "low";
defparam \R_data[2]~I .oe_register_mode = "none";
defparam \R_data[2]~I .oe_sync_reset = "none";
defparam \R_data[2]~I .operation_mode = "input";
defparam \R_data[2]~I .output_async_reset = "none";
defparam \R_data[2]~I .output_power_up = "low";
defparam \R_data[2]~I .output_register_mode = "none";
defparam \R_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~5 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~5_combout  = (\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ) # ((\RF_s~combout  & \R_data~combout [2]))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ),
	.datab(\RF_s~combout ),
	.datac(\R_data~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~5 .lut_mask = 16'hEAEA;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~5_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rp_addr~combout [3],\RF_Rp_addr~combout [2],\RF_Rp_addr~combout [1],\RF_Rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \bank|data_rtl_0|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_io \R_data[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_data~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data[3]));
// synopsys translate_off
defparam \R_data[3]~I .input_async_reset = "none";
defparam \R_data[3]~I .input_power_up = "low";
defparam \R_data[3]~I .input_register_mode = "none";
defparam \R_data[3]~I .input_sync_reset = "none";
defparam \R_data[3]~I .oe_async_reset = "none";
defparam \R_data[3]~I .oe_power_up = "low";
defparam \R_data[3]~I .oe_register_mode = "none";
defparam \R_data[3]~I .oe_sync_reset = "none";
defparam \R_data[3]~I .operation_mode = "input";
defparam \R_data[3]~I .output_async_reset = "none";
defparam \R_data[3]~I .output_power_up = "low";
defparam \R_data[3]~I .output_register_mode = "none";
defparam \R_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~7 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~7_combout  = (\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ) # ((\RF_s~combout  & \R_data~combout [3]))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ),
	.datab(\RF_s~combout ),
	.datac(\R_data~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~7 .lut_mask = 16'hEAEA;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~7_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rp_addr~combout [3],\RF_Rp_addr~combout [2],\RF_Rp_addr~combout [1],\RF_Rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \bank|data_rtl_0|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_io \R_data[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_data~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data[4]));
// synopsys translate_off
defparam \R_data[4]~I .input_async_reset = "none";
defparam \R_data[4]~I .input_power_up = "low";
defparam \R_data[4]~I .input_register_mode = "none";
defparam \R_data[4]~I .input_sync_reset = "none";
defparam \R_data[4]~I .oe_async_reset = "none";
defparam \R_data[4]~I .oe_power_up = "low";
defparam \R_data[4]~I .oe_register_mode = "none";
defparam \R_data[4]~I .oe_sync_reset = "none";
defparam \R_data[4]~I .operation_mode = "input";
defparam \R_data[4]~I .output_async_reset = "none";
defparam \R_data[4]~I .output_power_up = "low";
defparam \R_data[4]~I .output_register_mode = "none";
defparam \R_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~9 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~9_combout  = (\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ) # ((\RF_s~combout  & \R_data~combout [4]))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ),
	.datab(\RF_s~combout ),
	.datac(\R_data~combout [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~9 .lut_mask = 16'hEAEA;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~9_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rp_addr~combout [3],\RF_Rp_addr~combout [2],\RF_Rp_addr~combout [1],\RF_Rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \bank|data_rtl_0|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_io \R_data[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_data~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data[5]));
// synopsys translate_off
defparam \R_data[5]~I .input_async_reset = "none";
defparam \R_data[5]~I .input_power_up = "low";
defparam \R_data[5]~I .input_register_mode = "none";
defparam \R_data[5]~I .input_sync_reset = "none";
defparam \R_data[5]~I .oe_async_reset = "none";
defparam \R_data[5]~I .oe_power_up = "low";
defparam \R_data[5]~I .oe_register_mode = "none";
defparam \R_data[5]~I .oe_sync_reset = "none";
defparam \R_data[5]~I .operation_mode = "input";
defparam \R_data[5]~I .output_async_reset = "none";
defparam \R_data[5]~I .output_power_up = "low";
defparam \R_data[5]~I .output_register_mode = "none";
defparam \R_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~11 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~11_combout  = (\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ) # ((\RF_s~combout  & \R_data~combout [5]))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ),
	.datab(\RF_s~combout ),
	.datac(\R_data~combout [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~11 .lut_mask = 16'hEAEA;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~11_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rp_addr~combout [3],\RF_Rp_addr~combout [2],\RF_Rp_addr~combout [1],\RF_Rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \bank|data_rtl_0|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_io \R_data[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_data~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data[6]));
// synopsys translate_off
defparam \R_data[6]~I .input_async_reset = "none";
defparam \R_data[6]~I .input_power_up = "low";
defparam \R_data[6]~I .input_register_mode = "none";
defparam \R_data[6]~I .input_sync_reset = "none";
defparam \R_data[6]~I .oe_async_reset = "none";
defparam \R_data[6]~I .oe_power_up = "low";
defparam \R_data[6]~I .oe_register_mode = "none";
defparam \R_data[6]~I .oe_sync_reset = "none";
defparam \R_data[6]~I .operation_mode = "input";
defparam \R_data[6]~I .output_async_reset = "none";
defparam \R_data[6]~I .output_power_up = "low";
defparam \R_data[6]~I .output_register_mode = "none";
defparam \R_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~13 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~13_combout  = (\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ) # ((\RF_s~combout  & \R_data~combout [6]))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ),
	.datab(\RF_s~combout ),
	.datac(\R_data~combout [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~13 .lut_mask = 16'hEAEA;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~13_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rp_addr~combout [3],\RF_Rp_addr~combout [2],\RF_Rp_addr~combout [1],\RF_Rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \bank|data_rtl_0|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_io \R_data[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_data~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data[7]));
// synopsys translate_off
defparam \R_data[7]~I .input_async_reset = "none";
defparam \R_data[7]~I .input_power_up = "low";
defparam \R_data[7]~I .input_register_mode = "none";
defparam \R_data[7]~I .input_sync_reset = "none";
defparam \R_data[7]~I .oe_async_reset = "none";
defparam \R_data[7]~I .oe_power_up = "low";
defparam \R_data[7]~I .oe_register_mode = "none";
defparam \R_data[7]~I .oe_sync_reset = "none";
defparam \R_data[7]~I .operation_mode = "input";
defparam \R_data[7]~I .output_async_reset = "none";
defparam \R_data[7]~I .output_power_up = "low";
defparam \R_data[7]~I .output_register_mode = "none";
defparam \R_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~15 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~15_combout  = (\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ) # ((\RF_s~combout  & \R_data~combout [7]))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ),
	.datab(\RF_s~combout ),
	.datac(\R_data~combout [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~15_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~15 .lut_mask = 16'hEAEA;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~15_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rp_addr~combout [3],\RF_Rp_addr~combout [2],\RF_Rp_addr~combout [1],\RF_Rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \bank|data_rtl_0|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_io \R_data[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_data~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data[8]));
// synopsys translate_off
defparam \R_data[8]~I .input_async_reset = "none";
defparam \R_data[8]~I .input_power_up = "low";
defparam \R_data[8]~I .input_register_mode = "none";
defparam \R_data[8]~I .input_sync_reset = "none";
defparam \R_data[8]~I .oe_async_reset = "none";
defparam \R_data[8]~I .oe_power_up = "low";
defparam \R_data[8]~I .oe_register_mode = "none";
defparam \R_data[8]~I .oe_sync_reset = "none";
defparam \R_data[8]~I .operation_mode = "input";
defparam \R_data[8]~I .output_async_reset = "none";
defparam \R_data[8]~I .output_power_up = "low";
defparam \R_data[8]~I .output_register_mode = "none";
defparam \R_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~17 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~17_combout  = (\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ) # ((\RF_s~combout  & \R_data~combout [8]))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ),
	.datab(\RF_s~combout ),
	.datac(\R_data~combout [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~17_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~17 .lut_mask = 16'hEAEA;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~17_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rp_addr~combout [3],\RF_Rp_addr~combout [2],\RF_Rp_addr~combout [1],\RF_Rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \bank|data_rtl_0|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_io \R_data[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_data~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data[9]));
// synopsys translate_off
defparam \R_data[9]~I .input_async_reset = "none";
defparam \R_data[9]~I .input_power_up = "low";
defparam \R_data[9]~I .input_register_mode = "none";
defparam \R_data[9]~I .input_sync_reset = "none";
defparam \R_data[9]~I .oe_async_reset = "none";
defparam \R_data[9]~I .oe_power_up = "low";
defparam \R_data[9]~I .oe_register_mode = "none";
defparam \R_data[9]~I .oe_sync_reset = "none";
defparam \R_data[9]~I .operation_mode = "input";
defparam \R_data[9]~I .output_async_reset = "none";
defparam \R_data[9]~I .output_power_up = "low";
defparam \R_data[9]~I .output_register_mode = "none";
defparam \R_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~19 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~19_combout  = (\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout ) # ((\RF_s~combout  & \R_data~combout [9]))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout ),
	.datab(\RF_s~combout ),
	.datac(\R_data~combout [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~19_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~19 .lut_mask = 16'hEAEA;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~19_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rp_addr~combout [3],\RF_Rp_addr~combout [2],\RF_Rp_addr~combout [1],\RF_Rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \bank|data_rtl_0|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_io \R_data[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_data~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data[10]));
// synopsys translate_off
defparam \R_data[10]~I .input_async_reset = "none";
defparam \R_data[10]~I .input_power_up = "low";
defparam \R_data[10]~I .input_register_mode = "none";
defparam \R_data[10]~I .input_sync_reset = "none";
defparam \R_data[10]~I .oe_async_reset = "none";
defparam \R_data[10]~I .oe_power_up = "low";
defparam \R_data[10]~I .oe_register_mode = "none";
defparam \R_data[10]~I .oe_sync_reset = "none";
defparam \R_data[10]~I .operation_mode = "input";
defparam \R_data[10]~I .output_async_reset = "none";
defparam \R_data[10]~I .output_power_up = "low";
defparam \R_data[10]~I .output_register_mode = "none";
defparam \R_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~21 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~21_combout  = (\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout ) # ((\RF_s~combout  & \R_data~combout [10]))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout ),
	.datab(\RF_s~combout ),
	.datac(\R_data~combout [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~21_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~21 .lut_mask = 16'hEAEA;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~21_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rp_addr~combout [3],\RF_Rp_addr~combout [2],\RF_Rp_addr~combout [1],\RF_Rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \bank|data_rtl_0|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_io \R_data[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_data~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data[11]));
// synopsys translate_off
defparam \R_data[11]~I .input_async_reset = "none";
defparam \R_data[11]~I .input_power_up = "low";
defparam \R_data[11]~I .input_register_mode = "none";
defparam \R_data[11]~I .input_sync_reset = "none";
defparam \R_data[11]~I .oe_async_reset = "none";
defparam \R_data[11]~I .oe_power_up = "low";
defparam \R_data[11]~I .oe_register_mode = "none";
defparam \R_data[11]~I .oe_sync_reset = "none";
defparam \R_data[11]~I .operation_mode = "input";
defparam \R_data[11]~I .output_async_reset = "none";
defparam \R_data[11]~I .output_power_up = "low";
defparam \R_data[11]~I .output_register_mode = "none";
defparam \R_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~23 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~23_combout  = (\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout ) # ((\RF_s~combout  & \R_data~combout [11]))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout ),
	.datab(\RF_s~combout ),
	.datac(\R_data~combout [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~23_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~23 .lut_mask = 16'hEAEA;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~23_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rp_addr~combout [3],\RF_Rp_addr~combout [2],\RF_Rp_addr~combout [1],\RF_Rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \bank|data_rtl_0|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_io \R_data[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_data~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data[12]));
// synopsys translate_off
defparam \R_data[12]~I .input_async_reset = "none";
defparam \R_data[12]~I .input_power_up = "low";
defparam \R_data[12]~I .input_register_mode = "none";
defparam \R_data[12]~I .input_sync_reset = "none";
defparam \R_data[12]~I .oe_async_reset = "none";
defparam \R_data[12]~I .oe_power_up = "low";
defparam \R_data[12]~I .oe_register_mode = "none";
defparam \R_data[12]~I .oe_sync_reset = "none";
defparam \R_data[12]~I .operation_mode = "input";
defparam \R_data[12]~I .output_async_reset = "none";
defparam \R_data[12]~I .output_power_up = "low";
defparam \R_data[12]~I .output_register_mode = "none";
defparam \R_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~25 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~25_combout  = (\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout ) # ((\RF_s~combout  & \R_data~combout [12]))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout ),
	.datab(\RF_s~combout ),
	.datac(\R_data~combout [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~25_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~25 .lut_mask = 16'hEAEA;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~25_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rp_addr~combout [3],\RF_Rp_addr~combout [2],\RF_Rp_addr~combout [1],\RF_Rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \bank|data_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_io \R_data[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_data~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data[13]));
// synopsys translate_off
defparam \R_data[13]~I .input_async_reset = "none";
defparam \R_data[13]~I .input_power_up = "low";
defparam \R_data[13]~I .input_register_mode = "none";
defparam \R_data[13]~I .input_sync_reset = "none";
defparam \R_data[13]~I .oe_async_reset = "none";
defparam \R_data[13]~I .oe_power_up = "low";
defparam \R_data[13]~I .oe_register_mode = "none";
defparam \R_data[13]~I .oe_sync_reset = "none";
defparam \R_data[13]~I .operation_mode = "input";
defparam \R_data[13]~I .output_async_reset = "none";
defparam \R_data[13]~I .output_power_up = "low";
defparam \R_data[13]~I .output_register_mode = "none";
defparam \R_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~27 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~27_combout  = (\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout ) # ((\RF_s~combout  & \R_data~combout [13]))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout ),
	.datab(\RF_s~combout ),
	.datac(\R_data~combout [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~27_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~27 .lut_mask = 16'hEAEA;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~27_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rp_addr~combout [3],\RF_Rp_addr~combout [2],\RF_Rp_addr~combout [1],\RF_Rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \bank|data_rtl_0|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_io \R_data[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_data~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data[14]));
// synopsys translate_off
defparam \R_data[14]~I .input_async_reset = "none";
defparam \R_data[14]~I .input_power_up = "low";
defparam \R_data[14]~I .input_register_mode = "none";
defparam \R_data[14]~I .input_sync_reset = "none";
defparam \R_data[14]~I .oe_async_reset = "none";
defparam \R_data[14]~I .oe_power_up = "low";
defparam \R_data[14]~I .oe_register_mode = "none";
defparam \R_data[14]~I .oe_sync_reset = "none";
defparam \R_data[14]~I .operation_mode = "input";
defparam \R_data[14]~I .output_async_reset = "none";
defparam \R_data[14]~I .output_power_up = "low";
defparam \R_data[14]~I .output_register_mode = "none";
defparam \R_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~29 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~29_combout  = (\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout ) # ((\RF_s~combout  & \R_data~combout [14]))

	.dataa(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout ),
	.datab(\RF_s~combout ),
	.datac(\R_data~combout [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~29_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~29 .lut_mask = 16'hEAEA;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~29_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rp_addr~combout [3],\RF_Rp_addr~combout [2],\RF_Rp_addr~combout [1],\RF_Rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \bank|data_rtl_0|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout  = \bank|data_rtl_1|auto_generated|ram_block1a0~portbdataout  $ (\bank|data_rtl_0|auto_generated|ram_block1a1~portbdataout  $ 
// (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~29 ))

	.dataa(\bank|data_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datab(\bank|data_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~29 ),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30 .lut_mask = 16'h9696;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_io \R_data[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_data~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data[15]));
// synopsys translate_off
defparam \R_data[15]~I .input_async_reset = "none";
defparam \R_data[15]~I .input_power_up = "low";
defparam \R_data[15]~I .input_register_mode = "none";
defparam \R_data[15]~I .input_sync_reset = "none";
defparam \R_data[15]~I .oe_async_reset = "none";
defparam \R_data[15]~I .oe_power_up = "low";
defparam \R_data[15]~I .oe_register_mode = "none";
defparam \R_data[15]~I .oe_sync_reset = "none";
defparam \R_data[15]~I .operation_mode = "input";
defparam \R_data[15]~I .output_async_reset = "none";
defparam \R_data[15]~I .output_power_up = "low";
defparam \R_data[15]~I .output_register_mode = "none";
defparam \R_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \alu_s0~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\alu_s0~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_s0));
// synopsys translate_off
defparam \alu_s0~I .input_async_reset = "none";
defparam \alu_s0~I .input_power_up = "low";
defparam \alu_s0~I .input_register_mode = "none";
defparam \alu_s0~I .input_sync_reset = "none";
defparam \alu_s0~I .oe_async_reset = "none";
defparam \alu_s0~I .oe_power_up = "low";
defparam \alu_s0~I .oe_register_mode = "none";
defparam \alu_s0~I .oe_sync_reset = "none";
defparam \alu_s0~I .operation_mode = "input";
defparam \alu_s0~I .output_async_reset = "none";
defparam \alu_s0~I .output_power_up = "low";
defparam \alu_s0~I .output_register_mode = "none";
defparam \alu_s0~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~30 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~30_combout  = (\RF_s~combout  & (\R_data~combout [15])) # (!\RF_s~combout  & ((\alu_s0~combout )))

	.dataa(\RF_s~combout ),
	.datab(\R_data~combout [15]),
	.datac(\alu_s0~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~30_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~30 .lut_mask = 16'hD8D8;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~31 (
// Equation(s):
// \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~31_combout  = (\RF_s~combout  & (((\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~30_combout )))) # (!\RF_s~combout  & ((\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~30_combout  & 
// (\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout )) # (!\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~30_combout  & ((\bank|data_rtl_0|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\RF_s~combout ),
	.datab(\ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout ),
	.datac(\bank|data_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~30_combout ),
	.cin(gnd),
	.combout(\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~31_combout ),
	.cout());
// synopsys translate_off
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~31 .lut_mask = 16'hEE50;
defparam \ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \bank|data_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\RF_W_wr~combout ),
	.ena1(\RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~31_combout }),
	.portaaddr({\RF_W_addr~combout [3],\RF_W_addr~combout [2],\RF_W_addr~combout [1],\RF_W_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\RF_Rp_addr~combout [3],\RF_Rp_addr~combout [2],\RF_Rp_addr~combout [1],\RF_Rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bank|data_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 4;
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 15;
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \bank|data_rtl_0|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_io \RAM_W_data[0]~I (
	.datain(\bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data[0]));
// synopsys translate_off
defparam \RAM_W_data[0]~I .input_async_reset = "none";
defparam \RAM_W_data[0]~I .input_power_up = "low";
defparam \RAM_W_data[0]~I .input_register_mode = "none";
defparam \RAM_W_data[0]~I .input_sync_reset = "none";
defparam \RAM_W_data[0]~I .oe_async_reset = "none";
defparam \RAM_W_data[0]~I .oe_power_up = "low";
defparam \RAM_W_data[0]~I .oe_register_mode = "none";
defparam \RAM_W_data[0]~I .oe_sync_reset = "none";
defparam \RAM_W_data[0]~I .operation_mode = "output";
defparam \RAM_W_data[0]~I .output_async_reset = "none";
defparam \RAM_W_data[0]~I .output_power_up = "low";
defparam \RAM_W_data[0]~I .output_register_mode = "none";
defparam \RAM_W_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RAM_W_data[1]~I (
	.datain(\bank|data_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data[1]));
// synopsys translate_off
defparam \RAM_W_data[1]~I .input_async_reset = "none";
defparam \RAM_W_data[1]~I .input_power_up = "low";
defparam \RAM_W_data[1]~I .input_register_mode = "none";
defparam \RAM_W_data[1]~I .input_sync_reset = "none";
defparam \RAM_W_data[1]~I .oe_async_reset = "none";
defparam \RAM_W_data[1]~I .oe_power_up = "low";
defparam \RAM_W_data[1]~I .oe_register_mode = "none";
defparam \RAM_W_data[1]~I .oe_sync_reset = "none";
defparam \RAM_W_data[1]~I .operation_mode = "output";
defparam \RAM_W_data[1]~I .output_async_reset = "none";
defparam \RAM_W_data[1]~I .output_power_up = "low";
defparam \RAM_W_data[1]~I .output_register_mode = "none";
defparam \RAM_W_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RAM_W_data[2]~I (
	.datain(\bank|data_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data[2]));
// synopsys translate_off
defparam \RAM_W_data[2]~I .input_async_reset = "none";
defparam \RAM_W_data[2]~I .input_power_up = "low";
defparam \RAM_W_data[2]~I .input_register_mode = "none";
defparam \RAM_W_data[2]~I .input_sync_reset = "none";
defparam \RAM_W_data[2]~I .oe_async_reset = "none";
defparam \RAM_W_data[2]~I .oe_power_up = "low";
defparam \RAM_W_data[2]~I .oe_register_mode = "none";
defparam \RAM_W_data[2]~I .oe_sync_reset = "none";
defparam \RAM_W_data[2]~I .operation_mode = "output";
defparam \RAM_W_data[2]~I .output_async_reset = "none";
defparam \RAM_W_data[2]~I .output_power_up = "low";
defparam \RAM_W_data[2]~I .output_register_mode = "none";
defparam \RAM_W_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RAM_W_data[3]~I (
	.datain(\bank|data_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data[3]));
// synopsys translate_off
defparam \RAM_W_data[3]~I .input_async_reset = "none";
defparam \RAM_W_data[3]~I .input_power_up = "low";
defparam \RAM_W_data[3]~I .input_register_mode = "none";
defparam \RAM_W_data[3]~I .input_sync_reset = "none";
defparam \RAM_W_data[3]~I .oe_async_reset = "none";
defparam \RAM_W_data[3]~I .oe_power_up = "low";
defparam \RAM_W_data[3]~I .oe_register_mode = "none";
defparam \RAM_W_data[3]~I .oe_sync_reset = "none";
defparam \RAM_W_data[3]~I .operation_mode = "output";
defparam \RAM_W_data[3]~I .output_async_reset = "none";
defparam \RAM_W_data[3]~I .output_power_up = "low";
defparam \RAM_W_data[3]~I .output_register_mode = "none";
defparam \RAM_W_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RAM_W_data[4]~I (
	.datain(\bank|data_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data[4]));
// synopsys translate_off
defparam \RAM_W_data[4]~I .input_async_reset = "none";
defparam \RAM_W_data[4]~I .input_power_up = "low";
defparam \RAM_W_data[4]~I .input_register_mode = "none";
defparam \RAM_W_data[4]~I .input_sync_reset = "none";
defparam \RAM_W_data[4]~I .oe_async_reset = "none";
defparam \RAM_W_data[4]~I .oe_power_up = "low";
defparam \RAM_W_data[4]~I .oe_register_mode = "none";
defparam \RAM_W_data[4]~I .oe_sync_reset = "none";
defparam \RAM_W_data[4]~I .operation_mode = "output";
defparam \RAM_W_data[4]~I .output_async_reset = "none";
defparam \RAM_W_data[4]~I .output_power_up = "low";
defparam \RAM_W_data[4]~I .output_register_mode = "none";
defparam \RAM_W_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RAM_W_data[5]~I (
	.datain(\bank|data_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data[5]));
// synopsys translate_off
defparam \RAM_W_data[5]~I .input_async_reset = "none";
defparam \RAM_W_data[5]~I .input_power_up = "low";
defparam \RAM_W_data[5]~I .input_register_mode = "none";
defparam \RAM_W_data[5]~I .input_sync_reset = "none";
defparam \RAM_W_data[5]~I .oe_async_reset = "none";
defparam \RAM_W_data[5]~I .oe_power_up = "low";
defparam \RAM_W_data[5]~I .oe_register_mode = "none";
defparam \RAM_W_data[5]~I .oe_sync_reset = "none";
defparam \RAM_W_data[5]~I .operation_mode = "output";
defparam \RAM_W_data[5]~I .output_async_reset = "none";
defparam \RAM_W_data[5]~I .output_power_up = "low";
defparam \RAM_W_data[5]~I .output_register_mode = "none";
defparam \RAM_W_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RAM_W_data[6]~I (
	.datain(\bank|data_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data[6]));
// synopsys translate_off
defparam \RAM_W_data[6]~I .input_async_reset = "none";
defparam \RAM_W_data[6]~I .input_power_up = "low";
defparam \RAM_W_data[6]~I .input_register_mode = "none";
defparam \RAM_W_data[6]~I .input_sync_reset = "none";
defparam \RAM_W_data[6]~I .oe_async_reset = "none";
defparam \RAM_W_data[6]~I .oe_power_up = "low";
defparam \RAM_W_data[6]~I .oe_register_mode = "none";
defparam \RAM_W_data[6]~I .oe_sync_reset = "none";
defparam \RAM_W_data[6]~I .operation_mode = "output";
defparam \RAM_W_data[6]~I .output_async_reset = "none";
defparam \RAM_W_data[6]~I .output_power_up = "low";
defparam \RAM_W_data[6]~I .output_register_mode = "none";
defparam \RAM_W_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RAM_W_data[7]~I (
	.datain(\bank|data_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data[7]));
// synopsys translate_off
defparam \RAM_W_data[7]~I .input_async_reset = "none";
defparam \RAM_W_data[7]~I .input_power_up = "low";
defparam \RAM_W_data[7]~I .input_register_mode = "none";
defparam \RAM_W_data[7]~I .input_sync_reset = "none";
defparam \RAM_W_data[7]~I .oe_async_reset = "none";
defparam \RAM_W_data[7]~I .oe_power_up = "low";
defparam \RAM_W_data[7]~I .oe_register_mode = "none";
defparam \RAM_W_data[7]~I .oe_sync_reset = "none";
defparam \RAM_W_data[7]~I .operation_mode = "output";
defparam \RAM_W_data[7]~I .output_async_reset = "none";
defparam \RAM_W_data[7]~I .output_power_up = "low";
defparam \RAM_W_data[7]~I .output_register_mode = "none";
defparam \RAM_W_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RAM_W_data[8]~I (
	.datain(\bank|data_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data[8]));
// synopsys translate_off
defparam \RAM_W_data[8]~I .input_async_reset = "none";
defparam \RAM_W_data[8]~I .input_power_up = "low";
defparam \RAM_W_data[8]~I .input_register_mode = "none";
defparam \RAM_W_data[8]~I .input_sync_reset = "none";
defparam \RAM_W_data[8]~I .oe_async_reset = "none";
defparam \RAM_W_data[8]~I .oe_power_up = "low";
defparam \RAM_W_data[8]~I .oe_register_mode = "none";
defparam \RAM_W_data[8]~I .oe_sync_reset = "none";
defparam \RAM_W_data[8]~I .operation_mode = "output";
defparam \RAM_W_data[8]~I .output_async_reset = "none";
defparam \RAM_W_data[8]~I .output_power_up = "low";
defparam \RAM_W_data[8]~I .output_register_mode = "none";
defparam \RAM_W_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RAM_W_data[9]~I (
	.datain(\bank|data_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data[9]));
// synopsys translate_off
defparam \RAM_W_data[9]~I .input_async_reset = "none";
defparam \RAM_W_data[9]~I .input_power_up = "low";
defparam \RAM_W_data[9]~I .input_register_mode = "none";
defparam \RAM_W_data[9]~I .input_sync_reset = "none";
defparam \RAM_W_data[9]~I .oe_async_reset = "none";
defparam \RAM_W_data[9]~I .oe_power_up = "low";
defparam \RAM_W_data[9]~I .oe_register_mode = "none";
defparam \RAM_W_data[9]~I .oe_sync_reset = "none";
defparam \RAM_W_data[9]~I .operation_mode = "output";
defparam \RAM_W_data[9]~I .output_async_reset = "none";
defparam \RAM_W_data[9]~I .output_power_up = "low";
defparam \RAM_W_data[9]~I .output_register_mode = "none";
defparam \RAM_W_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RAM_W_data[10]~I (
	.datain(\bank|data_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data[10]));
// synopsys translate_off
defparam \RAM_W_data[10]~I .input_async_reset = "none";
defparam \RAM_W_data[10]~I .input_power_up = "low";
defparam \RAM_W_data[10]~I .input_register_mode = "none";
defparam \RAM_W_data[10]~I .input_sync_reset = "none";
defparam \RAM_W_data[10]~I .oe_async_reset = "none";
defparam \RAM_W_data[10]~I .oe_power_up = "low";
defparam \RAM_W_data[10]~I .oe_register_mode = "none";
defparam \RAM_W_data[10]~I .oe_sync_reset = "none";
defparam \RAM_W_data[10]~I .operation_mode = "output";
defparam \RAM_W_data[10]~I .output_async_reset = "none";
defparam \RAM_W_data[10]~I .output_power_up = "low";
defparam \RAM_W_data[10]~I .output_register_mode = "none";
defparam \RAM_W_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RAM_W_data[11]~I (
	.datain(\bank|data_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data[11]));
// synopsys translate_off
defparam \RAM_W_data[11]~I .input_async_reset = "none";
defparam \RAM_W_data[11]~I .input_power_up = "low";
defparam \RAM_W_data[11]~I .input_register_mode = "none";
defparam \RAM_W_data[11]~I .input_sync_reset = "none";
defparam \RAM_W_data[11]~I .oe_async_reset = "none";
defparam \RAM_W_data[11]~I .oe_power_up = "low";
defparam \RAM_W_data[11]~I .oe_register_mode = "none";
defparam \RAM_W_data[11]~I .oe_sync_reset = "none";
defparam \RAM_W_data[11]~I .operation_mode = "output";
defparam \RAM_W_data[11]~I .output_async_reset = "none";
defparam \RAM_W_data[11]~I .output_power_up = "low";
defparam \RAM_W_data[11]~I .output_register_mode = "none";
defparam \RAM_W_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RAM_W_data[12]~I (
	.datain(\bank|data_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data[12]));
// synopsys translate_off
defparam \RAM_W_data[12]~I .input_async_reset = "none";
defparam \RAM_W_data[12]~I .input_power_up = "low";
defparam \RAM_W_data[12]~I .input_register_mode = "none";
defparam \RAM_W_data[12]~I .input_sync_reset = "none";
defparam \RAM_W_data[12]~I .oe_async_reset = "none";
defparam \RAM_W_data[12]~I .oe_power_up = "low";
defparam \RAM_W_data[12]~I .oe_register_mode = "none";
defparam \RAM_W_data[12]~I .oe_sync_reset = "none";
defparam \RAM_W_data[12]~I .operation_mode = "output";
defparam \RAM_W_data[12]~I .output_async_reset = "none";
defparam \RAM_W_data[12]~I .output_power_up = "low";
defparam \RAM_W_data[12]~I .output_register_mode = "none";
defparam \RAM_W_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RAM_W_data[13]~I (
	.datain(\bank|data_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data[13]));
// synopsys translate_off
defparam \RAM_W_data[13]~I .input_async_reset = "none";
defparam \RAM_W_data[13]~I .input_power_up = "low";
defparam \RAM_W_data[13]~I .input_register_mode = "none";
defparam \RAM_W_data[13]~I .input_sync_reset = "none";
defparam \RAM_W_data[13]~I .oe_async_reset = "none";
defparam \RAM_W_data[13]~I .oe_power_up = "low";
defparam \RAM_W_data[13]~I .oe_register_mode = "none";
defparam \RAM_W_data[13]~I .oe_sync_reset = "none";
defparam \RAM_W_data[13]~I .operation_mode = "output";
defparam \RAM_W_data[13]~I .output_async_reset = "none";
defparam \RAM_W_data[13]~I .output_power_up = "low";
defparam \RAM_W_data[13]~I .output_register_mode = "none";
defparam \RAM_W_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RAM_W_data[14]~I (
	.datain(\bank|data_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data[14]));
// synopsys translate_off
defparam \RAM_W_data[14]~I .input_async_reset = "none";
defparam \RAM_W_data[14]~I .input_power_up = "low";
defparam \RAM_W_data[14]~I .input_register_mode = "none";
defparam \RAM_W_data[14]~I .input_sync_reset = "none";
defparam \RAM_W_data[14]~I .oe_async_reset = "none";
defparam \RAM_W_data[14]~I .oe_power_up = "low";
defparam \RAM_W_data[14]~I .oe_register_mode = "none";
defparam \RAM_W_data[14]~I .oe_sync_reset = "none";
defparam \RAM_W_data[14]~I .operation_mode = "output";
defparam \RAM_W_data[14]~I .output_async_reset = "none";
defparam \RAM_W_data[14]~I .output_power_up = "low";
defparam \RAM_W_data[14]~I .output_register_mode = "none";
defparam \RAM_W_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RAM_W_data[15]~I (
	.datain(\bank|data_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data[15]));
// synopsys translate_off
defparam \RAM_W_data[15]~I .input_async_reset = "none";
defparam \RAM_W_data[15]~I .input_power_up = "low";
defparam \RAM_W_data[15]~I .input_register_mode = "none";
defparam \RAM_W_data[15]~I .input_sync_reset = "none";
defparam \RAM_W_data[15]~I .oe_async_reset = "none";
defparam \RAM_W_data[15]~I .oe_power_up = "low";
defparam \RAM_W_data[15]~I .oe_register_mode = "none";
defparam \RAM_W_data[15]~I .oe_sync_reset = "none";
defparam \RAM_W_data[15]~I .operation_mode = "output";
defparam \RAM_W_data[15]~I .output_async_reset = "none";
defparam \RAM_W_data[15]~I .output_power_up = "low";
defparam \RAM_W_data[15]~I .output_register_mode = "none";
defparam \RAM_W_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
