{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582824400132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582824400134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 11:26:39 2020 " "Processing started: Thu Feb 27 11:26:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582824400134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582824400134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off actividad06 -c actividad06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off actividad06 -c actividad06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582824400134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582824400437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582824400438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jorozco/Documentos/semArq/actividad05/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jorozco/Documentos/semArq/actividad05/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582824414241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582824414241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582824414353 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(25) " "Verilog HDL Case Statement warning at ALU.v(25): case item expression covers a value already covered by a previous case item" {  } { { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 25 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1582824414356 "|ALU"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../actividad05/ALU.v" "Div0" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824414574 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../actividad05/ALU.v" "Mult0" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824414574 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1582824414574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582824414777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582824414778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582824414778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582824414778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582824414778 ""}  } { { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582824414778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2tl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2tl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2tl " "Found entity 1: lpm_divide_2tl" {  } { { "db/lpm_divide_2tl.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/lpm_divide_2tl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582824414876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582824414876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582824414884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582824414884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_tfe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_tfe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_tfe " "Found entity 1: alt_u_div_tfe" {  } { { "db/alt_u_div_tfe.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/alt_u_div_tfe.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582824414900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582824414900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i4c " "Found entity 1: add_sub_i4c" {  } { { "db/add_sub_i4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/add_sub_i4c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582824414998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582824414998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j4c " "Found entity 1: add_sub_j4c" {  } { { "db/add_sub_j4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/add_sub_j4c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582824415093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582824415093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k4c " "Found entity 1: add_sub_k4c" {  } { { "db/add_sub_k4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/add_sub_k4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582824415191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582824415191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l4c " "Found entity 1: add_sub_l4c" {  } { { "db/add_sub_l4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/add_sub_l4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582824415280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582824415280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m4c " "Found entity 1: add_sub_m4c" {  } { { "db/add_sub_m4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/add_sub_m4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582824415367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582824415367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n4c " "Found entity 1: add_sub_n4c" {  } { { "db/add_sub_n4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/add_sub_n4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582824415466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582824415466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o4c " "Found entity 1: add_sub_o4c" {  } { { "db/add_sub_o4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/add_sub_o4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582824415570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582824415570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p4c " "Found entity 1: add_sub_p4c" {  } { { "db/add_sub_p4c.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/add_sub_p4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582824415670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582824415670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582824415733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582824415733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582824415733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582824415733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582824415733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582824415733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582824415733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582824415733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582824415733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582824415733 ""}  } { { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582824415733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lls " "Found entity 1: mult_lls" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582824415823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582824415823 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[9\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[9\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le3a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[9\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[9\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[9\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[9\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[7\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[7\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[6\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[6\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le6a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[5\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[5\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le6a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[4\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le6a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[3\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[3\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le6a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[2\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[2\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le6a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le7a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[7\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[7\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le7a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[6\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[6\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le7a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[5\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[5\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le7a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[4\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le7a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[3\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[3\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le7a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[2\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[2\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le7a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[1\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[1\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415924 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le7a[1]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1582824415924 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1582824415924 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415926 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le3a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[9\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[9\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 44 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415926 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le4a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 44 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415926 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le4a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[7\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[7\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 44 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415926 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le4a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[6\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[6\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 44 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415926 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le4a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[7\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[7\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415926 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le5a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[6\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[6\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415926 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[5\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[5\]\"" {  } { { "db/mult_lls.tdf" "" { Text "/home/jorozco/Documentos/semArq/actividad06/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jorozco/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../actividad05/ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad05/ALU.v" 18 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582824415926 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le5a[5]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1582824415926 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1582824415926 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "54 " "Ignored 54 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "54 " "Ignored 54 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1582824416115 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1582824416115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "221 " "Implemented 221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582824416500 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582824416500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Implemented 193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582824416500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582824416500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582824416658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 11:26:56 2020 " "Processing ended: Thu Feb 27 11:26:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582824416658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582824416658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582824416658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582824416658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1582824418470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582824418471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 11:26:57 2020 " "Processing started: Thu Feb 27 11:26:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582824418471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1582824418471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off actividad06 -c actividad06 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off actividad06 -c actividad06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1582824418472 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1582824418624 ""}
{ "Info" "0" "" "Project  = actividad06" {  } {  } 0 0 "Project  = actividad06" 0 0 "Fitter" 0 0 1582824418626 ""}
{ "Info" "0" "" "Revision = actividad06" {  } {  } 0 0 "Revision = actividad06" 0 0 "Fitter" 0 0 1582824418626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1582824418697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1582824418698 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "actividad06 5M240ZM68C4 " "Automatically selected device 5M240ZM68C4 for design actividad06" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1582824418920 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1582824418920 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1582824419074 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1582824419081 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM68C4 " "Device 5M80ZM68C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582824419210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZM68C4 " "Device 5M160ZM68C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582824419210 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1582824419210 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "No exact pin location assignment(s) for 28 pins of 28 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1582824419240 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "actividad06.sdc " "Synopsys Design Constraints File file not found: 'actividad06.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1582824419360 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1582824419361 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1582824419364 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1582824419367 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1582824419371 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1582824419371 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1582824419372 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1582824419372 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582824419382 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582824419382 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1582824419389 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1582824419422 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1582824419429 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1582824419459 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1582824419468 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1582824419469 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1582824419469 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1582824419469 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 3.3V 19 9 0 " "Number of I/O pins in group: 28 (unused VREF, 3.3V VCCIO, 19 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1582824419470 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1582824419470 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1582824419470 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1582824419471 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 27 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1582824419471 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1582824419471 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1582824419471 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582824419491 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1582824419506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1582824419733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582824419915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1582824419919 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1582824420062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582824420062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1582824420095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Router estimated average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/jorozco/Documentos/semArq/actividad06/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1582824420276 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1582824420276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1582824420305 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1582824420305 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1582824420305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582824420307 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1582824420337 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582824420346 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1582824420371 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jorozco/Documentos/semArq/actividad06/output_files/actividad06.fit.smsg " "Generated suppressed messages file /home/jorozco/Documentos/semArq/actividad06/output_files/actividad06.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1582824420431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1087 " "Peak virtual memory: 1087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582824420461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 11:27:00 2020 " "Processing ended: Thu Feb 27 11:27:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582824420461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582824420461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582824420461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1582824420461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1582824422161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582824422163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 11:27:01 2020 " "Processing started: Thu Feb 27 11:27:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582824422163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1582824422163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off actividad06 -c actividad06 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off actividad06 -c actividad06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1582824422163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1582824422533 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1582824422588 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1582824422596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "812 " "Peak virtual memory: 812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582824422752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 11:27:02 2020 " "Processing ended: Thu Feb 27 11:27:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582824422752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582824422752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582824422752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1582824422752 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1582824422998 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1582824424405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582824424406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 11:27:03 2020 " "Processing started: Thu Feb 27 11:27:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582824424406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1582824424406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta actividad06 -c actividad06 " "Command: quartus_sta actividad06 -c actividad06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1582824424406 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1582824424506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1582824424687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1582824424687 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1582824424984 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1582824425411 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "actividad06.sdc " "Synopsys Design Constraints File file not found: 'actividad06.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1582824425460 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1582824425461 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1582824425462 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1582824425463 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1582824425465 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1582824425469 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582824425471 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1582824425472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582824425474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582824425474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582824425475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582824425476 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582824425477 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1582824425480 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1582824425488 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1582824425493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582824425511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 11:27:05 2020 " "Processing ended: Thu Feb 27 11:27:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582824425511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582824425511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582824425511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1582824425511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1582824427116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582824427118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 11:27:06 2020 " "Processing started: Thu Feb 27 11:27:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582824427118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1582824427118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off actividad06 -c actividad06 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off actividad06 -c actividad06" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1582824427118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1582824427575 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "actividad06.vo /home/jorozco/Documentos/semArq/actividad06/simulation/modelsim/ simulation " "Generated file actividad06.vo in folder \"/home/jorozco/Documentos/semArq/actividad06/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582824427742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1037 " "Peak virtual memory: 1037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582824427763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 11:27:07 2020 " "Processing ended: Thu Feb 27 11:27:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582824427763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582824427763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582824427763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1582824427763 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus Prime Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1582824427961 ""}
