
*** Running vivado
    with args -log pfm_dynamic_calc_0_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_calc_0_2_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_calc_0_2_0.tcl -notrace
[OPTRACE]|68376|1|/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1586889021496|START|pfm_dynamic_calc_0_2_0_synth_1|ROLLUP_AUTO
[OPTRACE]|68376|2|/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1586889021497|START|Creating in-memory project|
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_calc_0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2019.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2019.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:Monitor_AXI_Master:1.0'. The one found in IP location '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/monitor_axi_master_v1_0' will take precedence over the same IP in location /opt/Xilinx/Vitis/2019.2/data/ip/xilinx/monitor_axi_master_v1_0
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:sdsoc_trace:2.0'. The one found in location '/opt/Xilinx/Vitis/2019.2/data/ip/xilinx/sdsoc_trace_v2_0/sdsoc_trace_v2_0.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2019.2/data/ip/interfaces/sdsoc_trace_v2_0/sdsoc_trace_v2_0.xml'
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1692.273 ; gain = 184.773 ; free physical = 263290 ; free virtual = 399418
[OPTRACE]|68376|3|/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1586889031465|END|Creating in-memory project|
[OPTRACE]|68376|4|/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1586889031465|START|Adding files|
[OPTRACE]|68376|5|/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1586889031790|END|Adding files|
[OPTRACE]|68376|6|/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1586889031792|START|Configure IP Cache|
[OPTRACE]|68376|7|/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1586889031794|END|Configure IP Cache|
[OPTRACE]|68376|8|/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1586889031795|START|synth_design|
Command: synth_design -top pfm_dynamic_calc_0_2_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 69014 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2925.883 ; gain = 130.719 ; free physical = 223710 ; free virtual = 357866
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_calc_0_2_0' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_calc_0_2_0/synth/pfm_dynamic_calc_0_2_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0.v:12]
	Parameter ap_ST_fsm_state1 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 141'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 141'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 141'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 141'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 141'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 141'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 141'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 141'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 141'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 141'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 141'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 141'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 141'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 141'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 141'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 141'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 141'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 141'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 141'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 141'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 141'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 141'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 141'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 141'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 141'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 141'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 141'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 141'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 141'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 141'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 141'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 141'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 141'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 141'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 141'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 141'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 141'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 141'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 141'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 141'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 141'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 141'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 141'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 141'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 141'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 141'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 141'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 141'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 141'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 141'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 141'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 141'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 141'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 141'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 141'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 141'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state143 bound to: 141'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state144 bound to: 141'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state145 bound to: 141'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state146 bound to: 141'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state147 bound to: 141'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state148 bound to: 141'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state149 bound to: 141'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state150 bound to: 141'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM0_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM0_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_GMEM0_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM0_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM0_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM1_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_GMEM1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM0_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM1_WSTRB_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0.v:410]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0.v:411]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0.v:412]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0.v:416]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_control_s_axi' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_IN1_DATA_0 bound to: 6'b010000 
	Parameter ADDR_IN1_DATA_1 bound to: 6'b010100 
	Parameter ADDR_IN1_CTRL bound to: 6'b011000 
	Parameter ADDR_OUT_R_DATA_0 bound to: 6'b011100 
	Parameter ADDR_OUT_R_DATA_1 bound to: 6'b100000 
	Parameter ADDR_OUT_R_CTRL bound to: 6'b100100 
	Parameter ADDR_SCALAR_DATA_0 bound to: 6'b101000 
	Parameter ADDR_SCALAR_CTRL bound to: 6'b101100 
	Parameter ADDR_ARRAY_SIZE_DATA_0 bound to: 6'b110000 
	Parameter ADDR_ARRAY_SIZE_CTRL bound to: 6'b110100 
	Parameter ADDR_OPERATION_TYPE_DATA_0 bound to: 6'b111000 
	Parameter ADDR_OPERATION_TYPE_CTRL bound to: 6'b111100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_control_s_axi.v:225]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_control_s_axi' (1#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_throttl' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo' (2#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized0' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized0' (2#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_throttl' (3#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_write' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized1' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized1' (3#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_reg_slice' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_reg_slice' (4#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized2' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized2' (4#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_buffer' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_buffer' (5#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized3' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized3' (5#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized4' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized4' (5#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_write' (6#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_read' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_buffer__parameterized0' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_buffer__parameterized0' (6#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_reg_slice__parameterized0' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:314]
	Parameter N bound to: 514 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_reg_slice__parameterized0' (6#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_read' (7#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi' (8#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_throttl' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo' (9#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized0' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized0' (9#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_throttl' (10#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_write' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized1' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized1' (10#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_reg_slice' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_reg_slice' (11#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized2' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized2' (11#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_buffer' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_buffer' (12#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized3' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized3' (12#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized4' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized4' (12#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_write' (13#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_read' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_buffer__parameterized0' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_buffer__parameterized0' (13#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_reg_slice__parameterized0' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:314]
	Parameter N bound to: 514 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_reg_slice__parameterized0' (13#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_read' (14#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi' (15#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_fmul_32ns_32ns_32_7_max_dsp_1' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_fmul_32ns_32ns_32_7_max_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'calc_0_calc_0_ap_fmul_5_max_dsp_32' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/ip/calc_0_calc_0_ap_fmul_5_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 5 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/ip/calc_0_calc_0_ap_fmul_5_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'calc_0_calc_0_ap_fmul_5_max_dsp_32' (31#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/ip/calc_0_calc_0_ap_fmul_5_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_fmul_32ns_32ns_32_7_max_dsp_1' (32#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_fmul_32ns_32ns_32_7_max_dsp_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0' (33#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_calc_0_2_0' (34#1) [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_calc_0_2_0/synth/pfm_dynamic_calc_0_2_0.v:59]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 3086.703 ; gain = 291.539 ; free physical = 219945 ; free virtual = 354341
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 3101.547 ; gain = 306.383 ; free physical = 220427 ; free virtual = 354627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 3101.547 ; gain = 306.383 ; free physical = 220423 ; free virtual = 354623
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3117.484 ; gain = 0.000 ; free physical = 216001 ; free virtual = 350290
INFO: [Netlist 29-17] Analyzing 464 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_calc_0_2_0/constraints/calc_0_calc_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3428.488 ; gain = 22.781 ; free physical = 208486 ; free virtual = 342750
Finished Parsing XDC File [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_calc_0_2_0/constraints/calc_0_calc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3428.488 ; gain = 0.000 ; free physical = 208586 ; free virtual = 342850
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 48 instances
  FDE => FDRE: 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3452.301 ; gain = 23.812 ; free physical = 209157 ; free virtual = 343459
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:01:03 . Memory (MB): peak = 3452.301 ; gain = 657.137 ; free physical = 207265 ; free virtual = 341855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:01:03 . Memory (MB): peak = 3452.301 ; gain = 657.137 ; free physical = 207299 ; free virtual = 341837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:03 . Memory (MB): peak = 3452.301 ; gain = 657.137 ; free physical = 207272 ; free virtual = 341798
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'calc_0_calc_0_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'calc_0_calc_0_control_s_axi'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:875]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:506]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'calc_0_calc_0_gmem0_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'calc_0_calc_0_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:875]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:506]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'calc_0_calc_0_gmem1_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fd51/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'calc_0_calc_0_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'calc_0_calc_0_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'calc_0_calc_0_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'calc_0_calc_0_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'calc_0_calc_0_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'calc_0_calc_0_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'calc_0_calc_0_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 3452.301 ; gain = 657.137 ; free physical = 209620 ; free virtual = 344287
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'calc_0_calc_0_fmul_32ns_32ns_32_7_max_dsp_1:/calc_0_calc_0_ap_fmul_5_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'calc_0_calc_0_fmul_32ns_32ns_32_7_max_dsp_1:/calc_0_calc_0_ap_fmul_5_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'calc_0_calc_0_fmul_32ns_32ns_32_7_max_dsp_1:/calc_0_calc_0_ap_fmul_5_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'calc_0_calc_0_fmul_32ns_32ns_32_7_max_dsp_1:/calc_0_calc_0_ap_fmul_5_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U2/din1_buf1_reg[31]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U1/din1_buf1_reg[31]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U4/din1_buf1_reg[31]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U3/din1_buf1_reg[31]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U6/din1_buf1_reg[31]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U5/din1_buf1_reg[31]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U9/din1_buf1_reg[31]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U8/din1_buf1_reg[31]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U7/din1_buf1_reg[31]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U11/din1_buf1_reg[31]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U10/din1_buf1_reg[31]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U13/din1_buf1_reg[31]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U12/din1_buf1_reg[31]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U15/din1_buf1_reg[31]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U14/din1_buf1_reg[31]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U2/din1_buf1_reg[23]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U2/din1_buf1_reg[24]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U2/din1_buf1_reg[25]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U2/din1_buf1_reg[26]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U2/din1_buf1_reg[27]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U2/din1_buf1_reg[28]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U2/din1_buf1_reg[29]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U2/din1_buf1_reg[30]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U1/din1_buf1_reg[23]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U1/din1_buf1_reg[24]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U1/din1_buf1_reg[25]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U1/din1_buf1_reg[26]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U1/din1_buf1_reg[27]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U1/din1_buf1_reg[28]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U1/din1_buf1_reg[29]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U1/din1_buf1_reg[30]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U3/din1_buf1_reg[23]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U3/din1_buf1_reg[24]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U3/din1_buf1_reg[25]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U3/din1_buf1_reg[26]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U3/din1_buf1_reg[27]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U3/din1_buf1_reg[28]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U3/din1_buf1_reg[29]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U3/din1_buf1_reg[30]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U4/din1_buf1_reg[23]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U4/din1_buf1_reg[24]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U4/din1_buf1_reg[25]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U4/din1_buf1_reg[26]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U4/din1_buf1_reg[27]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U4/din1_buf1_reg[28]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U4/din1_buf1_reg[29]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U4/din1_buf1_reg[30]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U5/din1_buf1_reg[23]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U5/din1_buf1_reg[24]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U5/din1_buf1_reg[25]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U5/din1_buf1_reg[26]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U5/din1_buf1_reg[27]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U5/din1_buf1_reg[28]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U5/din1_buf1_reg[29]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U5/din1_buf1_reg[30]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U6/din1_buf1_reg[23]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U6/din1_buf1_reg[24]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U6/din1_buf1_reg[25]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U6/din1_buf1_reg[26]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U6/din1_buf1_reg[27]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U6/din1_buf1_reg[28]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U6/din1_buf1_reg[29]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U6/din1_buf1_reg[30]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U9/din1_buf1_reg[23]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U9/din1_buf1_reg[24]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U9/din1_buf1_reg[25]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U9/din1_buf1_reg[26]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U9/din1_buf1_reg[27]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U9/din1_buf1_reg[28]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U9/din1_buf1_reg[29]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U9/din1_buf1_reg[30]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U7/din1_buf1_reg[23]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U7/din1_buf1_reg[24]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U7/din1_buf1_reg[25]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U7/din1_buf1_reg[26]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U7/din1_buf1_reg[27]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U7/din1_buf1_reg[28]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U7/din1_buf1_reg[29]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U7/din1_buf1_reg[30]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U8/din1_buf1_reg[23]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U8/din1_buf1_reg[24]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U8/din1_buf1_reg[25]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U8/din1_buf1_reg[26]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U8/din1_buf1_reg[27]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U8/din1_buf1_reg[28]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U8/din1_buf1_reg[29]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U8/din1_buf1_reg[30]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U11/din1_buf1_reg[23]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U11/din1_buf1_reg[24]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U11/din1_buf1_reg[25]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U11/din1_buf1_reg[26]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U11/din1_buf1_reg[27]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U11/din1_buf1_reg[28]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U11/din1_buf1_reg[29]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U11/din1_buf1_reg[30]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U10/din1_buf1_reg[23]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U10/din1_buf1_reg[24]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U10/din1_buf1_reg[25]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U10/din1_buf1_reg[26]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U10/din1_buf1_reg[27]' (FDE) to 'inst/calc_0_fmul_32ns_32ns_32_7_max_dsp_1_U16/din1_buf1_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln22_reg_778_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln22_reg_778_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln22_reg_778_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln22_reg_778_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln22_reg_778_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln22_reg_778_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln22_reg_778_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln22_reg_778_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln22_reg_778_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln22_reg_778_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln22_reg_778_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln22_reg_778_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln22_reg_778_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln22_reg_778_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln22_reg_778_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[68] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (calc_0_control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module calc_0_calc_0.
WARNING: [Synth 8-3332] Sequential element (calc_0_control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module calc_0_calc_0.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module calc_0_calc_0_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module calc_0_calc_0_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module calc_0_calc_0_gmem1_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module calc_0_calc_0_gmem1_m_axi_read.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:39 . Memory (MB): peak = 3452.301 ; gain = 657.137 ; free physical = 212113 ; free virtual = 347837
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:02:51 . Memory (MB): peak = 3546.457 ; gain = 751.293 ; free physical = 204126 ; free virtual = 340234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:02:56 . Memory (MB): peak = 3602.488 ; gain = 807.324 ; free physical = 203088 ; free virtual = 339260
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem1_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:55 ; elapsed = 00:03:05 . Memory (MB): peak = 3637.855 ; gain = 842.691 ; free physical = 205912 ; free virtual = 342136
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:03:10 . Memory (MB): peak = 3637.855 ; gain = 842.691 ; free physical = 204604 ; free virtual = 340850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:03:10 . Memory (MB): peak = 3637.855 ; gain = 842.691 ; free physical = 204593 ; free virtual = 340838
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:02 ; elapsed = 00:03:12 . Memory (MB): peak = 3637.855 ; gain = 842.691 ; free physical = 204144 ; free virtual = 340304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:02 ; elapsed = 00:03:12 . Memory (MB): peak = 3637.855 ; gain = 842.691 ; free physical = 204108 ; free virtual = 340271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:03:13 . Memory (MB): peak = 3637.855 ; gain = 842.691 ; free physical = 203730 ; free virtual = 339902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:03 ; elapsed = 00:03:13 . Memory (MB): peak = 3637.855 ; gain = 842.691 ; free physical = 203732 ; free virtual = 339904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    85|
|2     |DSP48E1  |    48|
|3     |LUT1     |    96|
|4     |LUT2     |   432|
|5     |LUT3     |  2179|
|6     |LUT4     |  1121|
|7     |LUT5     |   234|
|8     |LUT6     |  1186|
|9     |MUXCY    |   256|
|10    |MUXF7    |   154|
|11    |RAMB18E2 |     1|
|12    |RAMB36E2 |    15|
|13    |SRL16E   |   642|
|14    |SRLC32E  |   462|
|15    |XORCY    |   144|
|16    |FDE      |    16|
|17    |FDRE     | 10905|
|18    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:03 ; elapsed = 00:03:13 . Memory (MB): peak = 3637.855 ; gain = 842.691 ; free physical = 203730 ; free virtual = 339903
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 138 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:41 ; elapsed = 00:02:46 . Memory (MB): peak = 3637.855 ; gain = 491.938 ; free physical = 203766 ; free virtual = 339910
Synthesis Optimization Complete : Time (s): cpu = 00:02:03 ; elapsed = 00:03:13 . Memory (MB): peak = 3637.863 ; gain = 842.691 ; free physical = 203764 ; free virtual = 339908
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3637.863 ; gain = 0.000 ; free physical = 203067 ; free virtual = 339199
INFO: [Netlist 29-17] Analyzing 703 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3721.480 ; gain = 0.000 ; free physical = 202012 ; free virtual = 338145
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  (CARRY4) => CARRY8: 64 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 48 instances
  FDE => FDRE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
345 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:27 ; elapsed = 00:04:03 . Memory (MB): peak = 3721.480 ; gain = 2029.207 ; free physical = 201967 ; free virtual = 338115
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
[OPTRACE]|68376|9|/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1586889274938|END|synth_design|
[OPTRACE]|68376|10|/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1586889274938|START|Write IP Cache|
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3721.480 ; gain = 0.000 ; free physical = 201951 ; free virtual = 338098
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3721.480 ; gain = 0.000 ; free physical = 207272 ; free virtual = 343042
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_calc_0_2_0, cache-ID = 8c348f11eabc895b
[OPTRACE]|68376|11|/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1586889286500|END|Write IP Cache|
INFO: [Coretcl 2-1174] Renamed 1015 cell refs.
[OPTRACE]|68376|12|/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1586889286514|START|write_checkpoint|CHECKPOINT
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3721.480 ; gain = 0.000 ; free physical = 212864 ; free virtual = 348605
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3721.480 ; gain = 0.000 ; free physical = 238215 ; free virtual = 374102
[OPTRACE]|68376|13|/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1586889293646|END|write_checkpoint|
[OPTRACE]|68376|14|/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1586889293647|START|synth_report|REPORT
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_calc_0_2_0_utilization_synth.rpt -pb pfm_dynamic_calc_0_2_0_utilization_synth.pb
[OPTRACE]|68376|15|/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1586889294326|END|synth_report|
[OPTRACE]|68376|16|/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1586889297000|END|pfm_dynamic_calc_0_2_0_synth_1|
INFO: [Common 17-206] Exiting Vivado at Tue Apr 14 20:34:57 2020...
