// Seed: 200770956
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wand id_6;
  assign module_1.id_1 = 0;
  inout uwire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wor id_1;
  assign id_6 = -1;
  assign id_1 = -1;
  assign id_5 = -1'b0;
endmodule
module module_1 (
    output tri   id_0
    , id_3,
    output uwire id_1
);
  assign id_0 = 1'b0;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4
  );
  assign id_3 = 1 == -1;
endmodule
