 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : alu
Version: U-2022.12-SP7
Date   : Sat Nov 23 14:50:09 2024
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U339/Y (INVX8TS)                         0.07       0.83 f
  U376/Y (INVX12TS)                        0.08       0.91 r
  U412/Y (INVX8TS)                         0.06       0.97 f
  U1007/Y (OAI22X4TS)                      0.15       1.12 r
  U1514/S (ADDFHX2TS)                      0.47       1.59 r
  U1099/Y (XNOR2X4TS)                      0.25       1.84 r
  U1098/Y (XOR2X4TS)                       0.28       2.12 r
  U462/Y (CLKINVX6TS)                      0.15       2.28 f
  U622/Y (NAND2X8TS)                       0.09       2.37 r
  U1234/Y (NAND2X4TS)                      0.08       2.45 f
  U1397/Y (OAI21X4TS)                      0.16       2.61 r
  U980/Y (AOI21X4TS)                       0.13       2.74 f
  U977/Y (OAI21X4TS)                       0.17       2.91 r
  U1010/Y (CLKINVX6TS)                     0.14       3.05 f
  U528/Y (INVX4TS)                         0.10       3.15 r
  U682/Y (AOI21X2TS)                       0.12       3.27 f
  U1040/Y (XOR2X4TS)                       0.15       3.42 r
  U1489/Y (OAI21X2TS)                      0.14       3.55 f
  result_reg_20_/D (DFFRHQX4TS)            0.00       3.55 f
  data arrival time                                   3.55

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_20_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.79


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U339/Y (INVX8TS)                         0.07       0.83 f
  U376/Y (INVX12TS)                        0.08       0.91 r
  U412/Y (INVX8TS)                         0.06       0.97 f
  U1007/Y (OAI22X4TS)                      0.15       1.12 r
  U1514/S (ADDFHX2TS)                      0.47       1.59 r
  U1099/Y (XNOR2X4TS)                      0.25       1.84 r
  U1098/Y (XOR2X4TS)                       0.28       2.12 r
  U462/Y (CLKINVX6TS)                      0.15       2.28 f
  U622/Y (NAND2X8TS)                       0.09       2.37 r
  U1234/Y (NAND2X4TS)                      0.08       2.45 f
  U1397/Y (OAI21X4TS)                      0.16       2.61 r
  U980/Y (AOI21X4TS)                       0.13       2.74 f
  U977/Y (OAI21X4TS)                       0.17       2.91 r
  U1043/Y (BUFX6TS)                        0.20       3.11 r
  U370/Y (NAND2X6TS)                       0.09       3.20 f
  U361/Y (NAND3X6TS)                       0.08       3.28 r
  U360/Y (XOR2X4TS)                        0.14       3.41 r
  U1462/Y (OAI21X2TS)                      0.14       3.55 f
  result_reg_24_/D (DFFRHQX4TS)            0.00       3.55 f
  data arrival time                                   3.55

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_24_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.79


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U339/Y (INVX8TS)                         0.07       0.83 f
  U376/Y (INVX12TS)                        0.08       0.91 r
  U412/Y (INVX8TS)                         0.06       0.97 f
  U1007/Y (OAI22X4TS)                      0.15       1.12 r
  U1514/S (ADDFHX2TS)                      0.47       1.59 r
  U1099/Y (XNOR2X4TS)                      0.25       1.84 r
  U1098/Y (XOR2X4TS)                       0.28       2.12 r
  U462/Y (CLKINVX6TS)                      0.15       2.28 f
  U622/Y (NAND2X8TS)                       0.09       2.37 r
  U1234/Y (NAND2X4TS)                      0.08       2.45 f
  U1397/Y (OAI21X4TS)                      0.16       2.61 r
  U980/Y (AOI21X4TS)                       0.13       2.74 f
  U977/Y (OAI21X4TS)                       0.17       2.91 r
  U1010/Y (CLKINVX6TS)                     0.14       3.05 f
  U526/Y (INVX4TS)                         0.10       3.15 r
  U1475/Y (AOI21X2TS)                      0.12       3.27 f
  U1474/Y (XOR2X4TS)                       0.15       3.42 r
  U1497/Y (OAI21X2TS)                      0.13       3.55 f
  result_reg_25_/D (DFFRHQX4TS)            0.00       3.55 f
  data arrival time                                   3.55

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_25_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.79


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U339/Y (INVX8TS)                         0.07       0.83 f
  U376/Y (INVX12TS)                        0.08       0.91 r
  U412/Y (INVX8TS)                         0.06       0.97 f
  U1007/Y (OAI22X4TS)                      0.15       1.12 r
  U1514/S (ADDFHX2TS)                      0.47       1.59 r
  U1099/Y (XNOR2X4TS)                      0.25       1.84 r
  U1098/Y (XOR2X4TS)                       0.28       2.12 r
  U462/Y (CLKINVX6TS)                      0.15       2.28 f
  U622/Y (NAND2X8TS)                       0.09       2.37 r
  U1234/Y (NAND2X4TS)                      0.08       2.45 f
  U1397/Y (OAI21X4TS)                      0.16       2.61 r
  U980/Y (AOI21X4TS)                       0.13       2.74 f
  U977/Y (OAI21X4TS)                       0.17       2.91 r
  U1010/Y (CLKINVX6TS)                     0.14       3.05 f
  U526/Y (INVX4TS)                         0.10       3.15 r
  U1477/Y (AOI21X2TS)                      0.12       3.27 f
  U1476/Y (XOR2X4TS)                       0.15       3.42 r
  U1498/Y (OAI21X2TS)                      0.13       3.55 f
  result_reg_30_/D (DFFRHQX4TS)            0.00       3.55 f
  data arrival time                                   3.55

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_30_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.79


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U339/Y (INVX8TS)                         0.07       0.83 f
  U376/Y (INVX12TS)                        0.08       0.91 r
  U412/Y (INVX8TS)                         0.06       0.97 f
  U1007/Y (OAI22X4TS)                      0.15       1.12 r
  U1514/S (ADDFHX2TS)                      0.47       1.59 r
  U1099/Y (XNOR2X4TS)                      0.25       1.84 r
  U1098/Y (XOR2X4TS)                       0.28       2.12 r
  U462/Y (CLKINVX6TS)                      0.15       2.28 f
  U622/Y (NAND2X8TS)                       0.09       2.37 r
  U1234/Y (NAND2X4TS)                      0.08       2.45 f
  U1397/Y (OAI21X4TS)                      0.16       2.61 r
  U980/Y (AOI21X4TS)                       0.13       2.74 f
  U977/Y (OAI21X4TS)                       0.17       2.91 r
  U1010/Y (CLKINVX6TS)                     0.14       3.05 f
  U526/Y (INVX4TS)                         0.10       3.15 r
  U1481/Y (AOI21X2TS)                      0.12       3.27 f
  U1480/Y (XOR2X4TS)                       0.15       3.42 r
  U1496/Y (OAI21X2TS)                      0.13       3.55 f
  result_reg_28_/D (DFFRHQX4TS)            0.00       3.55 f
  data arrival time                                   3.55

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_28_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.79


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U339/Y (INVX8TS)                         0.07       0.83 f
  U376/Y (INVX12TS)                        0.08       0.91 r
  U412/Y (INVX8TS)                         0.06       0.97 f
  U1007/Y (OAI22X4TS)                      0.15       1.12 r
  U1514/S (ADDFHX2TS)                      0.47       1.59 r
  U1099/Y (XNOR2X4TS)                      0.25       1.84 r
  U1098/Y (XOR2X4TS)                       0.28       2.12 r
  U462/Y (CLKINVX6TS)                      0.15       2.28 f
  U622/Y (NAND2X8TS)                       0.09       2.37 r
  U1234/Y (NAND2X4TS)                      0.08       2.45 f
  U1397/Y (OAI21X4TS)                      0.16       2.61 r
  U980/Y (AOI21X4TS)                       0.13       2.74 f
  U977/Y (OAI21X4TS)                       0.17       2.91 r
  U1010/Y (CLKINVX6TS)                     0.14       3.05 f
  U527/Y (INVX4TS)                         0.10       3.15 r
  U1479/Y (AOI21X2TS)                      0.12       3.27 f
  U1478/Y (XOR2X4TS)                       0.15       3.42 r
  U1495/Y (OAI21X2TS)                      0.13       3.55 f
  result_reg_27_/D (DFFRHQX4TS)            0.00       3.55 f
  data arrival time                                   3.55

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_27_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.79


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U339/Y (INVX8TS)                         0.07       0.83 f
  U376/Y (INVX12TS)                        0.08       0.91 r
  U412/Y (INVX8TS)                         0.06       0.97 f
  U1007/Y (OAI22X4TS)                      0.15       1.12 r
  U1514/S (ADDFHX2TS)                      0.47       1.59 r
  U1099/Y (XNOR2X4TS)                      0.25       1.84 r
  U1098/Y (XOR2X4TS)                       0.28       2.12 r
  U462/Y (CLKINVX6TS)                      0.15       2.28 f
  U622/Y (NAND2X8TS)                       0.09       2.37 r
  U1234/Y (NAND2X4TS)                      0.08       2.45 f
  U1397/Y (OAI21X4TS)                      0.16       2.61 r
  U980/Y (AOI21X4TS)                       0.13       2.74 f
  U977/Y (OAI21X4TS)                       0.17       2.91 r
  U1010/Y (CLKINVX6TS)                     0.14       3.05 f
  U527/Y (INVX4TS)                         0.10       3.15 r
  U1461/Y (AOI21X2TS)                      0.12       3.27 f
  U1452/Y (XOR2X4TS)                       0.15       3.42 r
  U1460/Y (OAI21X2TS)                      0.13       3.55 f
  result_reg_26_/D (DFFRHQX4TS)            0.00       3.55 f
  data arrival time                                   3.55

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_26_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.79


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U339/Y (INVX8TS)                         0.07       0.83 f
  U376/Y (INVX12TS)                        0.08       0.91 r
  U412/Y (INVX8TS)                         0.06       0.97 f
  U1007/Y (OAI22X4TS)                      0.15       1.12 r
  U1514/S (ADDFHX2TS)                      0.47       1.59 r
  U1099/Y (XNOR2X4TS)                      0.25       1.84 r
  U1098/Y (XOR2X4TS)                       0.28       2.12 r
  U462/Y (CLKINVX6TS)                      0.15       2.28 f
  U622/Y (NAND2X8TS)                       0.09       2.37 r
  U1234/Y (NAND2X4TS)                      0.08       2.45 f
  U1397/Y (OAI21X4TS)                      0.16       2.61 r
  U980/Y (AOI21X4TS)                       0.13       2.74 f
  U977/Y (OAI21X4TS)                       0.17       2.91 r
  U1010/Y (CLKINVX6TS)                     0.14       3.05 f
  U528/Y (INVX4TS)                         0.10       3.15 r
  U1432/Y (AOI21X2TS)                      0.12       3.27 f
  U1417/Y (XOR2X4TS)                       0.15       3.42 r
  U1444/Y (OAI21X2TS)                      0.13       3.55 f
  result_reg_21_/D (DFFRHQX4TS)            0.00       3.55 f
  data arrival time                                   3.55

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_21_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.79


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U339/Y (INVX8TS)                         0.07       0.83 f
  U376/Y (INVX12TS)                        0.08       0.91 r
  U412/Y (INVX8TS)                         0.06       0.97 f
  U1007/Y (OAI22X4TS)                      0.15       1.12 r
  U1514/S (ADDFHX2TS)                      0.47       1.59 r
  U1099/Y (XNOR2X4TS)                      0.25       1.84 r
  U1098/Y (XOR2X4TS)                       0.28       2.12 r
  U462/Y (CLKINVX6TS)                      0.15       2.28 f
  U622/Y (NAND2X8TS)                       0.09       2.37 r
  U1234/Y (NAND2X4TS)                      0.08       2.45 f
  U1397/Y (OAI21X4TS)                      0.16       2.61 r
  U980/Y (AOI21X4TS)                       0.13       2.74 f
  U977/Y (OAI21X4TS)                       0.17       2.91 r
  U1010/Y (CLKINVX6TS)                     0.14       3.05 f
  U528/Y (INVX4TS)                         0.10       3.15 r
  U1378/Y (AOI21X2TS)                      0.12       3.27 f
  U1349/Y (XOR2X4TS)                       0.15       3.42 r
  U1488/Y (OAI21X2TS)                      0.13       3.55 f
  result_reg_19_/D (DFFRHQX4TS)            0.00       3.55 f
  data arrival time                                   3.55

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_19_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.79


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U339/Y (INVX8TS)                         0.07       0.83 f
  U376/Y (INVX12TS)                        0.08       0.91 r
  U412/Y (INVX8TS)                         0.06       0.97 f
  U1007/Y (OAI22X4TS)                      0.15       1.12 r
  U1514/S (ADDFHX2TS)                      0.47       1.59 r
  U1099/Y (XNOR2X4TS)                      0.25       1.84 r
  U1098/Y (XOR2X4TS)                       0.28       2.12 r
  U462/Y (CLKINVX6TS)                      0.15       2.28 f
  U622/Y (NAND2X8TS)                       0.09       2.37 r
  U1234/Y (NAND2X4TS)                      0.08       2.45 f
  U1397/Y (OAI21X4TS)                      0.16       2.61 r
  U980/Y (AOI21X4TS)                       0.13       2.74 f
  U977/Y (OAI21X4TS)                       0.17       2.91 r
  U1010/Y (CLKINVX6TS)                     0.14       3.05 f
  U527/Y (INVX4TS)                         0.10       3.15 r
  U1048/Y (AOI21X2TS)                      0.12       3.27 f
  U1062/Y (XOR2X4TS)                       0.15       3.42 r
  U1061/Y (OAI21X2TS)                      0.13       3.55 f
  result_reg_29_/D (DFFRHQX4TS)            0.00       3.55 f
  data arrival time                                   3.55

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_29_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.79


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U339/Y (INVX8TS)                         0.07       0.83 f
  U376/Y (INVX12TS)                        0.08       0.91 r
  U412/Y (INVX8TS)                         0.06       0.97 f
  U1007/Y (OAI22X4TS)                      0.15       1.12 r
  U1514/S (ADDFHX2TS)                      0.47       1.59 r
  U1099/Y (XNOR2X4TS)                      0.25       1.84 r
  U1098/Y (XOR2X4TS)                       0.28       2.12 r
  U462/Y (CLKINVX6TS)                      0.15       2.28 f
  U622/Y (NAND2X8TS)                       0.09       2.37 r
  U1234/Y (NAND2X4TS)                      0.08       2.45 f
  U1397/Y (OAI21X4TS)                      0.16       2.61 r
  U980/Y (AOI21X4TS)                       0.13       2.74 f
  U977/Y (OAI21X4TS)                       0.17       2.91 r
  U1043/Y (BUFX6TS)                        0.20       3.11 r
  U336/Y (NAND2X4TS)                       0.09       3.20 f
  U1026/Y (NAND2X4TS)                      0.07       3.28 r
  U1510/Y (XOR2X4TS)                       0.13       3.41 r
  U1509/Y (OAI21X2TS)                      0.14       3.55 f
  result_reg_22_/D (DFFRHQX4TS)            0.00       3.55 f
  data arrival time                                   3.55

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_22_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.79


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U339/Y (INVX8TS)                         0.07       0.83 f
  U376/Y (INVX12TS)                        0.08       0.91 r
  U412/Y (INVX8TS)                         0.06       0.97 f
  U1007/Y (OAI22X4TS)                      0.15       1.12 r
  U1514/S (ADDFHX2TS)                      0.47       1.59 r
  U1099/Y (XNOR2X4TS)                      0.25       1.84 r
  U1098/Y (XOR2X4TS)                       0.28       2.12 r
  U462/Y (CLKINVX6TS)                      0.15       2.28 f
  U622/Y (NAND2X8TS)                       0.09       2.37 r
  U1234/Y (NAND2X4TS)                      0.08       2.45 f
  U1397/Y (OAI21X4TS)                      0.16       2.61 r
  U980/Y (AOI21X4TS)                       0.13       2.74 f
  U977/Y (OAI21X4TS)                       0.17       2.91 r
  U1043/Y (BUFX6TS)                        0.20       3.11 r
  U1025/Y (XNOR2X2TS)                      0.19       3.30 f
  U1785/Y (OAI2BB1X2TS)                    0.22       3.53 f
  result_reg_18_/D (DFFRHQX4TS)            0.00       3.53 f
  data arrival time                                   3.53

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_18_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.53
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.77


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U445/Y (OAI2BB2X4TS)                     0.25       1.01 r
  U1068/Y (XOR2X4TS)                       0.19       1.20 r
  U103/Y (BUFX3TS)                         0.21       1.41 r
  U416/Y (XNOR2X4TS)                       0.22       1.63 r
  U415/Y (XOR2X4TS)                        0.27       1.90 r
  U1188/Y (INVX2TS)                        0.14       2.03 f
  U1187/Y (OAI21X2TS)                      0.17       2.20 r
  U544/Y (OAI2BB1X4TS)                     0.13       2.33 f
  U59/Y (CLKBUFX2TS)                       0.20       2.53 f
  U644/Y (NOR2X1TS)                        0.20       2.73 r
  U1781/Y (OAI21X1TS)                      0.19       2.92 f
  U1782/Y (AOI21X1TS)                      0.18       3.10 r
  U350/Y (XOR2X2TS)                        0.23       3.33 f
  U997/Y (OAI2BB1X4TS)                     0.20       3.53 f
  result_reg_17_/D (DFFRHQX4TS)            0.00       3.53 f
  data arrival time                                   3.53

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_17_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.53
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.77


  Startpoint: a[14] (input port clocked by clk)
  Endpoint: result_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[14] (in)                               0.03       0.08 r
  U1313/Y (BUFX4TS)                        0.17       0.25 r
  U953/Y (BUFX8TS)                         0.14       0.39 r
  U1163/Y (XOR2X4TS)                       0.15       0.54 r
  U920/Y (NAND2X8TS)                       0.18       0.71 f
  U407/Y (OAI22X4TS)                       0.26       0.98 r
  U967/Y (INVX4TS)                         0.15       1.13 f
  U1486/Y (XOR2X4TS)                       0.20       1.33 r
  U1106/Y (XOR2X4TS)                       0.20       1.52 r
  U320/Y (XNOR2X4TS)                       0.27       1.80 r
  U319/Y (XOR2X4TS)                        0.28       2.07 r
  U374/Y (XOR2X4TS)                        0.28       2.35 f
  U67/Y (NAND2X2TS)                        0.16       2.51 r
  U1472/Y (OAI21X4TS)                      0.13       2.64 f
  U345/Y (AOI21X4TS)                       0.20       2.83 r
  U1240/Y (INVX2TS)                        0.13       2.96 f
  U568/Y (AOI21X2TS)                       0.15       3.11 r
  U631/Y (OAI2BB1X2TS)                     0.13       3.24 f
  U1406/Y (XOR2X4TS)                       0.15       3.39 r
  U1492/Y (OAI21X2TS)                      0.14       3.52 f
  result_reg_23_/D (DFFRHQX4TS)            0.00       3.52 f
  data arrival time                                   3.52

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_23_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.76


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U339/Y (INVX8TS)                         0.07       0.83 f
  U376/Y (INVX12TS)                        0.08       0.91 r
  U412/Y (INVX8TS)                         0.06       0.97 f
  U1007/Y (OAI22X4TS)                      0.15       1.12 r
  U1514/S (ADDFHX2TS)                      0.47       1.59 r
  U1099/Y (XNOR2X4TS)                      0.25       1.84 r
  U1098/Y (XOR2X4TS)                       0.28       2.12 f
  U462/Y (CLKINVX6TS)                      0.09       2.22 r
  U622/Y (NAND2X8TS)                       0.07       2.29 f
  U1436/Y (AOI21X4TS)                      0.17       2.46 r
  U1397/Y (OAI21X4TS)                      0.11       2.57 f
  U980/Y (AOI21X4TS)                       0.18       2.75 r
  U1314/Y (INVX2TS)                        0.12       2.87 f
  U1776/Y (AOI21X1TS)                      0.17       3.04 r
  U1778/Y (XOR2X1TS)                       0.24       3.28 f
  U1779/Y (OAI2BB1X2TS)                    0.23       3.51 f
  result_reg_16_/D (DFFRHQX4TS)            0.00       3.51 f
  data arrival time                                   3.51

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_16_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.51
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.76


  Startpoint: a[14] (input port clocked by clk)
  Endpoint: result_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[14] (in)                               0.03       0.08 r
  U1313/Y (BUFX4TS)                        0.17       0.25 r
  U1281/Y (XOR2X4TS)                       0.22       0.47 r
  U369/Y (INVX8TS)                         0.14       0.62 f
  U920/Y (NAND2X8TS)                       0.12       0.74 r
  U316/Y (INVX8TS)                         0.10       0.84 f
  U349/Y (INVX8TS)                         0.08       0.91 r
  U226/Y (NOR2X6TS)                        0.07       0.98 f
  U377/Y (NOR2X4TS)                        0.15       1.14 r
  U1117/Y (NAND2BX4TS)                     0.12       1.26 f
  U842/Y (NAND2X4TS)                       0.09       1.35 r
  U493/Y (NAND2X4TS)                       0.08       1.43 f
  U1393/Y (XOR2X4TS)                       0.13       1.56 r
  U1064/Y (XOR2X4TS)                       0.23       1.79 r
  U924/Y (XOR2X4TS)                        0.21       2.00 r
  U1200/Y (XOR2X4TS)                       0.20       2.20 r
  U468/Y (CLKINVX3TS)                      0.14       2.34 f
  U278/Y (NAND2X4TS)                       0.11       2.45 r
  U77/Y (NAND2X6TS)                        0.10       2.55 f
  U1282/Y (OAI21X4TS)                      0.14       2.69 r
  U504/Y (CLKINVX6TS)                      0.11       2.80 f
  U506/Y (INVX4TS)                         0.07       2.87 r
  U629/Y (INVX2TS)                         0.06       2.93 f
  U54/Y (CLKINVX2TS)                       0.05       2.98 r
  U1792/Y (AOI21X1TS)                      0.10       3.08 f
  U567/Y (OAI21X1TS)                       0.11       3.19 r
  U1456/Y (AOI21X1TS)                      0.10       3.29 f
  U1382/Y (OAI2BB1X2TS)                    0.21       3.50 f
  result_reg_31_/D (DFFRHQX4TS)            0.00       3.50 f
  data arrival time                                   3.50

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_31_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.50
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.75


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U339/Y (INVX8TS)                         0.07       0.83 f
  U376/Y (INVX12TS)                        0.08       0.91 r
  U412/Y (INVX8TS)                         0.06       0.97 f
  U1007/Y (OAI22X4TS)                      0.15       1.12 r
  U1514/S (ADDFHX2TS)                      0.47       1.59 r
  U1099/Y (XNOR2X4TS)                      0.25       1.84 r
  U1098/Y (XOR2X4TS)                       0.28       2.12 f
  U462/Y (CLKINVX6TS)                      0.09       2.22 r
  U622/Y (NAND2X8TS)                       0.07       2.29 f
  U1436/Y (AOI21X4TS)                      0.17       2.46 r
  U1397/Y (OAI21X4TS)                      0.11       2.57 f
  U980/Y (AOI21X4TS)                       0.18       2.75 r
  U1314/Y (INVX2TS)                        0.12       2.87 f
  U1773/Y (AOI21X1TS)                      0.20       3.06 r
  U274/Y (XOR2X2TS)                        0.23       3.29 f
  U277/Y (OAI2BB1X4TS)                     0.20       3.49 f
  result_reg_15_/D (DFFRHQX4TS)            0.00       3.49 f
  data arrival time                                   3.49

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_15_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.49
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.73


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U339/Y (INVX8TS)                         0.07       0.83 f
  U376/Y (INVX12TS)                        0.08       0.91 r
  U412/Y (INVX8TS)                         0.06       0.97 f
  U1007/Y (OAI22X4TS)                      0.15       1.12 r
  U1514/S (ADDFHX2TS)                      0.47       1.59 r
  U1099/Y (XNOR2X4TS)                      0.25       1.84 r
  U1098/Y (XOR2X4TS)                       0.28       2.12 r
  U462/Y (CLKINVX6TS)                      0.15       2.28 f
  U622/Y (NAND2X8TS)                       0.09       2.37 r
  U1234/Y (NAND2X4TS)                      0.08       2.45 f
  U1397/Y (OAI21X4TS)                      0.16       2.61 r
  U1308/Y (CLKBUFX2TS)                     0.19       2.80 r
  U1644/Y (INVX2TS)                        0.06       2.87 f
  U1665/Y (OAI21X1TS)                      0.18       3.05 r
  U273/Y (XNOR2X2TS)                       0.24       3.29 f
  U276/Y (NAND2X2TS)                       0.10       3.39 r
  U275/Y (OAI2BB1X2TS)                     0.08       3.47 f
  result_reg_13_/D (DFFRHQX4TS)            0.00       3.47 f
  data arrival time                                   3.47

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_13_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.47
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.72


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: result_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[1] (in)                                0.05       0.10 r
  U681/Y (BUFX6TS)                         0.16       0.27 r
  U677/Y (INVX6TS)                         0.09       0.35 f
  U1226/Y (INVX4TS)                        0.10       0.46 r
  U1301/Y (AND2X4TS)                       0.21       0.67 r
  U1302/Y (INVX2TS)                        0.08       0.75 f
  U1443/Y (OAI22X1TS)                      0.24       0.99 r
  U1499/S (ADDHX1TS)                       0.37       1.36 f
  U1208/Y (NOR2X4TS)                       0.20       1.56 r
  U941/Y (OAI21X4TS)                       0.12       1.68 f
  U940/Y (AOI21X4TS)                       0.17       1.85 r
  U938/Y (OAI21X4TS)                       0.13       1.98 f
  U935/Y (AOI21X4TS)                       0.16       2.14 r
  U1133/Y (OAI21X4TS)                      0.13       2.27 f
  U1220/Y (INVX2TS)                        0.08       2.35 r
  U1221/Y (INVX2TS)                        0.06       2.41 f
  U1223/Y (AOI21X1TS)                      0.15       2.56 r
  U727/Y (INVX1TS)                         0.11       2.67 f
  U1544/Y (AOI21X1TS)                      0.17       2.84 r
  U1549/Y (XOR2X1TS)                       0.19       3.03 r
  U272/Y (OAI2BB1X4TS)                     0.26       3.29 r
  U725/Y (INVX2TS)                         0.05       3.34 f
  result_reg_11_/D (DFFSX1TS)              0.00       3.34 f
  data arrival time                                   3.34

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_11_/CK (DFFSX1TS)             0.00       2.00 r
  library setup time                      -0.32       1.68
  data required time                                  1.68
  -----------------------------------------------------------
  data required time                                  1.68
  data arrival time                                  -3.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.67


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U339/Y (INVX8TS)                         0.07       0.83 f
  U376/Y (INVX12TS)                        0.08       0.91 r
  U412/Y (INVX8TS)                         0.06       0.97 f
  U1007/Y (OAI22X4TS)                      0.15       1.12 r
  U1514/S (ADDFHX2TS)                      0.47       1.59 r
  U1099/Y (XNOR2X4TS)                      0.25       1.84 r
  U1098/Y (XOR2X4TS)                       0.28       2.12 f
  U462/Y (CLKINVX6TS)                      0.09       2.22 r
  U622/Y (NAND2X8TS)                       0.07       2.29 f
  U1436/Y (AOI21X4TS)                      0.17       2.46 r
  U1397/Y (OAI21X4TS)                      0.11       2.57 f
  U980/Y (AOI21X4TS)                       0.18       2.75 r
  U1314/Y (INVX2TS)                        0.12       2.87 f
  U1768/Y (XNOR2X1TS)                      0.22       3.08 f
  U1769/Y (NAND2X1TS)                      0.13       3.21 r
  U1770/Y (OAI2BB1X1TS)                    0.11       3.32 f
  result_reg_14_/D (DFFRHQX4TS)            0.00       3.32 f
  data arrival time                                   3.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_14_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.26       1.74
  data required time                                  1.74
  -----------------------------------------------------------
  data required time                                  1.74
  data arrival time                                  -3.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.58


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: result_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[1] (in)                                0.05       0.10 r
  U681/Y (BUFX6TS)                         0.16       0.27 r
  U677/Y (INVX6TS)                         0.09       0.35 f
  U1226/Y (INVX4TS)                        0.10       0.46 r
  U1301/Y (AND2X4TS)                       0.21       0.67 r
  U1302/Y (INVX2TS)                        0.08       0.75 f
  U1443/Y (OAI22X1TS)                      0.24       0.99 r
  U1499/S (ADDHX1TS)                       0.37       1.36 f
  U1208/Y (NOR2X4TS)                       0.20       1.56 r
  U941/Y (OAI21X4TS)                       0.12       1.68 f
  U940/Y (AOI21X4TS)                       0.17       1.85 r
  U938/Y (OAI21X4TS)                       0.13       1.98 f
  U625/Y (CLKBUFX2TS)                      0.20       2.18 f
  U640/Y (AO21X1TS)                        0.46       2.64 f
  U1631/Y (AOI21X1TS)                      0.20       2.84 r
  U732/Y (XOR2X1TS)                        0.24       3.08 f
  U730/Y (OAI2BB1X2TS)                     0.23       3.31 f
  result_reg_8_/D (DFFRHQX4TS)             0.00       3.31 f
  data arrival time                                   3.31

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_8_/CK (DFFRHQX4TS)            0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.31
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.55


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: result_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.03       0.08 r
  U1513/Y (BUFX4TS)                        0.17       0.25 r
  U1001/Y (BUFX8TS)                        0.13       0.38 r
  U1541/Y (XOR2X4TS)                       0.15       0.53 r
  U282/Y (NAND2X8TS)                       0.15       0.68 f
  U281/Y (INVX12TS)                        0.08       0.76 r
  U339/Y (INVX8TS)                         0.07       0.83 f
  U376/Y (INVX12TS)                        0.08       0.91 r
  U412/Y (INVX8TS)                         0.06       0.97 f
  U1007/Y (OAI22X4TS)                      0.15       1.12 r
  U1514/S (ADDFHX2TS)                      0.47       1.59 r
  U1099/Y (XNOR2X4TS)                      0.25       1.84 r
  U1098/Y (XOR2X4TS)                       0.28       2.12 r
  U462/Y (CLKINVX6TS)                      0.15       2.28 f
  U622/Y (NAND2X8TS)                       0.09       2.37 r
  U1234/Y (NAND2X4TS)                      0.08       2.45 f
  U1397/Y (OAI21X4TS)                      0.16       2.61 r
  U1308/Y (CLKBUFX2TS)                     0.19       2.80 r
  U1644/Y (INVX2TS)                        0.06       2.87 f
  U1646/Y (XOR2X1TS)                       0.20       3.07 f
  U726/Y (OAI2BB1X2TS)                     0.23       3.30 f
  result_reg_12_/D (DFFRHQX4TS)            0.00       3.30 f
  data arrival time                                   3.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_12_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.54


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: result_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[1] (in)                                0.05       0.10 r
  U681/Y (BUFX6TS)                         0.16       0.27 r
  U1468/Y (XNOR2X4TS)                      0.24       0.50 f
  U515/Y (INVX8TS)                         0.14       0.64 r
  U219/Y (NAND2X6TS)                       0.11       0.75 f
  U986/Y (CLKINVX12TS)                     0.09       0.84 r
  U155/Y (CLKINVX6TS)                      0.08       0.92 f
  U142/Y (BUFX2TS)                         0.22       1.14 f
  U1244/Y (OAI22X4TS)                      0.22       1.35 r
  U1209/Y (INVX2TS)                        0.11       1.46 f
  U1207/Y (NAND2BX4TS)                     0.18       1.64 f
  U941/Y (OAI21X4TS)                       0.10       1.75 r
  U940/Y (AOI21X4TS)                       0.13       1.88 f
  U938/Y (OAI21X4TS)                       0.15       2.03 r
  U935/Y (AOI21X4TS)                       0.12       2.15 f
  U1133/Y (OAI21X4TS)                      0.16       2.31 r
  U1220/Y (INVX2TS)                        0.10       2.41 f
  U1221/Y (INVX2TS)                        0.07       2.48 r
  U1223/Y (AOI21X1TS)                      0.10       2.58 f
  U727/Y (INVX1TS)                         0.12       2.70 r
  U1641/Y (XNOR2X1TS)                      0.23       2.93 f
  U1642/Y (NAND2X1TS)                      0.13       3.06 r
  U1643/Y (OAI2BB1X1TS)                    0.11       3.16 f
  result_reg_10_/D (DFFRHQX4TS)            0.00       3.16 f
  data arrival time                                   3.16

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_10_/CK (DFFRHQX4TS)           0.00       2.00 r
  library setup time                      -0.26       1.74
  data required time                                  1.74
  -----------------------------------------------------------
  data required time                                  1.74
  data arrival time                                  -3.16
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.42


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: result_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[1] (in)                                0.05       0.10 r
  U681/Y (BUFX6TS)                         0.16       0.27 r
  U677/Y (INVX6TS)                         0.09       0.35 f
  U1226/Y (INVX4TS)                        0.10       0.46 r
  U1301/Y (AND2X4TS)                       0.21       0.67 r
  U1302/Y (INVX2TS)                        0.08       0.75 f
  U1443/Y (OAI22X1TS)                      0.24       0.99 r
  U1499/S (ADDHX1TS)                       0.37       1.36 f
  U1208/Y (NOR2X4TS)                       0.20       1.56 r
  U941/Y (OAI21X4TS)                       0.12       1.68 f
  U940/Y (AOI21X4TS)                       0.17       1.85 r
  U938/Y (OAI21X4TS)                       0.13       1.98 f
  U625/Y (CLKBUFX2TS)                      0.20       2.18 f
  U640/Y (AO21X1TS)                        0.46       2.64 f
  U1683/Y (XNOR2X1TS)                      0.24       2.88 f
  U731/Y (OAI2BB1X2TS)                     0.23       3.11 f
  result_reg_7_/D (DFFRHQX4TS)             0.00       3.11 f
  data arrival time                                   3.11

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_7_/CK (DFFRHQX4TS)            0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.36


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: result_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[1] (in)                                0.05       0.10 r
  U681/Y (BUFX6TS)                         0.16       0.27 r
  U1468/Y (XNOR2X4TS)                      0.24       0.50 f
  U515/Y (INVX8TS)                         0.14       0.64 r
  U219/Y (NAND2X6TS)                       0.11       0.75 f
  U986/Y (CLKINVX12TS)                     0.09       0.84 r
  U155/Y (CLKINVX6TS)                      0.08       0.92 f
  U142/Y (BUFX2TS)                         0.22       1.14 f
  U1244/Y (OAI22X4TS)                      0.22       1.35 r
  U1209/Y (INVX2TS)                        0.11       1.46 f
  U1207/Y (NAND2BX4TS)                     0.18       1.64 f
  U941/Y (OAI21X4TS)                       0.10       1.75 r
  U940/Y (AOI21X4TS)                       0.13       1.88 f
  U938/Y (OAI21X4TS)                       0.15       2.03 r
  U935/Y (AOI21X4TS)                       0.12       2.15 f
  U1133/Y (OAI21X4TS)                      0.16       2.31 r
  U1220/Y (INVX2TS)                        0.10       2.41 f
  U1221/Y (INVX2TS)                        0.07       2.48 r
  U1759/Y (XNOR2X1TS)                      0.23       2.70 f
  U1760/Y (NAND2X1TS)                      0.13       2.83 r
  U1761/Y (OAI2BB1X1TS)                    0.11       2.93 f
  result_reg_9_/D (DFFRHQX4TS)             0.00       2.93 f
  data arrival time                                   2.93

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_9_/CK (DFFRHQX4TS)            0.00       2.00 r
  library setup time                      -0.26       1.74
  data required time                                  1.74
  -----------------------------------------------------------
  data required time                                  1.74
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.19


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: result_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[1] (in)                                0.05       0.10 r
  U681/Y (BUFX6TS)                         0.16       0.27 r
  U1468/Y (XNOR2X4TS)                      0.24       0.50 f
  U515/Y (INVX8TS)                         0.14       0.64 r
  U219/Y (NAND2X6TS)                       0.11       0.75 f
  U986/Y (CLKINVX12TS)                     0.09       0.84 r
  U900/Y (INVX8TS)                         0.06       0.89 f
  U1540/Y (OAI22X1TS)                      0.22       1.12 r
  U850/Y (XOR2X2TS)                        0.30       1.41 r
  U912/Y (XOR2X4TS)                        0.31       1.72 f
  U601/Y (NOR2XLTS)                        0.19       1.92 r
  U62/Y (CLKBUFX2TS)                       0.21       2.13 r
  U1751/Y (INVX2TS)                        0.05       2.18 f
  U1752/Y (NAND2X1TS)                      0.08       2.27 r
  U1753/Y (XOR2X1TS)                       0.17       2.43 r
  U1754/Y (NAND2X1TS)                      0.15       2.58 f
  U1755/Y (OAI2BB1X1TS)                    0.10       2.68 r
  result_reg_5_/D (DFFRXLTS)               0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_5_/CK (DFFRXLTS)              0.00       2.00 r
  library setup time                      -0.44       1.56
  data required time                                  1.56
  -----------------------------------------------------------
  data required time                                  1.56
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.12


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: result_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[1] (in)                                0.05       0.10 r
  U681/Y (BUFX6TS)                         0.16       0.27 r
  U1468/Y (XNOR2X4TS)                      0.24       0.50 f
  U515/Y (INVX8TS)                         0.14       0.64 r
  U219/Y (NAND2X6TS)                       0.11       0.75 f
  U986/Y (CLKINVX12TS)                     0.09       0.84 r
  U155/Y (CLKINVX6TS)                      0.08       0.92 f
  U142/Y (BUFX2TS)                         0.22       1.14 f
  U1244/Y (OAI22X4TS)                      0.22       1.35 r
  U1209/Y (INVX2TS)                        0.11       1.46 f
  U1207/Y (NAND2BX4TS)                     0.18       1.64 f
  U941/Y (OAI21X4TS)                       0.10       1.75 r
  U940/Y (AOI21X4TS)                       0.13       1.88 f
  U938/Y (OAI21X4TS)                       0.15       2.03 r
  U625/Y (CLKBUFX2TS)                      0.19       2.22 r
  U1679/Y (XNOR2X1TS)                      0.22       2.44 f
  U1680/Y (NAND2BX1TS)                     0.13       2.58 r
  U1681/Y (OAI2BB1X1TS)                    0.10       2.68 f
  result_reg_6_/D (DFFRHQX2TS)             0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_6_/CK (DFFRHQX2TS)            0.00       2.00 r
  library setup time                      -0.27       1.73
  data required time                                  1.73
  -----------------------------------------------------------
  data required time                                  1.73
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.95


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: result_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[1] (in)                                0.05       0.10 r
  U681/Y (BUFX6TS)                         0.16       0.27 r
  U1468/Y (XNOR2X4TS)                      0.24       0.50 f
  U515/Y (INVX8TS)                         0.14       0.64 r
  U219/Y (NAND2X6TS)                       0.11       0.75 f
  U986/Y (CLKINVX12TS)                     0.09       0.84 r
  U155/Y (CLKINVX6TS)                      0.08       0.92 f
  U142/Y (BUFX2TS)                         0.22       1.14 f
  U1244/Y (OAI22X4TS)                      0.22       1.35 r
  U1209/Y (INVX2TS)                        0.11       1.46 f
  U1207/Y (NAND2BX4TS)                     0.18       1.64 f
  U941/Y (OAI21X4TS)                       0.10       1.75 r
  U1625/Y (XNOR2X1TS)                      0.25       2.00 r
  U737/Y (OAI2BB1X2TS)                     0.25       2.25 r
  result_reg_4_/D (DFFRXLTS)               0.00       2.25 r
  data arrival time                                   2.25

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_4_/CK (DFFRXLTS)              0.00       2.00 r
  library setup time                      -0.43       1.57
  data required time                                  1.57
  -----------------------------------------------------------
  data required time                                  1.57
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.68


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: result_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[1] (in)                                0.05       0.10 r
  U681/Y (BUFX6TS)                         0.16       0.27 r
  U677/Y (INVX6TS)                         0.09       0.35 f
  U1226/Y (INVX4TS)                        0.10       0.46 r
  U1301/Y (AND2X4TS)                       0.21       0.67 r
  U1302/Y (INVX2TS)                        0.08       0.75 f
  U1443/Y (OAI22X1TS)                      0.24       0.99 r
  U1499/S (ADDHX1TS)                       0.37       1.36 f
  U1208/Y (NOR2X4TS)                       0.20       1.56 r
  U1620/Y (CLKINVX1TS)                     0.11       1.67 f
  U832/Y (NAND2X1TS)                       0.10       1.77 r
  U1621/Y (XOR2X1TS)                       0.17       1.94 r
  U1622/Y (NAND2BX1TS)                     0.16       2.10 f
  U1623/Y (OAI2BB1X1TS)                    0.10       2.20 r
  result_reg_3_/D (DFFRXLTS)               0.00       2.20 r
  data arrival time                                   2.20

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_3_/CK (DFFRXLTS)              0.00       2.00 r
  library setup time                      -0.44       1.56
  data required time                                  1.56
  -----------------------------------------------------------
  data required time                                  1.56
  data arrival time                                  -2.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.64


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: result_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[1] (in)                                0.05       0.10 r
  U681/Y (BUFX6TS)                         0.16       0.27 r
  U677/Y (INVX6TS)                         0.09       0.35 f
  U513/Y (INVX8TS)                         0.09       0.44 r
  U511/Y (INVX8TS)                         0.07       0.51 f
  U512/Y (INVX8TS)                         0.06       0.57 r
  U1529/Y (XNOR2X1TS)                      0.23       0.80 f
  U1530/Y (OAI22X1TS)                      0.27       1.07 r
  U1536/Y (NAND2X1TS)                      0.21       1.28 f
  U1668/Y (NAND2X1TS)                      0.14       1.42 r
  U1669/Y (XNOR2X1TS)                      0.22       1.63 f
  U748/Y (OAI2BB1X2TS)                     0.23       1.87 f
  result_reg_2_/D (DFFRHQX4TS)             0.00       1.87 f
  data arrival time                                   1.87

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_2_/CK (DFFRHQX4TS)            0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: result_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[1] (in)                                0.05       0.10 r
  U681/Y (BUFX6TS)                         0.16       0.27 r
  U677/Y (INVX6TS)                         0.09       0.35 f
  U513/Y (INVX8TS)                         0.09       0.44 r
  U511/Y (INVX8TS)                         0.07       0.51 f
  U512/Y (INVX8TS)                         0.06       0.57 r
  U1529/Y (XNOR2X1TS)                      0.18       0.75 r
  U1532/Y (OAI22X1TS)                      0.26       1.01 f
  U860/Y (OR2X2TS)                         0.30       1.31 f
  U841/Y (AND2X2TS)                        0.22       1.52 f
  U1603/Y (NAND2X1TS)                      0.09       1.61 r
  U1604/Y (OAI2BB1X1TS)                    0.11       1.72 f
  U822/Y (INVX1TS)                         0.09       1.81 r
  result_reg_1_/D (DFFSX1TS)               0.00       1.81 r
  data arrival time                                   1.81

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_1_/CK (DFFSX1TS)              0.00       2.00 r
  library setup time                      -0.29       1.71
  data required time                                  1.71
  -----------------------------------------------------------
  data required time                                  1.71
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.10


  Startpoint: op_sel[1] (input port clocked by clk)
  Endpoint: result_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[1] (in)                           0.03       0.08 f
  U1383/Y (INVX2TS)                        0.11       0.18 r
  U889/Y (INVX3TS)                         0.09       0.27 f
  U799/Y (INVX3TS)                         0.08       0.35 r
  U883/Y (INVX3TS)                         0.07       0.42 f
  U1555/Y (NOR2X1TS)                       0.17       0.59 r
  U877/Y (INVX1TS)                         0.12       0.71 f
  U1606/Y (NAND2X1TS)                      0.09       0.80 r
  U1607/Y (XNOR2X1TS)                      0.16       0.96 r
  U1608/Y (NAND2BX1TS)                     0.18       1.14 f
  U1609/Y (OAI2BB1X1TS)                    0.12       1.26 r
  U833/Y (INVX1TS)                         0.07       1.33 f
  result_reg_0_/D (DFFSXLTS)               0.00       1.33 f
  data arrival time                                   1.33

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_0_/CK (DFFSXLTS)              0.00       2.00 r
  library setup time                      -0.33       1.67
  data required time                                  1.67
  -----------------------------------------------------------
  data required time                                  1.67
  data arrival time                                  -1.33
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: result_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_0_/CK (DFFSXLTS)              0.00       0.00 r
  result_reg_0_/QN (DFFSXLTS)              0.97       0.97 r
  result[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: result_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_11_/CK (DFFSX1TS)             0.00       0.00 r
  result_reg_11_/QN (DFFSX1TS)             0.95       0.95 r
  result[11] (out)                         0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         1.00


  Startpoint: result_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_1_/CK (DFFSX1TS)              0.00       0.00 r
  result_reg_1_/QN (DFFSX1TS)              0.95       0.95 r
  result[1] (out)                          0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         1.00


  Startpoint: result_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_5_/CK (DFFRXLTS)              0.00       0.00 r
  result_reg_5_/Q (DFFRXLTS)               0.80       0.80 f
  result[5] (out)                          0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: result_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_4_/CK (DFFRXLTS)              0.00       0.00 r
  result_reg_4_/Q (DFFRXLTS)               0.80       0.80 f
  result[4] (out)                          0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: result_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_3_/CK (DFFRXLTS)              0.00       0.00 r
  result_reg_3_/Q (DFFRXLTS)               0.80       0.80 f
  result[3] (out)                          0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: result_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_6_/CK (DFFRHQX2TS)            0.00       0.00 r
  result_reg_6_/Q (DFFRHQX2TS)             0.32       0.32 r
  result[6] (out)                          0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: result_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[31] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_31_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_31_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[31] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_30_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_30_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[30] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[29] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_29_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_29_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[29] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[28] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_28_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_28_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[28] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[27] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_27_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_27_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[27] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[26] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_26_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_26_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[26] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[25] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_25_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_25_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[25] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[24] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_24_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_24_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[24] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[23] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_23_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_23_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[23] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[22] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_22_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_22_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[22] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[21] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_21_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_21_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[21] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[20] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_20_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_20_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[20] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[19] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_19_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_19_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[19] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[18] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_18_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_18_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[18] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_17_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_17_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[17] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_16_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_16_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[16] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_15_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_15_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[15] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_14_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_14_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[14] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_13_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_13_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[13] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_12_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_12_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[12] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_10_/CK (DFFRHQX4TS)           0.00       0.00 r
  result_reg_10_/Q (DFFRHQX4TS)            0.30       0.30 f
  result[10] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_9_/CK (DFFRHQX4TS)            0.00       0.00 r
  result_reg_9_/Q (DFFRHQX4TS)             0.30       0.30 f
  result[9] (out)                          0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_8_/CK (DFFRHQX4TS)            0.00       0.00 r
  result_reg_8_/Q (DFFRHQX4TS)             0.30       0.30 f
  result[8] (out)                          0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_7_/CK (DFFRHQX4TS)            0.00       0.00 r
  result_reg_7_/Q (DFFRHQX4TS)             0.30       0.30 f
  result[7] (out)                          0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: result_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_2_/CK (DFFRHQX4TS)            0.00       0.00 r
  result_reg_2_/Q (DFFRHQX4TS)             0.30       0.30 f
  result[2] (out)                          0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         1.65


1
