// Seed: 1320403903
module module_0 (
    id_1
);
  inout logic [7:0] id_1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_15 = 32'd94,
    parameter id_20 = 32'd30
) (
    id_1[-1'b0 : id_15],
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  module_0 modCall_1 (id_1);
  output wire id_16;
  inout wire _id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  wire id_19, _id_20;
  wire id_21;
  assign id_4[1 : id_20] = -1'd0;
endmodule
