# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.1 win64 Jan 23 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do My_ClockDivider_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is robin@CRLT7557.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is robin@CRLT7557.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.1 Lib Mapping Utility 2023.01 Jan 23 2023
# vmap work rtl_work 
# Copying C:/intelFPGA_pro/23.2/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/CustomIP/My_ClockDivider {C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/CustomIP/My_ClockDivider/My_ClockDivider.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:05:21 on Dec 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/CustomIP/My_ClockDivider" C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Term_Project/CustomIP/My_ClockDivider/My_ClockDivider.v 
# -- Compiling module My_ClockDivider
# 
# Top level modules:
# 	My_ClockDivider
# End time: 10:05:21 on Dec 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do testbench.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:05:57 on Dec 07,2023
# vlog -reportprogress 300 ../../My_ClockDivider.v 
# -- Compiling module My_ClockDivider
# 
# Top level modules:
# 	My_ClockDivider
# End time: 10:05:57 on Dec 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:05:57 on Dec 07,2023
# vlog -reportprogress 300 testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:05:57 on Dec 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench -Lf 220model -Lf altera_mf_ver -Lf verilog -L work -voptargs=""+acc"" 
# Start time: 10:05:57 on Dec 07,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading work.My_ClockDivider(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: robin  Hostname: CRLT7557  ProcessID: 26312
#           Attempting to use alternate WLF file "./wlft1b6t17".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1b6t17
do testbench.tcl
# End time: 10:09:32 on Dec 07,2023, Elapsed time: 0:03:35
# Errors: 0, Warnings: 3
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:09:32 on Dec 07,2023
# vlog -reportprogress 300 ../../My_ClockDivider.v 
# -- Compiling module My_ClockDivider
# 
# Top level modules:
# 	My_ClockDivider
# End time: 10:09:32 on Dec 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:09:32 on Dec 07,2023
# vlog -reportprogress 300 testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:09:32 on Dec 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench -Lf 220model -Lf altera_mf_ver -Lf verilog -L work -voptargs=""+acc"" 
# Start time: 10:09:32 on Dec 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading work.My_ClockDivider(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: robin  Hostname: CRLT7557  ProcessID: 26312
#           Attempting to use alternate WLF file "./wlft6jbtnw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6jbtnw
# Causality operation skipped due to absence of debug database file
do testbench.tcl
# End time: 10:18:03 on Dec 07,2023, Elapsed time: 0:08:31
# Errors: 0, Warnings: 3
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:18:03 on Dec 07,2023
# vlog -reportprogress 300 ../../My_ClockDivider.v 
# -- Compiling module My_ClockDivider
# 
# Top level modules:
# 	My_ClockDivider
# End time: 10:18:04 on Dec 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:18:04 on Dec 07,2023
# vlog -reportprogress 300 testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:18:04 on Dec 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench -Lf 220model -Lf altera_mf_ver -Lf verilog -L work -voptargs=""+acc"" 
# Start time: 10:18:04 on Dec 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading work.My_ClockDivider(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: robin  Hostname: CRLT7557  ProcessID: 26312
#           Attempting to use alternate WLF file "./wlft2fhfz9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2fhfz9
do testbench.tcl
# End time: 10:20:43 on Dec 07,2023, Elapsed time: 0:02:39
# Errors: 0, Warnings: 3
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:20:43 on Dec 07,2023
# vlog -reportprogress 300 ../../My_ClockDivider.v 
# -- Compiling module My_ClockDivider
# 
# Top level modules:
# 	My_ClockDivider
# End time: 10:20:43 on Dec 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:20:43 on Dec 07,2023
# vlog -reportprogress 300 testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:20:43 on Dec 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench -Lf 220model -Lf altera_mf_ver -Lf verilog -L work -voptargs=""+acc"" 
# Start time: 10:20:43 on Dec 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading work.My_ClockDivider(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: robin  Hostname: CRLT7557  ProcessID: 26312
#           Attempting to use alternate WLF file "./wlft0nn514".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0nn514
# End time: 10:22:59 on Dec 07,2023, Elapsed time: 0:02:16
# Errors: 0, Warnings: 3
