# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../sim_single_cycle_CPU.srcs/sources_1/imports/new/ALU32.v" \
"../../../../sim_single_cycle_CPU.srcs/sources_1/imports/new/Control_Unit.v" \
"../../../../sim_single_cycle_CPU.srcs/sources_1/imports/new/Data_Mem.v" \
"../../../../sim_single_cycle_CPU.srcs/sources_1/imports/new/Ins_Mem.v" \
"../../../../sim_single_cycle_CPU.srcs/sources_1/imports/new/Jump_Address.v" \
"../../../../sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX32_ALUSrcA.v" \
"../../../../sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX32_ALUSrcB.v" \
"../../../../sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX32_DBDataSrc.v" \
"../../../../sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX4to1_PCSrc.v" \
"../../../../sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX5.v" \
"../../../../sim_single_cycle_CPU.srcs/sources_1/imports/new/PC.v" \
"../../../../sim_single_cycle_CPU.srcs/sources_1/imports/new/PC4_add_imm.v" \
"../../../../sim_single_cycle_CPU.srcs/sources_1/imports/new/PC_add_4.v" \
"../../../../sim_single_cycle_CPU.srcs/sources_1/imports/new/RegFile.v" \
"../../../../sim_single_cycle_CPU.srcs/sources_1/imports/new/sign_zero_extend.v" \
"../../../../sim_single_cycle_CPU.srcs/sources_1/imports/new/single_cycle_CPU.v" \
"../../../../sim_single_cycle_CPU.srcs/sim_1/new/sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
