#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0067BA30 .scope module, "principal_101" "principal_101" 2 41;
 .timescale 0 0;
v005ADB70_0 .var "ADD", 0 0;
v005ADBC8_0 .var "IN", 3 0;
RS_005B43F4 .resolv tri, L_005E1898, L_005E1948, L_005E19F8, L_005E1AA8;
v005ADC20_0 .net8 "OUT", 3 0, RS_005B43F4; 4 drivers
v005ADC78_0 .var "RW", 0 0;
v005ADCD0_0 .var "clear", 0 0;
v005E1000_0 .net "clk", 0 0, v005ADB18_0; 1 drivers
S_0067B700 .scope module, "clk1" "clock" 2 47, 3 4, S_0067BA30;
 .timescale 0 0;
v005ADB18_0 .var "clk", 0 0;
S_0067B9A8 .scope module, "ram1" "ram1x4" 2 48, 2 8, S_0067BA30;
 .timescale 0 0;
L_005B2820 .functor NOT 1, L_005E1058, C4<0>, C4<0>, C4<0>;
L_005B2938 .functor NOT 1, L_005E10B0, C4<0>, C4<0>, C4<0>;
L_005B29E0 .functor NOT 1, L_005E1108, C4<0>, C4<0>, C4<0>;
L_005B2900 .functor NOT 1, L_005E1160, C4<0>, C4<0>, C4<0>;
L_005B2AF8 .functor AND 1, v005ADB18_0, v005ADC78_0, v005ADB70_0, C4<1>;
L_005B2CB8 .functor AND 1, L_005E18F0, v005ADB70_0, C4<1>, C4<1>;
L_005E2038 .functor AND 1, L_005E19A0, v005ADB70_0, C4<1>, C4<1>;
L_005B2C80 .functor AND 1, L_005E1A50, v005ADB70_0, C4<1>, C4<1>;
L_005E2118 .functor AND 1, L_005E1B00, v005ADB70_0, C4<1>, C4<1>;
v005A4588_0 .net *"_s1", 0 0, L_005E1058; 1 drivers
v005A45E0_0 .net *"_s3", 0 0, L_005E10B0; 1 drivers
v005A4638_0 .net *"_s43", 0 0, L_005E1630; 1 drivers
v005A4690_0 .net *"_s47", 0 0, L_005E16E0; 1 drivers
v005A46E8_0 .net *"_s5", 0 0, L_005E1108; 1 drivers
v005A4740_0 .net *"_s51", 0 0, L_005E1790; 1 drivers
v005A4798_0 .net *"_s55", 0 0, L_005E1840; 1 drivers
v005A47F0_0 .net *"_s56", 0 0, L_005B2CB8; 1 drivers
v005A4848_0 .net *"_s59", 0 0, L_005E18F0; 1 drivers
v005A48A0_0 .net *"_s60", 0 0, L_005E2038; 1 drivers
v005A48F8_0 .net *"_s63", 0 0, L_005E19A0; 1 drivers
v005A4950_0 .net *"_s64", 0 0, L_005B2C80; 1 drivers
v005A49A8_0 .net *"_s67", 0 0, L_005E1A50; 1 drivers
v005AD540_0 .net *"_s68", 0 0, L_005E2118; 1 drivers
v005AD598_0 .net *"_s7", 0 0, L_005E1160; 1 drivers
v005AD5F0_0 .net *"_s71", 0 0, L_005E1B00; 1 drivers
v005AD648_0 .net "address", 0 0, v005ADB70_0; 1 drivers
RS_005B437C .resolv tri, L_005E15D8, L_005E1688, L_005E1738, L_005E17E8;
v005AD6A0_0 .net8 "aux", 3 0, RS_005B437C; 4 drivers
v005AD6F8_0 .net "clear", 0 0, v005ADCD0_0; 1 drivers
v005AD750_0 .alias "clk", 0 0, v005E1000_0;
v005AD7A8_0 .net "not0", 0 0, L_005B2820; 1 drivers
v005AD800_0 .net "not1", 0 0, L_005B2938; 1 drivers
v005AD858_0 .net "not2", 0 0, L_005B29E0; 1 drivers
v005AD8B0_0 .net "not3", 0 0, L_005B2900; 1 drivers
RS_005B43AC .resolv tri, L_005E11B8, L_005E12C0, L_005E13C8, L_005E14D0;
v005AD908_0 .net8 "q", 3 0, RS_005B43AC; 4 drivers
RS_005B43C4 .resolv tri, L_005E1210, L_005E1318, L_005E1420, L_005E1528;
v005AD960_0 .net8 "qnot", 3 0, RS_005B43C4; 4 drivers
v005AD9B8_0 .net "readWrite", 0 0, v005ADC78_0; 1 drivers
v005ADA10_0 .alias "s", 3 0, v005ADC20_0;
v005ADA68_0 .net "w", 0 0, L_005B2AF8; 1 drivers
v005ADAC0_0 .net "x", 3 0, v005ADBC8_0; 1 drivers
L_005E1058 .part v005ADBC8_0, 0, 1;
L_005E10B0 .part v005ADBC8_0, 1, 1;
L_005E1108 .part v005ADBC8_0, 2, 1;
L_005E1160 .part v005ADBC8_0, 3, 1;
L_005E11B8 .part/pv v005A44D8_0, 0, 1, 4;
L_005E1210 .part/pv v005A4530_0, 0, 1, 4;
L_005E1268 .part v005ADBC8_0, 3, 1;
L_005E12C0 .part/pv v005A4270_0, 1, 1, 4;
L_005E1318 .part/pv v005A42C8_0, 1, 1, 4;
L_005E1370 .part v005ADBC8_0, 2, 1;
L_005E13C8 .part/pv v005A4008_0, 2, 1, 4;
L_005E1420 .part/pv v005A4060_0, 2, 1, 4;
L_005E1478 .part v005ADBC8_0, 1, 1;
L_005E14D0 .part/pv v005A3DA0_0, 3, 1, 4;
L_005E1528 .part/pv v005A3DF8_0, 3, 1, 4;
L_005E1580 .part v005ADBC8_0, 0, 1;
L_005E15D8 .part/pv L_005E1630, 0, 1, 4;
L_005E1630 .part RS_005B43AC, 3, 1;
L_005E1688 .part/pv L_005E16E0, 1, 1, 4;
L_005E16E0 .part RS_005B43AC, 2, 1;
L_005E1738 .part/pv L_005E1790, 2, 1, 4;
L_005E1790 .part RS_005B43AC, 1, 1;
L_005E17E8 .part/pv L_005E1840, 3, 1, 4;
L_005E1840 .part RS_005B43AC, 0, 1;
L_005E1898 .part/pv L_005B2CB8, 0, 1, 4;
L_005E18F0 .part RS_005B437C, 0, 1;
L_005E1948 .part/pv L_005E2038, 1, 1, 4;
L_005E19A0 .part RS_005B437C, 1, 1;
L_005E19F8 .part/pv L_005B2C80, 2, 1, 4;
L_005E1A50 .part RS_005B437C, 2, 1;
L_005E1AA8 .part/pv L_005E2118, 3, 1, 4;
L_005E1B00 .part RS_005B437C, 3, 1;
S_0067B788 .scope module, "flip1" "jkff" 2 22, 4 6, S_0067B9A8;
 .timescale 0 0;
v005A4320_0 .alias "clear", 0 0, v005AD6F8_0;
v005A4378_0 .alias "clk", 0 0, v005ADA68_0;
v005A43D0_0 .net "j", 0 0, L_005E1268; 1 drivers
v005A4428_0 .alias "k", 0 0, v005AD8B0_0;
v005A4480_0 .net "preset", 0 0, C4<0>; 1 drivers
v005A44D8_0 .var "q", 0 0;
v005A4530_0 .var "qnot", 0 0;
E_005A8EE0 .event posedge, v005A3BE8_0, v005A4480_0, v005A3C40_0;
S_0067B810 .scope module, "flip2" "jkff" 2 23, 4 6, S_0067B9A8;
 .timescale 0 0;
v005A40B8_0 .alias "clear", 0 0, v005AD6F8_0;
v005A4110_0 .alias "clk", 0 0, v005ADA68_0;
v005A4168_0 .net "j", 0 0, L_005E1370; 1 drivers
v005A41C0_0 .alias "k", 0 0, v005AD858_0;
v005A4218_0 .net "preset", 0 0, C4<0>; 1 drivers
v005A4270_0 .var "q", 0 0;
v005A42C8_0 .var "qnot", 0 0;
E_005A8F40 .event posedge, v005A3BE8_0, v005A4218_0, v005A3C40_0;
S_0067B898 .scope module, "flip3" "jkff" 2 24, 4 6, S_0067B9A8;
 .timescale 0 0;
v005A3E50_0 .alias "clear", 0 0, v005AD6F8_0;
v005A3EA8_0 .alias "clk", 0 0, v005ADA68_0;
v005A3F00_0 .net "j", 0 0, L_005E1478; 1 drivers
v005A3F58_0 .alias "k", 0 0, v005AD800_0;
v005A3FB0_0 .net "preset", 0 0, C4<0>; 1 drivers
v005A4008_0 .var "q", 0 0;
v005A4060_0 .var "qnot", 0 0;
E_005A8EC0 .event posedge, v005A3BE8_0, v005A3FB0_0, v005A3C40_0;
S_0067B920 .scope module, "flip4" "jkff" 2 25, 4 6, S_0067B9A8;
 .timescale 0 0;
v005A3BE8_0 .alias "clear", 0 0, v005AD6F8_0;
v005A3C40_0 .alias "clk", 0 0, v005ADA68_0;
v005A3C98_0 .net "j", 0 0, L_005E1580; 1 drivers
v005A3CF0_0 .alias "k", 0 0, v005AD7A8_0;
v005A3D48_0 .net "preset", 0 0, C4<0>; 1 drivers
v005A3DA0_0 .var "q", 0 0;
v005A3DF8_0 .var "qnot", 0 0;
E_005B3698 .event posedge, v005A3BE8_0, v005A3D48_0, v005A3C40_0;
    .scope S_0067B700;
T_0 ;
    %set/v v005ADB18_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0067B700;
T_1 ;
    %delay 5, 0;
    %load/v 8, v005ADB18_0, 1;
    %inv 8, 1;
    %set/v v005ADB18_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0067B788;
T_2 ;
    %wait E_005A8EE0;
    %load/v 8, v005A4320_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v005A44D8_0, 0, 1;
    %set/v v005A4530_0, 1, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005A4480_0, 1;
    %jmp/0xz  T_2.2, 8;
    %set/v v005A44D8_0, 1, 1;
    %set/v v005A4530_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005A43D0_0, 1;
    %load/v 9, v005A4428_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A44D8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4530_0, 0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v005A43D0_0, 1;
    %inv 8, 1;
    %load/v 9, v005A4428_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A44D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4530_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v005A43D0_0, 1;
    %load/v 9, v005A4428_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.8, 8;
    %load/v 8, v005A44D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A44D8_0, 0, 8;
    %load/v 8, v005A4530_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4530_0, 0, 8;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0067B810;
T_3 ;
    %wait E_005A8F40;
    %load/v 8, v005A40B8_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v005A4270_0, 0, 1;
    %set/v v005A42C8_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005A4218_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v005A4270_0, 1, 1;
    %set/v v005A42C8_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005A4168_0, 1;
    %load/v 9, v005A41C0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4270_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A42C8_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v005A4168_0, 1;
    %inv 8, 1;
    %load/v 9, v005A41C0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4270_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A42C8_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v005A4168_0, 1;
    %load/v 9, v005A41C0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v005A4270_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4270_0, 0, 8;
    %load/v 8, v005A42C8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A42C8_0, 0, 8;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0067B898;
T_4 ;
    %wait E_005A8EC0;
    %load/v 8, v005A3E50_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v005A4008_0, 0, 1;
    %set/v v005A4060_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005A3FB0_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v005A4008_0, 1, 1;
    %set/v v005A4060_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005A3F00_0, 1;
    %load/v 9, v005A3F58_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4008_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4060_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v005A3F00_0, 1;
    %inv 8, 1;
    %load/v 9, v005A3F58_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4008_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4060_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v005A3F00_0, 1;
    %load/v 9, v005A3F58_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v005A4008_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4008_0, 0, 8;
    %load/v 8, v005A4060_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4060_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0067B920;
T_5 ;
    %wait E_005B3698;
    %load/v 8, v005A3BE8_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v005A3DA0_0, 0, 1;
    %set/v v005A3DF8_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005A3D48_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v005A3DA0_0, 1, 1;
    %set/v v005A3DF8_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005A3C98_0, 1;
    %load/v 9, v005A3CF0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A3DA0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A3DF8_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v005A3C98_0, 1;
    %inv 8, 1;
    %load/v 9, v005A3CF0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A3DA0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A3DF8_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v005A3C98_0, 1;
    %load/v 9, v005A3CF0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v005A3DA0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A3DA0_0, 0, 8;
    %load/v 8, v005A3DF8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A3DF8_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0067BA30;
T_6 ;
    %set/v v005ADCD0_0, 0, 1;
    %set/v v005ADB70_0, 0, 1;
    %set/v v005ADC78_0, 0, 1;
    %movi 8, 13, 4;
    %set/v v005ADBC8_0, 8, 4;
    %vpi_call 2 55 "$display", "Exercicio01- RAM 1x4  - Roger Rubens Machado - 430533";
    %vpi_call 2 56 "$display", "clk \011RW \011ADD \011IN   - OUT";
    %vpi_call 2 57 "$monitor", "%b \011%b \011%b \011%4b - %4b", v005E1000_0, v005ADC78_0, v005ADB70_0, v005ADBC8_0, v005ADC20_0;
    %delay 1, 0;
    %set/v v005ADCD0_0, 1, 1;
    %delay 1, 0;
    %set/v v005ADCD0_0, 0, 1;
    %delay 1, 0;
    %set/v v005ADC78_0, 1, 1;
    %set/v v005ADB70_0, 1, 1;
    %delay 3, 0;
    %set/v v005ADB70_0, 0, 1;
    %set/v v005ADC78_0, 0, 1;
    %delay 1, 0;
    %set/v v005ADC78_0, 1, 1;
    %delay 3, 0;
    %set/v v005ADC78_0, 0, 1;
    %movi 8, 10, 4;
    %set/v v005ADBC8_0, 8, 4;
    %delay 3, 0;
    %set/v v005ADC78_0, 1, 1;
    %set/v v005ADB70_0, 1, 1;
    %delay 1, 0;
    %set/v v005ADCD0_0, 1, 1;
    %set/v v005ADBC8_0, 1, 4;
    %set/v v005ADC78_0, 0, 1;
    %set/v v005ADB70_0, 0, 1;
    %delay 1, 0;
    %set/v v005ADCD0_0, 0, 1;
    %delay 20, 0;
    %set/v v005ADC78_0, 1, 1;
    %delay 10, 0;
    %set/v v005ADB70_0, 1, 1;
    %delay 20, 0;
    %vpi_call 2 69 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "C:\Users\Roger Rubens\Documents\Ciência da Computação\Arquitetura de Computadores I\2° semestre\Guia 10\guia-10 0027541\Exercicio01.v";
    "./clock.v";
    "./jkff.v";
