;redcode
;assert 1
	SPL 0, 660
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 196
	DJN @72, #200
	SUB @127, 106
	SUB <1, <-1
	SUB @121, 106
	SUB -207, <-126
	SUB @121, <106
	CMP -207, <-120
	JMZ @12, #7
	SUB @127, 106
	SUB @127, 106
	JMP -1, 20
	SUB <6, <-1
	SUB 0, -1
	JMP -1, 20
	SUB <6, <-1
	SUB <6, <-1
	SUB @200, @2
	SLT 100, 0
	SUB @1, 105
	MOV -650, @-2
	SUB #207, -20
	MOV -20, @2
	SUB #207, -20
	SUB @121, 106
	SUB @1, 105
	SUB @121, 106
	JMP 0, 90
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	ADD 270, 60
	SUB #10, 200
	SUB #10, 200
	SUB @121, 106
	MOV -1, <-20
	SUB @1, 100
	DAT <270, #0
	SUB 20, @12
	JMP -1, 20
	ADD 210, 60
	ADD 210, 60
	SPL 0, 660
	ADD 210, 60
	SPL 0, 660
	CMP -207, <-120
