\BOOKMARK [0][]{chapter.1}{Introdu\347\343o}{}% 1
\BOOKMARK [0][]{chapter.2}{FPGA}{}% 2
\BOOKMARK [1][]{section.2.1}{Introdu\347\343o}{chapter.2}% 3
\BOOKMARK [1][]{section.2.2}{Reprogramabilidade}{chapter.2}% 4
\BOOKMARK [1][]{section.2.3}{Componentes}{chapter.2}% 5
\BOOKMARK [2][]{subsection.2.3.1}{Blocos l\363gicos}{section.2.3}% 6
\BOOKMARK [2][]{subsection.2.3.2}{Rede de interconex\343o}{section.2.3}% 7
\BOOKMARK [1][]{section.2.4}{Desvantagens}{chapter.2}% 8
\BOOKMARK [0][]{chapter.3}{S\355ntese de alto n\355vel}{}% 9
\BOOKMARK [1][]{section.3.1}{Fluxo de s\355ntese}{chapter.3}% 10
\BOOKMARK [1][]{section.3.2}{Modelagem}{chapter.3}% 11
\BOOKMARK [1][]{section.3.3}{Compila\347\343o}{chapter.3}% 12
\BOOKMARK [1][]{section.3.4}{Aloca\347\343o}{chapter.3}% 13
\BOOKMARK [1][]{section.3.5}{Escalonamento}{chapter.3}% 14
\BOOKMARK [1][]{section.3.6}{Emparelhamento}{chapter.3}% 15
\BOOKMARK [1][]{section.3.7}{Gera\347\343o}{chapter.3}% 16
\BOOKMARK [1][]{section.3.8}{Aloca\347\343o, Escalonamento e emparelhamento: considera\347\365es especiais}{chapter.3}% 17
\BOOKMARK [0][]{chapter.4}{LegUp High-Level Synthesis}{}% 18
\BOOKMARK [1][]{section.4.1}{Fluxo de execu\347\343o}{chapter.4}% 19
\BOOKMARK [1][]{section.4.2}{Compila\347\343o}{chapter.4}% 20
\BOOKMARK [1][]{section.4.3}{Processador}{chapter.4}% 21
\BOOKMARK [0][]{chapter.5}{Conclus\365es}{}% 22
\BOOKMARK [0][]{appendix.A}{T\355tulo do ap\352ndice}{}% 23
\BOOKMARK [0][]{appendix.B}{Projeto LLVM}{}% 24
\BOOKMARK [1][]{section.B.1}{Estrutura}{appendix.B}% 25
\BOOKMARK [1][]{section.B.2}{Representa\347\343o intermedi\341ria}{appendix.B}% 26
\BOOKMARK [1][]{section.B.3}{LLVM Pass Framework}{appendix.B}% 27
\BOOKMARK [0][]{appendix*.11}{Refer\352ncias Bibliogr\341ficas}{}% 28
