// Seed: 1246237212
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input id_10;
  output id_9;
  inout id_8;
  input id_7;
  output id_6;
  output id_5;
  inout id_4;
  input id_3;
  inout id_2;
  inout id_1;
  type_17(
      1, id_4, id_1
  );
  logic id_10;
  reg id_11, id_12;
  always @(1 or negedge id_2) id_12 <= 1;
  logic id_13;
  logic id_14;
  logic id_15;
  reg   id_16 = ~id_3[1];
  always @(1 or posedge id_2) begin
    id_16 <= !id_8 && 1 && 1;
  end
endmodule
