/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_25z;
  wire [30:0] celloutsig_0_2z;
  reg [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_63z;
  wire celloutsig_0_64z;
  reg [13:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [33:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [24:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [50:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = in_data[6] ? in_data[48] : in_data[13];
  assign celloutsig_0_11z = ~(celloutsig_0_10z | celloutsig_0_7z[1]);
  assign celloutsig_0_15z = ~(celloutsig_0_8z | celloutsig_0_3z[6]);
  assign celloutsig_1_8z = celloutsig_1_7z ^ celloutsig_1_1z;
  assign celloutsig_1_14z = { in_data[138:129], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_10z } === { celloutsig_1_3z[45:43], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_0_8z = celloutsig_0_2z[17:10] === { celloutsig_0_3z[7:1], celloutsig_0_4z };
  assign celloutsig_1_10z = { in_data[110:100], celloutsig_1_9z } > in_data[139:128];
  assign celloutsig_0_4z = in_data[73:66] && celloutsig_0_2z[29:22];
  assign celloutsig_1_4z = in_data[113:103] && { celloutsig_1_3z[42:41], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_0z[4], celloutsig_1_6z } && { in_data[103], celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_14z };
  assign celloutsig_0_10z = celloutsig_0_6z[9:7] && { celloutsig_0_7z[0], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[187:180] % { 1'h1, in_data[134:128] };
  assign celloutsig_1_3z = in_data[163:113] % { 1'h1, in_data[124:109], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_2z % { 1'h1, celloutsig_1_3z[46:41], celloutsig_1_4z };
  assign celloutsig_1_12z = celloutsig_1_6z[6] ? celloutsig_1_3z[3:0] : { celloutsig_1_6z[0], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_1_1z = | celloutsig_1_0z[12:6];
  assign celloutsig_0_0z = ^ in_data[50:43];
  assign celloutsig_0_64z = ^ { celloutsig_0_25z[2:0], celloutsig_0_13z, celloutsig_0_63z };
  assign celloutsig_1_7z = ^ { in_data[176:155], celloutsig_1_1z };
  assign celloutsig_1_9z = ^ { celloutsig_1_2z[5:0], celloutsig_1_1z };
  assign celloutsig_1_11z = ^ { celloutsig_1_0z[25:23], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_1_16z = ^ { celloutsig_1_0z[28:22], celloutsig_1_12z };
  assign celloutsig_1_0z = in_data[188:155] << in_data[170:137];
  assign celloutsig_1_15z = celloutsig_1_0z[13:7] << celloutsig_1_2z[6:0];
  assign celloutsig_0_13z = celloutsig_0_6z[2:0] << { celloutsig_0_5z[1:0], celloutsig_0_4z };
  assign celloutsig_0_25z = celloutsig_0_16z[6:1] << celloutsig_0_6z[5:0];
  assign celloutsig_0_63z = celloutsig_0_14z[5:3] >>> celloutsig_0_3z[3:1];
  assign celloutsig_1_6z = { celloutsig_1_0z[10:3], celloutsig_1_4z } >>> { celloutsig_1_3z[15], celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_11z } >>> { in_data[80:78], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_0_2z = { in_data[90:64], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } - { in_data[91:68], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_2z[18:16] ~^ { celloutsig_0_3z[7], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_7z = in_data[30:27] ~^ { celloutsig_0_6z[4], celloutsig_0_5z };
  assign celloutsig_1_19z = { celloutsig_1_0z[6:3], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_18z } ^ in_data[124:100];
  assign celloutsig_0_14z = { celloutsig_0_6z[12:9], celloutsig_0_0z, celloutsig_0_0z } ^ { celloutsig_0_6z[1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_3z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_3z = { celloutsig_0_2z[29:22], celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_6z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_6z = { celloutsig_0_3z[7:0], celloutsig_0_5z, celloutsig_0_5z };
  assign { out_data[128], out_data[120:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
