Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,11060
design__instance__area,119018
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,100
design__max_cap_violation__count__corner:nom_tt_025C_1v80,11
power__internal__total,0.006263366434723139
power__switching__total,0.0030981278978288174
power__leakage__total,1.3680214294709003E-7
power__total,0.009361631236970425
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.05788047982508214
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.05788047982508214
timing__hold__ws__corner:nom_tt_025C_1v80,0.3459377326958136
timing__setup__ws__corner:nom_tt_025C_1v80,12.852168582041987
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,12
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,100
design__max_cap_violation__count__corner:nom_ss_100C_1v60,11
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.09302003874900511
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.09302003874900511
timing__hold__ws__corner:nom_ss_100C_1v60,0.9517555901673761
timing__setup__ws__corner:nom_ss_100C_1v60,6.224199998245847
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,100
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,11
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.041849025429548076
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.041849025429548076
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12829115910506697
timing__setup__ws__corner:nom_ff_n40C_1v95,13.914025880853748
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,12
design__max_fanout_violation__count,100
design__max_cap_violation__count,15
clock__skew__worst_hold,0.06947853600214672
clock__skew__worst_setup,-0.09938383730613701
timing__hold__ws,0.12480283826303827
timing__setup__ws,5.852644756710715
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 682.64 225.76
design__core__bbox,2.76 2.72 679.88 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,154113
design__core__area,149183
design__instance__count__stdcell,11060
design__instance__area__stdcell,119018
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.797798
design__instance__utilization__stdcell,0.797798
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,264733
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2057
antenna__violating__nets,11
antenna__violating__pins,17
route__antenna_violation__count,11
route__net,8890
route__net__special,2
route__drc_errors__iter:1,7599
route__wirelength__iter:1,316498
route__drc_errors__iter:2,2044
route__wirelength__iter:2,312500
route__drc_errors__iter:3,1981
route__wirelength__iter:3,311089
route__drc_errors__iter:4,270
route__wirelength__iter:4,310751
route__drc_errors__iter:5,30
route__wirelength__iter:5,310674
route__drc_errors__iter:6,0
route__wirelength__iter:6,310661
route__drc_errors,0
route__wirelength,310661
route__vias,67101
route__vias__singlecut,67101
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,929.01
timing__unannotated_net__count__corner:nom_tt_025C_1v80,52
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,52
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,52
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,100
design__max_cap_violation__count__corner:min_tt_025C_1v80,9
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.050698779942577044
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.050698779942577044
timing__hold__ws__corner:min_tt_025C_1v80,0.34110715217905146
timing__setup__ws__corner:min_tt_025C_1v80,12.917392854315754
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,52
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,12
design__max_fanout_violation__count__corner:min_ss_100C_1v60,100
design__max_cap_violation__count__corner:min_ss_100C_1v60,9
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.08215528490044463
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.08215528490044463
timing__hold__ws__corner:min_ss_100C_1v60,0.9449059580009279
timing__setup__ws__corner:min_ss_100C_1v60,6.683145781502107
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,52
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,100
design__max_cap_violation__count__corner:min_ff_n40C_1v95,9
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.03528583081155418
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.03528583081155418
timing__hold__ws__corner:min_ff_n40C_1v95,0.12480283826303827
timing__setup__ws__corner:min_ff_n40C_1v95,13.960029971581621
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,52
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,100
design__max_cap_violation__count__corner:max_tt_025C_1v80,15
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.06947853600214672
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.06947853600214672
timing__hold__ws__corner:max_tt_025C_1v80,0.35139514515000725
timing__setup__ws__corner:max_tt_025C_1v80,12.663241480509091
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,52
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,12
design__max_fanout_violation__count__corner:max_ss_100C_1v60,100
design__max_cap_violation__count__corner:max_ss_100C_1v60,15
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.09938383730613701
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.09938383730613701
timing__hold__ws__corner:max_ss_100C_1v60,0.9587881870934571
timing__setup__ws__corner:max_ss_100C_1v60,5.852644756710715
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,52
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,100
design__max_cap_violation__count__corner:max_ff_n40C_1v95,15
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.05394207455614115
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.05394207455614115
timing__hold__ws__corner:max_ff_n40C_1v95,0.13215673374153275
timing__setup__ws__corner:max_ff_n40C_1v95,13.872805519229674
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,52
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,52
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000859845
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000779494
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000178672
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000779494
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001709999999999999890855535700229239637337741442024707794189453125
ir__drop__worst,0.00008600000000000000330811766868777112904353998601436614990234375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
