%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+pos+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+pos+po+po
"PosWW Rfe PodRR Fre PodWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq $1,(y)   ;
 movq $2,(x) | movq (y),%rbx | movq (x),%rax ;

exists ([x]=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rsi),%rax
	movq (%rbx,%rsi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $2,(%rax,%rsi)

Test W+RWC+pos+po+po Allowed
Histogram (14 states)
1590679:>1:rax=0; 1:rbx=0; 2:rax=0; [x]=2;
31    *>1:rax=2; 1:rbx=0; 2:rax=0; [x]=2;
1411628:>1:rax=0; 1:rbx=1; 2:rax=0; [x]=2;
3308  :>1:rax=1; 1:rbx=1; 2:rax=0; [x]=2;
1935268:>1:rax=2; 1:rbx=1; 2:rax=0; [x]=2;
2096  :>1:rax=0; 1:rbx=0; 2:rax=1; [x]=2;
1     :>1:rax=1; 1:rbx=0; 2:rax=1; [x]=2;
1     :>1:rax=1; 1:rbx=1; 2:rax=1; [x]=2;
6     :>1:rax=2; 1:rbx=1; 2:rax=1; [x]=2;
1747991:>1:rax=0; 1:rbx=0; 2:rax=2; [x]=2;
9     :>1:rax=1; 1:rbx=0; 2:rax=2; [x]=2;
1358020:>1:rax=2; 1:rbx=0; 2:rax=2; [x]=2;
244   :>1:rax=0; 1:rbx=1; 2:rax=2; [x]=2;
1950718:>1:rax=2; 1:rbx=1; 2:rax=2; [x]=2;
Ok

Witnesses
Positive: 31, Negative: 9999969
Condition exists ([x]=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0) is validated
Hash=165c14e471496a4d3f072e1f51396a62
Cycle=Rfe PodRR Fre PodWR Fre PosWW
Relax W+RWC+pos+po+po Ok 
Safe=Rfe Fre PosWW PodWR PodRR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=PosWW Rfe PodRR Fre PodWR Fre
Observation W+RWC+pos+po+po Sometimes 31 9999969
Time W+RWC+pos+po+po 2.23

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+pos+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+pos+mfence+po
"PosWW Rfe MFencedRR Fre PodWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq $1,(y)   ;
 movq $2,(x) | mfence        | movq (x),%rax ;
             | movq (y),%rbx |               ;

exists ([x]=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rsi),%rax
	mfence
	movq (%rbx,%rsi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $2,(%rax,%rsi)

Test W+RWC+pos+mfence+po Allowed
Histogram (13 states)
1649165:>1:rax=0; 1:rbx=0; 2:rax=0; [x]=2;
2     *>1:rax=2; 1:rbx=0; 2:rax=0; [x]=2;
1516475:>1:rax=0; 1:rbx=1; 2:rax=0; [x]=2;
1406  :>1:rax=1; 1:rbx=1; 2:rax=0; [x]=2;
1893158:>1:rax=2; 1:rbx=1; 2:rax=0; [x]=2;
1117  :>1:rax=0; 1:rbx=0; 2:rax=1; [x]=2;
5     :>1:rax=2; 1:rbx=1; 2:rax=1; [x]=2;
1634269:>1:rax=0; 1:rbx=0; 2:rax=2; [x]=2;
11    :>1:rax=1; 1:rbx=0; 2:rax=2; [x]=2;
312605:>1:rax=2; 1:rbx=0; 2:rax=2; [x]=2;
8149  :>1:rax=0; 1:rbx=1; 2:rax=2; [x]=2;
1     :>1:rax=1; 1:rbx=1; 2:rax=2; [x]=2;
2983637:>1:rax=2; 1:rbx=1; 2:rax=2; [x]=2;
Ok

Witnesses
Positive: 2, Negative: 9999998
Condition exists ([x]=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0) is validated
Hash=cfe232f8f6df47377abb61edd5ca1c4d
Cycle=Rfe MFencedRR Fre PodWR Fre PosWW
Relax W+RWC+pos+mfence+po Ok 
Safe=Rfe Fre PosWW PodWR MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=PosWW Rfe MFencedRR Fre PodWR Fre
Observation W+RWC+pos+mfence+po Sometimes 2 9999998
Time W+RWC+pos+mfence+po 2.32

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.0+pos+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.0+pos+po+po
"PosWW Rfe PodRW Coe PodWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq $2,(y)   ;
 movq $2,(x) | movq $1,(y)   | movq (x),%rax ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=2 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $2,(%rax,%rsi)

Test Z6.0+pos+po+po Allowed
Histogram (14 states)
1573543:>1:rax=0; 2:rax=0; [x]=2; [y]=1;
1146  :>1:rax=1; 2:rax=0; [x]=2; [y]=1;
1770873:>1:rax=2; 2:rax=0; [x]=2; [y]=1;
1     :>1:rax=1; 2:rax=1; [x]=2; [y]=1;
3     :>1:rax=2; 2:rax=1; [x]=2; [y]=1;
205   :>1:rax=0; 2:rax=2; [x]=2; [y]=1;
1877699:>1:rax=2; 2:rax=2; [x]=2; [y]=1;
1590413:>1:rax=0; 2:rax=0; [x]=2; [y]=2;
15    *>1:rax=2; 2:rax=0; [x]=2; [y]=2;
1349  :>1:rax=0; 2:rax=1; [x]=2; [y]=2;
1     :>1:rax=1; 2:rax=1; [x]=2; [y]=2;
1753347:>1:rax=0; 2:rax=2; [x]=2; [y]=2;
4     :>1:rax=1; 2:rax=2; [x]=2; [y]=2;
1431401:>1:rax=2; 2:rax=2; [x]=2; [y]=2;
Ok

Witnesses
Positive: 15, Negative: 9999985
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=2 /\ 2:rax=0) is validated
Hash=42044ef772daa60c2e6f00bd18e12671
Cycle=Rfe PodRW Coe PodWR Fre PosWW
Relax Z6.0+pos+po+po Ok 
Safe=Rfe Fre Coe PosWW PodWR PodRW
Generator=diy7 (version 7.56+03)
Com=Rf Co Fr
Orig=PosWW Rfe PodRW Coe PodWR Fre
Observation Z6.0+pos+po+po Sometimes 15 9999985
Time Z6.0+pos+po+po 2.31

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.0+pos+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.0+pos+mfence+po
"PosWW Rfe MFencedRW Coe PodWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq $2,(y)   ;
 movq $2,(x) | mfence        | movq (x),%rax ;
             | movq $1,(y)   |               ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=2 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $2,(%rax,%rsi)

Test Z6.0+pos+mfence+po Allowed
Histogram (14 states)
1573277:>1:rax=0; 2:rax=0; [x]=2; [y]=1;
1565  :>1:rax=1; 2:rax=0; [x]=2; [y]=1;
1809377:>1:rax=2; 2:rax=0; [x]=2; [y]=1;
2     :>1:rax=1; 2:rax=1; [x]=2; [y]=1;
3     :>1:rax=2; 2:rax=1; [x]=2; [y]=1;
2368  :>1:rax=0; 2:rax=2; [x]=2; [y]=1;
1     :>1:rax=1; 2:rax=2; [x]=2; [y]=1;
3092781:>1:rax=2; 2:rax=2; [x]=2; [y]=1;
1554692:>1:rax=0; 2:rax=0; [x]=2; [y]=2;
10    *>1:rax=2; 2:rax=0; [x]=2; [y]=2;
1301  :>1:rax=0; 2:rax=1; [x]=2; [y]=2;
1751728:>1:rax=0; 2:rax=2; [x]=2; [y]=2;
11    :>1:rax=1; 2:rax=2; [x]=2; [y]=2;
212884:>1:rax=2; 2:rax=2; [x]=2; [y]=2;
Ok

Witnesses
Positive: 10, Negative: 9999990
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=2 /\ 2:rax=0) is validated
Hash=931dd561784b044d9691dfedc095ecc4
Cycle=Rfe MFencedRW Coe PodWR Fre PosWW
Relax Z6.0+pos+mfence+po Ok 
Safe=Rfe Fre Coe PosWW PodWR MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Co Fr
Orig=PosWW Rfe MFencedRW Coe PodWR Fre
Observation Z6.0+pos+mfence+po Sometimes 10 9999990
Time Z6.0+pos+mfence+po 2.41

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+pos+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+pos+po+po
"PosWW Rfe PodRW Rfe PodRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq (y),%rax ;
 movq $2,(x) | movq $1,(y)   | movq (x),%rbx ;

exists ([x]=2 /\ 1:rax=2 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $2,(%rax,%rsi)

Test ISA2+pos+po+po Allowed
Histogram (14 states)
1527127:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=2;
2046  :>1:rax=1; 2:rax=0; 2:rbx=0; [x]=2;
1811673:>1:rax=2; 2:rax=0; 2:rbx=0; [x]=2;
1205227:>1:rax=0; 2:rax=1; 2:rbx=0; [x]=2;
10    :>1:rax=1; 2:rax=0; 2:rbx=1; [x]=2;
63    :>1:rax=2; 2:rax=0; 2:rbx=1; [x]=2;
2400  :>1:rax=0; 2:rax=1; 2:rbx=1; [x]=2;
1     :>1:rax=1; 2:rax=1; 2:rbx=1; [x]=2;
966   :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=2;
1     :>1:rax=1; 2:rax=0; 2:rbx=2; [x]=2;
1992237:>1:rax=2; 2:rax=0; 2:rbx=2; [x]=2;
2141512:>1:rax=0; 2:rax=1; 2:rbx=2; [x]=2;
4     :>1:rax=1; 2:rax=1; 2:rbx=2; [x]=2;
1316733:>1:rax=2; 2:rax=1; 2:rbx=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=2 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=44f84365c82f2643ef16fdc95471bcbe
Cycle=Rfe PodRW Rfe PodRR Fre PosWW
Relax ISA2+pos+po+po No 
Safe=Rfe Fre PosWW PodRW PodRR
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=PosWW Rfe PodRW Rfe PodRR Fre
Observation ISA2+pos+po+po Never 0 10000000
Time ISA2+pos+po+po 2.23

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+pos+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+pos+mfence+po
"PosWW Rfe MFencedRW Rfe PodRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq (y),%rax ;
 movq $2,(x) | mfence        | movq (x),%rbx ;
             | movq $1,(y)   |               ;

exists ([x]=2 /\ 1:rax=2 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $2,(%rax,%rsi)

Test ISA2+pos+mfence+po Allowed
Histogram (13 states)
1528899:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=2;
1922  :>1:rax=1; 2:rax=0; 2:rbx=0; [x]=2;
1851606:>1:rax=2; 2:rax=0; 2:rbx=0; [x]=2;
1194246:>1:rax=0; 2:rax=1; 2:rbx=0; [x]=2;
3     :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=2;
15    :>1:rax=1; 2:rax=0; 2:rbx=1; [x]=2;
93    :>1:rax=2; 2:rax=0; 2:rbx=1; [x]=2;
2515  :>1:rax=0; 2:rax=1; 2:rbx=1; [x]=2;
3676  :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=2;
3110766:>1:rax=2; 2:rax=0; 2:rbx=2; [x]=2;
2102126:>1:rax=0; 2:rax=1; 2:rbx=2; [x]=2;
1     :>1:rax=1; 2:rax=1; 2:rbx=2; [x]=2;
204132:>1:rax=2; 2:rax=1; 2:rbx=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=2 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=38e1b930ec20dd631839441e0aa8d571
Cycle=Rfe PodRR Fre PosWW Rfe MFencedRW
Relax ISA2+pos+mfence+po No 
Safe=Rfe Fre PosWW PodRR MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=PosWW Rfe MFencedRW Rfe PodRR Fre
Observation ISA2+pos+mfence+po Never 0 10000000
Time ISA2+pos+mfence+po 2.24

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+pos+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+pos+po+mfence
"PosWW Rfe PodRR Fre MFencedWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq $1,(y)   ;
 movq $2,(x) | movq (y),%rbx | mfence        ;
             |               | movq (x),%rax ;

exists ([x]=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rsi),%rax
	movq (%rbx,%rsi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $2,(%rax,%rsi)

Test W+RWC+pos+po+mfence Allowed
Histogram (14 states)
703142:>1:rax=0; 1:rbx=0; 2:rax=0; [x]=2;
1568155:>1:rax=0; 1:rbx=1; 2:rax=0; [x]=2;
1763  :>1:rax=1; 1:rbx=1; 2:rax=0; [x]=2;
1698956:>1:rax=2; 1:rbx=1; 2:rax=0; [x]=2;
293   :>1:rax=0; 1:rbx=0; 2:rax=1; [x]=2;
1     :>1:rax=1; 1:rbx=0; 2:rax=1; [x]=2;
21    :>1:rax=1; 1:rbx=1; 2:rax=1; [x]=2;
1405  :>1:rax=2; 1:rbx=1; 2:rax=1; [x]=2;
2638984:>1:rax=0; 1:rbx=0; 2:rax=2; [x]=2;
7     :>1:rax=1; 1:rbx=0; 2:rax=2; [x]=2;
1648244:>1:rax=2; 1:rbx=0; 2:rax=2; [x]=2;
4086  :>1:rax=0; 1:rbx=1; 2:rax=2; [x]=2;
8     :>1:rax=1; 1:rbx=1; 2:rax=2; [x]=2;
1734935:>1:rax=2; 1:rbx=1; 2:rax=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0) is NOT validated
Hash=5522d1b7522a25d352bf1d17517d5c48
Cycle=Rfe PodRR Fre MFencedWR Fre PosWW
Relax W+RWC+pos+po+mfence No 
Safe=Rfe Fre PosWW PodRR MFencedWR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=PosWW Rfe PodRR Fre MFencedWR Fre
Observation W+RWC+pos+po+mfence Never 0 10000000
Time W+RWC+pos+po+mfence 2.34

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+pos+mfence+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+pos+mfence+mfence
"PosWW Rfe MFencedRR Fre MFencedWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq $1,(y)   ;
 movq $2,(x) | mfence        | mfence        ;
             | movq (y),%rbx | movq (x),%rax ;

exists ([x]=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rsi),%rax
	mfence
	movq (%rbx,%rsi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $2,(%rax,%rsi)

Test W+RWC+pos+mfence+mfence Allowed
Histogram (13 states)
727928:>1:rax=0; 1:rbx=0; 2:rax=0; [x]=2;
1546437:>1:rax=0; 1:rbx=1; 2:rax=0; [x]=2;
1039  :>1:rax=1; 1:rbx=1; 2:rax=0; [x]=2;
1744544:>1:rax=2; 1:rbx=1; 2:rax=0; [x]=2;
117   :>1:rax=0; 1:rbx=0; 2:rax=1; [x]=2;
100   :>1:rax=1; 1:rbx=1; 2:rax=1; [x]=2;
616   :>1:rax=2; 1:rbx=1; 2:rax=1; [x]=2;
2530257:>1:rax=0; 1:rbx=0; 2:rax=2; [x]=2;
16    :>1:rax=1; 1:rbx=0; 2:rax=2; [x]=2;
382240:>1:rax=2; 1:rbx=0; 2:rax=2; [x]=2;
80263 :>1:rax=0; 1:rbx=1; 2:rax=2; [x]=2;
40    :>1:rax=1; 1:rbx=1; 2:rax=2; [x]=2;
2986403:>1:rax=2; 1:rbx=1; 2:rax=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0) is NOT validated
Hash=8a0c397c1ebfbcc0a9a262c30a7df440
Cycle=Rfe MFencedRR Fre MFencedWR Fre PosWW
Relax W+RWC+pos+mfence+mfence No 
Safe=Rfe Fre PosWW MFencedWR MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=PosWW Rfe MFencedRR Fre MFencedWR Fre
Observation W+RWC+pos+mfence+mfence Never 0 10000000
Time W+RWC+pos+mfence+mfence 2.46

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.0+pos+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.0+pos+po+mfence
"PosWW Rfe PodRW Coe MFencedWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq $2,(y)   ;
 movq $2,(x) | movq $1,(y)   | mfence        ;
             |               | movq (x),%rax ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=2 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $2,(%rax,%rsi)

Test Z6.0+pos+po+mfence Allowed
Histogram (13 states)
1631153:>1:rax=0; 2:rax=0; [x]=2; [y]=1;
1218  :>1:rax=1; 2:rax=0; [x]=2; [y]=1;
1616318:>1:rax=2; 2:rax=0; [x]=2; [y]=1;
24    :>1:rax=1; 2:rax=1; [x]=2; [y]=1;
953   :>1:rax=2; 2:rax=1; [x]=2; [y]=1;
6808  :>1:rax=0; 2:rax=2; [x]=2; [y]=1;
5     :>1:rax=1; 2:rax=2; [x]=2; [y]=1;
1877828:>1:rax=2; 2:rax=2; [x]=2; [y]=1;
327916:>1:rax=0; 2:rax=0; [x]=2; [y]=2;
140   :>1:rax=0; 2:rax=1; [x]=2; [y]=2;
3014737:>1:rax=0; 2:rax=2; [x]=2; [y]=2;
5     :>1:rax=1; 2:rax=2; [x]=2; [y]=2;
1522895:>1:rax=2; 2:rax=2; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=2 /\ 2:rax=0) is NOT validated
Hash=17b6d83e958605b6df5701013ae0773e
Cycle=Rfe PodRW Coe MFencedWR Fre PosWW
Relax Z6.0+pos+po+mfence No 
Safe=Rfe Fre Coe PosWW PodRW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Rf Co Fr
Orig=PosWW Rfe PodRW Coe MFencedWR Fre
Observation Z6.0+pos+po+mfence Never 0 10000000
Time Z6.0+pos+po+mfence 2.50

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.0+pos+mfence+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.0+pos+mfence+mfence
"PosWW Rfe MFencedRW Coe MFencedWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq $2,(y)   ;
 movq $2,(x) | mfence        | mfence        ;
             | movq $1,(y)   | movq (x),%rax ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=2 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $2,(%rax,%rsi)

Test Z6.0+pos+mfence+mfence Allowed
Histogram (14 states)
1596109:>1:rax=0; 2:rax=0; [x]=2; [y]=1;
700   :>1:rax=1; 2:rax=0; [x]=2; [y]=1;
1639832:>1:rax=2; 2:rax=0; [x]=2; [y]=1;
7     :>1:rax=0; 2:rax=1; [x]=2; [y]=1;
43    :>1:rax=1; 2:rax=1; [x]=2; [y]=1;
372   :>1:rax=2; 2:rax=1; [x]=2; [y]=1;
19890 :>1:rax=0; 2:rax=2; [x]=2; [y]=1;
5     :>1:rax=1; 2:rax=2; [x]=2; [y]=1;
3055512:>1:rax=2; 2:rax=2; [x]=2; [y]=1;
449304:>1:rax=0; 2:rax=0; [x]=2; [y]=2;
117   :>1:rax=0; 2:rax=1; [x]=2; [y]=2;
2878265:>1:rax=0; 2:rax=2; [x]=2; [y]=2;
12    :>1:rax=1; 2:rax=2; [x]=2; [y]=2;
359832:>1:rax=2; 2:rax=2; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=2 /\ 2:rax=0) is NOT validated
Hash=a47012aa5ff99addf91224efc15c1038
Cycle=Rfe MFencedRW Coe MFencedWR Fre PosWW
Relax Z6.0+pos+mfence+mfence No 
Safe=Rfe Fre Coe PosWW MFencedWR MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Co Fr
Orig=PosWW Rfe MFencedRW Coe MFencedWR Fre
Observation Z6.0+pos+mfence+mfence Never 0 10000000
Time Z6.0+pos+mfence+mfence 2.51

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+pos+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+pos+po+mfence
"PosWW Rfe PodRW Rfe MFencedRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq (y),%rax ;
 movq $2,(x) | movq $1,(y)   | mfence        ;
             |               | movq (x),%rbx ;

exists ([x]=2 /\ 1:rax=2 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $2,(%rax,%rsi)

Test ISA2+pos+po+mfence Allowed
Histogram (13 states)
1667542:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=2;
1169  :>1:rax=1; 2:rax=0; 2:rbx=0; [x]=2;
1611639:>1:rax=2; 2:rax=0; 2:rbx=0; [x]=2;
260273:>1:rax=0; 2:rax=1; 2:rbx=0; [x]=2;
5     :>1:rax=1; 2:rax=0; 2:rbx=1; [x]=2;
926   :>1:rax=2; 2:rax=0; 2:rbx=1; [x]=2;
155   :>1:rax=0; 2:rax=1; 2:rbx=1; [x]=2;
1     :>1:rax=1; 2:rax=1; 2:rbx=1; [x]=2;
10486 :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=2;
1897644:>1:rax=2; 2:rax=0; 2:rbx=2; [x]=2;
3084797:>1:rax=0; 2:rax=1; 2:rbx=2; [x]=2;
3     :>1:rax=1; 2:rax=1; 2:rbx=2; [x]=2;
1465360:>1:rax=2; 2:rax=1; 2:rbx=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=2 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=f962d683c2ecee7529c97aab2134eef1
Cycle=Rfe PodRW Rfe MFencedRR Fre PosWW
Relax ISA2+pos+po+mfence No 
Safe=Rfe Fre PosWW PodRW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=PosWW Rfe PodRW Rfe MFencedRR Fre
Observation ISA2+pos+po+mfence Never 0 10000000
Time ISA2+pos+po+mfence 2.40

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+pos+mfence+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+pos+mfence+mfence
"PosWW Rfe MFencedRW Rfe MFencedRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq (y),%rax ;
 movq $2,(x) | mfence        | mfence        ;
             | movq $1,(y)   | movq (x),%rbx ;

exists ([x]=2 /\ 1:rax=2 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $2,(%rax,%rsi)

Test ISA2+pos+mfence+mfence Allowed
Histogram (15 states)
1582361:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=2;
1079  :>1:rax=1; 2:rax=0; 2:rbx=0; [x]=2;
1743510:>1:rax=2; 2:rax=0; 2:rbx=0; [x]=2;
325631:>1:rax=0; 2:rax=1; 2:rbx=0; [x]=2;
6     :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=2;
11    :>1:rax=1; 2:rax=0; 2:rbx=1; [x]=2;
448   :>1:rax=2; 2:rax=0; 2:rbx=1; [x]=2;
119   :>1:rax=0; 2:rax=1; 2:rbx=1; [x]=2;
1     :>1:rax=1; 2:rax=1; 2:rbx=1; [x]=2;
11228 :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=2;
3     :>1:rax=1; 2:rax=0; 2:rbx=2; [x]=2;
3010355:>1:rax=2; 2:rax=0; 2:rbx=2; [x]=2;
2988892:>1:rax=0; 2:rax=1; 2:rbx=2; [x]=2;
3     :>1:rax=1; 2:rax=1; 2:rbx=2; [x]=2;
336353:>1:rax=2; 2:rax=1; 2:rbx=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=2 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=e711f5a02acb8ff501a32053e60b9da5
Cycle=Rfe MFencedRW Rfe MFencedRR Fre PosWW
Relax ISA2+pos+mfence+mfence No 
Safe=Rfe Fre PosWW MFencedRW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=PosWW Rfe MFencedRW Rfe MFencedRR Fre
Observation ISA2+pos+mfence+mfence Never 0 10000000
Time ISA2+pos+mfence+mfence 2.41

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+po+pos+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+po+pos+po
"PodWW Rfe PosRW Rfe PodRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq (y),%rax ;
 movq $1,(y) | movq $2,(y)   | movq (x),%rbx ;

exists ([y]=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $2,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test ISA2+po+pos+po Allowed
Histogram (13 states)
1185889:>1:rax=0; 2:rax=0; 2:rbx=0; [y]=1;
1089742:>1:rax=0; 2:rax=2; 2:rbx=0; [y]=1;
478   :>1:rax=0; 2:rax=0; 2:rbx=1; [y]=1;
1897045:>1:rax=0; 2:rax=1; 2:rbx=1; [y]=1;
355436:>1:rax=0; 2:rax=2; 2:rbx=1; [y]=1;
508631:>1:rax=0; 2:rax=0; 2:rbx=0; [y]=2;
1642921:>1:rax=1; 2:rax=0; 2:rbx=0; [y]=2;
18361 :>1:rax=0; 2:rax=0; 2:rbx=1; [y]=2;
40035 :>1:rax=1; 2:rax=0; 2:rbx=1; [y]=2;
4694  :>1:rax=0; 2:rax=1; 2:rbx=1; [y]=2;
1644482:>1:rax=1; 2:rax=1; 2:rbx=1; [y]=2;
38423 :>1:rax=0; 2:rax=2; 2:rbx=1; [y]=2;
1573863:>1:rax=1; 2:rax=2; 2:rbx=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0) is NOT validated
Hash=fc810e71d93b5284bba082fb23edbfef
Cycle=Rfe PosRW Rfe PodRR Fre PodWW
Relax ISA2+po+pos+po No 
Safe=Rfe Fre PosRW PodWW PodRR
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=PodWW Rfe PosRW Rfe PodRR Fre
Observation ISA2+po+pos+po Never 0 10000000
Time ISA2+po+pos+po 2.42

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+po+pos+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+po+pos+mfence
"PodWW Rfe PosRW Rfe MFencedRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq (y),%rax ;
 movq $1,(y) | movq $2,(y)   | mfence        ;
             |               | movq (x),%rbx ;

exists ([y]=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $2,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test ISA2+po+pos+mfence Allowed
Histogram (13 states)
1028017:>1:rax=0; 2:rax=0; 2:rbx=0; [y]=1;
212259:>1:rax=0; 2:rax=2; 2:rbx=0; [y]=1;
3565  :>1:rax=0; 2:rax=0; 2:rbx=1; [y]=1;
1939108:>1:rax=0; 2:rax=1; 2:rbx=1; [y]=1;
1204183:>1:rax=0; 2:rax=2; 2:rbx=1; [y]=1;
738829:>1:rax=0; 2:rax=0; 2:rbx=0; [y]=2;
1513092:>1:rax=1; 2:rax=0; 2:rbx=0; [y]=2;
29157 :>1:rax=0; 2:rax=0; 2:rbx=1; [y]=2;
101519:>1:rax=1; 2:rax=0; 2:rbx=1; [y]=2;
1559  :>1:rax=0; 2:rax=1; 2:rbx=1; [y]=2;
1752219:>1:rax=1; 2:rax=1; 2:rbx=1; [y]=2;
27507 :>1:rax=0; 2:rax=2; 2:rbx=1; [y]=2;
1448986:>1:rax=1; 2:rax=2; 2:rbx=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0) is NOT validated
Hash=07fa312bd3b97c7c1bc783da06a015b5
Cycle=Rfe PosRW Rfe MFencedRR Fre PodWW
Relax ISA2+po+pos+mfence No 
Safe=Rfe Fre PosRW PodWW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=PodWW Rfe PosRW Rfe MFencedRR Fre
Observation ISA2+po+pos+mfence Never 0 10000000
Time ISA2+po+pos+mfence 2.73

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.2+po+pos+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.2+po+pos+po
"PodWW Rfe PosRW Rfe PodRW Coe"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (y),%rax ;
 movq $1,(y) | movq $2,(y)   | movq $1,(x)   ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=1 /\ 2:rax=2)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $2,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.2+po+pos+po Allowed
Histogram (13 states)
13336 :>1:rax=0; 2:rax=0; [x]=1; [y]=1;
1753312:>1:rax=0; 2:rax=1; [x]=1; [y]=1;
338667:>1:rax=0; 2:rax=2; [x]=1; [y]=1;
1263971:>1:rax=0; 2:rax=0; [x]=2; [y]=1;
1241088:>1:rax=0; 2:rax=2; [x]=2; [y]=1;
33943 :>1:rax=0; 2:rax=0; [x]=1; [y]=2;
54839 :>1:rax=1; 2:rax=0; [x]=1; [y]=2;
1132  :>1:rax=0; 2:rax=1; [x]=1; [y]=2;
1793857:>1:rax=1; 2:rax=1; [x]=1; [y]=2;
10948 :>1:rax=0; 2:rax=2; [x]=1; [y]=2;
1410137:>1:rax=1; 2:rax=2; [x]=1; [y]=2;
477143:>1:rax=0; 2:rax=0; [x]=2; [y]=2;
1607627:>1:rax=1; 2:rax=0; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=1 /\ 2:rax=2) is NOT validated
Hash=3ebb40b52cbced8e1afffee94fadb436
Cycle=Rfe PosRW Rfe PodRW Coe PodWW
Relax Z6.2+po+pos+po No 
Safe=Rfe Coe PosRW PodWW PodRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Co
Orig=PodWW Rfe PosRW Rfe PodRW Coe
Observation Z6.2+po+pos+po Never 0 10000000
Time Z6.2+po+pos+po 2.53

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.2+po+pos+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.2+po+pos+mfence
"PodWW Rfe PosRW Rfe MFencedRW Coe"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (y),%rax ;
 movq $1,(y) | movq $2,(y)   | mfence        ;
             |               | movq $1,(x)   ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=1 /\ 2:rax=2)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $2,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.2+po+pos+mfence Allowed
Histogram (13 states)
3303  :>1:rax=0; 2:rax=0; [x]=1; [y]=1;
1882480:>1:rax=0; 2:rax=1; [x]=1; [y]=1;
1314424:>1:rax=0; 2:rax=2; [x]=1; [y]=1;
1157791:>1:rax=0; 2:rax=0; [x]=2; [y]=1;
162294:>1:rax=0; 2:rax=2; [x]=2; [y]=1;
28027 :>1:rax=0; 2:rax=0; [x]=1; [y]=2;
88529 :>1:rax=1; 2:rax=0; [x]=1; [y]=2;
1310  :>1:rax=0; 2:rax=1; [x]=1; [y]=2;
1805308:>1:rax=1; 2:rax=1; [x]=1; [y]=2;
22114 :>1:rax=0; 2:rax=2; [x]=1; [y]=2;
1403960:>1:rax=1; 2:rax=2; [x]=1; [y]=2;
589450:>1:rax=0; 2:rax=0; [x]=2; [y]=2;
1541010:>1:rax=1; 2:rax=0; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=1 /\ 2:rax=2) is NOT validated
Hash=922bfee4522011178ab0e006f01217df
Cycle=Rfe PosRW Rfe MFencedRW Coe PodWW
Relax Z6.2+po+pos+mfence No 
Safe=Rfe Coe PosRW PodWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Co
Orig=PodWW Rfe PosRW Rfe MFencedRW Coe
Observation Z6.2+po+pos+mfence Never 0 10000000
Time Z6.2+po+pos+mfence 2.63

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.LB+pos+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.LB+pos+po+po
"PosRW Rfe PodRW Rfe PodRW Rfe"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq (x),%rax | movq (x),%rax | movq (y),%rax ;
 movq $2,(x)   | movq $1,(y)   | movq $1,(x)   ;

exists ([x]=2 /\ 0:rax=1 /\ 1:rax=2 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq (%rdi,%rsi),%rax
	movq $2,(%rdi,%rsi)

Test 3.LB+pos+po+po Allowed
Histogram (13 states)
442   :>0:rax=0; 1:rax=0; 2:rax=0; [x]=1;
1607646:>0:rax=0; 1:rax=1; 2:rax=0; [x]=1;
450690:>0:rax=0; 1:rax=2; 2:rax=0; [x]=1;
1318576:>0:rax=0; 1:rax=0; 2:rax=1; [x]=1;
1262962:>0:rax=0; 1:rax=2; 2:rax=1; [x]=1;
828   :>0:rax=0; 1:rax=0; 2:rax=0; [x]=2;
28692 :>0:rax=1; 1:rax=0; 2:rax=0; [x]=2;
507   :>0:rax=0; 1:rax=1; 2:rax=0; [x]=2;
2027585:>0:rax=1; 1:rax=1; 2:rax=0; [x]=2;
10655 :>0:rax=0; 1:rax=2; 2:rax=0; [x]=2;
1271713:>0:rax=1; 1:rax=2; 2:rax=0; [x]=2;
600089:>0:rax=0; 1:rax=0; 2:rax=1; [x]=2;
1419615:>0:rax=1; 1:rax=0; 2:rax=1; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 0:rax=1 /\ 1:rax=2 /\ 2:rax=1) is NOT validated
Hash=ef43f7b9e14fff6e86ed3fde3c6b343e
Cycle=Rfe PosRW Rfe PodRW Rfe PodRW
Relax 3.LB+pos+po+po No 
Safe=Rfe PosRW PodRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Rf
Orig=PosRW Rfe PodRW Rfe PodRW Rfe
Observation 3.LB+pos+po+po Never 0 10000000
Time 3.LB+pos+po+po 2.50

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.LB+mfence+po+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.LB+mfence+po+pos
"MFencedRW Rfe PodRW Rfe PosRW Rfe"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq (x),%rax | movq (y),%rax | movq (x),%rax ;
 mfence        | movq $1,(x)   | movq $2,(x)   ;
 movq $1,(y)   |               |               ;

exists ([x]=2 /\ 0:rax=2 /\ 1:rax=1 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%rdi,%rsi),%rax
	movq $2,(%rdi,%rsi)
#START _litmus_P1
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)

Test 3.LB+mfence+po+pos Allowed
Histogram (13 states)
3755  :>0:rax=0; 1:rax=0; 2:rax=0; [x]=1;
1875954:>0:rax=1; 1:rax=0; 2:rax=0; [x]=1;
1311242:>0:rax=2; 1:rax=0; 2:rax=0; [x]=1;
1291440:>0:rax=0; 1:rax=1; 2:rax=0; [x]=1;
139719:>0:rax=2; 1:rax=1; 2:rax=0; [x]=1;
2199  :>0:rax=0; 1:rax=0; 2:rax=0; [x]=2;
631   :>0:rax=1; 1:rax=0; 2:rax=0; [x]=2;
30874 :>0:rax=2; 1:rax=0; 2:rax=0; [x]=2;
606670:>0:rax=0; 1:rax=1; 2:rax=0; [x]=2;
122227:>0:rax=0; 1:rax=0; 2:rax=1; [x]=2;
1736860:>0:rax=1; 1:rax=0; 2:rax=1; [x]=2;
1557184:>0:rax=2; 1:rax=0; 2:rax=1; [x]=2;
1321245:>0:rax=0; 1:rax=1; 2:rax=1; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 0:rax=2 /\ 1:rax=1 /\ 2:rax=1) is NOT validated
Hash=f7d6c1c9aa5c50486e2db8def8da3b23
Cycle=Rfe PosRW Rfe MFencedRW Rfe PodRW
Relax 3.LB+mfence+po+pos No 
Safe=Rfe PosRW PodRW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Rf
Orig=MFencedRW Rfe PodRW Rfe PosRW Rfe
Observation 3.LB+mfence+po+pos Never 0 10000000
Time 3.LB+mfence+po+pos 2.63

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+mfence+pos+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+mfence+pos+po
"MFencedWW Rfe PosRW Rfe PodRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq (y),%rax ;
 mfence      | movq $2,(y)   | movq (x),%rbx ;
 movq $1,(y) |               |               ;

exists ([y]=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $2,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test ISA2+mfence+pos+po Allowed
Histogram (13 states)
2305224:>1:rax=0; 2:rax=0; 2:rbx=0; [y]=1;
1280275:>1:rax=0; 2:rax=2; 2:rbx=0; [y]=1;
8100  :>1:rax=0; 2:rax=0; 2:rbx=1; [y]=1;
984062:>1:rax=0; 2:rax=1; 2:rbx=1; [y]=1;
1245398:>1:rax=0; 2:rax=2; 2:rbx=1; [y]=1;
556336:>1:rax=0; 2:rax=0; 2:rbx=0; [y]=2;
468164:>1:rax=1; 2:rax=0; 2:rbx=0; [y]=2;
76076 :>1:rax=0; 2:rax=0; 2:rbx=1; [y]=2;
69084 :>1:rax=1; 2:rax=0; 2:rbx=1; [y]=2;
6640  :>1:rax=0; 2:rax=1; 2:rbx=1; [y]=2;
1428063:>1:rax=1; 2:rax=1; 2:rbx=1; [y]=2;
91261 :>1:rax=0; 2:rax=2; 2:rbx=1; [y]=2;
1481317:>1:rax=1; 2:rax=2; 2:rbx=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0) is NOT validated
Hash=03b138cafc29806c554a8c2f5ac21ce5
Cycle=Rfe PosRW Rfe PodRR Fre MFencedWW
Relax ISA2+mfence+pos+po No 
Safe=Rfe Fre PosRW PodRR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=MFencedWW Rfe PosRW Rfe PodRR Fre
Observation ISA2+mfence+pos+po Never 0 10000000
Time ISA2+mfence+pos+po 2.57

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+mfence+pos+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+mfence+pos+mfence
"MFencedWW Rfe PosRW Rfe MFencedRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq (y),%rax ;
 mfence      | movq $2,(y)   | mfence        ;
 movq $1,(y) |               | movq (x),%rbx ;

exists ([y]=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $2,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test ISA2+mfence+pos+mfence Allowed
Histogram (13 states)
2110611:>1:rax=0; 2:rax=0; 2:rbx=0; [y]=1;
205673:>1:rax=0; 2:rax=2; 2:rbx=0; [y]=1;
11575 :>1:rax=0; 2:rax=0; 2:rbx=1; [y]=1;
1182833:>1:rax=0; 2:rax=1; 2:rbx=1; [y]=1;
2089004:>1:rax=0; 2:rax=2; 2:rbx=1; [y]=1;
911074:>1:rax=0; 2:rax=0; 2:rbx=0; [y]=2;
203756:>1:rax=1; 2:rax=0; 2:rbx=0; [y]=2;
195998:>1:rax=0; 2:rax=0; 2:rbx=1; [y]=2;
215343:>1:rax=1; 2:rax=0; 2:rbx=1; [y]=2;
2543  :>1:rax=0; 2:rax=1; 2:rbx=1; [y]=2;
1205414:>1:rax=1; 2:rax=1; 2:rbx=1; [y]=2;
65791 :>1:rax=0; 2:rax=2; 2:rbx=1; [y]=2;
1600385:>1:rax=1; 2:rax=2; 2:rbx=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0) is NOT validated
Hash=b0cd536e4cefe59c05e802137bf29933
Cycle=Rfe PosRW Rfe MFencedRR Fre MFencedWW
Relax ISA2+mfence+pos+mfence No 
Safe=Rfe Fre PosRW MFencedWW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=MFencedWW Rfe PosRW Rfe MFencedRR Fre
Observation ISA2+mfence+pos+mfence Never 0 10000000
Time ISA2+mfence+pos+mfence 2.72

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.2+mfence+pos+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.2+mfence+pos+po
"MFencedWW Rfe PosRW Rfe PodRW Coe"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (y),%rax ;
 mfence      | movq $2,(y)   | movq $1,(x)   ;
 movq $1,(y) |               |               ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=1 /\ 2:rax=2)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $2,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.2+mfence+pos+po Allowed
Histogram (13 states)
75902 :>1:rax=0; 2:rax=0; [x]=1; [y]=1;
845323:>1:rax=0; 2:rax=1; [x]=1; [y]=1;
1350067:>1:rax=0; 2:rax=2; [x]=1; [y]=1;
2677558:>1:rax=0; 2:rax=0; [x]=2; [y]=1;
1210337:>1:rax=0; 2:rax=2; [x]=2; [y]=1;
139448:>1:rax=0; 2:rax=0; [x]=1; [y]=2;
246658:>1:rax=1; 2:rax=0; [x]=1; [y]=2;
1084  :>1:rax=0; 2:rax=1; [x]=1; [y]=2;
1482871:>1:rax=1; 2:rax=1; [x]=1; [y]=2;
13303 :>1:rax=0; 2:rax=2; [x]=1; [y]=2;
1280104:>1:rax=1; 2:rax=2; [x]=1; [y]=2;
385504:>1:rax=0; 2:rax=0; [x]=2; [y]=2;
291841:>1:rax=1; 2:rax=0; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=1 /\ 2:rax=2) is NOT validated
Hash=e69c25b15a25be750763277463c0a00c
Cycle=Rfe PosRW Rfe PodRW Coe MFencedWW
Relax Z6.2+mfence+pos+po No 
Safe=Rfe Coe PosRW PodRW MFencedWW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Co
Orig=MFencedWW Rfe PosRW Rfe PodRW Coe
Observation Z6.2+mfence+pos+po Never 0 10000000
Time Z6.2+mfence+pos+po 2.63

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.2+mfence+pos+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.2+mfence+pos+mfence
"MFencedWW Rfe PosRW Rfe MFencedRW Coe"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (y),%rax ;
 mfence      | movq $2,(y)   | mfence        ;
 movq $1,(y) |               | movq $1,(x)   ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=1 /\ 2:rax=2)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $2,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.2+mfence+pos+mfence Allowed
Histogram (13 states)
13344 :>1:rax=0; 2:rax=0; [x]=1; [y]=1;
973860:>1:rax=0; 2:rax=1; [x]=1; [y]=1;
2305249:>1:rax=0; 2:rax=2; [x]=1; [y]=1;
2381317:>1:rax=0; 2:rax=0; [x]=2; [y]=1;
182853:>1:rax=0; 2:rax=2; [x]=2; [y]=1;
95738 :>1:rax=0; 2:rax=0; [x]=1; [y]=2;
126690:>1:rax=1; 2:rax=0; [x]=1; [y]=2;
1566  :>1:rax=0; 2:rax=1; [x]=1; [y]=2;
1525968:>1:rax=1; 2:rax=1; [x]=1; [y]=2;
39200 :>1:rax=0; 2:rax=2; [x]=1; [y]=2;
1416549:>1:rax=1; 2:rax=2; [x]=1; [y]=2;
670839:>1:rax=0; 2:rax=0; [x]=2; [y]=2;
266827:>1:rax=1; 2:rax=0; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=1 /\ 2:rax=2) is NOT validated
Hash=b2a3076221b7143d641698d49ed82165
Cycle=Rfe PosRW Rfe MFencedRW Coe MFencedWW
Relax Z6.2+mfence+pos+mfence No 
Safe=Rfe Coe PosRW MFencedWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Co
Orig=MFencedWW Rfe PosRW Rfe MFencedRW Coe
Observation Z6.2+mfence+pos+mfence Never 0 10000000
Time Z6.2+mfence+pos+mfence 2.74

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.LB+mfence+pos+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.LB+mfence+pos+po
"MFencedRW Rfe PosRW Rfe PodRW Rfe"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq (x),%rax | movq (y),%rax | movq (y),%rax ;
 mfence        | movq $2,(y)   | movq $1,(x)   ;
 movq $1,(y)   |               |               ;

exists ([y]=2 /\ 0:rax=1 /\ 1:rax=1 /\ 2:rax=2)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $2,(%rdi,%rsi)
#START _litmus_P0
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)

Test 3.LB+mfence+pos+po Allowed
Histogram (13 states)
1748  :>0:rax=0; 1:rax=0; 2:rax=0; [y]=1;
2834151:>0:rax=1; 1:rax=0; 2:rax=0; [y]=1;
886433:>0:rax=0; 1:rax=0; 2:rax=1; [y]=1;
1460911:>0:rax=0; 1:rax=0; 2:rax=2; [y]=1;
1089225:>0:rax=1; 1:rax=0; 2:rax=2; [y]=1;
4649  :>0:rax=0; 1:rax=0; 2:rax=0; [y]=2;
346170:>0:rax=1; 1:rax=0; 2:rax=0; [y]=2;
52388 :>0:rax=0; 1:rax=1; 2:rax=0; [y]=2;
167892:>0:rax=1; 1:rax=1; 2:rax=0; [y]=2;
6396  :>0:rax=0; 1:rax=0; 2:rax=1; [y]=2;
1730735:>0:rax=0; 1:rax=1; 2:rax=1; [y]=2;
39896 :>0:rax=0; 1:rax=0; 2:rax=2; [y]=2;
1379406:>0:rax=0; 1:rax=1; 2:rax=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 0:rax=1 /\ 1:rax=1 /\ 2:rax=2) is NOT validated
Hash=b0f1d6fe4b5c00e228aae19ebee1cc77
Cycle=Rfe PosRW Rfe PodRW Rfe MFencedRW
Relax 3.LB+mfence+pos+po No 
Safe=Rfe PosRW PodRW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Rf
Orig=MFencedRW Rfe PosRW Rfe PodRW Rfe
Observation 3.LB+mfence+pos+po Never 0 10000000
Time 3.LB+mfence+pos+po 2.56

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.LB+mfence+mfence+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.LB+mfence+mfence+pos
"MFencedRW Rfe MFencedRW Rfe PosRW Rfe"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq (x),%rax | movq (y),%rax | movq (x),%rax ;
 mfence        | mfence        | movq $2,(x)   ;
 movq $1,(y)   | movq $1,(x)   |               ;

exists ([x]=2 /\ 0:rax=2 /\ 1:rax=1 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%rdi,%rsi),%rax
	movq $2,(%rdi,%rsi)
#START _litmus_P1
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)

Test 3.LB+mfence+mfence+pos Allowed
Histogram (13 states)
5133  :>0:rax=0; 1:rax=0; 2:rax=0; [x]=1;
1181990:>0:rax=1; 1:rax=0; 2:rax=0; [x]=1;
2106443:>0:rax=2; 1:rax=0; 2:rax=0; [x]=1;
2509154:>0:rax=0; 1:rax=1; 2:rax=0; [x]=1;
121604:>0:rax=2; 1:rax=1; 2:rax=0; [x]=1;
4174  :>0:rax=0; 1:rax=0; 2:rax=0; [x]=2;
1779  :>0:rax=1; 1:rax=0; 2:rax=0; [x]=2;
60149 :>0:rax=2; 1:rax=0; 2:rax=0; [x]=2;
631042:>0:rax=0; 1:rax=1; 2:rax=0; [x]=2;
45352 :>0:rax=0; 1:rax=0; 2:rax=1; [x]=2;
1442620:>0:rax=1; 1:rax=0; 2:rax=1; [x]=2;
1718930:>0:rax=2; 1:rax=0; 2:rax=1; [x]=2;
171630:>0:rax=0; 1:rax=1; 2:rax=1; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 0:rax=2 /\ 1:rax=1 /\ 2:rax=1) is NOT validated
Hash=e23fd6f25d04fc2696b6559a673772a9
Cycle=Rfe PosRW Rfe MFencedRW Rfe MFencedRW
Relax 3.LB+mfence+mfence+pos No 
Safe=Rfe PosRW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Rf
Orig=MFencedRW Rfe MFencedRW Rfe PosRW Rfe
Observation 3.LB+mfence+mfence+pos Never 0 10000000
Time 3.LB+mfence+mfence+pos 2.62

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+po+po+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+po+po+pos
"PodWW Rfe PodRR Fre PosWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq $1,(x)   ;
 movq $1,(y) | movq (x),%rbx | movq (x),%rax ;

exists ([x]=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rbx,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test W+RWC+po+po+pos Allowed
Histogram (12 states)
2246015:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=1;
11681 :>1:rax=0; 1:rbx=1; 2:rax=1; [x]=1;
1796334:>1:rax=1; 1:rbx=1; 2:rax=1; [x]=1;
42241 :>1:rax=0; 1:rbx=2; 2:rax=1; [x]=1;
1475484:>1:rax=1; 1:rbx=2; 2:rax=1; [x]=1;
1098958:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=2;
1359300:>1:rax=0; 1:rbx=1; 2:rax=1; [x]=2;
447823:>1:rax=0; 1:rbx=2; 2:rax=1; [x]=2;
1521846:>1:rax=1; 1:rbx=2; 2:rax=1; [x]=2;
306   :>1:rax=0; 1:rbx=0; 2:rax=2; [x]=2;
3     :>1:rax=0; 1:rbx=2; 2:rax=2; [x]=2;
9     :>1:rax=1; 1:rbx=2; 2:rax=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 2:rax=1) is NOT validated
Hash=28f479c15c3f14f34505ed1533ebac6e
Cycle=Rfe PodRR Fre PosWR Fre PodWW
Relax W+RWC+po+po+pos No 
Safe=Rfe Fre PosWR PodWW PodRR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=PodWW Rfe PodRR Fre PosWR Fre
Observation W+RWC+po+po+pos Never 0 10000000
Time W+RWC+po+po+pos 2.59

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+po+mfence+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+po+mfence+pos
"PodWW Rfe MFencedRR Fre PosWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq $1,(x)   ;
 movq $1,(y) | mfence        | movq (x),%rax ;
             | movq (x),%rbx |               ;

exists ([x]=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rbx,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test W+RWC+po+mfence+pos Allowed
Histogram (13 states)
2563547:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=1;
63073 :>1:rax=0; 1:rbx=1; 2:rax=1; [x]=1;
2710565:>1:rax=1; 1:rbx=1; 2:rax=1; [x]=1;
60947 :>1:rax=0; 1:rbx=2; 2:rax=1; [x]=1;
526515:>1:rax=1; 1:rbx=2; 2:rax=1; [x]=1;
712351:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=2;
407319:>1:rax=0; 1:rbx=1; 2:rax=1; [x]=2;
1308154:>1:rax=0; 1:rbx=2; 2:rax=1; [x]=2;
1647454:>1:rax=1; 1:rbx=2; 2:rax=1; [x]=2;
53    :>1:rax=0; 1:rbx=0; 2:rax=2; [x]=2;
6     :>1:rax=0; 1:rbx=1; 2:rax=2; [x]=2;
7     :>1:rax=0; 1:rbx=2; 2:rax=2; [x]=2;
9     :>1:rax=1; 1:rbx=2; 2:rax=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 2:rax=1) is NOT validated
Hash=8926441e2b211c83612eaf0e5c13effa
Cycle=Rfe MFencedRR Fre PosWR Fre PodWW
Relax W+RWC+po+mfence+pos No 
Safe=Rfe Fre PosWR PodWW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=PodWW Rfe MFencedRR Fre PosWR Fre
Observation W+RWC+po+mfence+pos Never 0 10000000
Time W+RWC+po+mfence+pos 2.48

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+po+po+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+po+po+pos
"PodWW Rfe PodRW Rfe PosRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (x),%rax ;
 movq $1,(y) | movq $1,(x)   | movq (x),%rbx ;

exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1 /\ 2:rbx=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rdi),%rax
	movq (%r11,%rdi),%rcx
#START _litmus_P1
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test ISA2+po+po+pos Allowed
Histogram (18 states)
259421:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=1;
1443286:>1:rax=1; 2:rax=0; 2:rbx=0; [x]=1;
45    :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=1;
14    :>1:rax=1; 2:rax=0; 2:rbx=1; [x]=1;
70115 :>1:rax=0; 2:rax=1; 2:rbx=1; [x]=1;
1601226:>1:rax=1; 2:rax=1; 2:rbx=1; [x]=1;
2571  :>1:rax=0; 2:rax=2; 2:rbx=1; [x]=1;
70819 :>1:rax=1; 2:rax=2; 2:rbx=1; [x]=1;
31    :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=1;
381   :>1:rax=1; 2:rax=0; 2:rbx=2; [x]=1;
17871 :>1:rax=0; 2:rax=2; 2:rbx=2; [x]=1;
1557386:>1:rax=1; 2:rax=2; 2:rbx=2; [x]=1;
1651290:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=2;
1190  :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=2;
1413114:>1:rax=0; 2:rax=1; 2:rbx=1; [x]=2;
88    :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=2;
73330 :>1:rax=0; 2:rax=1; 2:rbx=2; [x]=2;
1837822:>1:rax=0; 2:rax=2; 2:rbx=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1 /\ 2:rbx=1) is NOT validated
Hash=2ec283979c53d8649170cb0b20ec812a
Cycle=Rfe PosRR Fre PodWW Rfe PodRW
Relax ISA2+po+po+pos No 
Safe=Rfe Fre PosRR PodWW PodRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=PodWW Rfe PodRW Rfe PosRR Fre
Observation ISA2+po+po+pos Never 0 10000000
Time ISA2+po+po+pos 2.32

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+po+mfence+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+po+mfence+pos
"PodWW Rfe MFencedRW Rfe PosRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (x),%rax ;
 movq $1,(y) | mfence        | movq (x),%rbx ;
             | movq $1,(x)   |               ;

exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1 /\ 2:rbx=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rdi),%rax
	movq (%r11,%rdi),%rcx
#START _litmus_P1
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test ISA2+po+mfence+pos Allowed
Histogram (18 states)
1139631:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=1;
1598413:>1:rax=1; 2:rax=0; 2:rbx=0; [x]=1;
21    :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=1;
6     :>1:rax=1; 2:rax=0; 2:rbx=1; [x]=1;
51461 :>1:rax=0; 2:rax=1; 2:rbx=1; [x]=1;
160297:>1:rax=1; 2:rax=1; 2:rbx=1; [x]=1;
2610  :>1:rax=0; 2:rax=2; 2:rbx=1; [x]=1;
101873:>1:rax=1; 2:rax=2; 2:rbx=1; [x]=1;
44    :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=1;
329   :>1:rax=1; 2:rax=0; 2:rbx=2; [x]=1;
38637 :>1:rax=0; 2:rax=2; 2:rbx=2; [x]=1;
2977454:>1:rax=1; 2:rax=2; 2:rbx=2; [x]=1;
668341:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=2;
80    :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=2;
1444140:>1:rax=0; 2:rax=1; 2:rbx=1; [x]=2;
55    :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=2;
106784:>1:rax=0; 2:rax=1; 2:rbx=2; [x]=2;
1709824:>1:rax=0; 2:rax=2; 2:rbx=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1 /\ 2:rbx=1) is NOT validated
Hash=735e2e33dd366804c712efed76aac241
Cycle=Rfe PosRR Fre PodWW Rfe MFencedRW
Relax ISA2+po+mfence+pos No 
Safe=Rfe Fre PosRR PodWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=PodWW Rfe MFencedRW Rfe PosRR Fre
Observation ISA2+po+mfence+pos Never 0 10000000
Time ISA2+po+mfence+pos 2.51

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+po+pos+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+po+pos+po
"PodWW Rfe PosRR Fre PodWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $2,(y)   ;
 movq $1,(y) | movq (y),%rbx | movq (x),%rax ;

exists ([y]=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rdi),%rax
	movq (%r11,%rdi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test W+RWC+po+pos+po Allowed
Histogram (24 states)
1540260:>1:rax=0; 1:rbx=0; 2:rax=0; [y]=1;
24    :>1:rax=0; 1:rbx=1; 2:rax=0; [y]=1;
1710825:>1:rax=1; 1:rbx=1; 2:rax=0; [y]=1;
61161 :>1:rax=2; 1:rbx=1; 2:rax=0; [y]=1;
506   :>1:rax=0; 1:rbx=2; 2:rax=0; [y]=1;
1546221:>1:rax=2; 1:rbx=2; 2:rax=0; [y]=1;
52816 :>1:rax=0; 1:rbx=0; 2:rax=1; [y]=1;
950   :>1:rax=0; 1:rbx=1; 2:rax=1; [y]=1;
54578 :>1:rax=1; 1:rbx=1; 2:rax=1; [y]=1;
1962  :>1:rax=2; 1:rbx=1; 2:rax=1; [y]=1;
437   :>1:rax=0; 1:rbx=2; 2:rax=1; [y]=1;
4150  :>1:rax=2; 1:rbx=2; 2:rax=1; [y]=1;
24872 :>1:rax=0; 1:rbx=0; 2:rax=0; [y]=2;
2     :>1:rax=0; 1:rbx=1; 2:rax=0; [y]=2;
285   *>1:rax=1; 1:rbx=1; 2:rax=0; [y]=2;
2     :>1:rax=0; 1:rbx=2; 2:rax=0; [y]=2;
1     :>1:rax=1; 1:rbx=2; 2:rax=0; [y]=2;
4016  :>1:rax=2; 1:rbx=2; 2:rax=0; [y]=2;
1773986:>1:rax=0; 1:rbx=0; 2:rax=1; [y]=2;
1369  :>1:rax=0; 1:rbx=1; 2:rax=1; [y]=2;
1549362:>1:rax=1; 1:rbx=1; 2:rax=1; [y]=2;
1976  :>1:rax=0; 1:rbx=2; 2:rax=1; [y]=2;
72137 :>1:rax=1; 1:rbx=2; 2:rax=1; [y]=2;
1598102:>1:rax=2; 1:rbx=2; 2:rax=1; [y]=2;
Ok

Witnesses
Positive: 285, Negative: 9999715
Condition exists ([y]=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0) is validated
Hash=af7548020f61f8ef07e21aa85ce733f3
Cycle=Rfe PosRR Fre PodWR Fre PodWW
Relax W+RWC+po+pos+po Ok 
Safe=Rfe Fre PosRR PodWW PodWR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=PodWW Rfe PosRR Fre PodWR Fre
Observation W+RWC+po+pos+po Sometimes 285 9999715
Time W+RWC+po+pos+po 2.31

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC
"PodWW Rfe PodRR Fre PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $1,(z)   ;
 movq $1,(y) | movq (z),%rbx | movq (x),%rax ;

exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rsi),%rax
	movq 0(%rbp,%rsi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test W+RWC Allowed
Histogram (8 states)
1546906:>1:rax=0; 1:rbx=0; 2:rax=0;
30    *>1:rax=1; 1:rbx=0; 2:rax=0;
1581271:>1:rax=0; 1:rbx=1; 2:rax=0;
1753090:>1:rax=1; 1:rbx=1; 2:rax=0;
1799016:>1:rax=0; 1:rbx=0; 2:rax=1;
1329721:>1:rax=1; 1:rbx=0; 2:rax=1;
379   :>1:rax=0; 1:rbx=1; 2:rax=1;
1989587:>1:rax=1; 1:rbx=1; 2:rax=1;
Ok

Witnesses
Positive: 30, Negative: 9999970
Condition exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0) is validated
Hash=08f0013f5743de00f58ca83e94eccef6
Cycle=Rfe PodRR Fre PodWR Fre PodWW
Relax W+RWC Ok 
Safe=Rfe Fre PodWW PodWR PodRR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=PodWW Rfe PodRR Fre PodWR Fre
Observation W+RWC Sometimes 30 9999970
Time W+RWC 2.41

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+po+mfences+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+po+mfences+po
"PodWW Rfe MFencesRR Fre PodWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $2,(y)   ;
 movq $1,(y) | mfence        | movq (x),%rax ;
             | movq (y),%rbx |               ;

exists ([y]=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rdi),%rax
	mfence
	movq (%r11,%rdi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test W+RWC+po+mfences+po Allowed
Histogram (24 states)
1586785:>1:rax=0; 1:rbx=0; 2:rax=0; [y]=1;
323   :>1:rax=0; 1:rbx=1; 2:rax=0; [y]=1;
1869849:>1:rax=1; 1:rbx=1; 2:rax=0; [y]=1;
459768:>1:rax=2; 1:rbx=1; 2:rax=0; [y]=1;
17242 :>1:rax=0; 1:rbx=2; 2:rax=0; [y]=1;
992220:>1:rax=2; 1:rbx=2; 2:rax=0; [y]=1;
110353:>1:rax=0; 1:rbx=0; 2:rax=1; [y]=1;
2531  :>1:rax=0; 1:rbx=1; 2:rax=1; [y]=1;
63166 :>1:rax=1; 1:rbx=1; 2:rax=1; [y]=1;
3821  :>1:rax=2; 1:rbx=1; 2:rax=1; [y]=1;
1893  :>1:rax=0; 1:rbx=2; 2:rax=1; [y]=1;
5331  :>1:rax=2; 1:rbx=2; 2:rax=1; [y]=1;
19029 :>1:rax=0; 1:rbx=0; 2:rax=0; [y]=2;
51    :>1:rax=0; 1:rbx=1; 2:rax=0; [y]=2;
168   *>1:rax=1; 1:rbx=1; 2:rax=0; [y]=2;
74    :>1:rax=0; 1:rbx=2; 2:rax=0; [y]=2;
186   :>1:rax=1; 1:rbx=2; 2:rax=0; [y]=2;
4350  :>1:rax=2; 1:rbx=2; 2:rax=0; [y]=2;
1626369:>1:rax=0; 1:rbx=0; 2:rax=1; [y]=2;
12882 :>1:rax=0; 1:rbx=1; 2:rax=1; [y]=2;
949938:>1:rax=1; 1:rbx=1; 2:rax=1; [y]=2;
9145  :>1:rax=0; 1:rbx=2; 2:rax=1; [y]=2;
497081:>1:rax=1; 1:rbx=2; 2:rax=1; [y]=2;
1767445:>1:rax=2; 1:rbx=2; 2:rax=1; [y]=2;
Ok

Witnesses
Positive: 168, Negative: 9999832
Condition exists ([y]=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0) is validated
Hash=1033d91de1dc36094dbb8c9815dbbf55
Cycle=Rfe MFencesRR Fre PodWR Fre PodWW
Relax W+RWC+po+mfences+po Ok 
Safe=Rfe Fre PodWW PodWR MFencesRR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=PodWW Rfe MFencesRR Fre PodWR Fre
Observation W+RWC+po+mfences+po Sometimes 168 9999832
Time W+RWC+po+mfences+po 2.49

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+po+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+po+mfence+po
"PodWW Rfe MFencedRR Fre PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $1,(z)   ;
 movq $1,(y) | mfence        | movq (x),%rax ;
             | movq (z),%rbx |               ;

exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rsi),%rax
	mfence
	movq 0(%rbp,%rsi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test W+RWC+po+mfence+po Allowed
Histogram (8 states)
1659677:>1:rax=0; 1:rbx=0; 2:rax=0;
7     *>1:rax=1; 1:rbx=0; 2:rax=0;
1643924:>1:rax=0; 1:rbx=1; 2:rax=0;
1714735:>1:rax=1; 1:rbx=1; 2:rax=0;
1650452:>1:rax=0; 1:rbx=0; 2:rax=1;
255582:>1:rax=1; 1:rbx=0; 2:rax=1;
12868 :>1:rax=0; 1:rbx=1; 2:rax=1;
3062755:>1:rax=1; 1:rbx=1; 2:rax=1;
Ok

Witnesses
Positive: 7, Negative: 9999993
Condition exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0) is validated
Hash=356d7be3802df98023931082ffb42a64
Cycle=Rfe MFencedRR Fre PodWR Fre PodWW
Relax W+RWC+po+mfence+po Ok 
Safe=Rfe Fre PodWW PodWR MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=PodWW Rfe MFencedRR Fre PodWR Fre
Observation W+RWC+po+mfence+po Sometimes 7 9999993
Time W+RWC+po+mfence+po 2.47

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.0.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.0
"PodWW Rfe PodRW Coe PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $2,(z)   ;
 movq $1,(y) | movq $1,(z)   | movq (x),%rax ;

exists ([z]=2 /\ 1:rax=1 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.0 Allowed
Histogram (8 states)
1733169:>1:rax=0; 2:rax=0; [z]=1;
1601375:>1:rax=1; 2:rax=0; [z]=1;
710   :>1:rax=0; 2:rax=1; [z]=1;
1992031:>1:rax=1; 2:rax=1; [z]=1;
1510922:>1:rax=0; 2:rax=0; [z]=2;
17    *>1:rax=1; 2:rax=0; [z]=2;
1831513:>1:rax=0; 2:rax=1; [z]=2;
1330263:>1:rax=1; 2:rax=1; [z]=2;
Ok

Witnesses
Positive: 17, Negative: 9999983
Condition exists ([z]=2 /\ 1:rax=1 /\ 2:rax=0) is validated
Hash=648a13bd1c950efa478a850ab4c699a3
Cycle=Rfe PodRW Coe PodWR Fre PodWW
Relax Z6.0 Ok 
Safe=Rfe Fre Coe PodWW PodWR PodRW
Generator=diy7 (version 7.56+03)
Com=Rf Co Fr
Orig=PodWW Rfe PodRW Coe PodWR Fre
Observation Z6.0 Sometimes 17 9999983
Time Z6.0 2.48

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.0+po+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.0+po+mfence+po
"PodWW Rfe MFencedRW Coe PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $2,(z)   ;
 movq $1,(y) | mfence        | movq (x),%rax ;
             | movq $1,(z)   |               ;

exists ([z]=2 /\ 1:rax=1 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.0+po+mfence+po Allowed
Histogram (8 states)
1726915:>1:rax=0; 2:rax=0; [z]=1;
1630743:>1:rax=1; 2:rax=0; [z]=1;
6364  :>1:rax=0; 2:rax=1; [z]=1;
3138915:>1:rax=1; 2:rax=1; [z]=1;
1651895:>1:rax=0; 2:rax=0; [z]=2;
3     *>1:rax=1; 2:rax=0; [z]=2;
1667199:>1:rax=0; 2:rax=1; [z]=2;
177966:>1:rax=1; 2:rax=1; [z]=2;
Ok

Witnesses
Positive: 3, Negative: 9999997
Condition exists ([z]=2 /\ 1:rax=1 /\ 2:rax=0) is validated
Hash=791f95cf3927aaf1c1836775c58ebe84
Cycle=Rfe MFencedRW Coe PodWR Fre PodWW
Relax Z6.0+po+mfence+po Ok 
Safe=Rfe Fre Coe PodWW PodWR MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Co Fr
Orig=PodWW Rfe MFencedRW Coe PodWR Fre
Observation Z6.0+po+mfence+po Sometimes 3 9999997
Time Z6.0+po+mfence+po 2.50

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2
"PodWW Rfe PodRW Rfe PodRR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq (z),%rax ;
 movq $1,(y) | movq $1,(z)   | movq (x),%rbx ;

exists (1:rax=1 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq 0(%rbp,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test ISA2 Allowed
Histogram (7 states)
1733879:>1:rax=0; 2:rax=0; 2:rbx=0;
1597529:>1:rax=1; 2:rax=0; 2:rbx=0;
1344864:>1:rax=0; 2:rax=1; 2:rbx=0;
1337  :>1:rax=0; 2:rax=0; 2:rbx=1;
2095986:>1:rax=1; 2:rax=0; 2:rbx=1;
2008810:>1:rax=0; 2:rax=1; 2:rbx=1;
1217595:>1:rax=1; 2:rax=1; 2:rbx=1;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists (1:rax=1 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=685d035a6ba0603851a4411baa3c0124
Cycle=Rfe PodRW Rfe PodRR Fre PodWW
Relax ISA2 No 
Safe=Rfe Fre PodWW PodRW PodRR
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=PodWW Rfe PodRW Rfe PodRR Fre
Observation ISA2 Never 0 10000000
Time ISA2 2.43

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+po+mfences+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+po+mfences+po
"PodWW Rfe MFencesRW Rfe PodRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq (y),%rax ;
 movq $1,(y) | mfence        | movq (x),%rbx ;
             | movq $2,(y)   |               ;

exists ([y]=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $2,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test ISA2+po+mfences+po Allowed
Histogram (13 states)
812440:>1:rax=0; 2:rax=0; 2:rbx=0; [y]=1;
1203886:>1:rax=0; 2:rax=2; 2:rbx=0; [y]=1;
1003  :>1:rax=0; 2:rax=0; 2:rbx=1; [y]=1;
1725080:>1:rax=0; 2:rax=1; 2:rbx=1; [y]=1;
355037:>1:rax=0; 2:rax=2; 2:rbx=1; [y]=1;
893024:>1:rax=0; 2:rax=0; 2:rbx=0; [y]=2;
1650150:>1:rax=1; 2:rax=0; 2:rbx=0; [y]=2;
23399 :>1:rax=0; 2:rax=0; 2:rbx=1; [y]=2;
43208 :>1:rax=1; 2:rax=0; 2:rbx=1; [y]=2;
6145  :>1:rax=0; 2:rax=1; 2:rbx=1; [y]=2;
2609245:>1:rax=1; 2:rax=1; 2:rbx=1; [y]=2;
59024 :>1:rax=0; 2:rax=2; 2:rbx=1; [y]=2;
618359:>1:rax=1; 2:rax=2; 2:rbx=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0) is NOT validated
Hash=d5fa9467eff4dbc0d2b82cbf248b237d
Cycle=Rfe PodRR Fre PodWW Rfe MFencesRW
Relax ISA2+po+mfences+po No 
Safe=Rfe Fre PodWW PodRR MFencesRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=PodWW Rfe MFencesRW Rfe PodRR Fre
Observation ISA2+po+mfences+po Never 0 10000000
Time ISA2+po+mfences+po 2.48

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+po+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+po+mfence+po
"PodWW Rfe MFencedRW Rfe PodRR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq (z),%rax ;
 movq $1,(y) | mfence        | movq (x),%rbx ;
             | movq $1,(z)   |               ;

exists (1:rax=1 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq 0(%rbp,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test ISA2+po+mfence+po Allowed
Histogram (7 states)
1638186:>1:rax=0; 2:rax=0; 2:rbx=0;
1719621:>1:rax=1; 2:rax=0; 2:rbx=0;
1146100:>1:rax=0; 2:rax=1; 2:rbx=0;
4672  :>1:rax=0; 2:rax=0; 2:rbx=1;
3129213:>1:rax=1; 2:rax=0; 2:rbx=1;
2165116:>1:rax=0; 2:rax=1; 2:rbx=1;
197092:>1:rax=1; 2:rax=1; 2:rbx=1;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists (1:rax=1 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=611af1409b4d55dee1d337499cf4aacc
Cycle=Rfe PodRR Fre PodWW Rfe MFencedRW
Relax ISA2+po+mfence+po No 
Safe=Rfe Fre PodWW PodRR MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=PodWW Rfe MFencedRW Rfe PodRR Fre
Observation ISA2+po+mfence+po Never 0 10000000
Time ISA2+po+mfence+po 2.45

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+po+po+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+po+po+mfences
"PodWW Rfe PodRR Fre MFencesWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq $1,(x)   ;
 movq $1,(y) | movq (x),%rbx | mfence        ;
             |               | movq (x),%rax ;

exists ([x]=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rbx,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test W+RWC+po+po+mfences Allowed
Histogram (13 states)
1882590:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=1;
8312  :>1:rax=0; 1:rbx=1; 2:rax=1; [x]=1;
1815439:>1:rax=1; 1:rbx=1; 2:rax=1; [x]=1;
50224 :>1:rax=0; 1:rbx=2; 2:rax=1; [x]=1;
1450374:>1:rax=1; 1:rbx=2; 2:rax=1; [x]=1;
1413014:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=2;
1396075:>1:rax=0; 1:rbx=1; 2:rax=1; [x]=2;
440902:>1:rax=0; 1:rbx=2; 2:rax=1; [x]=2;
1460368:>1:rax=1; 1:rbx=2; 2:rax=1; [x]=2;
56035 :>1:rax=0; 1:rbx=0; 2:rax=2; [x]=2;
2125  :>1:rax=0; 1:rbx=1; 2:rax=2; [x]=2;
1703  :>1:rax=0; 1:rbx=2; 2:rax=2; [x]=2;
22839 :>1:rax=1; 1:rbx=2; 2:rax=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 2:rax=1) is NOT validated
Hash=9ed3ae0b4da617928d34b982c6eeb4c4
Cycle=Rfe PodRR Fre MFencesWR Fre PodWW
Relax W+RWC+po+po+mfences No 
Safe=Rfe Fre PodWW PodRR MFencesWR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=PodWW Rfe PodRR Fre MFencesWR Fre
Observation W+RWC+po+po+mfences Never 0 10000000
Time W+RWC+po+po+mfences 2.46

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+po+mfence+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+po+mfence+mfences
"PodWW Rfe MFencedRR Fre MFencesWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq $1,(x)   ;
 movq $1,(y) | mfence        | mfence        ;
             | movq (x),%rbx | movq (x),%rax ;

exists ([x]=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rbx,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test W+RWC+po+mfence+mfences Allowed
Histogram (13 states)
1692217:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=1;
67639 :>1:rax=0; 1:rbx=1; 2:rax=1; [x]=1;
3014912:>1:rax=1; 1:rbx=1; 2:rax=1; [x]=1;
91998 :>1:rax=0; 1:rbx=2; 2:rax=1; [x]=1;
212745:>1:rax=1; 1:rbx=2; 2:rax=1; [x]=1;
1527977:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=2;
482431:>1:rax=0; 1:rbx=1; 2:rax=1; [x]=2;
1370508:>1:rax=0; 1:rbx=2; 2:rax=1; [x]=2;
1497345:>1:rax=1; 1:rbx=2; 2:rax=1; [x]=2;
27088 :>1:rax=0; 1:rbx=0; 2:rax=2; [x]=2;
1046  :>1:rax=0; 1:rbx=1; 2:rax=2; [x]=2;
2752  :>1:rax=0; 1:rbx=2; 2:rax=2; [x]=2;
11342 :>1:rax=1; 1:rbx=2; 2:rax=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 2:rax=1) is NOT validated
Hash=f4b931dfc089d8176a00560e6e070bc6
Cycle=Rfe MFencedRR Fre MFencesWR Fre PodWW
Relax W+RWC+po+mfence+mfences No 
Safe=Rfe Fre PodWW MFencesWR MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=PodWW Rfe MFencedRR Fre MFencesWR Fre
Observation W+RWC+po+mfence+mfences Never 0 10000000
Time W+RWC+po+mfence+mfences 2.57

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+po+po+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+po+po+mfences
"PodWW Rfe PodRW Rfe MFencesRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (x),%rax ;
 movq $1,(y) | movq $1,(x)   | mfence        ;
             |               | movq (x),%rbx ;

exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1 /\ 2:rbx=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rdi),%rax
	mfence
	movq (%r11,%rdi),%rcx
#START _litmus_P1
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test ISA2+po+po+mfences Allowed
Histogram (18 states)
415697:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=1;
1372001:>1:rax=1; 2:rax=0; 2:rbx=0; [x]=1;
1077  :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=1;
323   :>1:rax=1; 2:rax=0; 2:rbx=1; [x]=1;
90023 :>1:rax=0; 2:rax=1; 2:rbx=1; [x]=1;
1614269:>1:rax=1; 2:rax=1; 2:rbx=1; [x]=1;
17670 :>1:rax=0; 2:rax=2; 2:rbx=1; [x]=1;
498212:>1:rax=1; 2:rax=2; 2:rbx=1; [x]=1;
1565  :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=1;
16885 :>1:rax=1; 2:rax=0; 2:rbx=2; [x]=1;
11970 :>1:rax=0; 2:rax=2; 2:rbx=2; [x]=1;
1081571:>1:rax=1; 2:rax=2; 2:rbx=2; [x]=1;
1522411:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=2;
22889 :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=2;
935160:>1:rax=0; 2:rax=1; 2:rbx=1; [x]=2;
705   :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=2;
536872:>1:rax=0; 2:rax=1; 2:rbx=2; [x]=2;
1860700:>1:rax=0; 2:rax=2; 2:rbx=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1 /\ 2:rbx=1) is NOT validated
Hash=2509ef454789d8f6ac1a9aa00fb6007e
Cycle=Rfe PodRW Rfe MFencesRR Fre PodWW
Relax ISA2+po+po+mfences No 
Safe=Rfe Fre PodWW PodRW MFencesRR
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=PodWW Rfe PodRW Rfe MFencesRR Fre
Observation ISA2+po+po+mfences Never 0 10000000
Time ISA2+po+po+mfences 2.43

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+po+mfence+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+po+mfence+mfences
"PodWW Rfe MFencedRW Rfe MFencesRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (x),%rax ;
 movq $1,(y) | mfence        | mfence        ;
             | movq $1,(x)   | movq (x),%rbx ;

exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1 /\ 2:rbx=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rdi),%rax
	mfence
	movq (%r11,%rdi),%rcx
#START _litmus_P1
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test ISA2+po+mfence+mfences Allowed
Histogram (18 states)
967229:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=1;
1498563:>1:rax=1; 2:rax=0; 2:rbx=0; [x]=1;
1175  :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=1;
84    :>1:rax=1; 2:rax=0; 2:rbx=1; [x]=1;
77606 :>1:rax=0; 2:rax=1; 2:rbx=1; [x]=1;
168913:>1:rax=1; 2:rax=1; 2:rbx=1; [x]=1;
14468 :>1:rax=0; 2:rax=2; 2:rbx=1; [x]=1;
406329:>1:rax=1; 2:rax=2; 2:rbx=1; [x]=1;
1708  :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=1;
33312 :>1:rax=1; 2:rax=0; 2:rbx=2; [x]=1;
21697 :>1:rax=0; 2:rax=2; 2:rbx=2; [x]=1;
2676827:>1:rax=1; 2:rax=2; 2:rbx=2; [x]=1;
846016:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=2;
18185 :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=2;
1010560:>1:rax=0; 2:rax=1; 2:rbx=1; [x]=2;
3495  :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=2;
549557:>1:rax=0; 2:rax=1; 2:rbx=2; [x]=2;
1704276:>1:rax=0; 2:rax=2; 2:rbx=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1 /\ 2:rbx=1) is NOT validated
Hash=aa28662e0087ce8144789ad62fce8ee0
Cycle=Rfe MFencesRR Fre PodWW Rfe MFencedRW
Relax ISA2+po+mfence+mfences No 
Safe=Rfe Fre PodWW MFencesRR MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=PodWW Rfe MFencedRW Rfe MFencesRR Fre
Observation ISA2+po+mfence+mfences Never 0 10000000
Time ISA2+po+mfence+mfences 2.48

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+po+pos+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+po+pos+mfence
"PodWW Rfe PosRR Fre MFencedWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $2,(y)   ;
 movq $1,(y) | movq (y),%rbx | mfence        ;
             |               | movq (x),%rax ;

exists ([y]=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rdi),%rax
	movq (%r11,%rdi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test W+RWC+po+pos+mfence Allowed
Histogram (18 states)
622446:>1:rax=0; 1:rbx=0; 2:rax=0; [y]=1;
3     :>1:rax=0; 1:rbx=1; 2:rax=0; [y]=1;
1439700:>1:rax=1; 1:rbx=1; 2:rax=0; [y]=1;
80873 :>1:rax=2; 1:rbx=1; 2:rax=0; [y]=1;
202   :>1:rax=0; 1:rbx=2; 2:rax=0; [y]=1;
1589763:>1:rax=2; 1:rbx=2; 2:rax=0; [y]=1;
877952:>1:rax=0; 1:rbx=0; 2:rax=1; [y]=1;
218   :>1:rax=0; 1:rbx=1; 2:rax=1; [y]=1;
206170:>1:rax=1; 1:rbx=1; 2:rax=1; [y]=1;
15388 :>1:rax=2; 1:rbx=1; 2:rax=1; [y]=1;
172   :>1:rax=0; 1:rbx=2; 2:rax=1; [y]=1;
38196 :>1:rax=2; 1:rbx=2; 2:rax=1; [y]=1;
1941311:>1:rax=0; 1:rbx=0; 2:rax=1; [y]=2;
589   :>1:rax=0; 1:rbx=1; 2:rax=1; [y]=2;
1846455:>1:rax=1; 1:rbx=1; 2:rax=1; [y]=2;
358   :>1:rax=0; 1:rbx=2; 2:rax=1; [y]=2;
98325 :>1:rax=1; 1:rbx=2; 2:rax=1; [y]=2;
1241879:>1:rax=2; 1:rbx=2; 2:rax=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0) is NOT validated
Hash=b051f8f25e8d6529772430992ddf67d3
Cycle=Rfe PosRR Fre MFencedWR Fre PodWW
Relax W+RWC+po+pos+mfence No 
Safe=Rfe Fre PosRR PodWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=PodWW Rfe PosRR Fre MFencedWR Fre
Observation W+RWC+po+pos+mfence Never 0 10000000
Time W+RWC+po+pos+mfence 2.40

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+po+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+po+po+mfence
"PodWW Rfe PodRR Fre MFencedWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $1,(z)   ;
 movq $1,(y) | movq (z),%rbx | mfence        ;
             |               | movq (x),%rax ;

exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rsi),%rax
	movq 0(%rbp,%rsi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test W+RWC+po+po+mfence Allowed
Histogram (7 states)
655582:>1:rax=0; 1:rbx=0; 2:rax=0;
1831151:>1:rax=0; 1:rbx=1; 2:rax=0;
1483954:>1:rax=1; 1:rbx=1; 2:rax=0;
2695895:>1:rax=0; 1:rbx=0; 2:rax=1;
1419373:>1:rax=1; 1:rbx=0; 2:rax=1;
6116  :>1:rax=0; 1:rbx=1; 2:rax=1;
1907929:>1:rax=1; 1:rbx=1; 2:rax=1;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0) is NOT validated
Hash=43362a7d2c9dca4f05e79a522cf2ef65
Cycle=Rfe PodRR Fre MFencedWR Fre PodWW
Relax W+RWC+po+po+mfence No 
Safe=Rfe Fre PodWW PodRR MFencedWR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=PodWW Rfe PodRR Fre MFencedWR Fre
Observation W+RWC+po+po+mfence Never 0 10000000
Time W+RWC+po+po+mfence 2.45

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+po+mfences+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+po+mfences+mfence
"PodWW Rfe MFencesRR Fre MFencedWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $2,(y)   ;
 movq $1,(y) | mfence        | mfence        ;
             | movq (y),%rbx | movq (x),%rax ;

exists ([y]=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rdi),%rax
	mfence
	movq (%r11,%rdi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test W+RWC+po+mfences+mfence Allowed
Histogram (18 states)
760943:>1:rax=0; 1:rbx=0; 2:rax=0; [y]=1;
37    :>1:rax=0; 1:rbx=1; 2:rax=0; [y]=1;
1632402:>1:rax=1; 1:rbx=1; 2:rax=0; [y]=1;
338833:>1:rax=2; 1:rbx=1; 2:rax=0; [y]=1;
7660  :>1:rax=0; 1:rbx=2; 2:rax=0; [y]=1;
1051890:>1:rax=2; 1:rbx=2; 2:rax=0; [y]=1;
849186:>1:rax=0; 1:rbx=0; 2:rax=1; [y]=1;
2442  :>1:rax=0; 1:rbx=1; 2:rax=1; [y]=1;
279907:>1:rax=1; 1:rbx=1; 2:rax=1; [y]=1;
67574 :>1:rax=2; 1:rbx=1; 2:rax=1; [y]=1;
7152  :>1:rax=0; 1:rbx=2; 2:rax=1; [y]=1;
14785 :>1:rax=2; 1:rbx=2; 2:rax=1; [y]=1;
1726055:>1:rax=0; 1:rbx=0; 2:rax=1; [y]=2;
17791 :>1:rax=0; 1:rbx=1; 2:rax=1; [y]=2;
1095435:>1:rax=1; 1:rbx=1; 2:rax=1; [y]=2;
3130  :>1:rax=0; 1:rbx=2; 2:rax=1; [y]=2;
588122:>1:rax=1; 1:rbx=2; 2:rax=1; [y]=2;
1556656:>1:rax=2; 1:rbx=2; 2:rax=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0) is NOT validated
Hash=4b35b5f0920e47826536296ee9992103
Cycle=Rfe MFencesRR Fre MFencedWR Fre PodWW
Relax W+RWC+po+mfences+mfence No 
Safe=Rfe Fre PodWW MFencesRR MFencedWR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=PodWW Rfe MFencesRR Fre MFencedWR Fre
Observation W+RWC+po+mfences+mfence Never 0 10000000
Time W+RWC+po+mfences+mfence 2.54

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+po+mfence+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+po+mfence+mfence
"PodWW Rfe MFencedRR Fre MFencedWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $1,(z)   ;
 movq $1,(y) | mfence        | mfence        ;
             | movq (z),%rbx | movq (x),%rax ;

exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rsi),%rax
	mfence
	movq 0(%rbp,%rsi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test W+RWC+po+mfence+mfence Allowed
Histogram (7 states)
696162:>1:rax=0; 1:rbx=0; 2:rax=0;
1738566:>1:rax=0; 1:rbx=1; 2:rax=0;
1558793:>1:rax=1; 1:rbx=1; 2:rax=0;
2612330:>1:rax=0; 1:rbx=0; 2:rax=1;
288502:>1:rax=1; 1:rbx=0; 2:rax=1;
36266 :>1:rax=0; 1:rbx=1; 2:rax=1;
3069381:>1:rax=1; 1:rbx=1; 2:rax=1;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0) is NOT validated
Hash=9ffa58a1597c309d8c29ede2cd761170
Cycle=Rfe MFencedRR Fre MFencedWR Fre PodWW
Relax W+RWC+po+mfence+mfence No 
Safe=Rfe Fre PodWW MFencedWR MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=PodWW Rfe MFencedRR Fre MFencedWR Fre
Observation W+RWC+po+mfence+mfence Never 0 10000000
Time W+RWC+po+mfence+mfence 2.49

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.0+po+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.0+po+po+mfence
"PodWW Rfe PodRW Coe MFencedWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $2,(z)   ;
 movq $1,(y) | movq $1,(z)   | mfence        ;
             |               | movq (x),%rax ;

exists ([z]=2 /\ 1:rax=1 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.0+po+po+mfence Allowed
Histogram (7 states)
1878091:>1:rax=0; 2:rax=0; [z]=1;
1389857:>1:rax=1; 2:rax=0; [z]=1;
29836 :>1:rax=0; 2:rax=1; [z]=1;
1744060:>1:rax=1; 2:rax=1; [z]=1;
391458:>1:rax=0; 2:rax=0; [z]=2;
2951550:>1:rax=0; 2:rax=1; [z]=2;
1615148:>1:rax=1; 2:rax=1; [z]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([z]=2 /\ 1:rax=1 /\ 2:rax=0) is NOT validated
Hash=580590520c35bd8741c4f1fab678237c
Cycle=Rfe PodRW Coe MFencedWR Fre PodWW
Relax Z6.0+po+po+mfence No 
Safe=Rfe Fre Coe PodWW PodRW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Rf Co Fr
Orig=PodWW Rfe PodRW Coe MFencedWR Fre
Observation Z6.0+po+po+mfence Never 0 10000000
Time Z6.0+po+po+mfence 2.50

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.0+po+mfence+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.0+po+mfence+mfence
"PodWW Rfe MFencedRW Coe MFencedWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $2,(z)   ;
 movq $1,(y) | mfence        | mfence        ;
             | movq $1,(z)   | movq (x),%rax ;

exists ([z]=2 /\ 1:rax=1 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.0+po+mfence+mfence Allowed
Histogram (7 states)
1678448:>1:rax=0; 2:rax=0; [z]=1;
1536936:>1:rax=1; 2:rax=0; [z]=1;
29327 :>1:rax=0; 2:rax=1; [z]=1;
3118989:>1:rax=1; 2:rax=1; [z]=1;
433773:>1:rax=0; 2:rax=0; [z]=2;
2892459:>1:rax=0; 2:rax=1; [z]=2;
310068:>1:rax=1; 2:rax=1; [z]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([z]=2 /\ 1:rax=1 /\ 2:rax=0) is NOT validated
Hash=a4b02163905d6b0086698254b128307b
Cycle=Rfe MFencedRW Coe MFencedWR Fre PodWW
Relax Z6.0+po+mfence+mfence No 
Safe=Rfe Fre Coe PodWW MFencedWR MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Co Fr
Orig=PodWW Rfe MFencedRW Coe MFencedWR Fre
Observation Z6.0+po+mfence+mfence Never 0 10000000
Time Z6.0+po+mfence+mfence 2.55

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+po+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+po+po+mfence
"PodWW Rfe PodRW Rfe MFencedRR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq (z),%rax ;
 movq $1,(y) | movq $1,(z)   | mfence        ;
             |               | movq (x),%rbx ;

exists (1:rax=1 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq 0(%rbp,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test ISA2+po+po+mfence Allowed
Histogram (7 states)
1930576:>1:rax=0; 2:rax=0; 2:rbx=0;
1373950:>1:rax=1; 2:rax=0; 2:rbx=0;
239236:>1:rax=0; 2:rax=1; 2:rbx=0;
13257 :>1:rax=0; 2:rax=0; 2:rbx=1;
1827820:>1:rax=1; 2:rax=0; 2:rbx=1;
3115430:>1:rax=0; 2:rax=1; 2:rbx=1;
1499731:>1:rax=1; 2:rax=1; 2:rbx=1;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists (1:rax=1 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=1a37c7f35912b90d30cbb6dfa3af24d0
Cycle=Rfe PodRW Rfe MFencedRR Fre PodWW
Relax ISA2+po+po+mfence No 
Safe=Rfe Fre PodWW PodRW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=PodWW Rfe PodRW Rfe MFencedRR Fre
Observation ISA2+po+po+mfence Never 0 10000000
Time ISA2+po+po+mfence 2.48

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+po+mfences+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+po+mfences+mfence
"PodWW Rfe MFencesRW Rfe MFencedRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq (y),%rax ;
 movq $1,(y) | mfence        | mfence        ;
             | movq $2,(y)   | movq (x),%rbx ;

exists ([y]=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $2,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test ISA2+po+mfences+mfence Allowed
Histogram (13 states)
596511:>1:rax=0; 2:rax=0; 2:rbx=0; [y]=1;
255087:>1:rax=0; 2:rax=2; 2:rbx=0; [y]=1;
10897 :>1:rax=0; 2:rax=0; 2:rbx=1; [y]=1;
1800631:>1:rax=0; 2:rax=1; 2:rbx=1; [y]=1;
1244567:>1:rax=0; 2:rax=2; 2:rbx=1; [y]=1;
1061160:>1:rax=0; 2:rax=0; 2:rbx=0; [y]=2;
1649088:>1:rax=1; 2:rax=0; 2:rbx=0; [y]=2;
32601 :>1:rax=0; 2:rax=0; 2:rbx=1; [y]=2;
98697 :>1:rax=1; 2:rax=0; 2:rbx=1; [y]=2;
2560  :>1:rax=0; 2:rax=1; 2:rbx=1; [y]=2;
2515515:>1:rax=1; 2:rax=1; 2:rbx=1; [y]=2;
25857 :>1:rax=0; 2:rax=2; 2:rbx=1; [y]=2;
706829:>1:rax=1; 2:rax=2; 2:rbx=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0) is NOT validated
Hash=d945667b080e32971f7831872914644e
Cycle=Rfe MFencesRW Rfe MFencedRR Fre PodWW
Relax ISA2+po+mfences+mfence No 
Safe=Rfe Fre PodWW MFencesRW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=PodWW Rfe MFencesRW Rfe MFencedRR Fre
Observation ISA2+po+mfences+mfence Never 0 10000000
Time ISA2+po+mfences+mfence 2.59

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+po+mfence+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+po+mfence+mfence
"PodWW Rfe MFencedRW Rfe MFencedRR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq (z),%rax ;
 movq $1,(y) | mfence        | mfence        ;
             | movq $1,(z)   | movq (x),%rbx ;

exists (1:rax=1 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq 0(%rbp,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test ISA2+po+mfence+mfence Allowed
Histogram (7 states)
1824164:>1:rax=0; 2:rax=0; 2:rbx=0;
1485390:>1:rax=1; 2:rax=0; 2:rbx=0;
246410:>1:rax=0; 2:rax=1; 2:rbx=0;
33061 :>1:rax=0; 2:rax=0; 2:rbx=1;
3082031:>1:rax=1; 2:rax=0; 2:rbx=1;
3071176:>1:rax=0; 2:rax=1; 2:rbx=1;
257768:>1:rax=1; 2:rax=1; 2:rbx=1;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists (1:rax=1 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=429dc86754fbc49abd12f5dc2bb0bc6c
Cycle=Rfe MFencedRW Rfe MFencedRR Fre PodWW
Relax ISA2+po+mfence+mfence No 
Safe=Rfe Fre PodWW MFencedRW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=PodWW Rfe MFencedRW Rfe MFencedRR Fre
Observation ISA2+po+mfence+mfence Never 0 10000000
Time ISA2+po+mfence+mfence 2.48

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.3+po+po+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.3+po+po+pos
"PodWW Coe PodWW Rfe PosRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $2,(x) | movq $2,(y) | movq (x),%rax ;
 movq $1,(y) | movq $1,(x) | movq (x),%rbx ;

exists ([x]=2 /\ [y]=2 /\ 2:rax=1 /\ 2:rbx=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rdi),%rax
	movq (%r11,%rdi),%rcx
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	movq $1,(%rax,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.3+po+po+pos Allowed
Histogram (18 states)
143915:>2:rax=0; 2:rbx=0; [x]=1; [y]=1;
267   :>2:rax=0; 2:rbx=1; [x]=1; [y]=1;
27698 :>2:rax=1; 2:rbx=1; [x]=1; [y]=1;
234   :>2:rax=2; 2:rbx=1; [x]=1; [y]=1;
87    :>2:rax=0; 2:rbx=2; [x]=1; [y]=1;
4099  :>2:rax=2; 2:rbx=2; [x]=1; [y]=1;
1645042:>2:rax=0; 2:rbx=0; [x]=2; [y]=1;
470   :>2:rax=0; 2:rbx=1; [x]=2; [y]=1;
1551824:>2:rax=1; 2:rbx=1; [x]=2; [y]=1;
608   :>2:rax=0; 2:rbx=2; [x]=2; [y]=1;
134047:>2:rax=1; 2:rbx=2; [x]=2; [y]=1;
1604328:>2:rax=2; 2:rbx=2; [x]=2; [y]=1;
1581026:>2:rax=0; 2:rbx=0; [x]=1; [y]=2;
11    :>2:rax=0; 2:rbx=1; [x]=1; [y]=2;
1555689:>2:rax=1; 2:rbx=1; [x]=1; [y]=2;
68161 :>2:rax=2; 2:rbx=1; [x]=1; [y]=2;
304   :>2:rax=0; 2:rbx=2; [x]=1; [y]=2;
1682190:>2:rax=2; 2:rbx=2; [x]=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 2:rax=1 /\ 2:rbx=1) is NOT validated
Hash=6c79cabc091e52e7c56db928b617dafa
Cycle=Rfe PosRR Fre PodWW Coe PodWW
Relax Z6.3+po+po+pos No 
Safe=Rfe Fre Coe PosRR PodWW
Generator=diy7 (version 7.56+03)
Com=Co Rf Fr
Orig=PodWW Coe PodWW Rfe PosRR Fre
Observation Z6.3+po+po+pos Never 0 10000000
Time Z6.3+po+po+pos 2.31

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.3.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.3
"PodWW Coe PodWW Rfe PodRR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $1,(x) | movq $2,(y) | movq (z),%rax ;
 movq $1,(y) | movq $1,(z) | movq (x),%rbx ;

exists ([y]=2 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.3 Allowed
Histogram (7 states)
1852794:>2:rax=0; 2:rbx=0; [y]=1;
1161300:>2:rax=1; 2:rbx=0; [y]=1;
1881  :>2:rax=0; 2:rbx=1; [y]=1;
2130000:>2:rax=1; 2:rbx=1; [y]=1;
1530739:>2:rax=0; 2:rbx=0; [y]=2;
1851925:>2:rax=0; 2:rbx=1; [y]=2;
1471361:>2:rax=1; 2:rbx=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=bdf28dd98b7ded5700808cd15010381c
Cycle=Rfe PodRR Fre PodWW Coe PodWW
Relax Z6.3 No 
Safe=Rfe Fre Coe PodWW PodRR
Generator=diy7 (version 7.56+03)
Com=Co Rf Fr
Orig=PodWW Coe PodWW Rfe PodRR Fre
Observation Z6.3 Never 0 10000000
Time Z6.3 2.39

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.3+po+po+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.3+po+po+mfences
"PodWW Coe PodWW Rfe MFencesRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $2,(x) | movq $2,(y) | movq (x),%rax ;
 movq $1,(y) | movq $1,(x) | mfence        ;
             |             | movq (x),%rbx ;

exists ([x]=2 /\ [y]=2 /\ 2:rax=1 /\ 2:rbx=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rdi),%rax
	mfence
	movq (%r11,%rdi),%rcx
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	movq $1,(%rax,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.3+po+po+mfences Allowed
Histogram (18 states)
162480:>2:rax=0; 2:rbx=0; [x]=1; [y]=1;
1106  :>2:rax=0; 2:rbx=1; [x]=1; [y]=1;
43524 :>2:rax=1; 2:rbx=1; [x]=1; [y]=1;
2521  :>2:rax=2; 2:rbx=1; [x]=1; [y]=1;
734   :>2:rax=0; 2:rbx=2; [x]=1; [y]=1;
3691  :>2:rax=2; 2:rbx=2; [x]=1; [y]=1;
1635526:>2:rax=0; 2:rbx=0; [x]=2; [y]=1;
12677 :>2:rax=0; 2:rbx=1; [x]=2; [y]=1;
980553:>2:rax=1; 2:rbx=1; [x]=2; [y]=1;
2192  :>2:rax=0; 2:rbx=2; [x]=2; [y]=1;
465513:>2:rax=1; 2:rbx=2; [x]=2; [y]=1;
1841251:>2:rax=2; 2:rbx=2; [x]=2; [y]=1;
1541909:>2:rax=0; 2:rbx=0; [x]=1; [y]=2;
150   :>2:rax=0; 2:rbx=1; [x]=1; [y]=2;
1707327:>2:rax=1; 2:rbx=1; [x]=1; [y]=2;
439874:>2:rax=2; 2:rbx=1; [x]=1; [y]=2;
10728 :>2:rax=0; 2:rbx=2; [x]=1; [y]=2;
1148244:>2:rax=2; 2:rbx=2; [x]=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 2:rax=1 /\ 2:rbx=1) is NOT validated
Hash=392e6299557d83354d86ea4d5c7275fa
Cycle=Rfe MFencesRR Fre PodWW Coe PodWW
Relax Z6.3+po+po+mfences No 
Safe=Rfe Fre Coe PodWW MFencesRR
Generator=diy7 (version 7.56+03)
Com=Co Rf Fr
Orig=PodWW Coe PodWW Rfe MFencesRR Fre
Observation Z6.3+po+po+mfences Never 0 10000000
Time Z6.3+po+po+mfences 2.45

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.3+po+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.3+po+po+mfence
"PodWW Coe PodWW Rfe MFencedRR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $1,(x) | movq $2,(y) | movq (z),%rax ;
 movq $1,(y) | movq $1,(z) | mfence        ;
             |             | movq (x),%rbx ;

exists ([y]=2 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.3+po+po+mfence Allowed
Histogram (7 states)
1812207:>2:rax=0; 2:rbx=0; [y]=1;
281367:>2:rax=1; 2:rbx=0; [y]=1;
55738 :>2:rax=0; 2:rbx=1; [y]=1;
3018079:>2:rax=1; 2:rbx=1; [y]=1;
1499699:>2:rax=0; 2:rbx=0; [y]=2;
1828536:>2:rax=0; 2:rbx=1; [y]=2;
1504374:>2:rax=1; 2:rbx=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=d9b16ffc61b3a8c935456fe65419d689
Cycle=Rfe MFencedRR Fre PodWW Coe PodWW
Relax Z6.3+po+po+mfence No 
Safe=Rfe Fre Coe PodWW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Co Rf Fr
Orig=PodWW Coe PodWW Rfe MFencedRR Fre
Observation Z6.3+po+po+mfence Never 0 10000000
Time Z6.3+po+po+mfence 2.44

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.1.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.1
"PodWW Coe PodWW Rfe PodRW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $2,(x) | movq $2,(y) | movq (z),%rax ;
 movq $1,(y) | movq $1,(z) | movq $1,(x)   ;

exists ([x]=2 /\ [y]=2 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.1 Allowed
Histogram (7 states)
4227  :>2:rax=0; [x]=1; [y]=1;
2047751:>2:rax=1; [x]=1; [y]=1;
1951042:>2:rax=0; [x]=2; [y]=1;
1291351:>2:rax=1; [x]=2; [y]=1;
1869827:>2:rax=0; [x]=1; [y]=2;
1420417:>2:rax=1; [x]=1; [y]=2;
1415385:>2:rax=0; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 2:rax=1) is NOT validated
Hash=3c6053869f257b14a6ce8d23a97b98d3
Cycle=Rfe PodRW Coe PodWW Coe PodWW
Relax Z6.1 No 
Safe=Rfe Coe PodWW PodRW
Generator=diy7 (version 7.56+03)
Com=Co Rf Co
Orig=PodWW Coe PodWW Rfe PodRW Coe
Observation Z6.1 Never 0 10000000
Time Z6.1 2.40

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.1+po+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.1+po+po+mfence
"PodWW Coe PodWW Rfe MFencedRW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $2,(x) | movq $2,(y) | movq (z),%rax ;
 movq $1,(y) | movq $1,(z) | mfence        ;
             |             | movq $1,(x)   ;

exists ([x]=2 /\ [y]=2 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.1+po+po+mfence Allowed
Histogram (7 states)
24144 :>2:rax=0; [x]=1; [y]=1;
3055912:>2:rax=1; [x]=1; [y]=1;
1956486:>2:rax=0; [x]=2; [y]=1;
272675:>2:rax=1; [x]=2; [y]=1;
1843947:>2:rax=0; [x]=1; [y]=2;
1485705:>2:rax=1; [x]=1; [y]=2;
1361131:>2:rax=0; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 2:rax=1) is NOT validated
Hash=8334ae5f92ed3bcee84721170dc36d29
Cycle=Rfe MFencedRW Coe PodWW Coe PodWW
Relax Z6.1+po+po+mfence No 
Safe=Rfe Coe PodWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Co Rf Co
Orig=PodWW Coe PodWW Rfe MFencedRW Coe
Observation Z6.1+po+po+mfence Never 0 10000000
Time Z6.1+po+po+mfence 2.60

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.2.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.2
"PodWW Rfe PodRW Rfe PodRW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (z),%rax ;
 movq $1,(y) | movq $1,(z)   | movq $1,(x)   ;

exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.2 Allowed
Histogram (7 states)
3997  :>1:rax=0; 2:rax=0; [x]=1;
2200884:>1:rax=1; 2:rax=0; [x]=1;
2004881:>1:rax=0; 2:rax=1; [x]=1;
1103767:>1:rax=1; 2:rax=1; [x]=1;
1924978:>1:rax=0; 2:rax=0; [x]=2;
1409410:>1:rax=1; 2:rax=0; [x]=2;
1352083:>1:rax=0; 2:rax=1; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1) is NOT validated
Hash=c43be5ac2eb5531e910c15c64b51eb84
Cycle=Rfe PodRW Rfe PodRW Coe PodWW
Relax Z6.2 No 
Safe=Rfe Coe PodWW PodRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Co
Orig=PodWW Rfe PodRW Rfe PodRW Coe
Observation Z6.2 Never 0 10000000
Time Z6.2 2.42

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.2+po+mfences+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.2+po+mfences+po
"PodWW Rfe MFencesRW Rfe PodRW Coe"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (y),%rax ;
 movq $1,(y) | mfence        | movq $1,(x)   ;
             | movq $2,(y)   |               ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=1 /\ 2:rax=2)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $2,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.2+po+mfences+po Allowed
Histogram (13 states)
5702  :>1:rax=0; 2:rax=0; [x]=1; [y]=1;
1702349:>1:rax=0; 2:rax=1; [x]=1; [y]=1;
339008:>1:rax=0; 2:rax=2; [x]=1; [y]=1;
796214:>1:rax=0; 2:rax=0; [x]=2; [y]=1;
1228506:>1:rax=0; 2:rax=2; [x]=2; [y]=1;
41323 :>1:rax=0; 2:rax=0; [x]=1; [y]=2;
69767 :>1:rax=1; 2:rax=0; [x]=1; [y]=2;
2925  :>1:rax=0; 2:rax=1; [x]=1; [y]=2;
2495493:>1:rax=1; 2:rax=1; [x]=1; [y]=2;
43708 :>1:rax=0; 2:rax=2; [x]=1; [y]=2;
707674:>1:rax=1; 2:rax=2; [x]=1; [y]=2;
851223:>1:rax=0; 2:rax=0; [x]=2; [y]=2;
1716108:>1:rax=1; 2:rax=0; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=1 /\ 2:rax=2) is NOT validated
Hash=294c929839361e11b19f921a171ef97a
Cycle=Rfe PodRW Coe PodWW Rfe MFencesRW
Relax Z6.2+po+mfences+po No 
Safe=Rfe Coe PodWW PodRW MFencesRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Co
Orig=PodWW Rfe MFencesRW Rfe PodRW Coe
Observation Z6.2+po+mfences+po Never 0 10000000
Time Z6.2+po+mfences+po 2.54

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.2+po+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.2+po+mfence+po
"PodWW Rfe MFencedRW Rfe PodRW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (z),%rax ;
 movq $1,(y) | mfence        | movq $1,(x)   ;
             | movq $1,(z)   |               ;

exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.2+po+mfence+po Allowed
Histogram (7 states)
23107 :>1:rax=0; 2:rax=0; [x]=1;
3077802:>1:rax=1; 2:rax=0; [x]=1;
1993434:>1:rax=0; 2:rax=1; [x]=1;
223827:>1:rax=1; 2:rax=1; [x]=1;
2021769:>1:rax=0; 2:rax=0; [x]=2;
1344493:>1:rax=1; 2:rax=0; [x]=2;
1315568:>1:rax=0; 2:rax=1; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1) is NOT validated
Hash=705b729b449d6a8b819438b9ef5a9f69
Cycle=Rfe PodRW Coe PodWW Rfe MFencedRW
Relax Z6.2+po+mfence+po No 
Safe=Rfe Coe PodWW PodRW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Co
Orig=PodWW Rfe MFencedRW Rfe PodRW Coe
Observation Z6.2+po+mfence+po Never 0 10000000
Time Z6.2+po+mfence+po 2.41

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.3+mfence+po+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.3+mfence+po+pos
"MFencedWW Coe PodWW Rfe PosRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $2,(x) | movq $2,(y) | movq (x),%rax ;
 mfence      | movq $1,(x) | movq (x),%rbx ;
 movq $1,(y) |             |               ;

exists ([x]=2 /\ [y]=2 /\ 2:rax=1 /\ 2:rbx=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rdi),%rax
	movq (%r11,%rdi),%rcx
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	movq $1,(%rax,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.3+mfence+po+pos Allowed
Histogram (17 states)
993513:>2:rax=0; 2:rbx=0; [x]=1; [y]=1;
292   :>2:rax=0; 2:rbx=1; [x]=1; [y]=1;
190227:>2:rax=1; 2:rbx=1; [x]=1; [y]=1;
23742 :>2:rax=2; 2:rbx=1; [x]=1; [y]=1;
265   :>2:rax=0; 2:rbx=2; [x]=1; [y]=1;
36224 :>2:rax=2; 2:rbx=2; [x]=1; [y]=1;
1862627:>2:rax=0; 2:rbx=0; [x]=2; [y]=1;
576   :>2:rax=0; 2:rbx=1; [x]=2; [y]=1;
1728424:>2:rax=1; 2:rbx=1; [x]=2; [y]=1;
619   :>2:rax=0; 2:rbx=2; [x]=2; [y]=1;
126885:>2:rax=1; 2:rbx=2; [x]=2; [y]=1;
1372697:>2:rax=2; 2:rbx=2; [x]=2; [y]=1;
554273:>2:rax=0; 2:rbx=0; [x]=1; [y]=2;
1681556:>2:rax=1; 2:rbx=1; [x]=1; [y]=2;
108378:>2:rax=2; 2:rbx=1; [x]=1; [y]=2;
154   :>2:rax=0; 2:rbx=2; [x]=1; [y]=2;
1319548:>2:rax=2; 2:rbx=2; [x]=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 2:rax=1 /\ 2:rbx=1) is NOT validated
Hash=8635f3b543dcbba925261e222253c5b9
Cycle=Rfe PosRR Fre MFencedWW Coe PodWW
Relax Z6.3+mfence+po+pos No 
Safe=Rfe Fre Coe PosRR PodWW MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Rf Fr
Orig=MFencedWW Coe PodWW Rfe PosRR Fre
Observation Z6.3+mfence+po+pos Never 0 10000000
Time Z6.3+mfence+po+pos 2.45

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.3+mfence+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.3+mfence+po+po
"MFencedWW Coe PodWW Rfe PodRR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $1,(x) | movq $2,(y) | movq (z),%rax ;
 mfence      | movq $1,(z) | movq (x),%rbx ;
 movq $1,(y) |             |               ;

exists ([y]=2 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.3+mfence+po+po Allowed
Histogram (7 states)
2697828:>2:rax=0; 2:rbx=0; [y]=1;
1424565:>2:rax=1; 2:rbx=0; [y]=1;
13398 :>2:rax=0; 2:rbx=1; [y]=1;
1920262:>2:rax=1; 2:rbx=1; [y]=1;
669317:>2:rax=0; 2:rbx=0; [y]=2;
1853817:>2:rax=0; 2:rbx=1; [y]=2;
1420813:>2:rax=1; 2:rbx=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=cc368176b05491cc1cef6d6342049f7d
Cycle=Rfe PodRR Fre MFencedWW Coe PodWW
Relax Z6.3+mfence+po+po No 
Safe=Rfe Fre Coe PodWW PodRR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Rf Fr
Orig=MFencedWW Coe PodWW Rfe PodRR Fre
Observation Z6.3+mfence+po+po Never 0 10000000
Time Z6.3+mfence+po+po 2.42

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.3+mfence+po+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.3+mfence+po+mfences
"MFencedWW Coe PodWW Rfe MFencesRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $2,(x) | movq $2,(y) | movq (x),%rax ;
 mfence      | movq $1,(x) | mfence        ;
 movq $1,(y) |             | movq (x),%rbx ;

exists ([x]=2 /\ [y]=2 /\ 2:rax=1 /\ 2:rbx=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rdi),%rax
	mfence
	movq (%r11,%rdi),%rcx
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	movq $1,(%rax,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.3+mfence+po+mfences Allowed
Histogram (18 states)
1012219:>2:rax=0; 2:rbx=0; [x]=1; [y]=1;
1329  :>2:rax=0; 2:rbx=1; [x]=1; [y]=1;
284557:>2:rax=1; 2:rbx=1; [x]=1; [y]=1;
34104 :>2:rax=2; 2:rbx=1; [x]=1; [y]=1;
4772  :>2:rax=0; 2:rbx=2; [x]=1; [y]=1;
18849 :>2:rax=2; 2:rbx=2; [x]=1; [y]=1;
1703046:>2:rax=0; 2:rbx=0; [x]=2; [y]=1;
18056 :>2:rax=0; 2:rbx=1; [x]=2; [y]=1;
1096792:>2:rax=1; 2:rbx=1; [x]=2; [y]=1;
4085  :>2:rax=0; 2:rbx=2; [x]=2; [y]=1;
647356:>2:rax=1; 2:rbx=2; [x]=2; [y]=1;
1499200:>2:rax=2; 2:rbx=2; [x]=2; [y]=1;
632663:>2:rax=0; 2:rbx=0; [x]=1; [y]=2;
22    :>2:rax=0; 2:rbx=1; [x]=1; [y]=2;
1659468:>2:rax=1; 2:rbx=1; [x]=1; [y]=2;
259988:>2:rax=2; 2:rbx=1; [x]=1; [y]=2;
5038  :>2:rax=0; 2:rbx=2; [x]=1; [y]=2;
1118456:>2:rax=2; 2:rbx=2; [x]=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 2:rax=1 /\ 2:rbx=1) is NOT validated
Hash=e7b0ed29865b172c0f6bab4921a6d57c
Cycle=Rfe MFencesRR Fre MFencedWW Coe PodWW
Relax Z6.3+mfence+po+mfences No 
Safe=Rfe Fre Coe PodWW MFencesRR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Rf Fr
Orig=MFencedWW Coe PodWW Rfe MFencesRR Fre
Observation Z6.3+mfence+po+mfences Never 0 10000000
Time Z6.3+mfence+po+mfences 2.56

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.3+mfence+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.3+mfence+po+mfence
"MFencedWW Coe PodWW Rfe MFencedRR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $1,(x) | movq $2,(y) | movq (z),%rax ;
 mfence      | movq $1,(z) | mfence        ;
 movq $1,(y) |             | movq (x),%rbx ;

exists ([y]=2 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.3+mfence+po+mfence Allowed
Histogram (7 states)
2750179:>2:rax=0; 2:rbx=0; [y]=1;
322750:>2:rax=1; 2:rbx=0; [y]=1;
54960 :>2:rax=0; 2:rbx=1; [y]=1;
3077731:>2:rax=1; 2:rbx=1; [y]=1;
565879:>2:rax=0; 2:rbx=0; [y]=2;
1852710:>2:rax=0; 2:rbx=1; [y]=2;
1375791:>2:rax=1; 2:rbx=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=6eb00bfea575483522093acd4a2e446c
Cycle=Rfe MFencedRR Fre MFencedWW Coe PodWW
Relax Z6.3+mfence+po+mfence No 
Safe=Rfe Fre Coe PodWW MFencedWW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Co Rf Fr
Orig=MFencedWW Coe PodWW Rfe MFencedRR Fre
Observation Z6.3+mfence+po+mfence Never 0 10000000
Time Z6.3+mfence+po+mfence 2.47

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.1+mfence+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.1+mfence+po+po
"MFencedWW Coe PodWW Rfe PodRW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $2,(x) | movq $2,(y) | movq (z),%rax ;
 mfence      | movq $1,(z) | movq $1,(x)   ;
 movq $1,(y) |             |               ;

exists ([x]=2 /\ [y]=2 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.1+mfence+po+po Allowed
Histogram (7 states)
84345 :>2:rax=0; [x]=1; [y]=1;
1788960:>2:rax=1; [x]=1; [y]=1;
3029035:>2:rax=0; [x]=2; [y]=1;
1591883:>2:rax=1; [x]=2; [y]=1;
1897768:>2:rax=0; [x]=1; [y]=2;
1246661:>2:rax=1; [x]=1; [y]=2;
361348:>2:rax=0; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 2:rax=1) is NOT validated
Hash=957a7a432b316ba03c04df98f2f3ba06
Cycle=Rfe PodRW Coe MFencedWW Coe PodWW
Relax Z6.1+mfence+po+po No 
Safe=Rfe Coe PodWW PodRW MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Rf Co
Orig=MFencedWW Coe PodWW Rfe PodRW Coe
Observation Z6.1+mfence+po+po Never 0 10000000
Time Z6.1+mfence+po+po 2.51

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.1+mfence+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.1+mfence+po+mfence
"MFencedWW Coe PodWW Rfe MFencedRW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $2,(x) | movq $2,(y) | movq (z),%rax ;
 mfence      | movq $1,(z) | mfence        ;
 movq $1,(y) |             | movq $1,(x)   ;

exists ([x]=2 /\ [y]=2 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.1+mfence+po+mfence Allowed
Histogram (7 states)
43037 :>2:rax=0; [x]=1; [y]=1;
3106341:>2:rax=1; [x]=1; [y]=1;
2963144:>2:rax=0; [x]=2; [y]=1;
348128:>2:rax=1; [x]=2; [y]=1;
1898149:>2:rax=0; [x]=1; [y]=2;
1271842:>2:rax=1; [x]=1; [y]=2;
369359:>2:rax=0; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 2:rax=1) is NOT validated
Hash=65eff6f2ba26378e4ebe61d9b503c2f9
Cycle=Rfe MFencedRW Coe MFencedWW Coe PodWW
Relax Z6.1+mfence+po+mfence No 
Safe=Rfe Coe PodWW MFencedWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Co Rf Co
Orig=MFencedWW Coe PodWW Rfe MFencedRW Coe
Observation Z6.1+mfence+po+mfence Never 0 10000000
Time Z6.1+mfence+po+mfence 2.58

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.2+po+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.2+po+po+mfence
"PodWW Rfe PodRW Rfe MFencedRW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (z),%rax ;
 movq $1,(y) | movq $1,(z)   | mfence        ;
             |               | movq $1,(x)   ;

exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.2+po+po+mfence Allowed
Histogram (7 states)
3943  :>1:rax=0; 2:rax=0; [x]=1;
1989315:>1:rax=1; 2:rax=0; [x]=1;
3169107:>1:rax=0; 2:rax=1; [x]=1;
1369702:>1:rax=1; 2:rax=1; [x]=1;
1902261:>1:rax=0; 2:rax=0; [x]=2;
1383686:>1:rax=1; 2:rax=0; [x]=2;
181986:>1:rax=0; 2:rax=1; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1) is NOT validated
Hash=47fa3425d0dd578bf3e6c728f0c0bc62
Cycle=Rfe PodRW Rfe MFencedRW Coe PodWW
Relax Z6.2+po+po+mfence No 
Safe=Rfe Coe PodWW PodRW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Co
Orig=PodWW Rfe PodRW Rfe MFencedRW Coe
Observation Z6.2+po+po+mfence Never 0 10000000
Time Z6.2+po+po+mfence 2.51

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.2+po+mfences+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.2+po+mfences+mfence
"PodWW Rfe MFencesRW Rfe MFencedRW Coe"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (y),%rax ;
 movq $1,(y) | mfence        | mfence        ;
             | movq $2,(y)   | movq $1,(x)   ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=1 /\ 2:rax=2)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $2,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.2+po+mfences+mfence Allowed
Histogram (13 states)
4797  :>1:rax=0; 2:rax=0; [x]=1; [y]=1;
1775652:>1:rax=0; 2:rax=1; [x]=1; [y]=1;
1338431:>1:rax=0; 2:rax=2; [x]=1; [y]=1;
815458:>1:rax=0; 2:rax=0; [x]=2; [y]=1;
183879:>1:rax=0; 2:rax=2; [x]=2; [y]=1;
33575 :>1:rax=0; 2:rax=0; [x]=1; [y]=2;
98568 :>1:rax=1; 2:rax=0; [x]=1; [y]=2;
7610  :>1:rax=0; 2:rax=1; [x]=1; [y]=2;
2546786:>1:rax=1; 2:rax=1; [x]=1; [y]=2;
47572 :>1:rax=0; 2:rax=2; [x]=1; [y]=2;
664656:>1:rax=1; 2:rax=2; [x]=1; [y]=2;
907007:>1:rax=0; 2:rax=0; [x]=2; [y]=2;
1576009:>1:rax=1; 2:rax=0; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=1 /\ 2:rax=2) is NOT validated
Hash=2236ae988a2ca3942675096fc8d8b911
Cycle=Rfe MFencesRW Rfe MFencedRW Coe PodWW
Relax Z6.2+po+mfences+mfence No 
Safe=Rfe Coe PodWW MFencesRW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Co
Orig=PodWW Rfe MFencesRW Rfe MFencedRW Coe
Observation Z6.2+po+mfences+mfence Never 0 10000000
Time Z6.2+po+mfences+mfence 2.62

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.2+po+mfence+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.2+po+mfence+mfence
"PodWW Rfe MFencedRW Rfe MFencedRW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (z),%rax ;
 movq $1,(y) | mfence        | mfence        ;
             | movq $1,(z)   | movq $1,(x)   ;

exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.2+po+mfence+mfence Allowed
Histogram (7 states)
15332 :>1:rax=0; 2:rax=0; [x]=1;
3119096:>1:rax=1; 2:rax=0; [x]=1;
3128905:>1:rax=0; 2:rax=1; [x]=1;
233957:>1:rax=1; 2:rax=1; [x]=1;
1733521:>1:rax=0; 2:rax=0; [x]=2;
1577151:>1:rax=1; 2:rax=0; [x]=2;
192038:>1:rax=0; 2:rax=1; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1) is NOT validated
Hash=8c9c520dd17b6a46d2f33c4e68d51249
Cycle=Rfe MFencedRW Rfe MFencedRW Coe PodWW
Relax Z6.2+po+mfence+mfence No 
Safe=Rfe Coe PodWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Co
Orig=PodWW Rfe MFencedRW Rfe MFencedRW Coe
Observation Z6.2+po+mfence+mfence Never 0 10000000
Time Z6.2+po+mfence+mfence 2.54

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.LB.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.LB
"PodRW Rfe PodRW Rfe PodRW Rfe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq (x),%rax | movq (y),%rax | movq (z),%rax ;
 movq $1,(y)   | movq $1,(z)   | movq $1,(x)   ;

exists (0:rax=1 /\ 1:rax=1 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)

Test 3.LB Allowed
Histogram (7 states)
1125  :>0:rax=0; 1:rax=0; 2:rax=0;
2045595:>0:rax=1; 1:rax=0; 2:rax=0;
2152635:>0:rax=0; 1:rax=1; 2:rax=0;
1287073:>0:rax=1; 1:rax=1; 2:rax=0;
2161603:>0:rax=0; 1:rax=0; 2:rax=1;
1171074:>0:rax=1; 1:rax=0; 2:rax=1;
1180895:>0:rax=0; 1:rax=1; 2:rax=1;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists (0:rax=1 /\ 1:rax=1 /\ 2:rax=1) is NOT validated
Hash=6a4f521cc000c446273d8cdc7a26226b
Cycle=Rfe PodRW Rfe PodRW Rfe PodRW
Relax 3.LB No 
Safe=Rfe PodRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Rf
Orig=PodRW Rfe PodRW Rfe PodRW Rfe
Observation 3.LB Never 0 10000000
Time 3.LB 2.60

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.LB+mfences+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.LB+mfences+po+po
"MFencesRW Rfe PodRW Rfe PodRW Rfe"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq (x),%rax | movq (x),%rax | movq (y),%rax ;
 mfence        | movq $1,(y)   | movq $1,(x)   ;
 movq $2,(x)   |               |               ;

exists ([x]=2 /\ 0:rax=1 /\ 1:rax=2 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq (%rdi,%rsi),%rax
	mfence
	movq $2,(%rdi,%rsi)

Test 3.LB+mfences+po+po Allowed
Histogram (13 states)
1256  :>0:rax=0; 1:rax=0; 2:rax=0; [x]=1;
1614449:>0:rax=0; 1:rax=1; 2:rax=0; [x]=1;
586944:>0:rax=0; 1:rax=2; 2:rax=0; [x]=1;
1039968:>0:rax=0; 1:rax=0; 2:rax=1; [x]=1;
999707:>0:rax=0; 1:rax=2; 2:rax=1; [x]=1;
1310  :>0:rax=0; 1:rax=0; 2:rax=0; [x]=2;
39993 :>0:rax=1; 1:rax=0; 2:rax=0; [x]=2;
596   :>0:rax=0; 1:rax=1; 2:rax=0; [x]=2;
2716368:>0:rax=1; 1:rax=1; 2:rax=0; [x]=2;
41680 :>0:rax=0; 1:rax=2; 2:rax=0; [x]=2;
574013:>0:rax=1; 1:rax=2; 2:rax=0; [x]=2;
903969:>0:rax=0; 1:rax=0; 2:rax=1; [x]=2;
1479747:>0:rax=1; 1:rax=0; 2:rax=1; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 0:rax=1 /\ 1:rax=2 /\ 2:rax=1) is NOT validated
Hash=f948b10c22567d54cca7838e67682c38
Cycle=Rfe PodRW Rfe PodRW Rfe MFencesRW
Relax 3.LB+mfences+po+po No 
Safe=Rfe PodRW MFencesRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Rf
Orig=MFencesRW Rfe PodRW Rfe PodRW Rfe
Observation 3.LB+mfences+po+po Never 0 10000000
Time 3.LB+mfences+po+po 2.66

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.LB+mfence+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.LB+mfence+po+po
"MFencedRW Rfe PodRW Rfe PodRW Rfe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq (x),%rax | movq (y),%rax | movq (z),%rax ;
 mfence        | movq $1,(z)   | movq $1,(x)   ;
 movq $1,(y)   |               |               ;

exists (0:rax=1 /\ 1:rax=1 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)

Test 3.LB+mfence+po+po Allowed
Histogram (7 states)
4863  :>0:rax=0; 1:rax=0; 2:rax=0;
3129570:>0:rax=1; 1:rax=0; 2:rax=0;
2159042:>0:rax=0; 1:rax=1; 2:rax=0;
203488:>0:rax=1; 1:rax=1; 2:rax=0;
1989624:>0:rax=0; 1:rax=0; 2:rax=1;
1371054:>0:rax=1; 1:rax=0; 2:rax=1;
1142359:>0:rax=0; 1:rax=1; 2:rax=1;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists (0:rax=1 /\ 1:rax=1 /\ 2:rax=1) is NOT validated
Hash=25f1ea57b294e9c2c05a7acb605d9fea
Cycle=Rfe PodRW Rfe PodRW Rfe MFencedRW
Relax 3.LB+mfence+po+po No 
Safe=Rfe PodRW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Rf
Orig=MFencedRW Rfe PodRW Rfe PodRW Rfe
Observation 3.LB+mfence+po+po Never 0 10000000
Time 3.LB+mfence+po+po 2.60

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+mfences+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+mfences+po+po
"MFencesWW Rfe PodRW Rfe PodRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq (y),%rax ;
 mfence      | movq $1,(y)   | movq (x),%rbx ;
 movq $2,(x) |               |               ;

exists ([x]=2 /\ 1:rax=2 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $2,(%rax,%rsi)

Test ISA2+mfences+po+po Allowed
Histogram (15 states)
1731797:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=2;
113923:>1:rax=1; 2:rax=0; 2:rbx=0; [x]=2;
1494719:>1:rax=2; 2:rax=0; 2:rbx=0; [x]=2;
1409181:>1:rax=0; 2:rax=1; 2:rbx=0; [x]=2;
88    :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=2;
12127 :>1:rax=1; 2:rax=0; 2:rbx=1; [x]=2;
25777 :>1:rax=2; 2:rax=0; 2:rbx=1; [x]=2;
175690:>1:rax=0; 2:rax=1; 2:rbx=1; [x]=2;
859   :>1:rax=1; 2:rax=1; 2:rbx=1; [x]=2;
578   :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=2;
6400  :>1:rax=1; 2:rax=0; 2:rbx=2; [x]=2;
1966406:>1:rax=2; 2:rax=0; 2:rbx=2; [x]=2;
1756414:>1:rax=0; 2:rax=1; 2:rbx=2; [x]=2;
101202:>1:rax=1; 2:rax=1; 2:rbx=2; [x]=2;
1204839:>1:rax=2; 2:rax=1; 2:rbx=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=2 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=4453ef6f380c0c691ad1bf03a5edd2ef
Cycle=Rfe PodRW Rfe PodRR Fre MFencesWW
Relax ISA2+mfences+po+po No 
Safe=Rfe Fre PodRW PodRR MFencesWW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=MFencesWW Rfe PodRW Rfe PodRR Fre
Observation ISA2+mfences+po+po Never 0 10000000
Time ISA2+mfences+po+po 2.56

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+mfences+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+mfences+po+mfence
"MFencesWW Rfe PodRW Rfe MFencedRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq (y),%rax ;
 mfence      | movq $1,(y)   | mfence        ;
 movq $2,(x) |               | movq (x),%rbx ;

exists ([x]=2 /\ 1:rax=2 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $2,(%rax,%rsi)

Test ISA2+mfences+po+mfence Allowed
Histogram (15 states)
1679912:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=2;
70281 :>1:rax=1; 2:rax=0; 2:rbx=0; [x]=2;
1534200:>1:rax=2; 2:rax=0; 2:rbx=0; [x]=2;
276891:>1:rax=0; 2:rax=1; 2:rbx=0; [x]=2;
551   :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=2;
4990  :>1:rax=1; 2:rax=0; 2:rbx=1; [x]=2;
13221 :>1:rax=2; 2:rax=0; 2:rbx=1; [x]=2;
98756 :>1:rax=0; 2:rax=1; 2:rbx=1; [x]=2;
49    :>1:rax=1; 2:rax=1; 2:rbx=1; [x]=2;
4614  :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=2;
6187  :>1:rax=1; 2:rax=0; 2:rbx=2; [x]=2;
2193630:>1:rax=2; 2:rax=0; 2:rbx=2; [x]=2;
2972032:>1:rax=0; 2:rax=1; 2:rbx=2; [x]=2;
43036 :>1:rax=1; 2:rax=1; 2:rbx=2; [x]=2;
1101650:>1:rax=2; 2:rax=1; 2:rbx=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=2 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=b0e6c3be3fa7aff8a835a78a7918e5b5
Cycle=Rfe PodRW Rfe MFencedRR Fre MFencesWW
Relax ISA2+mfences+po+mfence No 
Safe=Rfe Fre PodRW MFencesWW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=MFencesWW Rfe PodRW Rfe MFencedRR Fre
Observation ISA2+mfences+po+mfence Never 0 10000000
Time ISA2+mfences+po+mfence 2.56

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.LB+mfences+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.LB+mfences+po+mfence
"MFencesRW Rfe PodRW Rfe MFencedRW Rfe"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq (x),%rax | movq (x),%rax | movq (y),%rax ;
 mfence        | movq $1,(y)   | mfence        ;
 movq $2,(x)   |               | movq $1,(x)   ;

exists ([x]=2 /\ 0:rax=1 /\ 1:rax=2 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq (%rdi,%rsi),%rax
	mfence
	movq $2,(%rdi,%rsi)

Test 3.LB+mfences+po+mfence Allowed
Histogram (13 states)
2939  :>0:rax=0; 1:rax=0; 2:rax=0; [x]=1;
617611:>0:rax=0; 1:rax=1; 2:rax=0; [x]=1;
1671236:>0:rax=0; 1:rax=2; 2:rax=0; [x]=1;
2681420:>0:rax=0; 1:rax=0; 2:rax=1; [x]=1;
918030:>0:rax=0; 1:rax=2; 2:rax=1; [x]=1;
4351  :>0:rax=0; 1:rax=0; 2:rax=0; [x]=2;
82725 :>0:rax=1; 1:rax=0; 2:rax=0; [x]=2;
10123 :>0:rax=0; 1:rax=1; 2:rax=0; [x]=2;
2507257:>0:rax=1; 1:rax=1; 2:rax=0; [x]=2;
41947 :>0:rax=0; 1:rax=2; 2:rax=0; [x]=2;
688729:>0:rax=1; 1:rax=2; 2:rax=0; [x]=2;
540733:>0:rax=0; 1:rax=0; 2:rax=1; [x]=2;
232899:>0:rax=1; 1:rax=0; 2:rax=1; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 0:rax=1 /\ 1:rax=2 /\ 2:rax=1) is NOT validated
Hash=df05e7c83013a79e21279be53fa6427e
Cycle=Rfe PodRW Rfe MFencedRW Rfe MFencesRW
Relax 3.LB+mfences+po+mfence No 
Safe=Rfe PodRW MFencesRW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Rf
Orig=MFencesRW Rfe PodRW Rfe MFencedRW Rfe
Observation 3.LB+mfences+po+mfence Never 0 10000000
Time 3.LB+mfences+po+mfence 2.80

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+mfence+po+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+mfence+po+pos
"MFencedWW Rfe PodRW Rfe PosRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (x),%rax ;
 mfence      | movq $1,(x)   | movq (x),%rbx ;
 movq $1,(y) |               |               ;

exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1 /\ 2:rbx=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rdi),%rax
	movq (%r11,%rdi),%rcx
#START _litmus_P1
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test ISA2+mfence+po+pos Allowed
Histogram (18 states)
1168824:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=1;
500958:>1:rax=1; 2:rax=0; 2:rbx=0; [x]=1;
117   :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=1;
4     :>1:rax=1; 2:rax=0; 2:rbx=1; [x]=1;
257690:>1:rax=0; 2:rax=1; 2:rbx=1; [x]=1;
1338519:>1:rax=1; 2:rax=1; 2:rbx=1; [x]=1;
65767 :>1:rax=0; 2:rax=2; 2:rbx=1; [x]=1;
83433 :>1:rax=1; 2:rax=2; 2:rbx=1; [x]=1;
288   :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=1;
437   :>1:rax=1; 2:rax=0; 2:rbx=2; [x]=1;
40616 :>1:rax=0; 2:rax=2; 2:rbx=2; [x]=1;
1530240:>1:rax=1; 2:rax=2; 2:rbx=2; [x]=1;
1688288:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=2;
1362  :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=2;
1846403:>1:rax=0; 2:rax=1; 2:rbx=1; [x]=2;
126   :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=2;
93645 :>1:rax=0; 2:rax=1; 2:rbx=2; [x]=2;
1383283:>1:rax=0; 2:rax=2; 2:rbx=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1 /\ 2:rbx=1) is NOT validated
Hash=63ad8bca6523c2b2c6f18999120fa902
Cycle=Rfe PosRR Fre MFencedWW Rfe PodRW
Relax ISA2+mfence+po+pos No 
Safe=Rfe Fre PosRR PodRW MFencedWW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=MFencedWW Rfe PodRW Rfe PosRR Fre
Observation ISA2+mfence+po+pos Never 0 10000000
Time ISA2+mfence+po+pos 2.56

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+mfence+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+mfence+po+po
"MFencedWW Rfe PodRW Rfe PodRR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq (z),%rax ;
 mfence      | movq $1,(z)   | movq (x),%rbx ;
 movq $1,(y) |               |               ;

exists (1:rax=1 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq 0(%rbp,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test ISA2+mfence+po+po Allowed
Histogram (7 states)
2595523:>1:rax=0; 2:rax=0; 2:rbx=0;
739444:>1:rax=1; 2:rax=0; 2:rbx=0;
1499925:>1:rax=0; 2:rax=1; 2:rbx=0;
11058 :>1:rax=0; 2:rax=0; 2:rbx=1;
2122696:>1:rax=1; 2:rax=0; 2:rbx=1;
1942228:>1:rax=0; 2:rax=1; 2:rbx=1;
1089126:>1:rax=1; 2:rax=1; 2:rbx=1;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists (1:rax=1 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=e0060453fbf37d1509aba90c65701334
Cycle=Rfe PodRW Rfe PodRR Fre MFencedWW
Relax ISA2+mfence+po+po No 
Safe=Rfe Fre PodRW PodRR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=MFencedWW Rfe PodRW Rfe PodRR Fre
Observation ISA2+mfence+po+po Never 0 10000000
Time ISA2+mfence+po+po 2.48

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+mfence+po+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+mfence+po+mfences
"MFencedWW Rfe PodRW Rfe MFencesRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (x),%rax ;
 mfence      | movq $1,(x)   | mfence        ;
 movq $1,(y) |               | movq (x),%rbx ;

exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1 /\ 2:rbx=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rdi),%rax
	mfence
	movq (%r11,%rdi),%rcx
#START _litmus_P1
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test ISA2+mfence+po+mfences Allowed
Histogram (18 states)
1252688:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=1;
556496:>1:rax=1; 2:rax=0; 2:rbx=0; [x]=1;
761   :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=1;
27    :>1:rax=1; 2:rax=0; 2:rbx=1; [x]=1;
343308:>1:rax=0; 2:rax=1; 2:rbx=1; [x]=1;
1357589:>1:rax=1; 2:rax=1; 2:rbx=1; [x]=1;
69967 :>1:rax=0; 2:rax=2; 2:rbx=1; [x]=1;
339397:>1:rax=1; 2:rax=2; 2:rbx=1; [x]=1;
7779  :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=1;
6689  :>1:rax=1; 2:rax=0; 2:rbx=2; [x]=1;
39393 :>1:rax=0; 2:rax=2; 2:rbx=2; [x]=1;
1161539:>1:rax=1; 2:rax=2; 2:rbx=2; [x]=1;
1510299:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=2;
21944 :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=2;
1098600:>1:rax=0; 2:rax=1; 2:rbx=1; [x]=2;
983   :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=2;
551321:>1:rax=0; 2:rax=1; 2:rbx=2; [x]=2;
1681220:>1:rax=0; 2:rax=2; 2:rbx=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1 /\ 2:rbx=1) is NOT validated
Hash=24ec0c0ac656e3e755111f0aa66b1544
Cycle=Rfe PodRW Rfe MFencesRR Fre MFencedWW
Relax ISA2+mfence+po+mfences No 
Safe=Rfe Fre PodRW MFencesRR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=MFencedWW Rfe PodRW Rfe MFencesRR Fre
Observation ISA2+mfence+po+mfences Never 0 10000000
Time ISA2+mfence+po+mfences 2.64

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+mfence+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+mfence+po+mfence
"MFencedWW Rfe PodRW Rfe MFencedRR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq (z),%rax ;
 mfence      | movq $1,(z)   | mfence        ;
 movq $1,(y) |               | movq (x),%rbx ;

exists (1:rax=1 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq 0(%rbp,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test ISA2+mfence+po+mfence Allowed
Histogram (7 states)
2765080:>1:rax=0; 2:rax=0; 2:rbx=0;
537154:>1:rax=1; 2:rax=0; 2:rbx=0;
288518:>1:rax=0; 2:rax=1; 2:rbx=0;
49225 :>1:rax=0; 2:rax=0; 2:rbx=1;
1826615:>1:rax=1; 2:rax=0; 2:rbx=1;
3223347:>1:rax=0; 2:rax=1; 2:rbx=1;
1310061:>1:rax=1; 2:rax=1; 2:rbx=1;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists (1:rax=1 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=9d01db9f961df0030ac26310b645db81
Cycle=Rfe PodRW Rfe MFencedRR Fre MFencedWW
Relax ISA2+mfence+po+mfence No 
Safe=Rfe Fre PodRW MFencedWW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=MFencedWW Rfe PodRW Rfe MFencedRR Fre
Observation ISA2+mfence+po+mfence Never 0 10000000
Time ISA2+mfence+po+mfence 2.59

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.2+mfence+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.2+mfence+po+po
"MFencedWW Rfe PodRW Rfe PodRW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (z),%rax ;
 mfence      | movq $1,(z)   | movq $1,(x)   ;
 movq $1,(y) |               |               ;

exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.2+mfence+po+po Allowed
Histogram (7 states)
27988 :>1:rax=0; 2:rax=0; [x]=1;
2174482:>1:rax=1; 2:rax=0; [x]=1;
1915666:>1:rax=0; 2:rax=1; [x]=1;
1065257:>1:rax=1; 2:rax=1; [x]=1;
3005145:>1:rax=0; 2:rax=0; [x]=2;
330533:>1:rax=1; 2:rax=0; [x]=2;
1480929:>1:rax=0; 2:rax=1; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1) is NOT validated
Hash=94e67c4deabb73c023291b5605951664
Cycle=Rfe PodRW Rfe PodRW Coe MFencedWW
Relax Z6.2+mfence+po+po No 
Safe=Rfe Coe PodRW MFencedWW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Co
Orig=MFencedWW Rfe PodRW Rfe PodRW Coe
Observation Z6.2+mfence+po+po Never 0 10000000
Time Z6.2+mfence+po+po 2.57

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.2+mfence+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.2+mfence+po+mfence
"MFencedWW Rfe PodRW Rfe MFencedRW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (z),%rax ;
 mfence      | movq $1,(z)   | mfence        ;
 movq $1,(y) |               | movq $1,(x)   ;

exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.2+mfence+po+mfence Allowed
Histogram (7 states)
47169 :>1:rax=0; 2:rax=0; [x]=1;
2013264:>1:rax=1; 2:rax=0; [x]=1;
3246586:>1:rax=0; 2:rax=1; [x]=1;
1155939:>1:rax=1; 2:rax=1; [x]=1;
2988095:>1:rax=0; 2:rax=0; [x]=2;
331875:>1:rax=1; 2:rax=0; [x]=2;
217072:>1:rax=0; 2:rax=1; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1) is NOT validated
Hash=afa2d89bbb4389f2942ffc89be26709e
Cycle=Rfe PodRW Rfe MFencedRW Coe MFencedWW
Relax Z6.2+mfence+po+mfence No 
Safe=Rfe Coe PodRW MFencedWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Co
Orig=MFencedWW Rfe PodRW Rfe MFencedRW Coe
Observation Z6.2+mfence+po+mfence Never 0 10000000
Time Z6.2+mfence+po+mfence 2.71

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.LB+mfences+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.LB+mfences+mfence+po
"MFencesRW Rfe MFencedRW Rfe PodRW Rfe"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq (x),%rax | movq (x),%rax | movq (y),%rax ;
 mfence        | mfence        | movq $1,(x)   ;
 movq $2,(x)   | movq $1,(y)   |               ;

exists ([x]=2 /\ 0:rax=1 /\ 1:rax=2 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq (%rdi,%rsi),%rax
	mfence
	movq $2,(%rdi,%rsi)

Test 3.LB+mfences+mfence+po Allowed
Histogram (13 states)
5612  :>0:rax=0; 1:rax=0; 2:rax=0; [x]=1;
1673790:>0:rax=0; 1:rax=1; 2:rax=0; [x]=1;
1437252:>0:rax=0; 1:rax=2; 2:rax=0; [x]=1;
1031753:>0:rax=0; 1:rax=0; 2:rax=1; [x]=1;
158165:>0:rax=0; 1:rax=2; 2:rax=1; [x]=1;
3470  :>0:rax=0; 1:rax=0; 2:rax=0; [x]=2;
95812 :>0:rax=1; 1:rax=0; 2:rax=0; [x]=2;
626   :>0:rax=0; 1:rax=1; 2:rax=0; [x]=2;
2626497:>0:rax=1; 1:rax=1; 2:rax=0; [x]=2;
46786 :>0:rax=0; 1:rax=2; 2:rax=0; [x]=2;
680897:>0:rax=1; 1:rax=2; 2:rax=0; [x]=2;
963216:>0:rax=0; 1:rax=0; 2:rax=1; [x]=2;
1276124:>0:rax=1; 1:rax=0; 2:rax=1; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 0:rax=1 /\ 1:rax=2 /\ 2:rax=1) is NOT validated
Hash=6d9740acf35c77d22168d262d92ce534
Cycle=Rfe PodRW Rfe MFencesRW Rfe MFencedRW
Relax 3.LB+mfences+mfence+po No 
Safe=Rfe PodRW MFencesRW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Rf
Orig=MFencesRW Rfe MFencedRW Rfe PodRW Rfe
Observation 3.LB+mfences+mfence+po Never 0 10000000
Time 3.LB+mfences+mfence+po 2.80

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.LB+mfence+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.LB+mfence+mfence+po
"MFencedRW Rfe MFencedRW Rfe PodRW Rfe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq (x),%rax | movq (y),%rax | movq (z),%rax ;
 mfence        | mfence        | movq $1,(x)   ;
 movq $1,(y)   | movq $1,(z)   |               ;

exists (0:rax=1 /\ 1:rax=1 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)

Test 3.LB+mfence+mfence+po Allowed
Histogram (7 states)
10055 :>0:rax=0; 1:rax=0; 2:rax=0;
3178100:>0:rax=1; 1:rax=0; 2:rax=0;
3106146:>0:rax=0; 1:rax=1; 2:rax=0;
184715:>0:rax=1; 1:rax=1; 2:rax=0;
2120405:>0:rax=0; 1:rax=0; 2:rax=1;
1194548:>0:rax=1; 1:rax=0; 2:rax=1;
206031:>0:rax=0; 1:rax=1; 2:rax=1;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists (0:rax=1 /\ 1:rax=1 /\ 2:rax=1) is NOT validated
Hash=95d4c1556c34888794268a083b0d5a34
Cycle=Rfe PodRW Rfe MFencedRW Rfe MFencedRW
Relax 3.LB+mfence+mfence+po No 
Safe=Rfe PodRW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Rf
Orig=MFencedRW Rfe MFencedRW Rfe PodRW Rfe
Observation 3.LB+mfence+mfence+po Never 0 10000000
Time 3.LB+mfence+mfence+po 2.59

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+mfences+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+mfences+po+po
"MFencesWW Rfe PodRR Fre PodWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq $1,(y)   ;
 mfence      | movq (y),%rbx | movq (x),%rax ;
 movq $2,(x) |               |               ;

exists ([x]=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rsi),%rax
	movq (%rbx,%rsi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $2,(%rax,%rsi)

Test W+RWC+mfences+po+po Allowed
Histogram (17 states)
1804083:>1:rax=0; 1:rbx=0; 2:rax=0; [x]=2;
2     :>1:rax=1; 1:rbx=0; 2:rax=0; [x]=2;
16    *>1:rax=2; 1:rbx=0; 2:rax=0; [x]=2;
1708093:>1:rax=0; 1:rbx=1; 2:rax=0; [x]=2;
135997:>1:rax=1; 1:rbx=1; 2:rax=0; [x]=2;
1500916:>1:rax=2; 1:rbx=1; 2:rax=0; [x]=2;
102695:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=2;
2920  :>1:rax=1; 1:rbx=0; 2:rax=1; [x]=2;
38    :>1:rax=0; 1:rbx=1; 2:rax=1; [x]=2;
6405  :>1:rax=1; 1:rbx=1; 2:rax=1; [x]=2;
63995 :>1:rax=2; 1:rbx=1; 2:rax=1; [x]=2;
1431629:>1:rax=0; 1:rbx=0; 2:rax=2; [x]=2;
24478 :>1:rax=1; 1:rbx=0; 2:rax=2; [x]=2;
1351654:>1:rax=2; 1:rbx=0; 2:rax=2; [x]=2;
139   :>1:rax=0; 1:rbx=1; 2:rax=2; [x]=2;
388   :>1:rax=1; 1:rbx=1; 2:rax=2; [x]=2;
1866552:>1:rax=2; 1:rbx=1; 2:rax=2; [x]=2;
Ok

Witnesses
Positive: 16, Negative: 9999984
Condition exists ([x]=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0) is validated
Hash=8a96da91823d6641dda173f26c13c94c
Cycle=Rfe PodRR Fre PodWR Fre MFencesWW
Relax W+RWC+mfences+po+po Ok 
Safe=Rfe Fre PodWR PodRR MFencesWW
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=MFencesWW Rfe PodRR Fre PodWR Fre
Observation W+RWC+mfences+po+po Sometimes 16 9999984
Time W+RWC+mfences+po+po 2.51

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+mfences+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+mfences+mfence+po
"MFencesWW Rfe MFencedRR Fre PodWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq $1,(y)   ;
 mfence      | mfence        | movq (x),%rax ;
 movq $2,(x) | movq (y),%rbx |               ;

exists ([x]=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rsi),%rax
	mfence
	movq (%rbx,%rsi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $2,(%rax,%rsi)

Test W+RWC+mfences+mfence+po Allowed
Histogram (18 states)
1663328:>1:rax=0; 1:rbx=0; 2:rax=0; [x]=2;
1     :>1:rax=1; 1:rbx=0; 2:rax=0; [x]=2;
10    *>1:rax=2; 1:rbx=0; 2:rax=0; [x]=2;
1658038:>1:rax=0; 1:rbx=1; 2:rax=0; [x]=2;
151761:>1:rax=1; 1:rbx=1; 2:rax=0; [x]=2;
1600333:>1:rax=2; 1:rbx=1; 2:rax=0; [x]=2;
80887 :>1:rax=0; 1:rbx=0; 2:rax=1; [x]=2;
462   :>1:rax=1; 1:rbx=0; 2:rax=1; [x]=2;
1     :>1:rax=2; 1:rbx=0; 2:rax=1; [x]=2;
114   :>1:rax=0; 1:rbx=1; 2:rax=1; [x]=2;
11797 :>1:rax=1; 1:rbx=1; 2:rax=1; [x]=2;
54383 :>1:rax=2; 1:rbx=1; 2:rax=1; [x]=2;
1519848:>1:rax=0; 1:rbx=0; 2:rax=2; [x]=2;
15118 :>1:rax=1; 1:rbx=0; 2:rax=2; [x]=2;
200469:>1:rax=2; 1:rbx=0; 2:rax=2; [x]=2;
5846  :>1:rax=0; 1:rbx=1; 2:rax=2; [x]=2;
3475  :>1:rax=1; 1:rbx=1; 2:rax=2; [x]=2;
3034129:>1:rax=2; 1:rbx=1; 2:rax=2; [x]=2;
Ok

Witnesses
Positive: 10, Negative: 9999990
Condition exists ([x]=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0) is validated
Hash=7e4f7eff3ddbddf40372138520c9b4c9
Cycle=Rfe MFencedRR Fre PodWR Fre MFencesWW
Relax W+RWC+mfences+mfence+po Ok 
Safe=Rfe Fre PodWR MFencesWW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=MFencesWW Rfe MFencedRR Fre PodWR Fre
Observation W+RWC+mfences+mfence+po Sometimes 10 9999990
Time W+RWC+mfences+mfence+po 2.62

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.0+mfences+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.0+mfences+po+po
"MFencesWW Rfe PodRW Coe PodWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq $2,(y)   ;
 mfence      | movq $1,(y)   | movq (x),%rax ;
 movq $2,(x) |               |               ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=2 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $2,(%rax,%rsi)

Test Z6.0+mfences+po+po Allowed
Histogram (18 states)
1770332:>1:rax=0; 2:rax=0; [x]=2; [y]=1;
123218:>1:rax=1; 2:rax=0; [x]=2; [y]=1;
1445458:>1:rax=2; 2:rax=0; [x]=2; [y]=1;
27    :>1:rax=0; 2:rax=1; [x]=2; [y]=1;
13222 :>1:rax=1; 2:rax=1; [x]=2; [y]=1;
45429 :>1:rax=2; 2:rax=1; [x]=2; [y]=1;
374   :>1:rax=0; 2:rax=2; [x]=2; [y]=1;
373   :>1:rax=1; 2:rax=2; [x]=2; [y]=1;
1919270:>1:rax=2; 2:rax=2; [x]=2; [y]=1;
1704710:>1:rax=0; 2:rax=0; [x]=2; [y]=2;
3     :>1:rax=1; 2:rax=0; [x]=2; [y]=2;
11    *>1:rax=2; 2:rax=0; [x]=2; [y]=2;
114148:>1:rax=0; 2:rax=1; [x]=2; [y]=2;
2569  :>1:rax=1; 2:rax=1; [x]=2; [y]=2;
1     :>1:rax=2; 2:rax=1; [x]=2; [y]=2;
1520955:>1:rax=0; 2:rax=2; [x]=2; [y]=2;
31808 :>1:rax=1; 2:rax=2; [x]=2; [y]=2;
1308092:>1:rax=2; 2:rax=2; [x]=2; [y]=2;
Ok

Witnesses
Positive: 11, Negative: 9999989
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=2 /\ 2:rax=0) is validated
Hash=9f04c62c126d47da771f1f4fa26daa5d
Cycle=Rfe PodRW Coe PodWR Fre MFencesWW
Relax Z6.0+mfences+po+po Ok 
Safe=Rfe Fre Coe PodWR PodRW MFencesWW
Generator=diy7 (version 7.56+03)
Com=Rf Co Fr
Orig=MFencesWW Rfe PodRW Coe PodWR Fre
Observation Z6.0+mfences+po+po Sometimes 11 9999989
Time Z6.0+mfences+po+po 2.70

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.0+mfences+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.0+mfences+mfence+po
"MFencesWW Rfe MFencedRW Coe PodWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq $2,(y)   ;
 mfence      | mfence        | movq (x),%rax ;
 movq $2,(x) | movq $1,(y)   |               ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=2 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $2,(%rax,%rsi)

Test Z6.0+mfences+mfence+po Allowed
Histogram (17 states)
1781429:>1:rax=0; 2:rax=0; [x]=2; [y]=1;
131860:>1:rax=1; 2:rax=0; [x]=2; [y]=1;
1464902:>1:rax=2; 2:rax=0; [x]=2; [y]=1;
81    :>1:rax=0; 2:rax=1; [x]=2; [y]=1;
9189  :>1:rax=1; 2:rax=1; [x]=2; [y]=1;
39746 :>1:rax=2; 2:rax=1; [x]=2; [y]=1;
1027  :>1:rax=0; 2:rax=2; [x]=2; [y]=1;
2152  :>1:rax=1; 2:rax=2; [x]=2; [y]=1;
3083076:>1:rax=2; 2:rax=2; [x]=2; [y]=1;
1878402:>1:rax=0; 2:rax=0; [x]=2; [y]=2;
1     :>1:rax=1; 2:rax=0; [x]=2; [y]=2;
1     *>1:rax=2; 2:rax=0; [x]=2; [y]=2;
74452 :>1:rax=0; 2:rax=1; [x]=2; [y]=2;
339   :>1:rax=1; 2:rax=1; [x]=2; [y]=2;
1345941:>1:rax=0; 2:rax=2; [x]=2; [y]=2;
9958  :>1:rax=1; 2:rax=2; [x]=2; [y]=2;
177444:>1:rax=2; 2:rax=2; [x]=2; [y]=2;
Ok

Witnesses
Positive: 1, Negative: 9999999
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=2 /\ 2:rax=0) is validated
Hash=bb402ac365a028acd2dcc9ab5d44b769
Cycle=Rfe MFencedRW Coe PodWR Fre MFencesWW
Relax Z6.0+mfences+mfence+po Ok 
Safe=Rfe Fre Coe PodWR MFencesWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Co Fr
Orig=MFencesWW Rfe MFencedRW Coe PodWR Fre
Observation Z6.0+mfences+mfence+po Sometimes 1 9999999
Time Z6.0+mfences+mfence+po 2.69

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+mfences+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+mfences+mfence+po
"MFencesWW Rfe MFencedRW Rfe PodRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq (y),%rax ;
 mfence      | mfence        | movq (x),%rbx ;
 movq $2,(x) | movq $1,(y)   |               ;

exists ([x]=2 /\ 1:rax=2 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $2,(%rax,%rsi)

Test ISA2+mfences+mfence+po Allowed
Histogram (15 states)
1717890:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=2;
115255:>1:rax=1; 2:rax=0; 2:rbx=0; [x]=2;
1535262:>1:rax=2; 2:rax=0; 2:rbx=0; [x]=2;
1473414:>1:rax=0; 2:rax=1; 2:rbx=0; [x]=2;
225   :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=2;
9318  :>1:rax=1; 2:rax=0; 2:rbx=1; [x]=2;
26469 :>1:rax=2; 2:rax=0; 2:rbx=1; [x]=2;
89008 :>1:rax=0; 2:rax=1; 2:rbx=1; [x]=2;
4     :>1:rax=1; 2:rax=1; 2:rbx=1; [x]=2;
2269  :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=2;
5823  :>1:rax=1; 2:rax=0; 2:rbx=2; [x]=2;
3115641:>1:rax=2; 2:rax=0; 2:rbx=2; [x]=2;
1737732:>1:rax=0; 2:rax=1; 2:rbx=2; [x]=2;
17058 :>1:rax=1; 2:rax=1; 2:rbx=2; [x]=2;
154632:>1:rax=2; 2:rax=1; 2:rbx=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=2 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=ab2dd8ae47666f02ba7119bdbee92289
Cycle=Rfe PodRR Fre MFencesWW Rfe MFencedRW
Relax ISA2+mfences+mfence+po No 
Safe=Rfe Fre PodRR MFencesWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=MFencesWW Rfe MFencedRW Rfe PodRR Fre
Observation ISA2+mfences+mfence+po Never 0 10000000
Time ISA2+mfences+mfence+po 2.58

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+mfences+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+mfences+po+mfence
"MFencesWW Rfe PodRR Fre MFencedWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq $1,(y)   ;
 mfence      | movq (y),%rbx | mfence        ;
 movq $2,(x) |               | movq (x),%rax ;

exists ([x]=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rsi),%rax
	movq (%rbx,%rsi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $2,(%rax,%rsi)

Test W+RWC+mfences+po+mfence Allowed
Histogram (15 states)
698755:>1:rax=0; 1:rbx=0; 2:rax=0; [x]=2;
1700477:>1:rax=0; 1:rbx=1; 2:rax=0; [x]=2;
81171 :>1:rax=1; 1:rbx=1; 2:rax=0; [x]=2;
1526597:>1:rax=2; 1:rbx=1; 2:rax=0; [x]=2;
92595 :>1:rax=0; 1:rbx=0; 2:rax=1; [x]=2;
48    :>1:rax=1; 1:rbx=0; 2:rax=1; [x]=2;
377   :>1:rax=0; 1:rbx=1; 2:rax=1; [x]=2;
6509  :>1:rax=1; 1:rbx=1; 2:rax=1; [x]=2;
13521 :>1:rax=2; 1:rbx=1; 2:rax=1; [x]=2;
2555627:>1:rax=0; 1:rbx=0; 2:rax=2; [x]=2;
35884 :>1:rax=1; 1:rbx=0; 2:rax=2; [x]=2;
1271525:>1:rax=2; 1:rbx=0; 2:rax=2; [x]=2;
3131  :>1:rax=0; 1:rbx=1; 2:rax=2; [x]=2;
2573  :>1:rax=1; 1:rbx=1; 2:rax=2; [x]=2;
2011210:>1:rax=2; 1:rbx=1; 2:rax=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0) is NOT validated
Hash=2dab63aaa39407d80242c176e5a7ea14
Cycle=Rfe PodRR Fre MFencedWR Fre MFencesWW
Relax W+RWC+mfences+po+mfence No 
Safe=Rfe Fre PodRR MFencesWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=MFencesWW Rfe PodRR Fre MFencedWR Fre
Observation W+RWC+mfences+po+mfence Never 0 10000000
Time W+RWC+mfences+po+mfence 2.59

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+mfences+mfence+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+mfences+mfence+mfence
"MFencesWW Rfe MFencedRR Fre MFencedWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq $1,(y)   ;
 mfence      | mfence        | mfence        ;
 movq $2,(x) | movq (y),%rbx | movq (x),%rax ;

exists ([x]=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rsi),%rax
	mfence
	movq (%rbx,%rsi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $2,(%rax,%rsi)

Test W+RWC+mfences+mfence+mfence Allowed
Histogram (15 states)
853109:>1:rax=0; 1:rbx=0; 2:rax=0; [x]=2;
1695557:>1:rax=0; 1:rbx=1; 2:rax=0; [x]=2;
82046 :>1:rax=1; 1:rbx=1; 2:rax=0; [x]=2;
1514752:>1:rax=2; 1:rbx=1; 2:rax=0; [x]=2;
121842:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=2;
14    :>1:rax=1; 1:rbx=0; 2:rax=1; [x]=2;
6148  :>1:rax=0; 1:rbx=1; 2:rax=1; [x]=2;
12985 :>1:rax=1; 1:rbx=1; 2:rax=1; [x]=2;
11782 :>1:rax=2; 1:rbx=1; 2:rax=1; [x]=2;
2287810:>1:rax=0; 1:rbx=0; 2:rax=2; [x]=2;
14703 :>1:rax=1; 1:rbx=0; 2:rax=2; [x]=2;
215974:>1:rax=2; 1:rbx=0; 2:rax=2; [x]=2;
72102 :>1:rax=0; 1:rbx=1; 2:rax=2; [x]=2;
8522  :>1:rax=1; 1:rbx=1; 2:rax=2; [x]=2;
3102654:>1:rax=2; 1:rbx=1; 2:rax=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0) is NOT validated
Hash=f3ff6e572bac69ff244ad236f166e6c5
Cycle=Rfe MFencedRR Fre MFencedWR Fre MFencesWW
Relax W+RWC+mfences+mfence+mfence No 
Safe=Rfe Fre MFencesWW MFencedWR MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=MFencesWW Rfe MFencedRR Fre MFencedWR Fre
Observation W+RWC+mfences+mfence+mfence Never 0 10000000
Time W+RWC+mfences+mfence+mfence 2.71

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.0+mfences+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.0+mfences+po+mfence
"MFencesWW Rfe PodRW Coe MFencedWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq $2,(y)   ;
 mfence      | movq $1,(y)   | mfence        ;
 movq $2,(x) |               | movq (x),%rax ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=2 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $2,(%rax,%rsi)

Test Z6.0+mfences+po+mfence Allowed
Histogram (15 states)
1628717:>1:rax=0; 2:rax=0; [x]=2; [y]=1;
72623 :>1:rax=1; 2:rax=0; [x]=2; [y]=1;
1580306:>1:rax=2; 2:rax=0; [x]=2; [y]=1;
526   :>1:rax=0; 2:rax=1; [x]=2; [y]=1;
7582  :>1:rax=1; 2:rax=1; [x]=2; [y]=1;
14413 :>1:rax=2; 2:rax=1; [x]=2; [y]=1;
3465  :>1:rax=0; 2:rax=2; [x]=2; [y]=1;
5468  :>1:rax=1; 2:rax=2; [x]=2; [y]=1;
2047024:>1:rax=2; 2:rax=2; [x]=2; [y]=1;
432765:>1:rax=0; 2:rax=0; [x]=2; [y]=2;
73642 :>1:rax=0; 2:rax=1; [x]=2; [y]=2;
57    :>1:rax=1; 2:rax=1; [x]=2; [y]=2;
2838693:>1:rax=0; 2:rax=2; [x]=2; [y]=2;
36216 :>1:rax=1; 2:rax=2; [x]=2; [y]=2;
1258503:>1:rax=2; 2:rax=2; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=2 /\ 2:rax=0) is NOT validated
Hash=3e2820862fbdfd482f7cf9146460219b
Cycle=Rfe PodRW Coe MFencedWR Fre MFencesWW
Relax Z6.0+mfences+po+mfence No 
Safe=Rfe Fre Coe PodRW MFencesWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Rf Co Fr
Orig=MFencesWW Rfe PodRW Coe MFencedWR Fre
Observation Z6.0+mfences+po+mfence Never 0 10000000
Time Z6.0+mfences+po+mfence 2.78

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.0+mfences+mfence+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.0+mfences+mfence+mfence
"MFencesWW Rfe MFencedRW Coe MFencedWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq $2,(y)   ;
 mfence      | mfence        | mfence        ;
 movq $2,(x) | movq $1,(y)   | movq (x),%rax ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=2 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $2,(%rax,%rsi)

Test Z6.0+mfences+mfence+mfence Allowed
Histogram (15 states)
1597114:>1:rax=0; 2:rax=0; [x]=2; [y]=1;
77591 :>1:rax=1; 2:rax=0; [x]=2; [y]=1;
1558824:>1:rax=2; 2:rax=0; [x]=2; [y]=1;
3008  :>1:rax=0; 2:rax=1; [x]=2; [y]=1;
12207 :>1:rax=1; 2:rax=1; [x]=2; [y]=1;
12271 :>1:rax=2; 2:rax=1; [x]=2; [y]=1;
19961 :>1:rax=0; 2:rax=2; [x]=2; [y]=1;
8393  :>1:rax=1; 2:rax=2; [x]=2; [y]=1;
3237286:>1:rax=2; 2:rax=2; [x]=2; [y]=1;
544001:>1:rax=0; 2:rax=0; [x]=2; [y]=2;
104439:>1:rax=0; 2:rax=1; [x]=2; [y]=2;
6     :>1:rax=1; 2:rax=1; [x]=2; [y]=2;
2672077:>1:rax=0; 2:rax=2; [x]=2; [y]=2;
10061 :>1:rax=1; 2:rax=2; [x]=2; [y]=2;
142761:>1:rax=2; 2:rax=2; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=2 /\ 2:rax=0) is NOT validated
Hash=bc36e047a6622c1cdbb4396998a4b509
Cycle=Rfe MFencedRW Coe MFencedWR Fre MFencesWW
Relax Z6.0+mfences+mfence+mfence No 
Safe=Rfe Fre Coe MFencesWW MFencedWR MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Co Fr
Orig=MFencesWW Rfe MFencedRW Coe MFencedWR Fre
Observation Z6.0+mfences+mfence+mfence Never 0 10000000
Time Z6.0+mfences+mfence+mfence 2.70

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+mfences+mfence+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+mfences+mfence+mfence
"MFencesWW Rfe MFencedRW Rfe MFencedRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq (y),%rax ;
 mfence      | mfence        | mfence        ;
 movq $2,(x) | movq $1,(y)   | movq (x),%rbx ;

exists ([x]=2 /\ 1:rax=2 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $2,(%rax,%rsi)

Test ISA2+mfences+mfence+mfence Allowed
Histogram (15 states)
1581104:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=2;
73948 :>1:rax=1; 2:rax=0; 2:rbx=0; [x]=2;
1633082:>1:rax=2; 2:rax=0; 2:rbx=0; [x]=2;
304874:>1:rax=0; 2:rax=1; 2:rbx=0; [x]=2;
2013  :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=2;
9563  :>1:rax=1; 2:rax=0; 2:rbx=1; [x]=2;
9508  :>1:rax=2; 2:rax=0; 2:rbx=1; [x]=2;
114929:>1:rax=0; 2:rax=1; 2:rbx=1; [x]=2;
3     :>1:rax=1; 2:rax=1; 2:rbx=1; [x]=2;
19795 :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=2;
8690  :>1:rax=1; 2:rax=0; 2:rbx=2; [x]=2;
3243941:>1:rax=2; 2:rax=0; 2:rbx=2; [x]=2;
2884923:>1:rax=0; 2:rax=1; 2:rbx=2; [x]=2;
4813  :>1:rax=1; 2:rax=1; 2:rbx=2; [x]=2;
108814:>1:rax=2; 2:rax=1; 2:rbx=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=2 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=811ea1a3aaddcee8119f5d0a71c3cec8
Cycle=Rfe MFencedRW Rfe MFencedRR Fre MFencesWW
Relax ISA2+mfences+mfence+mfence No 
Safe=Rfe Fre MFencesWW MFencedRW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=MFencesWW Rfe MFencedRW Rfe MFencedRR Fre
Observation ISA2+mfences+mfence+mfence Never 0 10000000
Time ISA2+mfences+mfence+mfence 2.65

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+mfence+mfences+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+mfence+mfences+po
"MFencedWW Rfe MFencesRW Rfe PodRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq (y),%rax ;
 mfence      | mfence        | movq (x),%rbx ;
 movq $1,(y) | movq $2,(y)   |               ;

exists ([y]=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $2,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test ISA2+mfence+mfences+po Allowed
Histogram (13 states)
2162264:>1:rax=0; 2:rax=0; 2:rbx=0; [y]=1;
1241753:>1:rax=0; 2:rax=2; 2:rbx=0; [y]=1;
3721  :>1:rax=0; 2:rax=0; 2:rbx=1; [y]=1;
696941:>1:rax=0; 2:rax=1; 2:rbx=1; [y]=1;
1349542:>1:rax=0; 2:rax=2; 2:rbx=1; [y]=1;
760696:>1:rax=0; 2:rax=0; 2:rbx=0; [y]=2;
452897:>1:rax=1; 2:rax=0; 2:rbx=0; [y]=2;
94132 :>1:rax=0; 2:rax=0; 2:rbx=1; [y]=2;
67609 :>1:rax=1; 2:rax=0; 2:rbx=1; [y]=2;
6293  :>1:rax=0; 2:rax=1; 2:rbx=1; [y]=2;
2325730:>1:rax=1; 2:rax=1; 2:rbx=1; [y]=2;
90501 :>1:rax=0; 2:rax=2; 2:rbx=1; [y]=2;
747921:>1:rax=1; 2:rax=2; 2:rbx=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0) is NOT validated
Hash=4f1ef56bcc5056ff5573ab9b9d8dd4b0
Cycle=Rfe PodRR Fre MFencedWW Rfe MFencesRW
Relax ISA2+mfence+mfences+po No 
Safe=Rfe Fre PodRR MFencesRW MFencedWW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=MFencedWW Rfe MFencesRW Rfe PodRR Fre
Observation ISA2+mfence+mfences+po Never 0 10000000
Time ISA2+mfence+mfences+po 2.64

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+mfence+mfences+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+mfence+mfences+mfence
"MFencedWW Rfe MFencesRW Rfe MFencedRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq (y),%rax ;
 mfence      | mfence        | mfence        ;
 movq $1,(y) | movq $2,(y)   | movq (x),%rbx ;

exists ([y]=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $2,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test ISA2+mfence+mfences+mfence Allowed
Histogram (13 states)
1955100:>1:rax=0; 2:rax=0; 2:rbx=0; [y]=1;
237714:>1:rax=0; 2:rax=2; 2:rbx=0; [y]=1;
24885 :>1:rax=0; 2:rax=0; 2:rbx=1; [y]=1;
787233:>1:rax=0; 2:rax=1; 2:rbx=1; [y]=1;
2279260:>1:rax=0; 2:rax=2; 2:rbx=1; [y]=1;
1073129:>1:rax=0; 2:rax=0; 2:rbx=0; [y]=2;
226927:>1:rax=1; 2:rax=0; 2:rbx=0; [y]=2;
209499:>1:rax=0; 2:rax=0; 2:rbx=1; [y]=2;
225813:>1:rax=1; 2:rax=0; 2:rbx=1; [y]=2;
12703 :>1:rax=0; 2:rax=1; 2:rbx=1; [y]=2;
2124818:>1:rax=1; 2:rax=1; 2:rbx=1; [y]=2;
86234 :>1:rax=0; 2:rax=2; 2:rbx=1; [y]=2;
756685:>1:rax=1; 2:rax=2; 2:rbx=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0) is NOT validated
Hash=901dfa48b5f575797b06e2d062251c15
Cycle=Rfe MFencesRW Rfe MFencedRR Fre MFencedWW
Relax ISA2+mfence+mfences+mfence No 
Safe=Rfe Fre MFencesRW MFencedWW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=MFencedWW Rfe MFencesRW Rfe MFencedRR Fre
Observation ISA2+mfence+mfences+mfence Never 0 10000000
Time ISA2+mfence+mfences+mfence 2.82

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.2+mfence+mfences+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.2+mfence+mfences+po
"MFencedWW Rfe MFencesRW Rfe PodRW Coe"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (y),%rax ;
 mfence      | mfence        | movq $1,(x)   ;
 movq $1,(y) | movq $2,(y)   |               ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=1 /\ 2:rax=2)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $2,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.2+mfence+mfences+po Allowed
Histogram (13 states)
104988:>1:rax=0; 2:rax=0; [x]=1; [y]=1;
703291:>1:rax=0; 2:rax=1; [x]=1; [y]=1;
1495874:>1:rax=0; 2:rax=2; [x]=1; [y]=1;
2635880:>1:rax=0; 2:rax=0; [x]=2; [y]=1;
1097459:>1:rax=0; 2:rax=2; [x]=2; [y]=1;
134483:>1:rax=0; 2:rax=0; [x]=1; [y]=2;
236947:>1:rax=1; 2:rax=0; [x]=1; [y]=2;
7171  :>1:rax=0; 2:rax=1; [x]=1; [y]=2;
2226498:>1:rax=1; 2:rax=1; [x]=1; [y]=2;
60569 :>1:rax=0; 2:rax=2; [x]=1; [y]=2;
536228:>1:rax=1; 2:rax=2; [x]=1; [y]=2;
473718:>1:rax=0; 2:rax=0; [x]=2; [y]=2;
286894:>1:rax=1; 2:rax=0; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=1 /\ 2:rax=2) is NOT validated
Hash=0fe58cca9043efcb667c1f7ae5849dab
Cycle=Rfe PodRW Coe MFencedWW Rfe MFencesRW
Relax Z6.2+mfence+mfences+po No 
Safe=Rfe Coe PodRW MFencesRW MFencedWW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Co
Orig=MFencedWW Rfe MFencesRW Rfe PodRW Coe
Observation Z6.2+mfence+mfences+po Never 0 10000000
Time Z6.2+mfence+mfences+po 2.73

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.2+mfence+mfences+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.2+mfence+mfences+mfence
"MFencedWW Rfe MFencesRW Rfe MFencedRW Coe"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (y),%rax ;
 mfence      | mfence        | mfence        ;
 movq $1,(y) | movq $2,(y)   | movq $1,(x)   ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=1 /\ 2:rax=2)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $2,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.2+mfence+mfences+mfence Allowed
Histogram (13 states)
21940 :>1:rax=0; 2:rax=0; [x]=1; [y]=1;
787292:>1:rax=0; 2:rax=1; [x]=1; [y]=1;
2369622:>1:rax=0; 2:rax=2; [x]=1; [y]=1;
2262759:>1:rax=0; 2:rax=0; [x]=2; [y]=1;
179756:>1:rax=0; 2:rax=2; [x]=2; [y]=1;
123261:>1:rax=0; 2:rax=0; [x]=1; [y]=2;
141647:>1:rax=1; 2:rax=0; [x]=1; [y]=2;
29529 :>1:rax=0; 2:rax=1; [x]=1; [y]=2;
2258847:>1:rax=1; 2:rax=1; [x]=1; [y]=2;
90530 :>1:rax=0; 2:rax=2; [x]=1; [y]=2;
662185:>1:rax=1; 2:rax=2; [x]=1; [y]=2;
793164:>1:rax=0; 2:rax=0; [x]=2; [y]=2;
279468:>1:rax=1; 2:rax=0; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=1 /\ 2:rax=2) is NOT validated
Hash=1c6209f923bf8d12d2b37bb084d8d6f1
Cycle=Rfe MFencesRW Rfe MFencedRW Coe MFencedWW
Relax Z6.2+mfence+mfences+mfence No 
Safe=Rfe Coe MFencesRW MFencedWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Co
Orig=MFencedWW Rfe MFencesRW Rfe MFencedRW Coe
Observation Z6.2+mfence+mfences+mfence Never 0 10000000
Time Z6.2+mfence+mfences+mfence 2.85

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.LB+mfences+mfence+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.LB+mfences+mfence+mfence
"MFencesRW Rfe MFencedRW Rfe MFencedRW Rfe"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq (x),%rax | movq (x),%rax | movq (y),%rax ;
 mfence        | mfence        | mfence        ;
 movq $2,(x)   | movq $1,(y)   | movq $1,(x)   ;

exists ([x]=2 /\ 0:rax=1 /\ 1:rax=2 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq (%rdi,%rsi),%rax
	mfence
	movq $2,(%rdi,%rsi)

Test 3.LB+mfences+mfence+mfence Allowed
Histogram (13 states)
11130 :>0:rax=0; 1:rax=0; 2:rax=0; [x]=1;
884359:>0:rax=0; 1:rax=1; 2:rax=0; [x]=1;
2227396:>0:rax=0; 1:rax=2; 2:rax=0; [x]=1;
2459709:>0:rax=0; 1:rax=0; 2:rax=1; [x]=1;
170010:>0:rax=0; 1:rax=2; 2:rax=1; [x]=1;
7353  :>0:rax=0; 1:rax=0; 2:rax=0; [x]=2;
62879 :>0:rax=1; 1:rax=0; 2:rax=0; [x]=2;
6294  :>0:rax=0; 1:rax=1; 2:rax=0; [x]=2;
2511482:>0:rax=1; 1:rax=1; 2:rax=0; [x]=2;
70023 :>0:rax=0; 1:rax=2; 2:rax=0; [x]=2;
712733:>0:rax=1; 1:rax=2; 2:rax=0; [x]=2;
701527:>0:rax=0; 1:rax=0; 2:rax=1; [x]=2;
175105:>0:rax=1; 1:rax=0; 2:rax=1; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 0:rax=1 /\ 1:rax=2 /\ 2:rax=1) is NOT validated
Hash=4b59636a4c868df2980f505adfcb69a3
Cycle=Rfe MFencesRW Rfe MFencedRW Rfe MFencedRW
Relax 3.LB+mfences+mfence+mfence No 
Safe=Rfe MFencesRW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Rf
Orig=MFencesRW Rfe MFencedRW Rfe MFencedRW Rfe
Observation 3.LB+mfences+mfence+mfence Never 0 10000000
Time 3.LB+mfences+mfence+mfence 2.85

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+mfence+po+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+mfence+po+pos
"MFencedWW Rfe PodRR Fre PosWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq $1,(x)   ;
 mfence      | movq (x),%rbx | movq (x),%rax ;
 movq $1,(y) |               |               ;

exists ([x]=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rbx,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test W+RWC+mfence+po+pos Allowed
Histogram (13 states)
2050821:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=1;
50176 :>1:rax=0; 1:rbx=1; 2:rax=1; [x]=1;
1861377:>1:rax=1; 1:rbx=1; 2:rax=1; [x]=1;
102759:>1:rax=0; 1:rbx=2; 2:rax=1; [x]=1;
1304687:>1:rax=1; 1:rbx=2; 2:rax=1; [x]=1;
1286818:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=2;
1534150:>1:rax=0; 1:rbx=1; 2:rax=1; [x]=2;
1478880:>1:rax=0; 1:rbx=2; 2:rax=1; [x]=2;
329760:>1:rax=1; 1:rbx=2; 2:rax=1; [x]=2;
553   :>1:rax=0; 1:rbx=0; 2:rax=2; [x]=2;
1     :>1:rax=0; 1:rbx=1; 2:rax=2; [x]=2;
6     :>1:rax=0; 1:rbx=2; 2:rax=2; [x]=2;
12    :>1:rax=1; 1:rbx=2; 2:rax=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 2:rax=1) is NOT validated
Hash=298ac1a4e9176c6adb2097f8dc826baf
Cycle=Rfe PodRR Fre PosWR Fre MFencedWW
Relax W+RWC+mfence+po+pos No 
Safe=Rfe Fre PosWR PodRR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=MFencedWW Rfe PodRR Fre PosWR Fre
Observation W+RWC+mfence+po+pos Never 0 10000000
Time W+RWC+mfence+po+pos 2.69

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+mfence+mfence+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+mfence+mfence+pos
"MFencedWW Rfe MFencedRR Fre PosWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq $1,(x)   ;
 mfence      | mfence        | movq (x),%rax ;
 movq $1,(y) | movq (x),%rbx |               ;

exists ([x]=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rbx,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test W+RWC+mfence+mfence+pos Allowed
Histogram (13 states)
2488256:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=1;
203117:>1:rax=0; 1:rbx=1; 2:rax=1; [x]=1;
2952495:>1:rax=1; 1:rbx=1; 2:rax=1; [x]=1;
193038:>1:rax=0; 1:rbx=2; 2:rax=1; [x]=1;
85986 :>1:rax=1; 1:rbx=2; 2:rax=1; [x]=1;
694272:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=2;
476518:>1:rax=0; 1:rbx=1; 2:rax=1; [x]=2;
2476592:>1:rax=0; 1:rbx=2; 2:rax=1; [x]=2;
429614:>1:rax=1; 1:rbx=2; 2:rax=1; [x]=2;
82    :>1:rax=0; 1:rbx=0; 2:rax=2; [x]=2;
10    :>1:rax=0; 1:rbx=1; 2:rax=2; [x]=2;
16    :>1:rax=0; 1:rbx=2; 2:rax=2; [x]=2;
4     :>1:rax=1; 1:rbx=2; 2:rax=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 2:rax=1) is NOT validated
Hash=6162d84f0809ddf691b2a7ba43c1588c
Cycle=Rfe MFencedRR Fre PosWR Fre MFencedWW
Relax W+RWC+mfence+mfence+pos No 
Safe=Rfe Fre PosWR MFencedWW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=MFencedWW Rfe MFencedRR Fre PosWR Fre
Observation W+RWC+mfence+mfence+pos Never 0 10000000
Time W+RWC+mfence+mfence+pos 2.64

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+mfence+mfence+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+mfence+mfence+pos
"MFencedWW Rfe MFencedRW Rfe PosRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (x),%rax ;
 mfence      | mfence        | movq (x),%rbx ;
 movq $1,(y) | movq $1,(x)   |               ;

exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1 /\ 2:rbx=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rdi),%rax
	movq (%r11,%rdi),%rcx
#START _litmus_P1
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test ISA2+mfence+mfence+pos Allowed
Histogram (17 states)
1923064:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=1;
571545:>1:rax=1; 2:rax=0; 2:rbx=0; [x]=1;
21    :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=1;
98718 :>1:rax=0; 2:rax=1; 2:rbx=1; [x]=1;
51395 :>1:rax=1; 2:rax=1; 2:rbx=1; [x]=1;
7003  :>1:rax=0; 2:rax=2; 2:rbx=1; [x]=1;
77483 :>1:rax=1; 2:rax=2; 2:rbx=1; [x]=1;
122   :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=1;
232   :>1:rax=1; 2:rax=0; 2:rbx=2; [x]=1;
68238 :>1:rax=0; 2:rax=2; 2:rbx=2; [x]=1;
3018694:>1:rax=1; 2:rax=2; 2:rbx=2; [x]=1;
924760:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=2;
75    :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=2;
1733692:>1:rax=0; 2:rax=1; 2:rbx=1; [x]=2;
22    :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=2;
106686:>1:rax=0; 2:rax=1; 2:rbx=2; [x]=2;
1418250:>1:rax=0; 2:rax=2; 2:rbx=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1 /\ 2:rbx=1) is NOT validated
Hash=29411d07aa2c8114d35d93b82403b7bd
Cycle=Rfe PosRR Fre MFencedWW Rfe MFencedRW
Relax ISA2+mfence+mfence+pos No 
Safe=Rfe Fre PosRR MFencedWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=MFencedWW Rfe MFencedRW Rfe PosRR Fre
Observation ISA2+mfence+mfence+pos Never 0 10000000
Time ISA2+mfence+mfence+pos 2.61

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+mfence+pos+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+mfence+pos+po
"MFencedWW Rfe PosRR Fre PodWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $2,(y)   ;
 mfence      | movq (y),%rbx | movq (x),%rax ;
 movq $1,(y) |               |               ;

exists ([y]=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rdi),%rax
	movq (%r11,%rdi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test W+RWC+mfence+pos+po Allowed
Histogram (23 states)
1757220:>1:rax=0; 1:rbx=0; 2:rax=0; [y]=1;
9     :>1:rax=0; 1:rbx=1; 2:rax=0; [y]=1;
408166:>1:rax=1; 1:rbx=1; 2:rax=0; [y]=1;
102135:>1:rax=2; 1:rbx=1; 2:rax=0; [y]=1;
536   :>1:rax=0; 1:rbx=2; 2:rax=0; [y]=1;
2816959:>1:rax=2; 1:rbx=2; 2:rax=0; [y]=1;
849497:>1:rax=0; 1:rbx=0; 2:rax=1; [y]=1;
3522  :>1:rax=0; 1:rbx=1; 2:rax=1; [y]=1;
217375:>1:rax=1; 1:rbx=1; 2:rax=1; [y]=1;
34091 :>1:rax=2; 1:rbx=1; 2:rax=1; [y]=1;
1630  :>1:rax=0; 1:rbx=2; 2:rax=1; [y]=1;
25012 :>1:rax=2; 1:rbx=2; 2:rax=1; [y]=1;
1392  :>1:rax=0; 1:rbx=0; 2:rax=0; [y]=2;
16    *>1:rax=1; 1:rbx=1; 2:rax=0; [y]=2;
1     :>1:rax=0; 1:rbx=2; 2:rax=0; [y]=2;
1     :>1:rax=1; 1:rbx=2; 2:rax=0; [y]=2;
103   :>1:rax=2; 1:rbx=2; 2:rax=0; [y]=2;
968831:>1:rax=0; 1:rbx=0; 2:rax=1; [y]=2;
4423  :>1:rax=0; 1:rbx=1; 2:rax=1; [y]=2;
1282441:>1:rax=1; 1:rbx=1; 2:rax=1; [y]=2;
6848  :>1:rax=0; 1:rbx=2; 2:rax=1; [y]=2;
97430 :>1:rax=1; 1:rbx=2; 2:rax=1; [y]=2;
1422362:>1:rax=2; 1:rbx=2; 2:rax=1; [y]=2;
Ok

Witnesses
Positive: 16, Negative: 9999984
Condition exists ([y]=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0) is validated
Hash=3d75838bae1a8754af46af76f748517d
Cycle=Rfe PosRR Fre PodWR Fre MFencedWW
Relax W+RWC+mfence+pos+po Ok 
Safe=Rfe Fre PosRR PodWR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=MFencedWW Rfe PosRR Fre PodWR Fre
Observation W+RWC+mfence+pos+po Sometimes 16 9999984
Time W+RWC+mfence+pos+po 2.65

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+mfence+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+mfence+po+po
"MFencedWW Rfe PodRR Fre PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $1,(z)   ;
 mfence      | movq (z),%rbx | movq (x),%rax ;
 movq $1,(y) |               |               ;

exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rsi),%rax
	movq 0(%rbp,%rsi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test W+RWC+mfence+po+po Allowed
Histogram (8 states)
1573935:>1:rax=0; 1:rbx=0; 2:rax=0;
40    *>1:rax=1; 1:rbx=0; 2:rax=0;
2707069:>1:rax=0; 1:rbx=1; 2:rax=0;
632488:>1:rax=1; 1:rbx=1; 2:rax=0;
1809436:>1:rax=0; 1:rbx=0; 2:rax=1;
1230202:>1:rax=1; 1:rbx=0; 2:rax=1;
9710  :>1:rax=0; 1:rbx=1; 2:rax=1;
2037120:>1:rax=1; 1:rbx=1; 2:rax=1;
Ok

Witnesses
Positive: 40, Negative: 9999960
Condition exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0) is validated
Hash=409f524de5328a6760b89c5df3659a04
Cycle=Rfe PodRR Fre PodWR Fre MFencedWW
Relax W+RWC+mfence+po+po Ok 
Safe=Rfe Fre PodWR PodRR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=MFencedWW Rfe PodRR Fre PodWR Fre
Observation W+RWC+mfence+po+po Sometimes 40 9999960
Time W+RWC+mfence+po+po 2.62

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+mfence+mfences+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+mfence+mfences+po
"MFencedWW Rfe MFencesRR Fre PodWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $2,(y)   ;
 mfence      | mfence        | movq (x),%rax ;
 movq $1,(y) | movq (y),%rbx |               ;

exists ([y]=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rdi),%rax
	mfence
	movq (%r11,%rdi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test W+RWC+mfence+mfences+po Allowed
Histogram (24 states)
1578992:>1:rax=0; 1:rbx=0; 2:rax=0; [y]=1;
171   :>1:rax=0; 1:rbx=1; 2:rax=0; [y]=1;
502640:>1:rax=1; 1:rbx=1; 2:rax=0; [y]=1;
473581:>1:rax=2; 1:rbx=1; 2:rax=0; [y]=1;
28051 :>1:rax=0; 1:rbx=2; 2:rax=0; [y]=1;
2352411:>1:rax=2; 1:rbx=2; 2:rax=0; [y]=1;
926676:>1:rax=0; 1:rbx=0; 2:rax=1; [y]=1;
16892 :>1:rax=0; 1:rbx=1; 2:rax=1; [y]=1;
284691:>1:rax=1; 1:rbx=1; 2:rax=1; [y]=1;
19470 :>1:rax=2; 1:rbx=1; 2:rax=1; [y]=1;
10967 :>1:rax=0; 1:rbx=2; 2:rax=1; [y]=1;
30910 :>1:rax=2; 1:rbx=2; 2:rax=1; [y]=1;
269   :>1:rax=0; 1:rbx=0; 2:rax=0; [y]=2;
11    :>1:rax=0; 1:rbx=1; 2:rax=0; [y]=2;
10    *>1:rax=1; 1:rbx=1; 2:rax=0; [y]=2;
12    :>1:rax=0; 1:rbx=2; 2:rax=0; [y]=2;
13    :>1:rax=1; 1:rbx=2; 2:rax=0; [y]=2;
237   :>1:rax=2; 1:rbx=2; 2:rax=0; [y]=2;
897723:>1:rax=0; 1:rbx=0; 2:rax=1; [y]=2;
41420 :>1:rax=0; 1:rbx=1; 2:rax=1; [y]=2;
899811:>1:rax=1; 1:rbx=1; 2:rax=1; [y]=2;
38803 :>1:rax=0; 1:rbx=2; 2:rax=1; [y]=2;
433321:>1:rax=1; 1:rbx=2; 2:rax=1; [y]=2;
1462918:>1:rax=2; 1:rbx=2; 2:rax=1; [y]=2;
Ok

Witnesses
Positive: 10, Negative: 9999990
Condition exists ([y]=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0) is validated
Hash=27ed594687d76946ff6bc990744b1959
Cycle=Rfe MFencesRR Fre PodWR Fre MFencedWW
Relax W+RWC+mfence+mfences+po Ok 
Safe=Rfe Fre PodWR MFencesRR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=MFencedWW Rfe MFencesRR Fre PodWR Fre
Observation W+RWC+mfence+mfences+po Sometimes 10 9999990
Time W+RWC+mfence+mfences+po 2.63

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+mfence+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+mfence+mfence+po
"MFencedWW Rfe MFencedRR Fre PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $1,(z)   ;
 mfence      | mfence        | movq (x),%rax ;
 movq $1,(y) | movq (z),%rbx |               ;

exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rsi),%rax
	mfence
	movq 0(%rbp,%rsi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test W+RWC+mfence+mfence+po Allowed
Histogram (8 states)
1551847:>1:rax=0; 1:rbx=0; 2:rax=0;
7     *>1:rax=1; 1:rbx=0; 2:rax=0;
2767944:>1:rax=0; 1:rbx=1; 2:rax=0;
606711:>1:rax=1; 1:rbx=1; 2:rax=0;
1769861:>1:rax=0; 1:rbx=0; 2:rax=1;
234500:>1:rax=1; 1:rbx=0; 2:rax=1;
39192 :>1:rax=0; 1:rbx=1; 2:rax=1;
3029938:>1:rax=1; 1:rbx=1; 2:rax=1;
Ok

Witnesses
Positive: 7, Negative: 9999993
Condition exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0) is validated
Hash=4e57fa4c834fce6517441d9e87ff4380
Cycle=Rfe MFencedRR Fre PodWR Fre MFencedWW
Relax W+RWC+mfence+mfence+po Ok 
Safe=Rfe Fre PodWR MFencedWW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=MFencedWW Rfe MFencedRR Fre PodWR Fre
Observation W+RWC+mfence+mfence+po Sometimes 7 9999993
Time W+RWC+mfence+mfence+po 2.61

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.0+mfence+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.0+mfence+po+po
"MFencedWW Rfe PodRW Coe PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $2,(z)   ;
 mfence      | movq $1,(z)   | movq (x),%rax ;
 movq $1,(y) |               |               ;

exists ([z]=2 /\ 1:rax=1 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.0+mfence+po+po Allowed
Histogram (8 states)
2811487:>1:rax=0; 2:rax=0; [z]=1;
522881:>1:rax=1; 2:rax=0; [z]=1;
10312 :>1:rax=0; 2:rax=1; [z]=1;
2022000:>1:rax=1; 2:rax=1; [z]=1;
1728330:>1:rax=0; 2:rax=0; [z]=2;
14    *>1:rax=1; 2:rax=0; [z]=2;
1646360:>1:rax=0; 2:rax=1; [z]=2;
1258616:>1:rax=1; 2:rax=1; [z]=2;
Ok

Witnesses
Positive: 14, Negative: 9999986
Condition exists ([z]=2 /\ 1:rax=1 /\ 2:rax=0) is validated
Hash=75661c2c327fdd3e3b4a6eaa280cb0e4
Cycle=Rfe PodRW Coe PodWR Fre MFencedWW
Relax Z6.0+mfence+po+po Ok 
Safe=Rfe Fre Coe PodWR PodRW MFencedWW
Generator=diy7 (version 7.56+03)
Com=Rf Co Fr
Orig=MFencedWW Rfe PodRW Coe PodWR Fre
Observation Z6.0+mfence+po+po Sometimes 14 9999986
Time Z6.0+mfence+po+po 2.75

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.0+mfence+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.0+mfence+mfence+po
"MFencedWW Rfe MFencedRW Coe PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $2,(z)   ;
 mfence      | mfence        | movq (x),%rax ;
 movq $1,(y) | movq $1,(z)   |               ;

exists ([z]=2 /\ 1:rax=1 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.0+mfence+mfence+po Allowed
Histogram (8 states)
2814683:>1:rax=0; 2:rax=0; [z]=1;
536423:>1:rax=1; 2:rax=0; [z]=1;
24837 :>1:rax=0; 2:rax=1; [z]=1;
3107627:>1:rax=1; 2:rax=1; [z]=1;
1741960:>1:rax=0; 2:rax=0; [z]=2;
2     *>1:rax=1; 2:rax=0; [z]=2;
1605767:>1:rax=0; 2:rax=1; [z]=2;
168701:>1:rax=1; 2:rax=1; [z]=2;
Ok

Witnesses
Positive: 2, Negative: 9999998
Condition exists ([z]=2 /\ 1:rax=1 /\ 2:rax=0) is validated
Hash=35d928fb9b195ac5367c16a084040350
Cycle=Rfe MFencedRW Coe PodWR Fre MFencedWW
Relax Z6.0+mfence+mfence+po Ok 
Safe=Rfe Fre Coe PodWR MFencedWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Co Fr
Orig=MFencedWW Rfe MFencedRW Coe PodWR Fre
Observation Z6.0+mfence+mfence+po Sometimes 2 9999998
Time Z6.0+mfence+mfence+po 2.73

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+mfence+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+mfence+mfence+po
"MFencedWW Rfe MFencedRW Rfe PodRR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq (z),%rax ;
 mfence      | mfence        | movq (x),%rbx ;
 movq $1,(y) | movq $1,(z)   |               ;

exists (1:rax=1 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq 0(%rbp,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test ISA2+mfence+mfence+po Allowed
Histogram (7 states)
2699594:>1:rax=0; 2:rax=0; 2:rbx=0;
655972:>1:rax=1; 2:rax=0; 2:rbx=0;
1396497:>1:rax=0; 2:rax=1; 2:rbx=0;
31008 :>1:rax=0; 2:rax=0; 2:rbx=1;
3144433:>1:rax=1; 2:rax=0; 2:rbx=1;
1934362:>1:rax=0; 2:rax=1; 2:rbx=1;
138134:>1:rax=1; 2:rax=1; 2:rbx=1;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists (1:rax=1 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=1ac41f78a0b61f9cc6f145132f96d8bd
Cycle=Rfe PodRR Fre MFencedWW Rfe MFencedRW
Relax ISA2+mfence+mfence+po No 
Safe=Rfe Fre PodRR MFencedWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=MFencedWW Rfe MFencedRW Rfe PodRR Fre
Observation ISA2+mfence+mfence+po Never 0 10000000
Time ISA2+mfence+mfence+po 2.58

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+mfence+po+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+mfence+po+mfences
"MFencedWW Rfe PodRR Fre MFencesWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq $1,(x)   ;
 mfence      | movq (x),%rbx | mfence        ;
 movq $1,(y) |               | movq (x),%rax ;

exists ([x]=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rbx,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test W+RWC+mfence+po+mfences Allowed
Histogram (13 states)
1624779:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=1;
32676 :>1:rax=0; 1:rbx=1; 2:rax=1; [x]=1;
1766298:>1:rax=1; 1:rbx=1; 2:rax=1; [x]=1;
137279:>1:rax=0; 1:rbx=2; 2:rax=1; [x]=1;
1384518:>1:rax=1; 1:rbx=2; 2:rax=1; [x]=1;
1657207:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=2;
1523543:>1:rax=0; 1:rbx=1; 2:rax=1; [x]=2;
1561182:>1:rax=0; 1:rbx=2; 2:rax=1; [x]=2;
239916:>1:rax=1; 1:rbx=2; 2:rax=1; [x]=2;
57020 :>1:rax=0; 1:rbx=0; 2:rax=2; [x]=2;
2921  :>1:rax=0; 1:rbx=1; 2:rax=2; [x]=2;
4440  :>1:rax=0; 1:rbx=2; 2:rax=2; [x]=2;
8221  :>1:rax=1; 1:rbx=2; 2:rax=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 2:rax=1) is NOT validated
Hash=f739e1c8b5c441dbdb5aaa5559acf989
Cycle=Rfe PodRR Fre MFencesWR Fre MFencedWW
Relax W+RWC+mfence+po+mfences No 
Safe=Rfe Fre PodRR MFencesWR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=MFencedWW Rfe PodRR Fre MFencesWR Fre
Observation W+RWC+mfence+po+mfences Never 0 10000000
Time W+RWC+mfence+po+mfences 2.80

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+mfence+mfence+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+mfence+mfence+mfences
"MFencedWW Rfe MFencedRR Fre MFencesWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq $1,(x)   ;
 mfence      | mfence        | mfence        ;
 movq $1,(y) | movq (x),%rbx | movq (x),%rax ;

exists ([x]=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rbx,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test W+RWC+mfence+mfence+mfences Allowed
Histogram (13 states)
1442206:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=1;
182231:>1:rax=0; 1:rbx=1; 2:rax=1; [x]=1;
3016594:>1:rax=1; 1:rbx=1; 2:rax=1; [x]=1;
158261:>1:rax=0; 1:rbx=2; 2:rax=1; [x]=1;
41942 :>1:rax=1; 1:rbx=2; 2:rax=1; [x]=1;
1725850:>1:rax=0; 1:rbx=0; 2:rax=1; [x]=2;
498731:>1:rax=0; 1:rbx=1; 2:rax=1; [x]=2;
2607618:>1:rax=0; 1:rbx=2; 2:rax=1; [x]=2;
280366:>1:rax=1; 1:rbx=2; 2:rax=1; [x]=2;
26854 :>1:rax=0; 1:rbx=0; 2:rax=2; [x]=2;
1609  :>1:rax=0; 1:rbx=1; 2:rax=2; [x]=2;
7612  :>1:rax=0; 1:rbx=2; 2:rax=2; [x]=2;
10126 :>1:rax=1; 1:rbx=2; 2:rax=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 2:rax=1) is NOT validated
Hash=a1527861281e9b4946e72918f62a0a43
Cycle=Rfe MFencedRR Fre MFencesWR Fre MFencedWW
Relax W+RWC+mfence+mfence+mfences No 
Safe=Rfe Fre MFencesWR MFencedWW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=MFencedWW Rfe MFencedRR Fre MFencesWR Fre
Observation W+RWC+mfence+mfence+mfences Never 0 10000000
Time W+RWC+mfence+mfence+mfences 2.78

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+mfence+mfence+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+mfence+mfence+mfences
"MFencedWW Rfe MFencedRW Rfe MFencesRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (x),%rax ;
 mfence      | mfence        | mfence        ;
 movq $1,(y) | movq $1,(x)   | movq (x),%rbx ;

exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1 /\ 2:rbx=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rdi),%rax
	mfence
	movq (%r11,%rdi),%rcx
#START _litmus_P1
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test ISA2+mfence+mfence+mfences Allowed
Histogram (18 states)
1844874:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=1;
463397:>1:rax=1; 2:rax=0; 2:rbx=0; [x]=1;
851   :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=1;
23    :>1:rax=1; 2:rax=0; 2:rbx=1; [x]=1;
123075:>1:rax=0; 2:rax=1; 2:rbx=1; [x]=1;
92315 :>1:rax=1; 2:rax=1; 2:rbx=1; [x]=1;
18665 :>1:rax=0; 2:rax=2; 2:rbx=1; [x]=1;
554242:>1:rax=1; 2:rax=2; 2:rbx=1; [x]=1;
5475  :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=1;
8766  :>1:rax=1; 2:rax=0; 2:rbx=2; [x]=1;
27879 :>1:rax=0; 2:rax=2; 2:rbx=2; [x]=1;
2527905:>1:rax=1; 2:rax=2; 2:rbx=2; [x]=1;
1025283:>1:rax=0; 2:rax=0; 2:rbx=0; [x]=2;
21151 :>1:rax=0; 2:rax=0; 2:rbx=1; [x]=2;
1266430:>1:rax=0; 2:rax=1; 2:rbx=1; [x]=2;
2791  :>1:rax=0; 2:rax=0; 2:rbx=2; [x]=2;
586126:>1:rax=0; 2:rax=1; 2:rbx=2; [x]=2;
1430752:>1:rax=0; 2:rax=2; 2:rbx=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1 /\ 2:rbx=1) is NOT validated
Hash=8c28e8ee6553202ce5b7f0ffd1c07662
Cycle=Rfe MFencesRR Fre MFencedWW Rfe MFencedRW
Relax ISA2+mfence+mfence+mfences No 
Safe=Rfe Fre MFencesRR MFencedWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=MFencedWW Rfe MFencedRW Rfe MFencesRR Fre
Observation ISA2+mfence+mfence+mfences Never 0 10000000
Time ISA2+mfence+mfence+mfences 2.84

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+mfence+pos+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+mfence+pos+mfence
"MFencedWW Rfe PosRR Fre MFencedWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $2,(y)   ;
 mfence      | movq (y),%rbx | mfence        ;
 movq $1,(y) |               | movq (x),%rax ;

exists ([y]=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rdi),%rax
	movq (%r11,%rdi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test W+RWC+mfence+pos+mfence Allowed
Histogram (18 states)
837309:>1:rax=0; 1:rbx=0; 2:rax=0; [y]=1;
2     :>1:rax=0; 1:rbx=1; 2:rax=0; [y]=1;
234419:>1:rax=1; 1:rbx=1; 2:rax=0; [y]=1;
212846:>1:rax=2; 1:rbx=1; 2:rax=0; [y]=1;
237   :>1:rax=0; 1:rbx=2; 2:rax=0; [y]=1;
2789969:>1:rax=2; 1:rbx=2; 2:rax=0; [y]=1;
1597451:>1:rax=0; 1:rbx=0; 2:rax=1; [y]=1;
702   :>1:rax=0; 1:rbx=1; 2:rax=1; [y]=1;
194501:>1:rax=1; 1:rbx=1; 2:rax=1; [y]=1;
8293  :>1:rax=2; 1:rbx=1; 2:rax=1; [y]=1;
340   :>1:rax=0; 1:rbx=2; 2:rax=1; [y]=1;
60586 :>1:rax=2; 1:rbx=2; 2:rax=1; [y]=1;
1061426:>1:rax=0; 1:rbx=0; 2:rax=1; [y]=2;
395   :>1:rax=0; 1:rbx=1; 2:rax=1; [y]=2;
1556705:>1:rax=1; 1:rbx=1; 2:rax=1; [y]=2;
723   :>1:rax=0; 1:rbx=2; 2:rax=1; [y]=2;
150820:>1:rax=1; 1:rbx=2; 2:rax=1; [y]=2;
1293276:>1:rax=2; 1:rbx=2; 2:rax=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0) is NOT validated
Hash=7124a143e70f65409a30e7409610ca6f
Cycle=Rfe PosRR Fre MFencedWR Fre MFencedWW
Relax W+RWC+mfence+pos+mfence No 
Safe=Rfe Fre PosRR MFencedWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=MFencedWW Rfe PosRR Fre MFencedWR Fre
Observation W+RWC+mfence+pos+mfence Never 0 10000000
Time W+RWC+mfence+pos+mfence 2.58

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+mfence+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+mfence+po+mfence
"MFencedWW Rfe PodRR Fre MFencedWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $1,(z)   ;
 mfence      | movq (z),%rbx | mfence        ;
 movq $1,(y) |               | movq (x),%rax ;

exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rsi),%rax
	movq 0(%rbp,%rsi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test W+RWC+mfence+po+mfence Allowed
Histogram (7 states)
734226:>1:rax=0; 1:rbx=0; 2:rax=0;
2856350:>1:rax=0; 1:rbx=1; 2:rax=0;
460801:>1:rax=1; 1:rbx=1; 2:rax=0;
2668271:>1:rax=0; 1:rbx=0; 2:rax=1;
1421327:>1:rax=1; 1:rbx=0; 2:rax=1;
26030 :>1:rax=0; 1:rbx=1; 2:rax=1;
1832995:>1:rax=1; 1:rbx=1; 2:rax=1;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0) is NOT validated
Hash=f3b77f4aa40af5dafa329378c8395068
Cycle=Rfe PodRR Fre MFencedWR Fre MFencedWW
Relax W+RWC+mfence+po+mfence No 
Safe=Rfe Fre PodRR MFencedWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=MFencedWW Rfe PodRR Fre MFencedWR Fre
Observation W+RWC+mfence+po+mfence Never 0 10000000
Time W+RWC+mfence+po+mfence 2.67

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+mfence+mfences+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+mfence+mfences+mfence
"MFencedWW Rfe MFencesRR Fre MFencedWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $2,(y)   ;
 mfence      | mfence        | mfence        ;
 movq $1,(y) | movq (y),%rbx | movq (x),%rax ;

exists ([y]=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rdi),%rax
	mfence
	movq (%r11,%rdi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test W+RWC+mfence+mfences+mfence Allowed
Histogram (18 states)
674591:>1:rax=0; 1:rbx=0; 2:rax=0; [y]=1;
27    :>1:rax=0; 1:rbx=1; 2:rax=0; [y]=1;
291331:>1:rax=1; 1:rbx=1; 2:rax=0; [y]=1;
615935:>1:rax=2; 1:rbx=1; 2:rax=0; [y]=1;
11276 :>1:rax=0; 1:rbx=2; 2:rax=0; [y]=1;
2301248:>1:rax=2; 1:rbx=2; 2:rax=0; [y]=1;
1783740:>1:rax=0; 1:rbx=0; 2:rax=1; [y]=1;
6134  :>1:rax=0; 1:rbx=1; 2:rax=1; [y]=1;
273271:>1:rax=1; 1:rbx=1; 2:rax=1; [y]=1;
43038 :>1:rax=2; 1:rbx=1; 2:rax=1; [y]=1;
6031  :>1:rax=0; 1:rbx=2; 2:rax=1; [y]=1;
52912 :>1:rax=2; 1:rbx=2; 2:rax=1; [y]=1;
896297:>1:rax=0; 1:rbx=0; 2:rax=1; [y]=2;
27098 :>1:rax=0; 1:rbx=1; 2:rax=1; [y]=2;
1088337:>1:rax=1; 1:rbx=1; 2:rax=1; [y]=2;
6360  :>1:rax=0; 1:rbx=2; 2:rax=1; [y]=2;
626700:>1:rax=1; 1:rbx=2; 2:rax=1; [y]=2;
1295674:>1:rax=2; 1:rbx=2; 2:rax=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0) is NOT validated
Hash=f67d33febfb10ca453f44f2a4c637c82
Cycle=Rfe MFencesRR Fre MFencedWR Fre MFencedWW
Relax W+RWC+mfence+mfences+mfence No 
Safe=Rfe Fre MFencesRR MFencedWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=MFencedWW Rfe MFencesRR Fre MFencedWR Fre
Observation W+RWC+mfence+mfences+mfence Never 0 10000000
Time W+RWC+mfence+mfences+mfence 2.89

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/W+RWC+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 W+RWC+mfences
"MFencedWW Rfe MFencedRR Fre MFencedWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rbx=0; uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $1,(z)   ;
 mfence      | mfence        | mfence        ;
 movq $1,(y) | movq (z),%rbx | movq (x),%rax ;

exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%r11,%rsi),%rax
	mfence
	movq 0(%rbp,%rsi),%rcx
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test W+RWC+mfences Allowed
Histogram (7 states)
874462:>1:rax=0; 1:rbx=0; 2:rax=0;
2762035:>1:rax=0; 1:rbx=1; 2:rax=0;
537974:>1:rax=1; 1:rbx=1; 2:rax=0;
2442936:>1:rax=0; 1:rbx=0; 2:rax=1;
222013:>1:rax=1; 1:rbx=0; 2:rax=1;
79801 :>1:rax=0; 1:rbx=1; 2:rax=1;
3080779:>1:rax=1; 1:rbx=1; 2:rax=1;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0) is NOT validated
Hash=77acb04ecdf9605487f78b05a59b7c18
Cycle=Rfe MFencedRR Fre MFencedWR Fre MFencedWW
Relax W+RWC+mfences No 
Safe=Rfe Fre MFencedWW MFencedWR MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Fr Fr
Orig=MFencedWW Rfe MFencedRR Fre MFencedWR Fre
Observation W+RWC+mfences Never 0 10000000
Time W+RWC+mfences 2.77

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.0+mfence+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.0+mfence+po+mfence
"MFencedWW Rfe PodRW Coe MFencedWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $2,(z)   ;
 mfence      | movq $1,(z)   | mfence        ;
 movq $1,(y) |               | movq (x),%rax ;

exists ([z]=2 /\ 1:rax=1 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.0+mfence+po+mfence Allowed
Histogram (7 states)
2846362:>1:rax=0; 2:rax=0; [z]=1;
404008:>1:rax=1; 2:rax=0; [z]=1;
78971 :>1:rax=0; 2:rax=1; [z]=1;
1718748:>1:rax=1; 2:rax=1; [z]=1;
376409:>1:rax=0; 2:rax=0; [z]=2;
3021541:>1:rax=0; 2:rax=1; [z]=2;
1553961:>1:rax=1; 2:rax=1; [z]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([z]=2 /\ 1:rax=1 /\ 2:rax=0) is NOT validated
Hash=b761241faa339380072f553a25e4bf8a
Cycle=Rfe PodRW Coe MFencedWR Fre MFencedWW
Relax Z6.0+mfence+po+mfence No 
Safe=Rfe Fre Coe PodRW MFencedWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Rf Co Fr
Orig=MFencedWW Rfe PodRW Coe MFencedWR Fre
Observation Z6.0+mfence+po+mfence Never 0 10000000
Time Z6.0+mfence+po+mfence 2.75

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.0+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.0+mfences
"MFencedWW Rfe MFencedRW Coe MFencedWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq $2,(z)   ;
 mfence      | mfence        | mfence        ;
 movq $1,(y) | movq $1,(z)   | movq (x),%rax ;

exists ([z]=2 /\ 1:rax=1 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.0+mfences Allowed
Histogram (7 states)
2666283:>1:rax=0; 2:rax=0; [z]=1;
554484:>1:rax=1; 2:rax=0; [z]=1;
134749:>1:rax=0; 2:rax=1; [z]=1;
3125800:>1:rax=1; 2:rax=1; [z]=1;
491311:>1:rax=0; 2:rax=0; [z]=2;
2868735:>1:rax=0; 2:rax=1; [z]=2;
158638:>1:rax=1; 2:rax=1; [z]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([z]=2 /\ 1:rax=1 /\ 2:rax=0) is NOT validated
Hash=467ad7c28dabd6dc79e57a4a33168d5f
Cycle=Rfe MFencedRW Coe MFencedWR Fre MFencedWW
Relax Z6.0+mfences No 
Safe=Rfe Fre Coe MFencedWW MFencedWR MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Co Fr
Orig=MFencedWW Rfe MFencedRW Coe MFencedWR Fre
Observation Z6.0+mfences Never 0 10000000
Time Z6.0+mfences 2.72

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/ISA2+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 ISA2+mfences
"MFencedWW Rfe MFencedRW Rfe MFencedRR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (y),%rax | movq (z),%rax ;
 mfence      | mfence        | mfence        ;
 movq $1,(y) | movq $1,(z)   | movq (x),%rbx ;

exists (1:rax=1 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq 0(%rbp,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test ISA2+mfences Allowed
Histogram (7 states)
2722940:>1:rax=0; 2:rax=0; 2:rbx=0;
585418:>1:rax=1; 2:rax=0; 2:rbx=0;
264527:>1:rax=0; 2:rax=1; 2:rbx=0;
104466:>1:rax=0; 2:rax=0; 2:rbx=1;
3111105:>1:rax=1; 2:rax=0; 2:rbx=1;
3063321:>1:rax=0; 2:rax=1; 2:rbx=1;
148223:>1:rax=1; 2:rax=1; 2:rbx=1;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists (1:rax=1 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=938df5824d735bf5652c240cb968555e
Cycle=Rfe MFencedRW Rfe MFencedRR Fre MFencedWW
Relax ISA2+mfences No 
Safe=Rfe Fre MFencedWW MFencedRW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Rf Rf Fr
Orig=MFencedWW Rfe MFencedRW Rfe MFencedRR Fre
Observation ISA2+mfences Never 0 10000000
Time ISA2+mfences 2.66

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.3+po+mfence+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.3+po+mfence+pos
"PodWW Coe MFencedWW Rfe PosRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $2,(x) | movq $2,(y) | movq (x),%rax ;
 movq $1,(y) | mfence      | movq (x),%rbx ;
             | movq $1,(x) |               ;

exists ([x]=2 /\ [y]=2 /\ 2:rax=1 /\ 2:rbx=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rdi),%rax
	movq (%r11,%rdi),%rcx
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	mfence
	movq $1,(%rax,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.3+po+mfence+pos Allowed
Histogram (18 states)
1056095:>2:rax=0; 2:rbx=0; [x]=1; [y]=1;
4924  :>2:rax=0; 2:rbx=1; [x]=1; [y]=1;
151395:>2:rax=1; 2:rbx=1; [x]=1; [y]=1;
11540 :>2:rax=2; 2:rbx=1; [x]=1; [y]=1;
1732  :>2:rax=0; 2:rbx=2; [x]=1; [y]=1;
45703 :>2:rax=2; 2:rbx=2; [x]=1; [y]=1;
804657:>2:rax=0; 2:rbx=0; [x]=2; [y]=1;
4068  :>2:rax=0; 2:rbx=1; [x]=2; [y]=1;
1328044:>2:rax=1; 2:rbx=1; [x]=2; [y]=1;
7236  :>2:rax=0; 2:rbx=2; [x]=2; [y]=1;
132111:>2:rax=1; 2:rbx=2; [x]=2; [y]=1;
1521152:>2:rax=2; 2:rbx=2; [x]=2; [y]=1;
1678654:>2:rax=0; 2:rbx=0; [x]=1; [y]=2;
16    :>2:rax=0; 2:rbx=1; [x]=1; [y]=2;
168404:>2:rax=1; 2:rbx=1; [x]=1; [y]=2;
138629:>2:rax=2; 2:rbx=1; [x]=1; [y]=2;
359   :>2:rax=0; 2:rbx=2; [x]=1; [y]=2;
2945281:>2:rax=2; 2:rbx=2; [x]=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 2:rax=1 /\ 2:rbx=1) is NOT validated
Hash=39cc5106d1eeec62d2a052fd7199e9d6
Cycle=Rfe PosRR Fre PodWW Coe MFencedWW
Relax Z6.3+po+mfence+pos No 
Safe=Rfe Fre Coe PosRR PodWW MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Rf Fr
Orig=PodWW Coe MFencedWW Rfe PosRR Fre
Observation Z6.3+po+mfence+pos Never 0 10000000
Time Z6.3+po+mfence+pos 2.54

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.3+po+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.3+po+mfence+po
"PodWW Coe MFencedWW Rfe PodRR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $1,(x) | movq $2,(y) | movq (z),%rax ;
 movq $1,(y) | mfence      | movq (x),%rbx ;
             | movq $1,(z) |               ;

exists ([y]=2 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.3+po+mfence+po Allowed
Histogram (7 states)
1761571:>2:rax=0; 2:rbx=0; [y]=1;
1117214:>2:rax=1; 2:rbx=0; [y]=1;
16660 :>2:rax=0; 2:rbx=1; [y]=1;
2113405:>2:rax=1; 2:rbx=1; [y]=1;
1661237:>2:rax=0; 2:rbx=0; [y]=2;
3037697:>2:rax=0; 2:rbx=1; [y]=2;
292216:>2:rax=1; 2:rbx=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=0252c62fbe264493dca850b42dd1beab
Cycle=Rfe PodRR Fre PodWW Coe MFencedWW
Relax Z6.3+po+mfence+po No 
Safe=Rfe Fre Coe PodWW PodRR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Rf Fr
Orig=PodWW Coe MFencedWW Rfe PodRR Fre
Observation Z6.3+po+mfence+po Never 0 10000000
Time Z6.3+po+mfence+po 2.58

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.3+po+mfence+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.3+po+mfence+mfences
"PodWW Coe MFencedWW Rfe MFencesRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $2,(x) | movq $2,(y) | movq (x),%rax ;
 movq $1,(y) | mfence      | mfence        ;
             | movq $1,(x) | movq (x),%rbx ;

exists ([x]=2 /\ [y]=2 /\ 2:rax=1 /\ 2:rbx=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rdi),%rax
	mfence
	movq (%r11,%rdi),%rcx
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	mfence
	movq $1,(%rax,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.3+po+mfence+mfences Allowed
Histogram (18 states)
1079667:>2:rax=0; 2:rbx=0; [x]=1; [y]=1;
19464 :>2:rax=0; 2:rbx=1; [x]=1; [y]=1;
164653:>2:rax=1; 2:rbx=1; [x]=1; [y]=1;
34605 :>2:rax=2; 2:rbx=1; [x]=1; [y]=1;
11094 :>2:rax=0; 2:rbx=2; [x]=1; [y]=1;
38044 :>2:rax=2; 2:rbx=2; [x]=1; [y]=1;
766918:>2:rax=0; 2:rbx=0; [x]=2; [y]=1;
48522 :>2:rax=0; 2:rbx=1; [x]=2; [y]=1;
960928:>2:rax=1; 2:rbx=1; [x]=2; [y]=1;
32986 :>2:rax=0; 2:rbx=2; [x]=2; [y]=1;
526084:>2:rax=1; 2:rbx=2; [x]=2; [y]=1;
1489693:>2:rax=2; 2:rbx=2; [x]=2; [y]=1;
1567024:>2:rax=0; 2:rbx=0; [x]=1; [y]=2;
277   :>2:rax=0; 2:rbx=1; [x]=1; [y]=2;
180889:>2:rax=1; 2:rbx=1; [x]=1; [y]=2;
409067:>2:rax=2; 2:rbx=1; [x]=1; [y]=2;
22192 :>2:rax=0; 2:rbx=2; [x]=1; [y]=2;
2647893:>2:rax=2; 2:rbx=2; [x]=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 2:rax=1 /\ 2:rbx=1) is NOT validated
Hash=ec559fbf8703f6031a3385bbf8096b5d
Cycle=Rfe MFencesRR Fre PodWW Coe MFencedWW
Relax Z6.3+po+mfence+mfences No 
Safe=Rfe Fre Coe PodWW MFencesRR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Rf Fr
Orig=PodWW Coe MFencedWW Rfe MFencesRR Fre
Observation Z6.3+po+mfence+mfences Never 0 10000000
Time Z6.3+po+mfence+mfences 2.72

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.3+po+mfence+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.3+po+mfence+mfence
"PodWW Coe MFencedWW Rfe MFencedRR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $1,(x) | movq $2,(y) | movq (z),%rax ;
 movq $1,(y) | mfence      | mfence        ;
             | movq $1,(z) | movq (x),%rbx ;

exists ([y]=2 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.3+po+mfence+mfence Allowed
Histogram (7 states)
1848290:>2:rax=0; 2:rbx=0; [y]=1;
264520:>2:rax=1; 2:rbx=0; [y]=1;
104601:>2:rax=0; 2:rbx=1; [y]=1;
2913193:>2:rax=1; 2:rbx=1; [y]=1;
1512637:>2:rax=0; 2:rbx=0; [y]=2;
2974500:>2:rax=0; 2:rbx=1; [y]=2;
382259:>2:rax=1; 2:rbx=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=83f6b2eccd30124d6d7ba2c7c464a2cf
Cycle=Rfe MFencedRR Fre PodWW Coe MFencedWW
Relax Z6.3+po+mfence+mfence No 
Safe=Rfe Fre Coe PodWW MFencedWW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Co Rf Fr
Orig=PodWW Coe MFencedWW Rfe MFencedRR Fre
Observation Z6.3+po+mfence+mfence Never 0 10000000
Time Z6.3+po+mfence+mfence 2.85

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.1+po+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.1+po+mfence+po
"PodWW Coe MFencedWW Rfe PodRW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $2,(x) | movq $2,(y) | movq (z),%rax ;
 movq $1,(y) | mfence      | movq $1,(x)   ;
             | movq $1,(z) |               ;

exists ([x]=2 /\ [y]=2 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.1+po+mfence+po Allowed
Histogram (7 states)
38150 :>2:rax=0; [x]=1; [y]=1;
1973798:>2:rax=1; [x]=1; [y]=1;
1861539:>2:rax=0; [x]=2; [y]=1;
1212024:>2:rax=1; [x]=2; [y]=1;
3060794:>2:rax=0; [x]=1; [y]=2;
247741:>2:rax=1; [x]=1; [y]=2;
1605954:>2:rax=0; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 2:rax=1) is NOT validated
Hash=6f142af68b5fff6daa6362107e6c9844
Cycle=Rfe PodRW Coe PodWW Coe MFencedWW
Relax Z6.1+po+mfence+po No 
Safe=Rfe Coe PodWW PodRW MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Rf Co
Orig=PodWW Coe MFencedWW Rfe PodRW Coe
Observation Z6.1+po+mfence+po Never 0 10000000
Time Z6.1+po+mfence+po 2.66

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.1+po+mfence+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.1+po+mfence+mfence
"PodWW Coe MFencedWW Rfe MFencedRW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $2,(x) | movq $2,(y) | movq (z),%rax ;
 movq $1,(y) | mfence      | mfence        ;
             | movq $1,(z) | movq $1,(x)   ;

exists ([x]=2 /\ [y]=2 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.1+po+mfence+mfence Allowed
Histogram (7 states)
110237:>2:rax=0; [x]=1; [y]=1;
3002454:>2:rax=1; [x]=1; [y]=1;
1693901:>2:rax=0; [x]=2; [y]=1;
190622:>2:rax=1; [x]=2; [y]=1;
3065705:>2:rax=0; [x]=1; [y]=2;
283159:>2:rax=1; [x]=1; [y]=2;
1653922:>2:rax=0; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 2:rax=1) is NOT validated
Hash=2ca9580445316ad544c1f1086bde048f
Cycle=Rfe MFencedRW Coe PodWW Coe MFencedWW
Relax Z6.1+po+mfence+mfence No 
Safe=Rfe Coe PodWW MFencedWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Co Rf Co
Orig=PodWW Coe MFencedWW Rfe MFencedRW Coe
Observation Z6.1+po+mfence+mfence Never 0 10000000
Time Z6.1+po+mfence+mfence 2.72

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.2+mfence+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.2+mfence+mfence+po
"MFencedWW Rfe MFencedRW Rfe PodRW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (z),%rax ;
 mfence      | mfence        | movq $1,(x)   ;
 movq $1,(y) | movq $1,(z)   |               ;

exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.2+mfence+mfence+po Allowed
Histogram (7 states)
103834:>1:rax=0; 2:rax=0; [x]=1;
3066563:>1:rax=1; 2:rax=0; [x]=1;
1851095:>1:rax=0; 2:rax=1; [x]=1;
137455:>1:rax=1; 2:rax=1; [x]=1;
3058289:>1:rax=0; 2:rax=0; [x]=2;
294197:>1:rax=1; 2:rax=0; [x]=2;
1488567:>1:rax=0; 2:rax=1; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1) is NOT validated
Hash=cf4c2f9c310df243639f6932b11da6dd
Cycle=Rfe PodRW Coe MFencedWW Rfe MFencedRW
Relax Z6.2+mfence+mfence+po No 
Safe=Rfe Coe PodRW MFencedWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Co
Orig=MFencedWW Rfe MFencedRW Rfe PodRW Coe
Observation Z6.2+mfence+mfence+po Never 0 10000000
Time Z6.2+mfence+mfence+po 2.71

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.3+mfence+mfence+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.3+mfence+mfence+pos
"MFencedWW Coe MFencedWW Rfe PosRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $2,(x) | movq $2,(y) | movq (x),%rax ;
 mfence      | mfence      | movq (x),%rbx ;
 movq $1,(y) | movq $1,(x) |               ;

exists ([x]=2 /\ [y]=2 /\ 2:rax=1 /\ 2:rbx=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rdi),%rax
	movq (%r11,%rdi),%rcx
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	mfence
	movq $1,(%rax,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.3+mfence+mfence+pos Allowed
Histogram (18 states)
1810275:>2:rax=0; 2:rbx=0; [x]=1; [y]=1;
1591  :>2:rax=0; 2:rbx=1; [x]=1; [y]=1;
177799:>2:rax=1; 2:rbx=1; [x]=1; [y]=1;
11409 :>2:rax=2; 2:rbx=1; [x]=1; [y]=1;
592   :>2:rax=0; 2:rbx=2; [x]=1; [y]=1;
73056 :>2:rax=2; 2:rbx=2; [x]=1; [y]=1;
1037519:>2:rax=0; 2:rbx=0; [x]=2; [y]=1;
1006  :>2:rax=0; 2:rbx=1; [x]=2; [y]=1;
1521236:>2:rax=1; 2:rbx=1; [x]=2; [y]=1;
2095  :>2:rax=0; 2:rbx=2; [x]=2; [y]=1;
165135:>2:rax=1; 2:rbx=2; [x]=2; [y]=1;
1342427:>2:rax=2; 2:rbx=2; [x]=2; [y]=1;
675929:>2:rax=0; 2:rbx=0; [x]=1; [y]=2;
1     :>2:rax=0; 2:rbx=1; [x]=1; [y]=2;
69633 :>2:rax=1; 2:rbx=1; [x]=1; [y]=2;
164957:>2:rax=2; 2:rbx=1; [x]=1; [y]=2;
179   :>2:rax=0; 2:rbx=2; [x]=1; [y]=2;
2945161:>2:rax=2; 2:rbx=2; [x]=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 2:rax=1 /\ 2:rbx=1) is NOT validated
Hash=bbe123e2fe791a81de038010fbc25adf
Cycle=Rfe PosRR Fre MFencedWW Coe MFencedWW
Relax Z6.3+mfence+mfence+pos No 
Safe=Rfe Fre Coe PosRR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Rf Fr
Orig=MFencedWW Coe MFencedWW Rfe PosRR Fre
Observation Z6.3+mfence+mfence+pos Never 0 10000000
Time Z6.3+mfence+mfence+pos 2.67

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.3+mfence+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.3+mfence+mfence+po
"MFencedWW Coe MFencedWW Rfe PodRR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $1,(x) | movq $2,(y) | movq (z),%rax ;
 mfence      | mfence      | movq (x),%rbx ;
 movq $1,(y) | movq $1,(z) |               ;

exists ([y]=2 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.3+mfence+mfence+po Allowed
Histogram (7 states)
2787073:>2:rax=0; 2:rbx=0; [y]=1;
1337824:>2:rax=1; 2:rbx=0; [y]=1;
52185 :>2:rax=0; 2:rbx=1; [y]=1;
1867544:>2:rax=1; 2:rbx=1; [y]=1;
675357:>2:rax=0; 2:rbx=0; [y]=2;
3063013:>2:rax=0; 2:rbx=1; [y]=2;
217004:>2:rax=1; 2:rbx=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=b3ce21d38944d5f69fd5c94301a9559b
Cycle=Rfe PodRR Fre MFencedWW Coe MFencedWW
Relax Z6.3+mfence+mfence+po No 
Safe=Rfe Fre Coe PodRR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Rf Fr
Orig=MFencedWW Coe MFencedWW Rfe PodRR Fre
Observation Z6.3+mfence+mfence+po Never 0 10000000
Time Z6.3+mfence+mfence+po 2.63

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.3+mfence+mfence+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.3+mfence+mfence+mfences
"MFencedWW Coe MFencedWW Rfe MFencesRR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $2,(x) | movq $2,(y) | movq (x),%rax ;
 mfence      | mfence      | mfence        ;
 movq $1,(y) | movq $1,(x) | movq (x),%rbx ;

exists ([x]=2 /\ [y]=2 /\ 2:rax=1 /\ 2:rbx=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rdi),%rax
	mfence
	movq (%r11,%rdi),%rcx
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	mfence
	movq $1,(%rax,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.3+mfence+mfence+mfences Allowed
Histogram (18 states)
1929048:>2:rax=0; 2:rbx=0; [x]=1; [y]=1;
5861  :>2:rax=0; 2:rbx=1; [x]=1; [y]=1;
220084:>2:rax=1; 2:rbx=1; [x]=1; [y]=1;
24837 :>2:rax=2; 2:rbx=1; [x]=1; [y]=1;
5334  :>2:rax=0; 2:rbx=2; [x]=1; [y]=1;
43824 :>2:rax=2; 2:rbx=2; [x]=1; [y]=1;
835592:>2:rax=0; 2:rbx=0; [x]=2; [y]=1;
31492 :>2:rax=0; 2:rbx=1; [x]=2; [y]=1;
1164153:>2:rax=1; 2:rbx=1; [x]=2; [y]=1;
12731 :>2:rax=0; 2:rbx=2; [x]=2; [y]=1;
529899:>2:rax=1; 2:rbx=2; [x]=2; [y]=1;
1415495:>2:rax=2; 2:rbx=2; [x]=2; [y]=1;
614093:>2:rax=0; 2:rbx=0; [x]=1; [y]=2;
25    :>2:rax=0; 2:rbx=1; [x]=1; [y]=2;
101013:>2:rax=1; 2:rbx=1; [x]=1; [y]=2;
529199:>2:rax=2; 2:rbx=1; [x]=1; [y]=2;
10011 :>2:rax=0; 2:rbx=2; [x]=1; [y]=2;
2527309:>2:rax=2; 2:rbx=2; [x]=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 2:rax=1 /\ 2:rbx=1) is NOT validated
Hash=3245ed42dea6ad66e3128da6dfdd8d03
Cycle=Rfe MFencesRR Fre MFencedWW Coe MFencedWW
Relax Z6.3+mfence+mfence+mfences No 
Safe=Rfe Fre Coe MFencesRR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Rf Fr
Orig=MFencedWW Coe MFencedWW Rfe MFencesRR Fre
Observation Z6.3+mfence+mfence+mfences Never 0 10000000
Time Z6.3+mfence+mfence+mfences 2.84

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.3+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.3+mfences
"MFencedWW Coe MFencedWW Rfe MFencedRR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rbx=0; uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $1,(x) | movq $2,(y) | movq (z),%rax ;
 mfence      | mfence      | mfence        ;
 movq $1,(y) | movq $1,(z) | movq (x),%rbx ;

exists ([y]=2 /\ 2:rax=1 /\ 2:rbx=0)
Generated assembler
#START _litmus_P2
	movq (%rbx,%rsi),%rax
	mfence
	movq (%r11,%rsi),%rcx
#START _litmus_P1
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.3+mfences Allowed
Histogram (7 states)
2676149:>2:rax=0; 2:rbx=0; [y]=1;
214189:>2:rax=1; 2:rbx=0; [y]=1;
189579:>2:rax=0; 2:rbx=1; [y]=1;
3016222:>2:rax=1; 2:rbx=1; [y]=1;
639728:>2:rax=0; 2:rbx=0; [y]=2;
3016576:>2:rax=0; 2:rbx=1; [y]=2;
247557:>2:rax=1; 2:rbx=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 2:rax=1 /\ 2:rbx=0) is NOT validated
Hash=5eb77a1ce79ef0ebf9bec2a5fe706da9
Cycle=Rfe MFencedRR Fre MFencedWW Coe MFencedWW
Relax Z6.3+mfences No 
Safe=Rfe Fre Coe MFencedWW MFencedRR
Generator=diy7 (version 7.56+03)
Com=Co Rf Fr
Orig=MFencedWW Coe MFencedWW Rfe MFencedRR Fre
Observation Z6.3+mfences Never 0 10000000
Time Z6.3+mfences 2.69

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.1+mfence+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.1+mfence+mfence+po
"MFencedWW Coe MFencedWW Rfe PodRW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $2,(x) | movq $2,(y) | movq (z),%rax ;
 mfence      | mfence      | movq $1,(x)   ;
 movq $1,(y) | movq $1,(z) |               ;

exists ([x]=2 /\ [y]=2 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.1+mfence+mfence+po Allowed
Histogram (7 states)
167513:>2:rax=0; [x]=1; [y]=1;
2089448:>2:rax=1; [x]=1; [y]=1;
3060826:>2:rax=0; [x]=2; [y]=1;
1145519:>2:rax=1; [x]=2; [y]=1;
2822916:>2:rax=0; [x]=1; [y]=2;
307333:>2:rax=1; [x]=1; [y]=2;
406445:>2:rax=0; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 2:rax=1) is NOT validated
Hash=07c075a2abac6be0421c7982d3c46b1d
Cycle=Rfe PodRW Coe MFencedWW Coe MFencedWW
Relax Z6.1+mfence+mfence+po No 
Safe=Rfe Coe PodRW MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Rf Co
Orig=MFencedWW Coe MFencedWW Rfe PodRW Coe
Observation Z6.1+mfence+mfence+po Never 0 10000000
Time Z6.1+mfence+mfence+po 3.02

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.1+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.1+mfences
"MFencedWW Coe MFencedWW Rfe MFencedRW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $2,(x) | movq $2,(y) | movq (z),%rax ;
 mfence      | mfence      | mfence        ;
 movq $1,(y) | movq $1,(z) | movq $1,(x)   ;

exists ([x]=2 /\ [y]=2 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.1+mfences Allowed
Histogram (7 states)
249980:>2:rax=0; [x]=1; [y]=1;
2870538:>2:rax=1; [x]=1; [y]=1;
2999733:>2:rax=0; [x]=2; [y]=1;
272675:>2:rax=1; [x]=2; [y]=1;
2813515:>2:rax=0; [x]=1; [y]=2;
355611:>2:rax=1; [x]=1; [y]=2;
437948:>2:rax=0; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 2:rax=1) is NOT validated
Hash=ac38fce107788ad5f0e9e58c9944fe61
Cycle=Rfe MFencedRW Coe MFencedWW Coe MFencedWW
Relax Z6.1+mfences No 
Safe=Rfe Coe MFencedWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Co Rf Co
Orig=MFencedWW Coe MFencedWW Rfe MFencedRW Coe
Observation Z6.1+mfences Never 0 10000000
Time Z6.1+mfences 6.43

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.2+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.2+mfences
"MFencedWW Rfe MFencedRW Rfe MFencedRW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq (y),%rax | movq (z),%rax ;
 mfence      | mfence        | mfence        ;
 movq $1,(y) | movq $1,(z)   | movq $1,(x)   ;

exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.2+mfences Allowed
Histogram (7 states)
97946 :>1:rax=0; 2:rax=0; [x]=1;
3006469:>1:rax=1; 2:rax=0; [x]=1;
3107005:>1:rax=0; 2:rax=1; [x]=1;
214258:>1:rax=1; 2:rax=1; [x]=1;
2962686:>1:rax=0; 2:rax=0; [x]=2;
373626:>1:rax=1; 2:rax=0; [x]=2;
238010:>1:rax=0; 2:rax=1; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 1:rax=1 /\ 2:rax=1) is NOT validated
Hash=cb727d8694e4f4bb0a6e5bd8657ba44a
Cycle=Rfe MFencedRW Rfe MFencedRW Coe MFencedWW
Relax Z6.2+mfences No 
Safe=Rfe Coe MFencedWW MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Co
Orig=MFencedWW Rfe MFencedRW Rfe MFencedRW Coe
Observation Z6.2+mfences Never 0 10000000
Time Z6.2+mfences 4.30

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.LB+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.LB+mfences
"MFencedRW Rfe MFencedRW Rfe MFencedRW Rfe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq (x),%rax | movq (y),%rax | movq (z),%rax ;
 mfence        | mfence        | mfence        ;
 movq $1,(y)   | movq $1,(z)   | movq $1,(x)   ;

exists (0:rax=1 /\ 1:rax=1 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq (%r11,%rsi),%rax
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P1
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)
#START _litmus_P0
	movq (%rdi,%rsi),%rax
	mfence
	movq $1,(%r11,%rsi)

Test 3.LB+mfences Allowed
Histogram (7 states)
19984 :>0:rax=0; 1:rax=0; 2:rax=0;
3052821:>0:rax=1; 1:rax=0; 2:rax=0;
2997551:>0:rax=0; 1:rax=1; 2:rax=0;
272677:>0:rax=1; 1:rax=1; 2:rax=0;
3046831:>0:rax=0; 1:rax=0; 2:rax=1;
284871:>0:rax=1; 1:rax=0; 2:rax=1;
325265:>0:rax=0; 1:rax=1; 2:rax=1;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists (0:rax=1 /\ 1:rax=1 /\ 2:rax=1) is NOT validated
Hash=b91e6e25010904df3f40c9d2a49ee33a
Cycle=Rfe MFencedRW Rfe MFencedRW Rfe MFencedRW
Relax 3.LB+mfences No 
Safe=Rfe MFencedRW
Generator=diy7 (version 7.56+03)
Com=Rf Rf Rf
Orig=MFencedRW Rfe MFencedRW Rfe MFencedRW Rfe
Observation 3.LB+mfences Never 0 10000000
Time 3.LB+mfences 4.79

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.SB+pos+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.SB+pos+po+po
"PosWR Fre PodWR Fre PodWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq $1,(x)   | movq $2,(x)   | movq $1,(y)   ;
 movq (x),%rax | movq (y),%rax | movq (x),%rax ;

exists ([x]=2 /\ 0:rax=1 /\ 1:rax=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	movq (%r11,%rsi),%rax
#START _litmus_P0
	movq $1,(%rdi,%rsi)
	movq (%rdi,%rsi),%rax

Test 3.SB+pos+po+po Allowed
Histogram (17 states)
22110 :>0:rax=1; 1:rax=0; 2:rax=0; [x]=1;
2117202:>0:rax=1; 1:rax=1; 2:rax=0; [x]=1;
1562548:>0:rax=1; 1:rax=0; 2:rax=1; [x]=1;
55    :>0:rax=1; 1:rax=1; 2:rax=1; [x]=1;
1755486:>0:rax=1; 1:rax=0; 2:rax=2; [x]=1;
155   :>0:rax=1; 1:rax=1; 2:rax=2; [x]=1;
191   *>0:rax=1; 1:rax=0; 2:rax=0; [x]=2;
2     :>0:rax=2; 1:rax=0; 2:rax=0; [x]=2;
1238396:>0:rax=1; 1:rax=1; 2:rax=0; [x]=2;
891   :>0:rax=2; 1:rax=1; 2:rax=0; [x]=2;
71577 :>0:rax=1; 1:rax=0; 2:rax=1; [x]=2;
1     :>0:rax=2; 1:rax=0; 2:rax=1; [x]=2;
1533079:>0:rax=1; 1:rax=1; 2:rax=1; [x]=2;
4     :>0:rax=2; 1:rax=1; 2:rax=1; [x]=2;
1561133:>0:rax=1; 1:rax=0; 2:rax=2; [x]=2;
25    :>0:rax=2; 1:rax=0; 2:rax=2; [x]=2;
137145:>0:rax=1; 1:rax=1; 2:rax=2; [x]=2;
Ok

Witnesses
Positive: 191, Negative: 9999809
Condition exists ([x]=2 /\ 0:rax=1 /\ 1:rax=0 /\ 2:rax=0) is validated
Hash=27c21aaacb0c986e7c3900ae0ce38108
Cycle=Fre PosWR Fre PodWR Fre PodWR
Relax 3.SB+pos+po+po Ok 
Safe=Fre PosWR PodWR
Generator=diy7 (version 7.56+03)
Com=Fr Fr Fr
Orig=PosWR Fre PodWR Fre PodWR Fre
Observation 3.SB+pos+po+po Sometimes 191 9999809
Time 3.SB+pos+po+po 4.43

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.SB+mfence+po+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.SB+mfence+po+pos
"MFencedWR Fre PodWR Fre PosWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq $2,(x)   | movq $1,(y)   | movq $1,(x)   ;
 mfence        | movq (x),%rax | movq (x),%rax ;
 movq (y),%rax |               |               ;

exists ([x]=2 /\ 0:rax=0 /\ 1:rax=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P0
	movq $2,(%rdi,%rsi)
	mfence
	movq (%r11,%rsi),%rax

Test 3.SB+mfence+po+pos Allowed
Histogram (16 states)
50    :>0:rax=0; 1:rax=0; 2:rax=1; [x]=1;
2103954:>0:rax=1; 1:rax=0; 2:rax=1; [x]=1;
1530625:>0:rax=0; 1:rax=1; 2:rax=1; [x]=1;
57484 :>0:rax=1; 1:rax=1; 2:rax=1; [x]=1;
1613759:>0:rax=0; 1:rax=2; 2:rax=1; [x]=1;
109119:>0:rax=1; 1:rax=2; 2:rax=1; [x]=1;
3     *>0:rax=0; 1:rax=0; 2:rax=1; [x]=2;
1266800:>0:rax=1; 1:rax=0; 2:rax=1; [x]=2;
59    :>0:rax=0; 1:rax=1; 2:rax=1; [x]=2;
1666311:>0:rax=1; 1:rax=1; 2:rax=1; [x]=2;
425207:>0:rax=0; 1:rax=2; 2:rax=1; [x]=2;
1226212:>0:rax=1; 1:rax=2; 2:rax=1; [x]=2;
411   :>0:rax=1; 1:rax=0; 2:rax=2; [x]=2;
3     :>0:rax=1; 1:rax=1; 2:rax=2; [x]=2;
2     :>0:rax=0; 1:rax=2; 2:rax=2; [x]=2;
1     :>0:rax=1; 1:rax=2; 2:rax=2; [x]=2;
Ok

Witnesses
Positive: 3, Negative: 9999997
Condition exists ([x]=2 /\ 0:rax=0 /\ 1:rax=0 /\ 2:rax=1) is validated
Hash=4b66aee2f4d299144aae9e21d191aae6
Cycle=Fre PosWR Fre MFencedWR Fre PodWR
Relax 3.SB+mfence+po+pos Ok 
Safe=Fre PosWR PodWR MFencedWR
Generator=diy7 (version 7.56+03)
Com=Fr Fr Fr
Orig=MFencedWR Fre PodWR Fre PosWR Fre
Observation 3.SB+mfence+po+pos Sometimes 3 9999997
Time 3.SB+mfence+po+pos 4.71

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.4+po+po+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.4+po+po+pos
"PodWW Coe PodWR Fre PosWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq $2,(y)   | movq $1,(x)   ;
 movq $1,(y) | movq (x),%rax | movq (x),%rax ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.4+po+po+pos Allowed
Histogram (16 states)
2149925:>1:rax=0; 2:rax=1; [x]=1; [y]=1;
4632  :>1:rax=1; 2:rax=1; [x]=1; [y]=1;
74042 :>1:rax=2; 2:rax=1; [x]=1; [y]=1;
1215822:>1:rax=0; 2:rax=1; [x]=2; [y]=1;
1488243:>1:rax=1; 2:rax=1; [x]=2; [y]=1;
329351:>1:rax=2; 2:rax=1; [x]=2; [y]=1;
970   :>1:rax=0; 2:rax=2; [x]=2; [y]=1;
3     :>1:rax=1; 2:rax=2; [x]=2; [y]=1;
27    :>1:rax=2; 2:rax=2; [x]=2; [y]=1;
2988  :>1:rax=0; 2:rax=1; [x]=1; [y]=2;
1647278:>1:rax=1; 2:rax=1; [x]=1; [y]=2;
1590432:>1:rax=2; 2:rax=1; [x]=1; [y]=2;
38    *>1:rax=0; 2:rax=1; [x]=2; [y]=2;
15166 :>1:rax=1; 2:rax=1; [x]=2; [y]=2;
1481001:>1:rax=2; 2:rax=1; [x]=2; [y]=2;
82    :>1:rax=2; 2:rax=2; [x]=2; [y]=2;
Ok

Witnesses
Positive: 38, Negative: 9999962
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=0 /\ 2:rax=1) is validated
Hash=343a022ae44bc4dca084602bf69d229b
Cycle=Fre PosWR Fre PodWW Coe PodWR
Relax Z6.4+po+po+pos Ok 
Safe=Fre Coe PosWR PodWW PodWR
Generator=diy7 (version 7.56+03)
Com=Co Fr Fr
Orig=PodWW Coe PodWR Fre PosWR Fre
Observation Z6.4+po+po+pos Sometimes 38 9999962
Time Z6.4+po+po+pos 5.18

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.4+mfence+po+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.4+mfence+po+pos
"MFencedWW Coe PodWR Fre PosWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq $2,(y)   | movq $1,(x)   ;
 mfence      | movq (x),%rax | movq (x),%rax ;
 movq $1,(y) |               |               ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.4+mfence+po+pos Allowed
Histogram (15 states)
2091341:>1:rax=0; 2:rax=1; [x]=1; [y]=1;
61773 :>1:rax=1; 2:rax=1; [x]=1; [y]=1;
122148:>1:rax=2; 2:rax=1; [x]=1; [y]=1;
1285655:>1:rax=0; 2:rax=1; [x]=2; [y]=1;
1764126:>1:rax=1; 2:rax=1; [x]=2; [y]=1;
1200192:>1:rax=2; 2:rax=1; [x]=2; [y]=1;
1374  :>1:rax=0; 2:rax=2; [x]=2; [y]=1;
5     :>1:rax=2; 2:rax=2; [x]=2; [y]=1;
13    :>1:rax=0; 2:rax=1; [x]=1; [y]=2;
1555073:>1:rax=1; 2:rax=1; [x]=1; [y]=2;
1565766:>1:rax=2; 2:rax=1; [x]=1; [y]=2;
1     *>1:rax=0; 2:rax=1; [x]=2; [y]=2;
989   :>1:rax=1; 2:rax=1; [x]=2; [y]=2;
351539:>1:rax=2; 2:rax=1; [x]=2; [y]=2;
5     :>1:rax=2; 2:rax=2; [x]=2; [y]=2;
Ok

Witnesses
Positive: 1, Negative: 9999999
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=0 /\ 2:rax=1) is validated
Hash=e5189a0c042a69151cb6469e1cc54847
Cycle=Fre PosWR Fre MFencedWW Coe PodWR
Relax Z6.4+mfence+po+pos Ok 
Safe=Fre Coe PosWR PodWR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Fr Fr
Orig=MFencedWW Coe PodWR Fre PosWR Fre
Observation Z6.4+mfence+po+pos Sometimes 1 9999999
Time Z6.4+mfence+po+pos 4.75

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.SB+mfence+pos+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.SB+mfence+pos+po
"MFencedWR Fre PosWR Fre PodWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq $1,(x)   | movq $1,(y)   | movq $2,(y)   ;
 mfence        | movq (y),%rax | movq (x),%rax ;
 movq (y),%rax |               |               ;

exists ([y]=2 /\ 0:rax=0 /\ 1:rax=1 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $1,(%rdi,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P0
	movq $1,(%rdi,%rsi)
	mfence
	movq (%r11,%rsi),%rax

Test 3.SB+mfence+pos+po Allowed
Histogram (16 states)
710   :>0:rax=0; 1:rax=1; 2:rax=0; [y]=1;
2722113:>0:rax=1; 1:rax=1; 2:rax=0; [y]=1;
614157:>0:rax=2; 1:rax=1; 2:rax=0; [y]=1;
2332417:>0:rax=0; 1:rax=1; 2:rax=1; [y]=1;
70648 :>0:rax=1; 1:rax=1; 2:rax=1; [y]=1;
103276:>0:rax=2; 1:rax=1; 2:rax=1; [y]=1;
2     *>0:rax=0; 1:rax=1; 2:rax=0; [y]=2;
317   :>0:rax=1; 1:rax=1; 2:rax=0; [y]=2;
1950289:>0:rax=2; 1:rax=1; 2:rax=0; [y]=2;
10    :>0:rax=2; 1:rax=2; 2:rax=0; [y]=2;
762152:>0:rax=0; 1:rax=1; 2:rax=1; [y]=2;
605398:>0:rax=1; 1:rax=1; 2:rax=1; [y]=2;
838315:>0:rax=2; 1:rax=1; 2:rax=1; [y]=2;
151   :>0:rax=0; 1:rax=2; 2:rax=1; [y]=2;
13    :>0:rax=1; 1:rax=2; 2:rax=1; [y]=2;
32    :>0:rax=2; 1:rax=2; 2:rax=1; [y]=2;
Ok

Witnesses
Positive: 2, Negative: 9999998
Condition exists ([y]=2 /\ 0:rax=0 /\ 1:rax=1 /\ 2:rax=0) is validated
Hash=a00d9de93e7c44e63e2682b8ff62b130
Cycle=Fre PosWR Fre PodWR Fre MFencedWR
Relax 3.SB+mfence+pos+po Ok 
Safe=Fre PosWR PodWR MFencedWR
Generator=diy7 (version 7.56+03)
Com=Fr Fr Fr
Orig=MFencedWR Fre PosWR Fre PodWR Fre
Observation 3.SB+mfence+pos+po Sometimes 2 9999998
Time 3.SB+mfence+pos+po 4.63

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.SB+mfence+mfence+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.SB+mfence+mfence+pos
"MFencedWR Fre MFencedWR Fre PosWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq $2,(x)   | movq $1,(y)   | movq $1,(x)   ;
 mfence        | mfence        | movq (x),%rax ;
 movq (y),%rax | movq (x),%rax |               ;

exists ([x]=2 /\ 0:rax=0 /\ 1:rax=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $1,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P0
	movq $2,(%rdi,%rsi)
	mfence
	movq (%r11,%rsi),%rax

Test 3.SB+mfence+mfence+pos Allowed
Histogram (13 states)
2456629:>0:rax=1; 1:rax=0; 2:rax=1; [x]=1;
2909831:>0:rax=0; 1:rax=1; 2:rax=1; [x]=1;
80700 :>0:rax=1; 1:rax=1; 2:rax=1; [x]=1;
304427:>0:rax=0; 1:rax=2; 2:rax=1; [x]=1;
95072 :>0:rax=1; 1:rax=2; 2:rax=1; [x]=1;
786578:>0:rax=1; 1:rax=0; 2:rax=1; [x]=2;
669277:>0:rax=1; 1:rax=1; 2:rax=1; [x]=2;
553396:>0:rax=0; 1:rax=2; 2:rax=1; [x]=2;
2143974:>0:rax=1; 1:rax=2; 2:rax=1; [x]=2;
91    :>0:rax=1; 1:rax=0; 2:rax=2; [x]=2;
6     :>0:rax=1; 1:rax=1; 2:rax=2; [x]=2;
5     :>0:rax=0; 1:rax=2; 2:rax=2; [x]=2;
14    :>0:rax=1; 1:rax=2; 2:rax=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 0:rax=0 /\ 1:rax=0 /\ 2:rax=1) is NOT validated
Hash=19436b43f27aa838d0926f5b97988df1
Cycle=Fre PosWR Fre MFencedWR Fre MFencedWR
Relax 3.SB+mfence+mfence+pos No 
Safe=Fre PosWR MFencedWR
Generator=diy7 (version 7.56+03)
Com=Fr Fr Fr
Orig=MFencedWR Fre MFencedWR Fre PosWR Fre
Observation 3.SB+mfence+mfence+pos Never 0 10000000
Time 3.SB+mfence+mfence+pos 5.50

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.4+po+mfence+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.4+po+mfence+pos
"PodWW Coe MFencedWR Fre PosWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq $2,(y)   | movq $1,(x)   ;
 movq $1,(y) | mfence        | movq (x),%rax ;
             | movq (x),%rax |               ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.4+po+mfence+pos Allowed
Histogram (13 states)
2447537:>1:rax=0; 2:rax=1; [x]=1; [y]=1;
86689 :>1:rax=1; 2:rax=1; [x]=1; [y]=1;
101080:>1:rax=2; 2:rax=1; [x]=1; [y]=1;
714106:>1:rax=0; 2:rax=1; [x]=2; [y]=1;
514885:>1:rax=1; 2:rax=1; [x]=2; [y]=1;
1360737:>1:rax=2; 2:rax=1; [x]=2; [y]=1;
64    :>1:rax=0; 2:rax=2; [x]=2; [y]=1;
14    :>1:rax=1; 2:rax=2; [x]=2; [y]=1;
12    :>1:rax=2; 2:rax=2; [x]=2; [y]=1;
2968613:>1:rax=1; 2:rax=1; [x]=1; [y]=2;
294056:>1:rax=2; 2:rax=1; [x]=1; [y]=2;
1512177:>1:rax=2; 2:rax=1; [x]=2; [y]=2;
30    :>1:rax=2; 2:rax=2; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=0 /\ 2:rax=1) is NOT validated
Hash=8ff28873c1a613ad9d8d435370e72633
Cycle=Fre PosWR Fre PodWW Coe MFencedWR
Relax Z6.4+po+mfence+pos No 
Safe=Fre Coe PosWR PodWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Co Fr Fr
Orig=PodWW Coe MFencedWR Fre PosWR Fre
Observation Z6.4+po+mfence+pos Never 0 10000000
Time Z6.4+po+mfence+pos 4.86

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.4+mfence+mfence+pos.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.4+mfence+mfence+pos
"MFencedWW Coe MFencedWR Fre PosWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq $2,(y)   | movq $1,(x)   ;
 mfence      | mfence        | movq (x),%rax ;
 movq $1,(y) | movq (x),%rax |               ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.4+mfence+mfence+pos Allowed
Histogram (13 states)
2376623:>1:rax=0; 2:rax=1; [x]=1; [y]=1;
167063:>1:rax=1; 2:rax=1; [x]=1; [y]=1;
200428:>1:rax=2; 2:rax=1; [x]=1; [y]=1;
752662:>1:rax=0; 2:rax=1; [x]=2; [y]=1;
552591:>1:rax=1; 2:rax=1; [x]=2; [y]=1;
2355106:>1:rax=2; 2:rax=1; [x]=2; [y]=1;
102   :>1:rax=0; 2:rax=2; [x]=2; [y]=1;
4     :>1:rax=1; 2:rax=2; [x]=2; [y]=1;
38    :>1:rax=2; 2:rax=2; [x]=2; [y]=1;
2916845:>1:rax=1; 2:rax=1; [x]=1; [y]=2;
161186:>1:rax=2; 2:rax=1; [x]=1; [y]=2;
517336:>1:rax=2; 2:rax=1; [x]=2; [y]=2;
16    :>1:rax=2; 2:rax=2; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=0 /\ 2:rax=1) is NOT validated
Hash=c03f148981cde13c7ea1fa3d89bf3dad
Cycle=Fre PosWR Fre MFencedWW Coe MFencedWR
Relax Z6.4+mfence+mfence+pos No 
Safe=Fre Coe PosWR MFencedWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Co Fr Fr
Orig=MFencedWW Coe MFencedWR Fre PosWR Fre
Observation Z6.4+mfence+mfence+pos Never 0 10000000
Time Z6.4+mfence+mfence+pos 5.00

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.SB.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.SB
"PodWR Fre PodWR Fre PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq $1,(x)   | movq $1,(y)   | movq $1,(z)   ;
 movq (y),%rax | movq (z),%rax | movq (x),%rax ;

exists (0:rax=0 /\ 1:rax=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $1,(%rdi,%rsi)
	movq (%r11,%rsi),%rax
#START _litmus_P0
	movq $1,(%rdi,%rsi)
	movq (%r11,%rsi),%rax

Test 3.SB Allowed
Histogram (8 states)
132   *>0:rax=0; 1:rax=0; 2:rax=0;
1575450:>0:rax=1; 1:rax=0; 2:rax=0;
1652856:>0:rax=0; 1:rax=1; 2:rax=0;
1680385:>0:rax=1; 1:rax=1; 2:rax=0;
1661173:>0:rax=0; 1:rax=0; 2:rax=1;
1757650:>0:rax=1; 1:rax=0; 2:rax=1;
1672251:>0:rax=0; 1:rax=1; 2:rax=1;
103   :>0:rax=1; 1:rax=1; 2:rax=1;
Ok

Witnesses
Positive: 132, Negative: 9999868
Condition exists (0:rax=0 /\ 1:rax=0 /\ 2:rax=0) is validated
Hash=3e043d1aa8243a066a2a55702727b5e2
Cycle=Fre PodWR Fre PodWR Fre PodWR
Relax 3.SB Ok 
Safe=Fre PodWR
Generator=diy7 (version 7.56+03)
Com=Fr Fr Fr
Orig=PodWR Fre PodWR Fre PodWR Fre
Observation 3.SB Sometimes 132 9999868
Time 3.SB 3.72

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.SB+mfences+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.SB+mfences+po+po
"MFencesWR Fre PodWR Fre PodWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq $1,(x)   | movq $2,(x)   | movq $1,(y)   ;
 mfence        | movq (y),%rax | movq (x),%rax ;
 movq (x),%rax |               |               ;

exists ([x]=2 /\ 0:rax=1 /\ 1:rax=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	movq (%r11,%rsi),%rax
#START _litmus_P0
	movq $1,(%rdi,%rsi)
	mfence
	movq (%rdi,%rsi),%rax

Test 3.SB+mfences+po+po Allowed
Histogram (18 states)
16993 :>0:rax=1; 1:rax=0; 2:rax=0; [x]=1;
1753891:>0:rax=1; 1:rax=1; 2:rax=0; [x]=1;
1684168:>0:rax=1; 1:rax=0; 2:rax=1; [x]=1;
97    :>0:rax=1; 1:rax=1; 2:rax=1; [x]=1;
1637586:>0:rax=1; 1:rax=0; 2:rax=2; [x]=1;
166   :>0:rax=1; 1:rax=1; 2:rax=2; [x]=1;
223   *>0:rax=1; 1:rax=0; 2:rax=0; [x]=2;
21    :>0:rax=2; 1:rax=0; 2:rax=0; [x]=2;
1542270:>0:rax=1; 1:rax=1; 2:rax=0; [x]=2;
49517 :>0:rax=2; 1:rax=1; 2:rax=0; [x]=2;
156636:>0:rax=1; 1:rax=0; 2:rax=1; [x]=2;
433   :>0:rax=2; 1:rax=0; 2:rax=1; [x]=2;
1357612:>0:rax=1; 1:rax=1; 2:rax=1; [x]=2;
981   :>0:rax=2; 1:rax=1; 2:rax=1; [x]=2;
1599295:>0:rax=1; 1:rax=0; 2:rax=2; [x]=2;
24808 :>0:rax=2; 1:rax=0; 2:rax=2; [x]=2;
174869:>0:rax=1; 1:rax=1; 2:rax=2; [x]=2;
434   :>0:rax=2; 1:rax=1; 2:rax=2; [x]=2;
Ok

Witnesses
Positive: 223, Negative: 9999777
Condition exists ([x]=2 /\ 0:rax=1 /\ 1:rax=0 /\ 2:rax=0) is validated
Hash=fb7797bbb33ef37192c29c1419fe430e
Cycle=Fre PodWR Fre PodWR Fre MFencesWR
Relax 3.SB+mfences+po+po Ok 
Safe=Fre PodWR MFencesWR
Generator=diy7 (version 7.56+03)
Com=Fr Fr Fr
Orig=MFencesWR Fre PodWR Fre PodWR Fre
Observation 3.SB+mfences+po+po Sometimes 223 9999777
Time 3.SB+mfences+po+po 3.81

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.SB+mfence+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.SB+mfence+po+po
"MFencedWR Fre PodWR Fre PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq $1,(x)   | movq $1,(y)   | movq $1,(z)   ;
 mfence        | movq (z),%rax | movq (x),%rax ;
 movq (y),%rax |               |               ;

exists (0:rax=0 /\ 1:rax=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $1,(%rdi,%rsi)
	movq (%r11,%rsi),%rax
#START _litmus_P0
	movq $1,(%rdi,%rsi)
	mfence
	movq (%r11,%rsi),%rax

Test 3.SB+mfence+po+po Allowed
Histogram (8 states)
32    *>0:rax=0; 1:rax=0; 2:rax=0;
1484147:>0:rax=1; 1:rax=0; 2:rax=0;
735663:>0:rax=0; 1:rax=1; 2:rax=0;
2598368:>0:rax=1; 1:rax=1; 2:rax=0;
1623854:>0:rax=0; 1:rax=0; 2:rax=1;
1871167:>0:rax=1; 1:rax=0; 2:rax=1;
1683803:>0:rax=0; 1:rax=1; 2:rax=1;
2966  :>0:rax=1; 1:rax=1; 2:rax=1;
Ok

Witnesses
Positive: 32, Negative: 9999968
Condition exists (0:rax=0 /\ 1:rax=0 /\ 2:rax=0) is validated
Hash=6ea7012ed0a42327a47932c8c72fc1c1
Cycle=Fre PodWR Fre PodWR Fre MFencedWR
Relax 3.SB+mfence+po+po Ok 
Safe=Fre PodWR MFencedWR
Generator=diy7 (version 7.56+03)
Com=Fr Fr Fr
Orig=MFencedWR Fre PodWR Fre PodWR Fre
Observation 3.SB+mfence+po+po Sometimes 32 9999968
Time 3.SB+mfence+po+po 3.82

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.4.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.4
"PodWW Coe PodWR Fre PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq $2,(y)   | movq $1,(z)   ;
 movq $1,(y) | movq (z),%rax | movq (x),%rax ;

exists ([y]=2 /\ 1:rax=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	movq (%r11,%rsi),%rax
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.4 Allowed
Histogram (8 states)
1454011:>1:rax=0; 2:rax=0; [y]=1;
1714606:>1:rax=1; 2:rax=0; [y]=1;
1892376:>1:rax=0; 2:rax=1; [y]=1;
304   :>1:rax=1; 2:rax=1; [y]=1;
43    *>1:rax=0; 2:rax=0; [y]=2;
1619990:>1:rax=1; 2:rax=0; [y]=2;
1614335:>1:rax=0; 2:rax=1; [y]=2;
1704335:>1:rax=1; 2:rax=1; [y]=2;
Ok

Witnesses
Positive: 43, Negative: 9999957
Condition exists ([y]=2 /\ 1:rax=0 /\ 2:rax=0) is validated
Hash=9f4b5bfd78adf7ea5144f4e028415c0f
Cycle=Fre PodWW Coe PodWR Fre PodWR
Relax Z6.4 Ok 
Safe=Fre Coe PodWW PodWR
Generator=diy7 (version 7.56+03)
Com=Co Fr Fr
Orig=PodWW Coe PodWR Fre PodWR Fre
Observation Z6.4 Sometimes 43 9999957
Time Z6.4 4.15

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.4+mfence+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.4+mfence+po+po
"MFencedWW Coe PodWR Fre PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq $2,(y)   | movq $1,(z)   ;
 mfence      | movq (z),%rax | movq (x),%rax ;
 movq $1,(y) |               |               ;

exists ([y]=2 /\ 1:rax=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	movq (%r11,%rsi),%rax
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.4+mfence+po+po Allowed
Histogram (8 states)
1592875:>1:rax=0; 2:rax=0; [y]=1;
2715694:>1:rax=1; 2:rax=0; [y]=1;
1796927:>1:rax=0; 2:rax=1; [y]=1;
13188 :>1:rax=1; 2:rax=1; [y]=1;
14    *>1:rax=0; 2:rax=0; [y]=2;
624738:>1:rax=1; 2:rax=0; [y]=2;
1479643:>1:rax=0; 2:rax=1; [y]=2;
1776921:>1:rax=1; 2:rax=1; [y]=2;
Ok

Witnesses
Positive: 14, Negative: 9999986
Condition exists ([y]=2 /\ 1:rax=0 /\ 2:rax=0) is validated
Hash=46f58f304fb548620330af1dcc06e793
Cycle=Fre PodWR Fre MFencedWW Coe PodWR
Relax Z6.4+mfence+po+po Ok 
Safe=Fre Coe PodWR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Fr Fr
Orig=MFencedWW Coe PodWR Fre PodWR Fre
Observation Z6.4+mfence+po+po Sometimes 14 9999986
Time Z6.4+mfence+po+po 4.33

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.SB+mfences+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.SB+mfences+po+mfence
"MFencesWR Fre PodWR Fre MFencedWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq $1,(x)   | movq $2,(x)   | movq $1,(y)   ;
 mfence        | movq (y),%rax | mfence        ;
 movq (x),%rax |               | movq (x),%rax ;

exists ([x]=2 /\ 0:rax=1 /\ 1:rax=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	movq (%r11,%rsi),%rax
#START _litmus_P0
	movq $1,(%rdi,%rsi)
	mfence
	movq (%rdi,%rsi),%rax

Test 3.SB+mfences+po+mfence Allowed
Histogram (17 states)
316   :>0:rax=1; 1:rax=0; 2:rax=0; [x]=1;
1675289:>0:rax=1; 1:rax=1; 2:rax=0; [x]=1;
2939070:>0:rax=1; 1:rax=0; 2:rax=1; [x]=1;
55493 :>0:rax=1; 1:rax=1; 2:rax=1; [x]=1;
404750:>0:rax=1; 1:rax=0; 2:rax=2; [x]=1;
91073 :>0:rax=1; 1:rax=1; 2:rax=2; [x]=1;
15    *>0:rax=1; 1:rax=0; 2:rax=0; [x]=2;
1437054:>0:rax=1; 1:rax=1; 2:rax=0; [x]=2;
27115 :>0:rax=2; 1:rax=1; 2:rax=0; [x]=2;
333   :>0:rax=1; 1:rax=0; 2:rax=1; [x]=2;
4     :>0:rax=2; 1:rax=0; 2:rax=1; [x]=2;
588438:>0:rax=1; 1:rax=1; 2:rax=1; [x]=2;
1792  :>0:rax=2; 1:rax=1; 2:rax=1; [x]=2;
1659065:>0:rax=1; 1:rax=0; 2:rax=2; [x]=2;
33087 :>0:rax=2; 1:rax=0; 2:rax=2; [x]=2;
1085458:>0:rax=1; 1:rax=1; 2:rax=2; [x]=2;
1648  :>0:rax=2; 1:rax=1; 2:rax=2; [x]=2;
Ok

Witnesses
Positive: 15, Negative: 9999985
Condition exists ([x]=2 /\ 0:rax=1 /\ 1:rax=0 /\ 2:rax=0) is validated
Hash=634c7a225cda7693a2660456c3c0a1c5
Cycle=Fre PodWR Fre MFencedWR Fre MFencesWR
Relax 3.SB+mfences+po+mfence Ok 
Safe=Fre PodWR MFencesWR MFencedWR
Generator=diy7 (version 7.56+03)
Com=Fr Fr Fr
Orig=MFencesWR Fre PodWR Fre MFencedWR Fre
Observation 3.SB+mfences+po+mfence Sometimes 15 9999985
Time 3.SB+mfences+po+mfence 4.46

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.SB+mfences+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.SB+mfences+mfence+po
"MFencesWR Fre MFencedWR Fre PodWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq $1,(x)   | movq $2,(x)   | movq $1,(y)   ;
 mfence        | mfence        | movq (x),%rax ;
 movq (x),%rax | movq (y),%rax |               ;

exists ([x]=2 /\ 0:rax=1 /\ 1:rax=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	mfence
	movq (%r11,%rsi),%rax
#START _litmus_P0
	movq $1,(%rdi,%rsi)
	mfence
	movq (%rdi,%rsi),%rax

Test 3.SB+mfences+mfence+po Allowed
Histogram (16 states)
30    :>0:rax=1; 1:rax=0; 2:rax=0; [x]=1;
1568542:>0:rax=1; 1:rax=1; 2:rax=0; [x]=1;
1542680:>0:rax=1; 1:rax=0; 2:rax=1; [x]=1;
42025 :>0:rax=1; 1:rax=1; 2:rax=1; [x]=1;
1619171:>0:rax=1; 1:rax=0; 2:rax=2; [x]=1;
117881:>0:rax=1; 1:rax=1; 2:rax=2; [x]=1;
2     *>0:rax=1; 1:rax=0; 2:rax=0; [x]=2;
1724358:>0:rax=1; 1:rax=1; 2:rax=0; [x]=2;
72056 :>0:rax=2; 1:rax=1; 2:rax=0; [x]=2;
63    :>0:rax=1; 1:rax=0; 2:rax=1; [x]=2;
1777012:>0:rax=1; 1:rax=1; 2:rax=1; [x]=2;
1870  :>0:rax=2; 1:rax=1; 2:rax=1; [x]=2;
450608:>0:rax=1; 1:rax=0; 2:rax=2; [x]=2;
12427 :>0:rax=2; 1:rax=0; 2:rax=2; [x]=2;
1066338:>0:rax=1; 1:rax=1; 2:rax=2; [x]=2;
4937  :>0:rax=2; 1:rax=1; 2:rax=2; [x]=2;
Ok

Witnesses
Positive: 2, Negative: 9999998
Condition exists ([x]=2 /\ 0:rax=1 /\ 1:rax=0 /\ 2:rax=0) is validated
Hash=fc8d9bae797288fa08171aa00dea1465
Cycle=Fre PodWR Fre MFencesWR Fre MFencedWR
Relax 3.SB+mfences+mfence+po Ok 
Safe=Fre PodWR MFencesWR MFencedWR
Generator=diy7 (version 7.56+03)
Com=Fr Fr Fr
Orig=MFencesWR Fre MFencedWR Fre PodWR Fre
Observation 3.SB+mfences+mfence+po Sometimes 2 9999998
Time 3.SB+mfences+mfence+po 4.55

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.SB+mfence+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.SB+mfence+mfence+po
"MFencedWR Fre MFencedWR Fre PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq $1,(x)   | movq $1,(y)   | movq $1,(z)   ;
 mfence        | mfence        | movq (x),%rax ;
 movq (y),%rax | movq (z),%rax |               ;

exists (0:rax=0 /\ 1:rax=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $1,(%rdi,%rsi)
	mfence
	movq (%r11,%rsi),%rax
#START _litmus_P0
	movq $1,(%rdi,%rsi)
	mfence
	movq (%r11,%rsi),%rax

Test 3.SB+mfence+mfence+po Allowed
Histogram (8 states)
3     *>0:rax=0; 1:rax=0; 2:rax=0;
1565429:>0:rax=1; 1:rax=0; 2:rax=0;
657740:>0:rax=0; 1:rax=1; 2:rax=0;
2712859:>0:rax=1; 1:rax=1; 2:rax=0;
610842:>0:rax=0; 1:rax=0; 2:rax=1;
1741179:>0:rax=1; 1:rax=0; 2:rax=1;
2695095:>0:rax=0; 1:rax=1; 2:rax=1;
16853 :>0:rax=1; 1:rax=1; 2:rax=1;
Ok

Witnesses
Positive: 3, Negative: 9999997
Condition exists (0:rax=0 /\ 1:rax=0 /\ 2:rax=0) is validated
Hash=1aeaa31c05e37a58ab0dca8ba0e30cff
Cycle=Fre PodWR Fre MFencedWR Fre MFencedWR
Relax 3.SB+mfence+mfence+po Ok 
Safe=Fre PodWR MFencedWR
Generator=diy7 (version 7.56+03)
Com=Fr Fr Fr
Orig=MFencedWR Fre MFencedWR Fre PodWR Fre
Observation 3.SB+mfence+mfence+po Sometimes 3 9999997
Time 3.SB+mfence+mfence+po 3.94

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.4+po+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.4+po+mfence+po
"PodWW Coe MFencedWR Fre PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq $2,(y)   | movq $1,(z)   ;
 movq $1,(y) | mfence        | movq (x),%rax ;
             | movq (z),%rax |               ;

exists ([y]=2 /\ 1:rax=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	mfence
	movq (%r11,%rsi),%rax
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.4+po+mfence+po Allowed
Histogram (8 states)
1523687:>1:rax=0; 2:rax=0; [y]=1;
1758001:>1:rax=1; 2:rax=0; [y]=1;
1720867:>1:rax=0; 2:rax=1; [y]=1;
34177 :>1:rax=1; 2:rax=1; [y]=1;
4     *>1:rax=0; 2:rax=0; [y]=2;
1640189:>1:rax=1; 2:rax=0; [y]=2;
343259:>1:rax=0; 2:rax=1; [y]=2;
2979816:>1:rax=1; 2:rax=1; [y]=2;
Ok

Witnesses
Positive: 4, Negative: 9999996
Condition exists ([y]=2 /\ 1:rax=0 /\ 2:rax=0) is validated
Hash=a90f235487825b1b5bd6b513b8671f46
Cycle=Fre PodWW Coe MFencedWR Fre PodWR
Relax Z6.4+po+mfence+po Ok 
Safe=Fre Coe PodWW PodWR MFencedWR
Generator=diy7 (version 7.56+03)
Com=Co Fr Fr
Orig=PodWW Coe MFencedWR Fre PodWR Fre
Observation Z6.4+po+mfence+po Sometimes 4 9999996
Time Z6.4+po+mfence+po 3.70

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.4+mfence+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.4+mfence+mfence+po
"MFencedWW Coe MFencedWR Fre PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq $2,(y)   | movq $1,(z)   ;
 mfence      | mfence        | movq (x),%rax ;
 movq $1,(y) | movq (z),%rax |               ;

exists ([y]=2 /\ 1:rax=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	mfence
	movq (%r11,%rsi),%rax
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.4+mfence+mfence+po Allowed
Histogram (8 states)
1491749:>1:rax=0; 2:rax=0; [y]=1;
2642467:>1:rax=1; 2:rax=0; [y]=1;
1766883:>1:rax=0; 2:rax=1; [y]=1;
47922 :>1:rax=1; 2:rax=1; [y]=1;
2     *>1:rax=0; 2:rax=0; [y]=2;
777793:>1:rax=1; 2:rax=0; [y]=2;
331275:>1:rax=0; 2:rax=1; [y]=2;
2941909:>1:rax=1; 2:rax=1; [y]=2;
Ok

Witnesses
Positive: 2, Negative: 9999998
Condition exists ([y]=2 /\ 1:rax=0 /\ 2:rax=0) is validated
Hash=8092227f4bd08e66a10b72d792a5d976
Cycle=Fre PodWR Fre MFencedWW Coe MFencedWR
Relax Z6.4+mfence+mfence+po Ok 
Safe=Fre Coe PodWR MFencedWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Co Fr Fr
Orig=MFencedWW Coe MFencedWR Fre PodWR Fre
Observation Z6.4+mfence+mfence+po Sometimes 2 9999998
Time Z6.4+mfence+mfence+po 3.71

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.4+po+po+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.4+po+po+mfences
"PodWW Coe PodWR Fre MFencesWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq $2,(y)   | movq $1,(x)   ;
 movq $1,(y) | movq (x),%rax | mfence        ;
             |               | movq (x),%rax ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.4+po+po+mfences Allowed
Histogram (18 states)
1868165:>1:rax=0; 2:rax=1; [x]=1; [y]=1;
3104  :>1:rax=1; 2:rax=1; [x]=1; [y]=1;
47908 :>1:rax=2; 2:rax=1; [x]=1; [y]=1;
1451640:>1:rax=0; 2:rax=1; [x]=2; [y]=1;
1503010:>1:rax=1; 2:rax=1; [x]=2; [y]=1;
290273:>1:rax=2; 2:rax=1; [x]=2; [y]=1;
41433 :>1:rax=0; 2:rax=2; [x]=2; [y]=1;
1253  :>1:rax=1; 2:rax=2; [x]=2; [y]=1;
2207  :>1:rax=2; 2:rax=2; [x]=2; [y]=1;
2320  :>1:rax=0; 2:rax=1; [x]=1; [y]=2;
1663680:>1:rax=1; 2:rax=1; [x]=1; [y]=2;
1602411:>1:rax=2; 2:rax=1; [x]=1; [y]=2;
21    *>1:rax=0; 2:rax=1; [x]=2; [y]=2;
7755  :>1:rax=1; 2:rax=1; [x]=2; [y]=2;
1501544:>1:rax=2; 2:rax=1; [x]=2; [y]=2;
2     :>1:rax=0; 2:rax=2; [x]=2; [y]=2;
44    :>1:rax=1; 2:rax=2; [x]=2; [y]=2;
13230 :>1:rax=2; 2:rax=2; [x]=2; [y]=2;
Ok

Witnesses
Positive: 21, Negative: 9999979
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=0 /\ 2:rax=1) is validated
Hash=c4bb98c3e2f4601e13ddb9ba6de20cb3
Cycle=Fre PodWW Coe PodWR Fre MFencesWR
Relax Z6.4+po+po+mfences Ok 
Safe=Fre Coe PodWW PodWR MFencesWR
Generator=diy7 (version 7.56+03)
Com=Co Fr Fr
Orig=PodWW Coe PodWR Fre MFencesWR Fre
Observation Z6.4+po+po+mfences Sometimes 21 9999979
Time Z6.4+po+po+mfences 3.55

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.4+po+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.4+po+po+mfence
"PodWW Coe PodWR Fre MFencedWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq $2,(y)   | movq $1,(z)   ;
 movq $1,(y) | movq (z),%rax | mfence        ;
             |               | movq (x),%rax ;

exists ([y]=2 /\ 1:rax=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	movq (%r11,%rsi),%rax
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.4+po+po+mfence Allowed
Histogram (8 states)
660932:>1:rax=0; 2:rax=0; [y]=1;
1763737:>1:rax=1; 2:rax=0; [y]=1;
2686341:>1:rax=0; 2:rax=1; [y]=1;
2981  :>1:rax=1; 2:rax=1; [y]=1;
6     *>1:rax=0; 2:rax=0; [y]=2;
1536269:>1:rax=1; 2:rax=0; [y]=2;
1826499:>1:rax=0; 2:rax=1; [y]=2;
1523235:>1:rax=1; 2:rax=1; [y]=2;
Ok

Witnesses
Positive: 6, Negative: 9999994
Condition exists ([y]=2 /\ 1:rax=0 /\ 2:rax=0) is validated
Hash=ed19b168d1e6b3e7841d284802a834f8
Cycle=Fre PodWW Coe PodWR Fre MFencedWR
Relax Z6.4+po+po+mfence Ok 
Safe=Fre Coe PodWW PodWR MFencedWR
Generator=diy7 (version 7.56+03)
Com=Co Fr Fr
Orig=PodWW Coe PodWR Fre MFencedWR Fre
Observation Z6.4+po+po+mfence Sometimes 6 9999994
Time Z6.4+po+po+mfence 3.11

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.5.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.5
"PodWW Coe PodWW Coe PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $1,(x) | movq $2,(y) | movq $2,(z)   ;
 movq $1,(y) | movq $1,(z) | movq (x),%rax ;

exists ([y]=2 /\ [z]=2 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.5 Allowed
Histogram (8 states)
1845451:>2:rax=0; [y]=1; [z]=1;
1390  :>2:rax=1; [y]=1; [z]=1;
1540248:>2:rax=0; [y]=2; [z]=1;
1967046:>2:rax=1; [y]=2; [z]=1;
1556794:>2:rax=0; [y]=1; [z]=2;
1740482:>2:rax=1; [y]=1; [z]=2;
9     *>2:rax=0; [y]=2; [z]=2;
1348580:>2:rax=1; [y]=2; [z]=2;
Ok

Witnesses
Positive: 9, Negative: 9999991
Condition exists ([y]=2 /\ [z]=2 /\ 2:rax=0) is validated
Hash=f3269965cc2b9aa5b8c7f7b280503418
Cycle=Fre PodWW Coe PodWW Coe PodWR
Relax Z6.5 Ok 
Safe=Fre Coe PodWW PodWR
Generator=diy7 (version 7.56+03)
Com=Co Co Fr
Orig=PodWW Coe PodWW Coe PodWR Fre
Observation Z6.5 Sometimes 9 9999991
Time Z6.5 3.40

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.5+mfence+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.5+mfence+po+po
"MFencedWW Coe PodWW Coe PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $1,(x) | movq $2,(y) | movq $2,(z)   ;
 mfence      | movq $1,(z) | movq (x),%rax ;
 movq $1,(y) |             |               ;

exists ([y]=2 /\ [z]=2 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.5+mfence+po+po Allowed
Histogram (8 states)
2665116:>2:rax=0; [y]=1; [z]=1;
13921 :>2:rax=1; [y]=1; [z]=1;
722859:>2:rax=0; [y]=2; [z]=1;
1944749:>2:rax=1; [y]=2; [z]=1;
1630644:>2:rax=0; [y]=1; [z]=2;
1727592:>2:rax=1; [y]=1; [z]=2;
6     *>2:rax=0; [y]=2; [z]=2;
1295113:>2:rax=1; [y]=2; [z]=2;
Ok

Witnesses
Positive: 6, Negative: 9999994
Condition exists ([y]=2 /\ [z]=2 /\ 2:rax=0) is validated
Hash=2498c303ed4deb38105ccf98a6551cb3
Cycle=Fre MFencedWW Coe PodWW Coe PodWR
Relax Z6.5+mfence+po+po Ok 
Safe=Fre Coe PodWW PodWR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Co Fr
Orig=MFencedWW Coe PodWW Coe PodWR Fre
Observation Z6.5+mfence+po+po Sometimes 6 9999994
Time Z6.5+mfence+po+po 3.59

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.4+mfence+po+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.4+mfence+po+mfences
"MFencedWW Coe PodWR Fre MFencesWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq $2,(y)   | movq $1,(x)   ;
 mfence      | movq (x),%rax | mfence        ;
 movq $1,(y) |               | movq (x),%rax ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.4+mfence+po+mfences Allowed
Histogram (16 states)
1667522:>1:rax=0; 2:rax=1; [x]=1; [y]=1;
56757 :>1:rax=1; 2:rax=1; [x]=1; [y]=1;
107386:>1:rax=2; 2:rax=1; [x]=1; [y]=1;
1645976:>1:rax=0; 2:rax=1; [x]=2; [y]=1;
1735615:>1:rax=1; 2:rax=1; [x]=2; [y]=1;
1219483:>1:rax=2; 2:rax=1; [x]=2; [y]=1;
48228 :>1:rax=0; 2:rax=2; [x]=2; [y]=1;
1846  :>1:rax=1; 2:rax=2; [x]=2; [y]=1;
2012  :>1:rax=2; 2:rax=2; [x]=2; [y]=1;
23    :>1:rax=0; 2:rax=1; [x]=1; [y]=2;
1657127:>1:rax=1; 2:rax=1; [x]=1; [y]=2;
1491816:>1:rax=2; 2:rax=1; [x]=1; [y]=2;
414   :>1:rax=1; 2:rax=1; [x]=2; [y]=2;
360275:>1:rax=2; 2:rax=1; [x]=2; [y]=2;
3     :>1:rax=1; 2:rax=2; [x]=2; [y]=2;
5517  :>1:rax=2; 2:rax=2; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=0 /\ 2:rax=1) is NOT validated
Hash=92256a9fc0fbbc7971e4333e33a5b33d
Cycle=Fre MFencesWR Fre MFencedWW Coe PodWR
Relax Z6.4+mfence+po+mfences No 
Safe=Fre Coe PodWR MFencesWR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Fr Fr
Orig=MFencedWW Coe PodWR Fre MFencesWR Fre
Observation Z6.4+mfence+po+mfences Never 0 10000000
Time Z6.4+mfence+po+mfences 3.66

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.4+mfence+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.4+mfence+po+mfence
"MFencedWW Coe PodWR Fre MFencedWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq $2,(y)   | movq $1,(z)   ;
 mfence      | movq (z),%rax | mfence        ;
 movq $1,(y) |               | movq (x),%rax ;

exists ([y]=2 /\ 1:rax=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	movq (%r11,%rsi),%rax
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.4+mfence+po+mfence Allowed
Histogram (8 states)
715282:>1:rax=0; 2:rax=0; [y]=1;
2718295:>1:rax=1; 2:rax=0; [y]=1;
2665746:>1:rax=0; 2:rax=1; [y]=1;
13691 :>1:rax=1; 2:rax=1; [y]=1;
2     *>1:rax=0; 2:rax=0; [y]=2;
602841:>1:rax=1; 2:rax=0; [y]=2;
1644245:>1:rax=0; 2:rax=1; [y]=2;
1639898:>1:rax=1; 2:rax=1; [y]=2;
Ok

Witnesses
Positive: 2, Negative: 9999998
Condition exists ([y]=2 /\ 1:rax=0 /\ 2:rax=0) is validated
Hash=4a5abe5c35028af061a6aed18a319607
Cycle=Fre MFencedWW Coe PodWR Fre MFencedWR
Relax Z6.4+mfence+po+mfence Ok 
Safe=Fre Coe PodWR MFencedWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Co Fr Fr
Orig=MFencedWW Coe PodWR Fre MFencedWR Fre
Observation Z6.4+mfence+po+mfence Sometimes 2 9999998
Time Z6.4+mfence+po+mfence 3.58

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.5+po+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.5+po+mfence+po
"PodWW Coe MFencedWW Coe PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $1,(x) | movq $2,(y) | movq $2,(z)   ;
 movq $1,(y) | mfence      | movq (x),%rax ;
             | movq $1,(z) |               ;

exists ([y]=2 /\ [z]=2 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.5+po+mfence+po Allowed
Histogram (7 states)
1691110:>2:rax=0; [y]=1; [z]=1;
35999 :>2:rax=1; [y]=1; [z]=1;
1762999:>2:rax=0; [y]=2; [z]=1;
3040911:>2:rax=1; [y]=2; [z]=1;
1448801:>2:rax=0; [y]=1; [z]=2;
1722259:>2:rax=1; [y]=1; [z]=2;
297921:>2:rax=1; [y]=2; [z]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ [z]=2 /\ 2:rax=0) is NOT validated
Hash=9af8d9f0434a1359d8a32cde2385f826
Cycle=Fre PodWW Coe MFencedWW Coe PodWR
Relax Z6.5+po+mfence+po No 
Safe=Fre Coe PodWW PodWR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Co Fr
Orig=PodWW Coe MFencedWW Coe PodWR Fre
Observation Z6.5+po+mfence+po Never 0 10000000
Time Z6.5+po+mfence+po 3.41

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.5+mfence+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.5+mfence+mfence+po
"MFencedWW Coe MFencedWW Coe PodWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $1,(x) | movq $2,(y) | movq $2,(z)   ;
 mfence      | mfence      | movq (x),%rax ;
 movq $1,(y) | movq $1,(z) |               ;

exists ([y]=2 /\ [z]=2 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.5+mfence+mfence+po Allowed
Histogram (7 states)
2750764:>2:rax=0; [y]=1; [z]=1;
55608 :>2:rax=1; [y]=1; [z]=1;
747438:>2:rax=0; [y]=2; [z]=1;
2961685:>2:rax=1; [y]=2; [z]=1;
1510112:>2:rax=0; [y]=1; [z]=2;
1661519:>2:rax=1; [y]=1; [z]=2;
312874:>2:rax=1; [y]=2; [z]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ [z]=2 /\ 2:rax=0) is NOT validated
Hash=a694fa313674d9aa3044999ac2edd169
Cycle=Fre MFencedWW Coe MFencedWW Coe PodWR
Relax Z6.5+mfence+mfence+po No 
Safe=Fre Coe PodWR MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Co Fr
Orig=MFencedWW Coe MFencedWW Coe PodWR Fre
Observation Z6.5+mfence+mfence+po Never 0 10000000
Time Z6.5+mfence+mfence+po 3.63

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.SB+mfences+mfence+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.SB+mfences+mfence+mfence
"MFencesWR Fre MFencedWR Fre MFencedWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq $1,(x)   | movq $2,(x)   | movq $1,(y)   ;
 mfence        | mfence        | mfence        ;
 movq (x),%rax | movq (y),%rax | movq (x),%rax ;

exists ([x]=2 /\ 0:rax=1 /\ 1:rax=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	mfence
	movq (%r11,%rsi),%rax
#START _litmus_P0
	movq $1,(%rdi,%rsi)
	mfence
	movq (%rdi,%rsi),%rax

Test 3.SB+mfences+mfence+mfence Allowed
Histogram (13 states)
1545476:>0:rax=1; 1:rax=1; 2:rax=0; [x]=1;
2988192:>0:rax=1; 1:rax=0; 2:rax=1; [x]=1;
89061 :>0:rax=1; 1:rax=1; 2:rax=1; [x]=1;
242033:>0:rax=1; 1:rax=0; 2:rax=2; [x]=1;
69376 :>0:rax=1; 1:rax=1; 2:rax=2; [x]=1;
1691553:>0:rax=1; 1:rax=1; 2:rax=0; [x]=2;
15556 :>0:rax=2; 1:rax=1; 2:rax=0; [x]=2;
729855:>0:rax=1; 1:rax=1; 2:rax=1; [x]=2;
2925  :>0:rax=2; 1:rax=1; 2:rax=1; [x]=2;
358304:>0:rax=1; 1:rax=0; 2:rax=2; [x]=2;
4892  :>0:rax=2; 1:rax=0; 2:rax=2; [x]=2;
2256968:>0:rax=1; 1:rax=1; 2:rax=2; [x]=2;
5809  :>0:rax=2; 1:rax=1; 2:rax=2; [x]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ 0:rax=1 /\ 1:rax=0 /\ 2:rax=0) is NOT validated
Hash=b1d132662aad721568340d6c6632f5bd
Cycle=Fre MFencesWR Fre MFencedWR Fre MFencedWR
Relax 3.SB+mfences+mfence+mfence No 
Safe=Fre MFencesWR MFencedWR
Generator=diy7 (version 7.56+03)
Com=Fr Fr Fr
Orig=MFencesWR Fre MFencedWR Fre MFencedWR Fre
Observation 3.SB+mfences+mfence+mfence Never 0 10000000
Time 3.SB+mfences+mfence+mfence 3.68

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.4+po+mfence+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.4+po+mfence+mfences
"PodWW Coe MFencedWR Fre MFencesWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq $2,(y)   | movq $1,(x)   ;
 movq $1,(y) | mfence        | mfence        ;
             | movq (x),%rax | movq (x),%rax ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.4+po+mfence+mfences Allowed
Histogram (13 states)
1595111:>1:rax=0; 2:rax=1; [x]=1; [y]=1;
66632 :>1:rax=1; 2:rax=1; [x]=1; [y]=1;
78122 :>1:rax=2; 2:rax=1; [x]=1; [y]=1;
1585231:>1:rax=0; 2:rax=1; [x]=2; [y]=1;
506193:>1:rax=1; 2:rax=1; [x]=2; [y]=1;
1585035:>1:rax=2; 2:rax=1; [x]=2; [y]=1;
13873 :>1:rax=0; 2:rax=2; [x]=2; [y]=1;
1699  :>1:rax=1; 2:rax=2; [x]=2; [y]=1;
4212  :>1:rax=2; 2:rax=2; [x]=2; [y]=1;
3121548:>1:rax=1; 2:rax=1; [x]=1; [y]=2;
158240:>1:rax=2; 2:rax=1; [x]=1; [y]=2;
1267457:>1:rax=2; 2:rax=1; [x]=2; [y]=2;
16647 :>1:rax=2; 2:rax=2; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=0 /\ 2:rax=1) is NOT validated
Hash=feb458195152be9640ee0409395a5e0b
Cycle=Fre PodWW Coe MFencedWR Fre MFencesWR
Relax Z6.4+po+mfence+mfences No 
Safe=Fre Coe PodWW MFencesWR MFencedWR
Generator=diy7 (version 7.56+03)
Com=Co Fr Fr
Orig=PodWW Coe MFencedWR Fre MFencesWR Fre
Observation Z6.4+po+mfence+mfences Never 0 10000000
Time Z6.4+po+mfence+mfences 4.02

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.4+mfence+mfence+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.4+mfence+mfence+mfences
"MFencedWW Coe MFencedWR Fre MFencesWR Fre"

{
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $2,(x) | movq $2,(y)   | movq $1,(x)   ;
 mfence      | mfence        | mfence        ;
 movq $1,(y) | movq (x),%rax | movq (x),%rax ;

exists ([x]=2 /\ [y]=2 /\ 1:rax=0 /\ 2:rax=1)
Generated assembler
#START _litmus_P2
	movq $1,(%rdi,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.4+mfence+mfence+mfences Allowed
Histogram (13 states)
1524746:>1:rax=0; 2:rax=1; [x]=1; [y]=1;
131390:>1:rax=1; 2:rax=1; [x]=1; [y]=1;
57193 :>1:rax=2; 2:rax=1; [x]=1; [y]=1;
1729042:>1:rax=0; 2:rax=1; [x]=2; [y]=1;
470427:>1:rax=1; 2:rax=1; [x]=2; [y]=1;
2601255:>1:rax=2; 2:rax=1; [x]=2; [y]=1;
11076 :>1:rax=0; 2:rax=2; [x]=2; [y]=1;
1508  :>1:rax=1; 2:rax=2; [x]=2; [y]=1;
4886  :>1:rax=2; 2:rax=2; [x]=2; [y]=1;
3127183:>1:rax=1; 2:rax=1; [x]=1; [y]=2;
43564 :>1:rax=2; 2:rax=1; [x]=1; [y]=2;
292182:>1:rax=2; 2:rax=1; [x]=2; [y]=2;
5548  :>1:rax=2; 2:rax=2; [x]=2; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ 1:rax=0 /\ 2:rax=1) is NOT validated
Hash=351a4773230438968a42f03e74e1799f
Cycle=Fre MFencesWR Fre MFencedWW Coe MFencedWR
Relax Z6.4+mfence+mfence+mfences No 
Safe=Fre Coe MFencesWR MFencedWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Co Fr Fr
Orig=MFencedWW Coe MFencedWR Fre MFencesWR Fre
Observation Z6.4+mfence+mfence+mfences Never 0 10000000
Time Z6.4+mfence+mfence+mfences 3.84

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.SB+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.SB+mfences
"MFencedWR Fre MFencedWR Fre MFencedWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 0:rax=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0            | P1            | P2            ;
 movq $1,(x)   | movq $1,(y)   | movq $1,(z)   ;
 mfence        | mfence        | mfence        ;
 movq (y),%rax | movq (z),%rax | movq (x),%rax ;

exists (0:rax=0 /\ 1:rax=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $1,(%rdi,%rsi)
	mfence
	movq (%r11,%rsi),%rax
#START _litmus_P0
	movq $1,(%rdi,%rsi)
	mfence
	movq (%r11,%rsi),%rax

Test 3.SB+mfences Allowed
Histogram (7 states)
598279:>0:rax=1; 1:rax=0; 2:rax=0;
565551:>0:rax=0; 1:rax=1; 2:rax=0;
2749574:>0:rax=1; 1:rax=1; 2:rax=0;
628344:>0:rax=0; 1:rax=0; 2:rax=1;
2717621:>0:rax=1; 1:rax=0; 2:rax=1;
2690772:>0:rax=0; 1:rax=1; 2:rax=1;
49859 :>0:rax=1; 1:rax=1; 2:rax=1;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists (0:rax=0 /\ 1:rax=0 /\ 2:rax=0) is NOT validated
Hash=2611f17f89514a4da070a3274650bb29
Cycle=Fre MFencedWR Fre MFencedWR Fre MFencedWR
Relax 3.SB+mfences No 
Safe=Fre MFencedWR
Generator=diy7 (version 7.56+03)
Com=Fr Fr Fr
Orig=MFencedWR Fre MFencedWR Fre MFencedWR Fre
Observation 3.SB+mfences Never 0 10000000
Time 3.SB+mfences 3.36

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.4+po+mfence+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.4+po+mfence+mfence
"PodWW Coe MFencedWR Fre MFencedWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq $2,(y)   | movq $1,(z)   ;
 movq $1,(y) | mfence        | mfence        ;
             | movq (z),%rax | movq (x),%rax ;

exists ([y]=2 /\ 1:rax=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	mfence
	movq (%r11,%rsi),%rax
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.4+po+mfence+mfence Allowed
Histogram (7 states)
575693:>1:rax=0; 2:rax=0; [y]=1;
1605228:>1:rax=1; 2:rax=0; [y]=1;
2674592:>1:rax=0; 2:rax=1; [y]=1;
78855 :>1:rax=1; 2:rax=1; [y]=1;
1679764:>1:rax=1; 2:rax=0; [y]=2;
341411:>1:rax=0; 2:rax=1; [y]=2;
3044457:>1:rax=1; 2:rax=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 1:rax=0 /\ 2:rax=0) is NOT validated
Hash=6906d4812d8b9edf4e093371cf809798
Cycle=Fre PodWW Coe MFencedWR Fre MFencedWR
Relax Z6.4+po+mfence+mfence No 
Safe=Fre Coe PodWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Co Fr Fr
Orig=PodWW Coe MFencedWR Fre MFencedWR Fre
Observation Z6.4+po+mfence+mfence Never 0 10000000
Time Z6.4+po+mfence+mfence 3.45

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.4+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.4+mfences
"MFencedWW Coe MFencedWR Fre MFencedWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 1:rax=0;
 uint64_t 2:rax=0;
}
 P0          | P1            | P2            ;
 movq $1,(x) | movq $2,(y)   | movq $1,(z)   ;
 mfence      | mfence        | mfence        ;
 movq $1,(y) | movq (z),%rax | movq (x),%rax ;

exists ([y]=2 /\ 1:rax=0 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $1,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rdi,%rsi)
	mfence
	movq (%r11,%rsi),%rax
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.4+mfences Allowed
Histogram (7 states)
679441:>1:rax=0; 2:rax=0; [y]=1;
2820723:>1:rax=1; 2:rax=0; [y]=1;
2577799:>1:rax=0; 2:rax=1; [y]=1;
107546:>1:rax=1; 2:rax=1; [y]=1;
497279:>1:rax=1; 2:rax=0; [y]=2;
249659:>1:rax=0; 2:rax=1; [y]=2;
3067553:>1:rax=1; 2:rax=1; [y]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ 1:rax=0 /\ 2:rax=0) is NOT validated
Hash=45ccbd24b9cda7f370aeb068ac497f48
Cycle=Fre MFencedWW Coe MFencedWR Fre MFencedWR
Relax Z6.4+mfences No 
Safe=Fre Coe MFencedWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Co Fr Fr
Orig=MFencedWW Coe MFencedWR Fre MFencedWR Fre
Observation Z6.4+mfences Never 0 10000000
Time Z6.4+mfences 3.52

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.5+po+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.5+po+po+mfence
"PodWW Coe PodWW Coe MFencedWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $1,(x) | movq $2,(y) | movq $2,(z)   ;
 movq $1,(y) | movq $1,(z) | mfence        ;
             |             | movq (x),%rax ;

exists ([y]=2 /\ [z]=2 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.5+po+po+mfence Allowed
Histogram (7 states)
1848699:>2:rax=0; [y]=1; [z]=1;
48579 :>2:rax=1; [y]=1; [z]=1;
1420583:>2:rax=0; [y]=2; [z]=1;
1765953:>2:rax=1; [y]=2; [z]=1;
354251:>2:rax=0; [y]=1; [z]=2;
2969187:>2:rax=1; [y]=1; [z]=2;
1592748:>2:rax=1; [y]=2; [z]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ [z]=2 /\ 2:rax=0) is NOT validated
Hash=f1fe0cf5771b7405097a631569fd5723
Cycle=Fre PodWW Coe PodWW Coe MFencedWR
Relax Z6.5+po+po+mfence No 
Safe=Fre Coe PodWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Co Co Fr
Orig=PodWW Coe PodWW Coe MFencedWR Fre
Observation Z6.5+po+po+mfence Never 0 10000000
Time Z6.5+po+po+mfence 3.29

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.5+mfence+po+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.5+mfence+po+mfence
"MFencedWW Coe PodWW Coe MFencedWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $1,(x) | movq $2,(y) | movq $2,(z)   ;
 mfence      | movq $1,(z) | mfence        ;
 movq $1,(y) |             | movq (x),%rax ;

exists ([y]=2 /\ [z]=2 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.5+mfence+po+mfence Allowed
Histogram (7 states)
2664801:>2:rax=0; [y]=1; [z]=1;
98526 :>2:rax=1; [y]=1; [z]=1;
598655:>2:rax=0; [y]=2; [z]=1;
1710780:>2:rax=1; [y]=2; [z]=1;
379742:>2:rax=0; [y]=1; [z]=2;
3000450:>2:rax=1; [y]=1; [z]=2;
1547046:>2:rax=1; [y]=2; [z]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ [z]=2 /\ 2:rax=0) is NOT validated
Hash=02da52bb10200e06090da88c11f6ac7e
Cycle=Fre MFencedWW Coe PodWW Coe MFencedWR
Relax Z6.5+mfence+po+mfence No 
Safe=Fre Coe PodWW MFencedWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Co Co Fr
Orig=MFencedWW Coe PodWW Coe MFencedWR Fre
Observation Z6.5+mfence+po+mfence Never 0 10000000
Time Z6.5+mfence+po+mfence 3.31

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.5+po+mfence+mfence.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.5+po+mfence+mfence
"PodWW Coe MFencedWW Coe MFencedWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $1,(x) | movq $2,(y) | movq $2,(z)   ;
 movq $1,(y) | mfence      | mfence        ;
             | movq $1,(z) | movq (x),%rax ;

exists ([y]=2 /\ [z]=2 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test Z6.5+po+mfence+mfence Allowed
Histogram (7 states)
1786096:>2:rax=0; [y]=1; [z]=1;
133280:>2:rax=1; [y]=1; [z]=1;
1492648:>2:rax=0; [y]=2; [z]=1;
3027607:>2:rax=1; [y]=2; [z]=1;
478136:>2:rax=0; [y]=1; [z]=2;
2702024:>2:rax=1; [y]=1; [z]=2;
380209:>2:rax=1; [y]=2; [z]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ [z]=2 /\ 2:rax=0) is NOT validated
Hash=73bd201138bafe9331563b6df9d6d353
Cycle=Fre PodWW Coe MFencedWW Coe MFencedWR
Relax Z6.5+po+mfence+mfence No 
Safe=Fre Coe PodWW MFencedWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Co Co Fr
Orig=PodWW Coe MFencedWW Coe MFencedWR Fre
Observation Z6.5+po+mfence+mfence Never 0 10000000
Time Z6.5+po+mfence+mfence 3.39

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/Z6.5+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 Z6.5+mfences
"MFencedWW Coe MFencedWW Coe MFencedWR Fre"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
 uint64_t 2:rax=0;
}
 P0          | P1          | P2            ;
 movq $1,(x) | movq $2,(y) | movq $2,(z)   ;
 mfence      | mfence      | mfence        ;
 movq $1,(y) | movq $1,(z) | movq (x),%rax ;

exists ([y]=2 /\ [z]=2 /\ 2:rax=0)
Generated assembler
#START _litmus_P2
	movq $2,(%r11,%rsi)
	mfence
	movq (%rdi,%rsi),%rax
#START _litmus_P1
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $1,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test Z6.5+mfences Allowed
Histogram (7 states)
2711757:>2:rax=0; [y]=1; [z]=1;
238288:>2:rax=1; [y]=1; [z]=1;
544525:>2:rax=0; [y]=2; [z]=1;
3053469:>2:rax=1; [y]=2; [z]=1;
392233:>2:rax=0; [y]=1; [z]=2;
2802817:>2:rax=1; [y]=1; [z]=2;
256911:>2:rax=1; [y]=2; [z]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([y]=2 /\ [z]=2 /\ 2:rax=0) is NOT validated
Hash=82e43e82a8c4b7df98134a6b3c4fe0f5
Cycle=Fre MFencedWW Coe MFencedWW Coe MFencedWR
Relax Z6.5+mfences No 
Safe=Fre Coe MFencedWW MFencedWR
Generator=diy7 (version 7.56+03)
Com=Co Co Fr
Orig=MFencedWW Coe MFencedWW Coe MFencedWR Fre
Observation Z6.5+mfences Never 0 10000000
Time Z6.5+mfences 3.11

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.2W.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.2W
"PodWW Coe PodWW Coe PodWW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
}
 P0          | P1          | P2          ;
 movq $2,(x) | movq $2,(y) | movq $2,(z) ;
 movq $1,(y) | movq $1,(z) | movq $1,(x) ;

exists ([x]=2 /\ [y]=2 /\ [z]=2)
Generated assembler
#START _litmus_P2
	movq $2,(%rdi,%rsi)
	movq $1,(%rax,%rsi)
#START _litmus_P1
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)

Test 3.2W Allowed
Histogram (7 states)
2134  :>[x]=1; [y]=1; [z]=1;
2032377:>[x]=2; [y]=1; [z]=1;
1901231:>[x]=1; [y]=2; [z]=1;
1297871:>[x]=2; [y]=2; [z]=1;
1978607:>[x]=1; [y]=1; [z]=2;
1351076:>[x]=2; [y]=1; [z]=2;
1436704:>[x]=1; [y]=2; [z]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ [z]=2) is NOT validated
Hash=ef75fe3a9f9736157020b2fb20460d28
Cycle=Coe PodWW Coe PodWW Coe PodWW
Relax 3.2W No 
Safe=Coe PodWW
Generator=diy7 (version 7.56+03)
Com=Co Co Co
Orig=PodWW Coe PodWW Coe PodWW Coe
Observation 3.2W Never 0 10000000
Time 3.2W 2.78

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.2W+mfence+po+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.2W+mfence+po+po
"MFencedWW Coe PodWW Coe PodWW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
}
 P0          | P1          | P2          ;
 movq $2,(x) | movq $2,(y) | movq $2,(z) ;
 mfence      | movq $1,(z) | movq $1,(x) ;
 movq $1,(y) |             |             ;

exists ([x]=2 /\ [y]=2 /\ [z]=2)
Generated assembler
#START _litmus_P2
	movq $2,(%rdi,%rsi)
	movq $1,(%rax,%rsi)
#START _litmus_P1
	movq $2,(%rax,%rsi)
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test 3.2W+mfence+po+po Allowed
Histogram (7 states)
58219 :>[x]=1; [y]=1; [z]=1;
3023472:>[x]=2; [y]=1; [z]=1;
1914348:>[x]=1; [y]=2; [z]=1;
345797:>[x]=2; [y]=2; [z]=1;
1804480:>[x]=1; [y]=1; [z]=2;
1610172:>[x]=2; [y]=1; [z]=2;
1243512:>[x]=1; [y]=2; [z]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ [z]=2) is NOT validated
Hash=65c6a9923cfd5b12057cf68a37be149d
Cycle=Coe PodWW Coe PodWW Coe MFencedWW
Relax 3.2W+mfence+po+po No 
Safe=Coe PodWW MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Co Co
Orig=MFencedWW Coe PodWW Coe PodWW Coe
Observation 3.2W+mfence+po+po Never 0 10000000
Time 3.2W+mfence+po+po 2.97

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.2W+mfence+mfence+po.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.2W+mfence+mfence+po
"MFencedWW Coe MFencedWW Coe PodWW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
}
 P0          | P1          | P2          ;
 movq $2,(x) | movq $2,(y) | movq $2,(z) ;
 mfence      | mfence      | movq $1,(x) ;
 movq $1,(y) | movq $1,(z) |             ;

exists ([x]=2 /\ [y]=2 /\ [z]=2)
Generated assembler
#START _litmus_P2
	movq $2,(%rdi,%rsi)
	movq $1,(%rax,%rsi)
#START _litmus_P1
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test 3.2W+mfence+mfence+po Allowed
Histogram (7 states)
184379:>[x]=1; [y]=1; [z]=1;
3059422:>[x]=2; [y]=1; [z]=1;
2793046:>[x]=1; [y]=2; [z]=1;
418343:>[x]=2; [y]=2; [z]=1;
1703223:>[x]=1; [y]=1; [z]=2;
1477991:>[x]=2; [y]=1; [z]=2;
363596:>[x]=1; [y]=2; [z]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ [z]=2) is NOT validated
Hash=9b8efe02dbff6bd3f524b3c1ea622e4d
Cycle=Coe PodWW Coe MFencedWW Coe MFencedWW
Relax 3.2W+mfence+mfence+po No 
Safe=Coe PodWW MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Co Co
Orig=MFencedWW Coe MFencedWW Coe PodWW Coe
Observation 3.2W+mfence+mfence+po Never 0 10000000
Time 3.2W+mfence+mfence+po 3.05

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Results for tests/3thread6edge/3.2W+mfences.litmus %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
X86_64 3.2W+mfences
"MFencedWW Coe MFencedWW Coe MFencedWW Coe"

{
 uint64_t z=0;
 uint64_t y=0;
 uint64_t x=0;
}
 P0          | P1          | P2          ;
 movq $2,(x) | movq $2,(y) | movq $2,(z) ;
 mfence      | mfence      | mfence      ;
 movq $1,(y) | movq $1,(z) | movq $1,(x) ;

exists ([x]=2 /\ [y]=2 /\ [z]=2)
Generated assembler
#START _litmus_P2
	movq $2,(%rdi,%rsi)
	mfence
	movq $1,(%rax,%rsi)
#START _litmus_P1
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)
#START _litmus_P0
	movq $2,(%rax,%rsi)
	mfence
	movq $1,(%rdi,%rsi)

Test 3.2W+mfences Allowed
Histogram (7 states)
458842:>[x]=1; [y]=1; [z]=1;
2815588:>[x]=2; [y]=1; [z]=1;
2852326:>[x]=1; [y]=2; [z]=1;
353682:>[x]=2; [y]=2; [z]=1;
2894424:>[x]=1; [y]=1; [z]=2;
284386:>[x]=2; [y]=1; [z]=2;
340752:>[x]=1; [y]=2; [z]=2;
No

Witnesses
Positive: 0, Negative: 10000000
Condition exists ([x]=2 /\ [y]=2 /\ [z]=2) is NOT validated
Hash=4775e9b56087acd45a8f7d50d5f94a59
Cycle=Coe MFencedWW Coe MFencedWW Coe MFencedWW
Relax 3.2W+mfences No 
Safe=Coe MFencedWW
Generator=diy7 (version 7.56+03)
Com=Co Co Co
Orig=MFencedWW Coe MFencedWW Coe MFencedWW Coe
Observation 3.2W+mfences Never 0 10000000
Time 3.2W+mfences 3.16

Machine:THE-IMMORTAL-SUN
processor	: 0
vendor_id	: GenuineIntel
cpu family	: 6
model		: 154
model name	: 12th Gen Intel(R) Core(TM) i7-1265U
stepping	: 4
microcode	: 0xffffffff
cpu MHz		: 2688.011
cache size	: 12288 KB
physical id	: 0
siblings	: 12
core id		: 0
cpu cores	: 6
apicid		: 0
initial apicid	: 0
fpu		: yes
fpu_exception	: yes
cpuid level	: 28
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht syscall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology tsc_reliable nonstop_tsc cpuid pni pclmulqdq vmx ssse3 fma cx16 sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowprefetch ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves avx_vnni umip waitpkg gfni vaes vpclmulqdq rdpid movdiri movdir64b fsrm serialize flush_l1d arch_capabilities
vmx flags	: vnmi invvpid ept_x_only ept_ad ept_1gb tsc_offset vtpr ept vpid unrestricted_guest ept_mode_based_exec tsc_scaling usr_wait_pause
bugs		: spectre_v1 spectre_v2 spec_store_bypass swapgs retbleed eibrs_pbrsb
bogomips	: 5376.02
clflush size	: 64
cache_alignment	: 64
address sizes	: 46 bits physical, 48 bits virtual
power management:

processor	: 1
vendor_id	: GenuineIntel
cpu family	: 6
model		: 154
model name	: 12th Gen Intel(R) Core(TM) i7-1265U
stepping	: 4
microcode	: 0xffffffff
cpu MHz		: 2688.011
cache size	: 12288 KB
physical id	: 0
siblings	: 12
core id		: 0
cpu cores	: 6
apicid		: 1
initial apicid	: 1
fpu		: yes
fpu_exception	: yes
cpuid level	: 28
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht syscall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology tsc_reliable nonstop_tsc cpuid pni pclmulqdq vmx ssse3 fma cx16 sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowprefetch ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves avx_vnni umip waitpkg gfni vaes vpclmulqdq rdpid movdiri movdir64b fsrm serialize flush_l1d arch_capabilities
vmx flags	: vnmi invvpid ept_x_only ept_ad ept_1gb tsc_offset vtpr ept vpid unrestricted_guest ept_mode_based_exec tsc_scaling usr_wait_pause
bugs		: spectre_v1 spectre_v2 spec_store_bypass swapgs retbleed eibrs_pbrsb
bogomips	: 5376.02
clflush size	: 64
cache_alignment	: 64
address sizes	: 46 bits physical, 48 bits virtual
power management:

processor	: 2
vendor_id	: GenuineIntel
cpu family	: 6
model		: 154
model name	: 12th Gen Intel(R) Core(TM) i7-1265U
stepping	: 4
microcode	: 0xffffffff
cpu MHz		: 2688.011
cache size	: 12288 KB
physical id	: 0
siblings	: 12
core id		: 1
cpu cores	: 6
apicid		: 2
initial apicid	: 2
fpu		: yes
fpu_exception	: yes
cpuid level	: 28
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht syscall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology tsc_reliable nonstop_tsc cpuid pni pclmulqdq vmx ssse3 fma cx16 sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowprefetch ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves avx_vnni umip waitpkg gfni vaes vpclmulqdq rdpid movdiri movdir64b fsrm serialize flush_l1d arch_capabilities
vmx flags	: vnmi invvpid ept_x_only ept_ad ept_1gb tsc_offset vtpr ept vpid unrestricted_guest ept_mode_based_exec tsc_scaling usr_wait_pause
bugs		: spectre_v1 spectre_v2 spec_store_bypass swapgs retbleed eibrs_pbrsb
bogomips	: 5376.02
clflush size	: 64
cache_alignment	: 64
address sizes	: 46 bits physical, 48 bits virtual
power management:

processor	: 3
vendor_id	: GenuineIntel
cpu family	: 6
model		: 154
model name	: 12th Gen Intel(R) Core(TM) i7-1265U
stepping	: 4
microcode	: 0xffffffff
cpu MHz		: 2688.011
cache size	: 12288 KB
physical id	: 0
siblings	: 12
core id		: 1
cpu cores	: 6
apicid		: 3
initial apicid	: 3
fpu		: yes
fpu_exception	: yes
cpuid level	: 28
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht syscall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology tsc_reliable nonstop_tsc cpuid pni pclmulqdq vmx ssse3 fma cx16 sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowprefetch ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves avx_vnni umip waitpkg gfni vaes vpclmulqdq rdpid movdiri movdir64b fsrm serialize flush_l1d arch_capabilities
vmx flags	: vnmi invvpid ept_x_only ept_ad ept_1gb tsc_offset vtpr ept vpid unrestricted_guest ept_mode_based_exec tsc_scaling usr_wait_pause
bugs		: spectre_v1 spectre_v2 spec_store_bypass swapgs retbleed eibrs_pbrsb
bogomips	: 5376.02
clflush size	: 64
cache_alignment	: 64
address sizes	: 46 bits physical, 48 bits virtual
power management:

processor	: 4
vendor_id	: GenuineIntel
cpu family	: 6
model		: 154
model name	: 12th Gen Intel(R) Core(TM) i7-1265U
stepping	: 4
microcode	: 0xffffffff
cpu MHz		: 2688.011
cache size	: 12288 KB
physical id	: 0
siblings	: 12
core id		: 2
cpu cores	: 6
apicid		: 4
initial apicid	: 4
fpu		: yes
fpu_exception	: yes
cpuid level	: 28
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht syscall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology tsc_reliable nonstop_tsc cpuid pni pclmulqdq vmx ssse3 fma cx16 sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowprefetch ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves avx_vnni umip waitpkg gfni vaes vpclmulqdq rdpid movdiri movdir64b fsrm serialize flush_l1d arch_capabilities
vmx flags	: vnmi invvpid ept_x_only ept_ad ept_1gb tsc_offset vtpr ept vpid unrestricted_guest ept_mode_based_exec tsc_scaling usr_wait_pause
bugs		: spectre_v1 spectre_v2 spec_store_bypass swapgs retbleed eibrs_pbrsb
bogomips	: 5376.02
clflush size	: 64
cache_alignment	: 64
address sizes	: 46 bits physical, 48 bits virtual
power management:

processor	: 5
vendor_id	: GenuineIntel
cpu family	: 6
model		: 154
model name	: 12th Gen Intel(R) Core(TM) i7-1265U
stepping	: 4
microcode	: 0xffffffff
cpu MHz		: 2688.011
cache size	: 12288 KB
physical id	: 0
siblings	: 12
core id		: 2
cpu cores	: 6
apicid		: 5
initial apicid	: 5
fpu		: yes
fpu_exception	: yes
cpuid level	: 28
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht syscall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology tsc_reliable nonstop_tsc cpuid pni pclmulqdq vmx ssse3 fma cx16 sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowprefetch ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves avx_vnni umip waitpkg gfni vaes vpclmulqdq rdpid movdiri movdir64b fsrm serialize flush_l1d arch_capabilities
vmx flags	: vnmi invvpid ept_x_only ept_ad ept_1gb tsc_offset vtpr ept vpid unrestricted_guest ept_mode_based_exec tsc_scaling usr_wait_pause
bugs		: spectre_v1 spectre_v2 spec_store_bypass swapgs retbleed eibrs_pbrsb
bogomips	: 5376.02
clflush size	: 64
cache_alignment	: 64
address sizes	: 46 bits physical, 48 bits virtual
power management:

processor	: 6
vendor_id	: GenuineIntel
cpu family	: 6
model		: 154
model name	: 12th Gen Intel(R) Core(TM) i7-1265U
stepping	: 4
microcode	: 0xffffffff
cpu MHz		: 2688.011
cache size	: 12288 KB
physical id	: 0
siblings	: 12
core id		: 3
cpu cores	: 6
apicid		: 6
initial apicid	: 6
fpu		: yes
fpu_exception	: yes
cpuid level	: 28
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht syscall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology tsc_reliable nonstop_tsc cpuid pni pclmulqdq vmx ssse3 fma cx16 sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowprefetch ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves avx_vnni umip waitpkg gfni vaes vpclmulqdq rdpid movdiri movdir64b fsrm serialize flush_l1d arch_capabilities
vmx flags	: vnmi invvpid ept_x_only ept_ad ept_1gb tsc_offset vtpr ept vpid unrestricted_guest ept_mode_based_exec tsc_scaling usr_wait_pause
bugs		: spectre_v1 spectre_v2 spec_store_bypass swapgs retbleed eibrs_pbrsb
bogomips	: 5376.02
clflush size	: 64
cache_alignment	: 64
address sizes	: 46 bits physical, 48 bits virtual
power management:

processor	: 7
vendor_id	: GenuineIntel
cpu family	: 6
model		: 154
model name	: 12th Gen Intel(R) Core(TM) i7-1265U
stepping	: 4
microcode	: 0xffffffff
cpu MHz		: 2688.011
cache size	: 12288 KB
physical id	: 0
siblings	: 12
core id		: 3
cpu cores	: 6
apicid		: 7
initial apicid	: 7
fpu		: yes
fpu_exception	: yes
cpuid level	: 28
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht syscall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology tsc_reliable nonstop_tsc cpuid pni pclmulqdq vmx ssse3 fma cx16 sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowprefetch ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves avx_vnni umip waitpkg gfni vaes vpclmulqdq rdpid movdiri movdir64b fsrm serialize flush_l1d arch_capabilities
vmx flags	: vnmi invvpid ept_x_only ept_ad ept_1gb tsc_offset vtpr ept vpid unrestricted_guest ept_mode_based_exec tsc_scaling usr_wait_pause
bugs		: spectre_v1 spectre_v2 spec_store_bypass swapgs retbleed eibrs_pbrsb
bogomips	: 5376.02
clflush size	: 64
cache_alignment	: 64
address sizes	: 46 bits physical, 48 bits virtual
power management:

processor	: 8
vendor_id	: GenuineIntel
cpu family	: 6
model		: 154
model name	: 12th Gen Intel(R) Core(TM) i7-1265U
stepping	: 4
microcode	: 0xffffffff
cpu MHz		: 2688.011
cache size	: 12288 KB
physical id	: 0
siblings	: 12
core id		: 4
cpu cores	: 6
apicid		: 8
initial apicid	: 8
fpu		: yes
fpu_exception	: yes
cpuid level	: 28
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht syscall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology tsc_reliable nonstop_tsc cpuid pni pclmulqdq vmx ssse3 fma cx16 sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowprefetch ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves avx_vnni umip waitpkg gfni vaes vpclmulqdq rdpid movdiri movdir64b fsrm serialize flush_l1d arch_capabilities
vmx flags	: vnmi invvpid ept_x_only ept_ad ept_1gb tsc_offset vtpr ept vpid unrestricted_guest ept_mode_based_exec tsc_scaling usr_wait_pause
bugs		: spectre_v1 spectre_v2 spec_store_bypass swapgs retbleed eibrs_pbrsb
bogomips	: 5376.02
clflush size	: 64
cache_alignment	: 64
address sizes	: 46 bits physical, 48 bits virtual
power management:

processor	: 9
vendor_id	: GenuineIntel
cpu family	: 6
model		: 154
model name	: 12th Gen Intel(R) Core(TM) i7-1265U
stepping	: 4
microcode	: 0xffffffff
cpu MHz		: 2688.011
cache size	: 12288 KB
physical id	: 0
siblings	: 12
core id		: 4
cpu cores	: 6
apicid		: 9
initial apicid	: 9
fpu		: yes
fpu_exception	: yes
cpuid level	: 28
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht syscall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology tsc_reliable nonstop_tsc cpuid pni pclmulqdq vmx ssse3 fma cx16 sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowprefetch ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves avx_vnni umip waitpkg gfni vaes vpclmulqdq rdpid movdiri movdir64b fsrm serialize flush_l1d arch_capabilities
vmx flags	: vnmi invvpid ept_x_only ept_ad ept_1gb tsc_offset vtpr ept vpid unrestricted_guest ept_mode_based_exec tsc_scaling usr_wait_pause
bugs		: spectre_v1 spectre_v2 spec_store_bypass swapgs retbleed eibrs_pbrsb
bogomips	: 5376.02
clflush size	: 64
cache_alignment	: 64
address sizes	: 46 bits physical, 48 bits virtual
power management:

processor	: 10
vendor_id	: GenuineIntel
cpu family	: 6
model		: 154
model name	: 12th Gen Intel(R) Core(TM) i7-1265U
stepping	: 4
microcode	: 0xffffffff
cpu MHz		: 2688.011
cache size	: 12288 KB
physical id	: 0
siblings	: 12
core id		: 5
cpu cores	: 6
apicid		: 10
initial apicid	: 10
fpu		: yes
fpu_exception	: yes
cpuid level	: 28
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht syscall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology tsc_reliable nonstop_tsc cpuid pni pclmulqdq vmx ssse3 fma cx16 sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowprefetch ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves avx_vnni umip waitpkg gfni vaes vpclmulqdq rdpid movdiri movdir64b fsrm serialize flush_l1d arch_capabilities
vmx flags	: vnmi invvpid ept_x_only ept_ad ept_1gb tsc_offset vtpr ept vpid unrestricted_guest ept_mode_based_exec tsc_scaling usr_wait_pause
bugs		: spectre_v1 spectre_v2 spec_store_bypass swapgs retbleed eibrs_pbrsb
bogomips	: 5376.02
clflush size	: 64
cache_alignment	: 64
address sizes	: 46 bits physical, 48 bits virtual
power management:

processor	: 11
vendor_id	: GenuineIntel
cpu family	: 6
model		: 154
model name	: 12th Gen Intel(R) Core(TM) i7-1265U
stepping	: 4
microcode	: 0xffffffff
cpu MHz		: 2688.011
cache size	: 12288 KB
physical id	: 0
siblings	: 12
core id		: 5
cpu cores	: 6
apicid		: 11
initial apicid	: 11
fpu		: yes
fpu_exception	: yes
cpuid level	: 28
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht syscall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology tsc_reliable nonstop_tsc cpuid pni pclmulqdq vmx ssse3 fma cx16 sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowprefetch ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves avx_vnni umip waitpkg gfni vaes vpclmulqdq rdpid movdiri movdir64b fsrm serialize flush_l1d arch_capabilities
vmx flags	: vnmi invvpid ept_x_only ept_ad ept_1gb tsc_offset vtpr ept vpid unrestricted_guest ept_mode_based_exec tsc_scaling usr_wait_pause
bugs		: spectre_v1 spectre_v2 spec_store_bypass swapgs retbleed eibrs_pbrsb
bogomips	: 5376.02
clflush size	: 64
cache_alignment	: 64
address sizes	: 46 bits physical, 48 bits virtual
power management:

Revision exported, version 7.56+03
Command line: litmus7 -r 100 tests/3thread6edge/@all
Parameters
#define SIZE_OF_TEST 100000
#define NUMBER_OF_RUN 100
#define AVAIL 1
#define STRIDE (-1)
#define MAX_LOOP 0
/* gcc options: -Wall -std=gnu99 -fomit-frame-pointer -O2 -pthread */
/* barrier: user */
/* launch: changing */
/* affinity: none */
/* memory: direct */
/* safer: write */
/* preload: random */
/* speedcheck: no */
/* alloc: dynamic */
