Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 10:18:21 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/12bit_cla_adder_timing.rpt
| Design       : cla_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            s[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.544ns  (logic 4.671ns (40.462%)  route 6.873ns (59.538%))
  Logic Levels:           8  (IBUF=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    V16                  IBUF (Prop_ibuf_I_O)         0.956     0.956 f  b_IBUF[2]_inst/O
                         net (fo=3, routed)           1.604     2.561    b_IBUF[2]
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.124     2.685 r  s_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.703     3.387    s_OBUF[4]_inst_i_2_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I2_O)        0.124     3.511 r  s_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     3.511    s_OBUF[11]_inst_i_9_n_0
    SLICE_X42Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     3.725 r  s_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           1.121     4.846    s_OBUF[11]_inst_i_6_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I2_O)        0.297     5.143 r  s_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           1.010     6.153    s_OBUF[11]_inst_i_4_n_0
    SLICE_X43Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.277 r  s_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.151     6.428    s_OBUF[11]_inst_i_2_n_0
    SLICE_X43Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.552 r  s_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.284     8.836    s_OBUF[11]
    Y17                  OBUF (Prop_obuf_I_O)         2.708    11.544 r  s_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.544    s[11]
    Y17                                                               r  s[11] (OUT)
  -------------------------------------------------------------------    -------------------




