Digital Design Assignment Submission

Name: Aadyyot
ID: 2025B7PS1461G

This submission contains the Verilog implementation for the Digital Design assignment.

The main logic is implemented in src/main.v (Part B & Part C).
The report (Part A) is provided in docs/Assignment_Aadyyot.pdf.


