[
    {
        "offset": 0,
        "name": "ADV7619_VIDEO_STANDARD",
        "data": [
            {
                "name": "uReserved7_6",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uVidStd",
                "size": 6,
                "description": [
                    "Sets the input video standard mode. Configuration is dependant on PRIM_MODE[3:0]. Setting appropriate mode \r",
                    "is important to get Free Run mode working. \r"
                ],
                "values": [
                    {
                        "value": "2",
                        "description": "Default value\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 1,
        "name": "ADV7619_PRIMARY_MODE",
        "data": [
            {
                "name": "uReserved7",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uVFreq",
                "size": 3,
                "description": [
                    "A control to set vertical frequency.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "60 Hz\r"
                    },
                    {
                        "value": "1",
                        "description": "50 Hz\r"
                    },
                    {
                        "value": "2",
                        "description": "30 Hz\r"
                    },
                    {
                        "value": "3",
                        "description": "25 Hz\r"
                    },
                    {
                        "value": "4",
                        "description": "24 Hz\r"
                    }
                ]
            },
            {
                "name": "uPrimMode",
                "size": 4,
                "description": [
                    "A control to selects the primary mode of operation of the decoder. Setting appropriate HDMI mode is \r",
                    "important to get FreeRun mode working. To be used with VID_STD[5:0]. \r"
                ],
                "values": [
                    {
                        "value": "5",
                        "description": "HDMI-Comp\r"
                    },
                    {
                        "value": "6",
                        "description": "HDMI-GR\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 2,
        "name": "ADV7619_IO_REG_02",
        "data": [
            {
                "name": "uInpColorSpace",
                "size": 4,
                "description": [
                    "A control to set the colorspace of the input video. To be used in conjunction with ALT_GAMMA and RGB_OUT \r",
                    "to configure the color space converter. A value of 4'b1111 selects automatic setting of the input color \r",
                    "space base on the primary mode and video standard settings. Settings 1000 to 1110 are undefined. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Forces RGB (range 16 to 235) input\r"
                    },
                    {
                        "value": "1",
                        "description": "Forces RGB (range 0 to 255) input\r"
                    },
                    {
                        "value": "2",
                        "description": "Forces YCrCb input (601 color space) (range 16 to 235)\r"
                    },
                    {
                        "value": "3",
                        "description": "Forces YCrCb input (709 color space) (range 16 to 235)\r"
                    },
                    {
                        "value": "4",
                        "description": "Forces XVYCC 601\r"
                    },
                    {
                        "value": "5",
                        "description": "Forces XVYCC 709\r"
                    },
                    {
                        "value": "6",
                        "description": "Forces YCrCb input (601 color space) (range 0 to 255)\r"
                    },
                    {
                        "value": "7",
                        "description": "Forces YCrCb input (709 color space) (range 0 to 255)\r"
                    },
                    {
                        "value": "15",
                        "description": "Input color space depends on color space reported by HDMI block.\r"
                    }
                ]
            },
            {
                "name": "uAltGamma",
                "size": 1,
                "description": [
                    "A control to set the colorspace of the input video. To be used in conjunction with ALT_GAMMA and RGB_OUT \r",
                    "to configure the color space converter. A value of 4'b1111 selects automatic setting of the input color \r",
                    "space base on the primary mode and video standard settings. Settings 1000 to 1110 are undefined. \r",
                    "is YUV709 \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No conversion\r"
                    },
                    {
                        "value": "1",
                        "description": "YUV601 to YUV709 conversion applied if input is YUV601. YUV709 to YUV601 conversion applied if input \r"
                    }
                ]
            },
            {
                "name": "uOp656Range",
                "size": 1,
                "description": [
                    "A control to set the output range of the digital data. It also automatically the data saturator setting.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Enables full output range (0 to 255)\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables limited output range (16 to 235)\r"
                    }
                ]
            },
            {
                "name": "uRgbOut",
                "size": 1,
                "description": [
                    "A control to select output color space and the correct digital blank level and offsets on the RGB or YPrPb \r",
                    "outputs. It is used in conjunction with the INP_COLOR_SPACE[3:0] and ALT_GAMMA bits to select the applied \r",
                    "CSC. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "YPbPr color space output\r"
                    },
                    {
                        "value": "1",
                        "description": "RGB color space output\r"
                    }
                ]
            },
            {
                "name": "uAltDataSat",
                "size": 1,
                "description": [
                    "A control to disable the data saturator that limits the output range independently of OP_656_RANGE. This \r",
                    "bit is used to support extended data range modes. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Data saturator enabled or disabled according to OP_656_RANGE setting.\r"
                    },
                    {
                        "value": "1",
                        "description": "Reverses OP_656_RANGE decision to enable or disable the data saturator\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 3,
        "name": "ADV7619_IO_REG_03",
        "data": [
            {
                "name": "uOpFormatSel",
                "size": 8,
                "description": [
                    "A control to select the data format and pixel bus configuration. Refer to the pixel port configuration for \r",
                    "full information on pixel port modes and configuration settings. \r"
                ],
                "values": [
                    {
                        "value": "0x00",
                        "description": "  0"
                    },
                    {
                        "value": "0x01",
                        "description": "  1"
                    },
                    {
                        "value": "0x02",
                        "description": "  2"
                    },
                    {
                        "value": "0x06",
                        "description": "  6"
                    },
                    {
                        "value": "0x0A",
                        "description": " 10"
                    },
                    {
                        "value": "0x20",
                        "description": " 32"
                    },
                    {
                        "value": "0x21",
                        "description": " 33"
                    },
                    {
                        "value": "0x22",
                        "description": " 34"
                    },
                    {
                        "value": "0x23",
                        "description": " 35"
                    },
                    {
                        "value": "0x24",
                        "description": " 36"
                    },
                    {
                        "value": "0x40",
                        "description": " 64"
                    },
                    {
                        "value": "0x41",
                        "description": " 65"
                    },
                    {
                        "value": "0x42",
                        "description": " 66"
                    },
                    {
                        "value": "0x46",
                        "description": " 70"
                    },
                    {
                        "value": "0x4C",
                        "description": " 76"
                    },
                    {
                        "value": "0x50",
                        "description": " 80"
                    },
                    {
                        "value": "0x51",
                        "description": " 81"
                    },
                    {
                        "value": "0x52",
                        "description": " 82"
                    },
                    {
                        "value": "0x54",
                        "description": " 84"
                    },
                    {
                        "value": "0x60",
                        "description": " 96"
                    },
                    {
                        "value": "0x61",
                        "description": " 97"
                    },
                    {
                        "value": "0x62",
                        "description": " 98"
                    },
                    {
                        "value": "0x80",
                        "description": "128"
                    },
                    {
                        "value": "0x81",
                        "description": "129"
                    },
                    {
                        "value": "0x82",
                        "description": "130"
                    },
                    {
                        "value": "0x86",
                        "description": "134"
                    },
                    {
                        "value": "0x8A",
                        "description": "138"
                    },
                    {
                        "value": "0x8D",
                        "description": "141"
                    },
                    {
                        "value": "0x90",
                        "description": "144"
                    },
                    {
                        "value": "0x91",
                        "description": "145"
                    },
                    {
                        "value": "0x92",
                        "description": "146"
                    },
                    {
                        "value": "0x94",
                        "description": "148"
                    },
                    {
                        "value": "0x95",
                        "description": "149"
                    },
                    {
                        "value": "0x96",
                        "description": "150"
                    },
                    {
                        "value": "0xC0",
                        "description": "192"
                    },
                    {
                        "value": "0xC1",
                        "description": "193"
                    },
                    {
                        "value": "0xC2",
                        "description": "194"
                    }
                ]
            }
        ]
    },
    {
        "offset": 4,
        "name": "ADV7619_IO_REG_04",
        "data": [
            {
                "name": "uOpChSel",
                "size": 3,
                "description": [
                    "A control to select the configuration of the pixel data bus on the pixel pins. Refer to the pixel port \r",
                    "configuration for full information on pixel port modes and configuration settings. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "P[35:24] Y/G, P[23:12] U/CrCb/B, P[11:0] V/R\r"
                    },
                    {
                        "value": "1",
                        "description": "P[35:24] Y/G, P[23:12] V/R, P[11:0] U/CrCb/B\r"
                    },
                    {
                        "value": "2",
                        "description": "P[35:24] U/CrCb/B, P[23:12] Y/G, P[11:0] V/R\r"
                    },
                    {
                        "value": "3",
                        "description": "P[35:24] V/R, P[23:12] Y/G, P[11:0] U/CrCb/B\r"
                    },
                    {
                        "value": "4",
                        "description": "P[35:24] U/CrCb/B, P[23:12] V/R, P[11:0]Y/G\r"
                    },
                    {
                        "value": "5",
                        "description": "P[35:24] V/R, P[23:12] U/CrCb/B, P[11:0] Y/G\r"
                    }
                ]
            },
            {
                "name": "uReserved4_3",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uXtalFreqSel",
                "size": 2,
                "description": [
                    "A control to set the XTAL frequency used.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "27 MHz\r"
                    },
                    {
                        "value": "1",
                        "description": "28.63636 MHz\r"
                    },
                    {
                        "value": "2",
                        "description": "24.567 MHz\r"
                    },
                    {
                        "value": "3",
                        "description": "24.0 MHz\r"
                    }
                ]
            },
            {
                "name": "uReserved0",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 5,
        "name": "ADV7619_IO_REG_05",
        "data": [
            {
                "name": "uReserved7_5",
                "size": 3,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uFOutSel",
                "size": 1,
                "description": [
                    "A control to select DE signal or Field signal to be output on the FIELD/DE pin.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "DE output selected\r"
                    },
                    {
                        "value": "1",
                        "description": "Field output selected\r"
                    }
                ]
            },
            {
                "name": "uDataBlankEn",
                "size": 1,
                "description": [
                    "A control to blank data during video blanking sections.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Do not blank data during horizontal and vertical blanking periods.\r"
                    },
                    {
                        "value": "1",
                        "description": "Blank data during horizontal and vertical blanking periods.\r"
                    }
                ]
            },
            {
                "name": "uAvcodeInsertEn",
                "size": 1,
                "description": [
                    "A control to select AV code insertion into the data stream\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not insert AV codes into data stream\r"
                    },
                    {
                        "value": "1",
                        "description": "Inserts AV codes into data stream\r"
                    }
                ]
            },
            {
                "name": "uReplAvCode",
                "size": 1,
                "description": [
                    "A control to select the duplication of the AV codes and insertion on all data channels of the output data \r",
                    "stream \r",
                    "words, 0x3FF and 0x000. Channel A contains the final two ten bit words 0x00 and 0xXYZ. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Outputs complete SAV/EAV codes on all Channels, Channel A, Channel B and Channel C.\r"
                    },
                    {
                        "value": "1",
                        "description": "Spreads AV code across the three channels. Channel B and Channel C contain the first two ten bit \r"
                    }
                ]
            },
            {
                "name": "uOpSwapCbCr",
                "size": 1,
                "description": [
                    "A controls the swapping of Cr and Cb data on the pixel buses.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Outputs Cr and Cb as per OP_FORMAT_SEL\r"
                    },
                    {
                        "value": "1",
                        "description": "Inverts the order of Cb and Cr in the interleaved data stream\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 6,
        "name": "ADV7619_IO_REG_06",
        "data": [
            {
                "name": "uVsOutSel",
                "size": 1,
                "description": [
                    "A control to select VSync signal or Field signal to be output on VS/Field pin.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Field output on VS/FIELD pin\r"
                    },
                    {
                        "value": "1",
                        "description": "VSync output on VS/FIELD pin\r"
                    }
                ]
            },
            {
                "name": "uReserved6_4",
                "size": 3,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uInvFPol",
                "size": 1,
                "description": [
                    "A control to select the polarity of FIELD/DE signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Negative FIELD/DE polarity\r"
                    },
                    {
                        "value": "1",
                        "description": "Positive FIELD/DE polarity\r"
                    }
                ]
            },
            {
                "name": "uInvVsPol",
                "size": 1,
                "description": [
                    "A control to select the polarity of VS/FIELD signal\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Negative polarity VS/FIELD\r"
                    },
                    {
                        "value": "1",
                        "description": "Positive polarity VS/FIELD\r"
                    }
                ]
            },
            {
                "name": "uInvHsPol",
                "size": 1,
                "description": [
                    "A control to select the polarity of HS signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Negative polarity HS\r"
                    },
                    {
                        "value": "1",
                        "description": "Positive polarity HS\r"
                    }
                ]
            },
            {
                "name": "uInvLlcPol",
                "size": 1,
                "description": [
                    "A control to select the polarity of the LLC.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not invert LLC\r"
                    },
                    {
                        "value": "1",
                        "description": "Inverts LLC\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 11,
        "name": "ADV7619_IO_REG_0B",
        "data": [
            {
                "name": "uReserved7_2",
                "size": 6,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uCorePdn",
                "size": 1,
                "description": [
                    "A power-down control for the DPP, CP core and digital sections of the HDMI core.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Powers up CP and digital sections of HDMI block\r"
                    },
                    {
                        "value": "1",
                        "description": "Powers down the CP and digital section of HDMI block.\r"
                    }
                ]
            },
            {
                "name": "uXtalPdn",
                "size": 1,
                "description": [
                    "A power-down control for the XTAL in the digital blocks.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Powers up XTAL buffer to the digital core.\r"
                    },
                    {
                        "value": "1",
                        "description": "Powers down XTAL buffer to the digital core\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 12,
        "name": "ADV7619_IO_REG_0C",
        "data": [
            {
                "name": "uReserved7_6",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uPowerDown",
                "size": 1,
                "description": [
                    "A control to enable power-down mode. This is the main I2C power-down control.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Chip is operational\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables chip power down\r"
                    }
                ]
            },
            {
                "name": "uReserved4_3",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uCpPwrdn",
                "size": 1,
                "description": [
                    "A power-down control for the CP core.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Powers up the clock to the CP core\r"
                    },
                    {
                        "value": "1",
                        "description": "Powers down the clock to the CP core. HDMI block will not be affected by this bit.\r"
                    }
                ]
            },
            {
                "name": "uReserved1",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uPadsPdn",
                "size": 1,
                "description": [
                    "A power down control for pads of the digital output pins. When enabled pads are tristated and the input \r",
                    "path is disabled. This control applies to the DE, HS, VS, INT, LLC pads and the pixel pads P0 to P47. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Powers up the pads of the digital output pins\r"
                    },
                    {
                        "value": "1",
                        "description": "Powers down the pads of the digital output pins\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 18,
        "name": "ADV7619_IO_REG_12",
        "data": [
            {
                "name": "uReserved7_5",
                "size": 3,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uCpStdiInterlaced",
                "size": 1,
                "description": [
                    "A readback to indicate the interlaced status of the currently selected STDI block applied to the CP core.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Selected STDI has detected a progressive input\r"
                    },
                    {
                        "value": "1",
                        "description": "Selected STDI has detected a interlaced input.\r"
                    }
                ]
            },
            {
                "name": "uCpInterlaced",
                "size": 1,
                "description": [
                    "A readback to indicate the interlaced status of the CP core based on configuration of Video standard and \r",
                    "INTERLACED bit in the CP map. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "CP core is processing the input as a progressive input.\r"
                    },
                    {
                        "value": "1",
                        "description": "CP core is processing the input as a interlaced input.\r"
                    }
                ]
            },
            {
                "name": "uCpProgParmForInt",
                "size": 1,
                "description": [
                    "A readback to indicate the if the CP core is processing for progressive standard while are the Video \r",
                    "standard and the INTERLACED bit in the CP Map are configured for an interlaced standard. \r",
                    "configured for an interlaced standard \r",
                    "configured for an progressive standard \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "CP core processing for a progressive standard while Video standard and the INTERLACED bits are \r"
                    },
                    {
                        "value": "1",
                        "description": "CP core processing for a progressive standard while Video standard and the INTERLACED bits are \r"
                    }
                ]
            },
            {
                "name": "uCpForceInterlaced",
                "size": 1,
                "description": [
                    "A readback to indicate forced-interlaced status of the CP core based on configuration of Video standard \r",
                    "and INTERLACED bit in the CP Map. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Input is detected as interlaced and the CP is programmed in an interlaced mode via VID_STD[5:0]\r"
                    },
                    {
                        "value": "1",
                        "description": "Input is detected as progressive and the CP is programmed in an interlaced mode.\r"
                    }
                ]
            },
            {
                "name": "uCpNonStdVideo",
                "size": 1,
                "description": [
                    "A control to indicate that the CP core has detected a non standard number of lines on the incoming video \r",
                    "compared to the standard specified by VID_STD[5:0] \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Input has same number of lines as that of the format programmed\r"
                    },
                    {
                        "value": "1",
                        "description": "Input has different number of lines to that of format programmed\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 20,
        "name": "ADV7619_IO_REG_14",
        "data": [
            {
                "name": "uReserved7_6",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uDrStr",
                "size": 2,
                "description": [
                    "A control to set the drive strength of the data output drivers.\r"
                ],
                "values": [
                    {
                        "value": "1",
                        "description": "Medium low (2x)\r"
                    },
                    {
                        "value": "2",
                        "description": "Medium high (3x)\r"
                    },
                    {
                        "value": "3",
                        "description": "High (4x)\r"
                    }
                ]
            },
            {
                "name": "uDrStrClk",
                "size": 2,
                "description": [
                    "A control to set the drive strength control for the output pixel clock out signal on the LLC pin.\r"
                ],
                "values": [
                    {
                        "value": "1",
                        "description": "Medium low (2x) for LLC up to 60 MHz\r"
                    },
                    {
                        "value": "2",
                        "description": "Medium high (3x) for LLC from 44 MHz to 105 MHz\r"
                    },
                    {
                        "value": "3",
                        "description": "High (4x) for LLC greater than 100 MHz\r"
                    }
                ]
            },
            {
                "name": "uDrStrSync",
                "size": 2,
                "description": [
                    "A control to set the drive strength the synchronization pins, HS, VS and DE.\r"
                ],
                "values": [
                    {
                        "value": "1",
                        "description": "Medium low (2x)\r"
                    },
                    {
                        "value": "2",
                        "description": "Medium high (3x)\r"
                    },
                    {
                        "value": "3",
                        "description": "High (4x)\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 21,
        "name": "ADV7619_IO_REG_15",
        "data": [
            {
                "name": "uReserved7_5",
                "size": 3,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uTriAudio",
                "size": 1,
                "description": [
                    "A control to tristate the audio output interface pins (AP0, AP1/I2S_TDM, AP2 ... AP5).\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio output pins active\r"
                    },
                    {
                        "value": "1",
                        "description": "Tristate audio output pins\r"
                    }
                ]
            },
            {
                "name": "uTriSyncs",
                "size": 1,
                "description": [
                    "Synchronization output pins tristate control. The synchronization pins under this control are HS, VS and \r",
                    "DE. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Sync output pins active\r"
                    },
                    {
                        "value": "1",
                        "description": "Tristate sync output pins\r"
                    }
                ]
            },
            {
                "name": "uTriLlc",
                "size": 1,
                "description": [
                    "A control to tristate the output pixel clock on the LLC pin.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "LLC pin active\r"
                    },
                    {
                        "value": "1",
                        "description": "Tristate LLC pin\r"
                    }
                ]
            },
            {
                "name": "uTriPix",
                "size": 1,
                "description": [
                    "A control to tristate the pixel data on the pixel pins P[47:0].\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Pixel bus active\r"
                    },
                    {
                        "value": "1",
                        "description": "Tristate pixel bus\r"
                    }
                ]
            },
            {
                "name": "uReserved0",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 22,
        "name": "ADV7619_IO_REG_16",
        "data": [
            {
                "name": "uPllDivManEn",
                "size": 1,
                "description": [
                    "R/W A control to manually override the PLL divider ratio value.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables manual PLL divider ratio settings. PLL divider ratio set by PRIM_MODE[3:0] and VID_STD[5:0]\r"
                    },
                    {
                        "value": "1",
                        "description": "Manually sets PLL_DIV ratio as defined by PLL_DIV[12:0]\r"
                    }
                ]
            },
            {
                "name": "uReserved6_5",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uPllDivRatio",
                "size": 5,
                "description": [
                    "R/W Manual PLL divide ratio setting. These registers are sequenced and require sequential writes to have \r",
                    "the desired value updated. \r"
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 23,
        "name": "ADV7619_IO_REG_17",
        "data": [
            {
                "name": "uPllDivRatio",
                "size": 8,
                "description": [
                    "R/W Manual PLL divide ratio setting. These registers are sequenced and require sequential writes to have \r",
                    "the desired value updated. \r"
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 25,
        "name": "ADV7619_LLC_DLL",
        "data": [
            {
                "name": "uLlcDllEn",
                "size": 1,
                "description": [
                    "A control to enable the Delay Locked Loop for output pixel clock.\r"
                ],
                "values": [
                    {
                        "value": "1",
                        "description": "Enable LLC DLL\r"
                    },
                    {
                        "value": "0",
                        "description": "Disable LLC DLL\r"
                    }
                ]
            },
            {
                "name": "uReserved6_5",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uLlcDllPhase",
                "size": 5,
                "description": [
                    "A control to adjust LLC DLL phase in increments of 1/32 of a clock period.\r",
                    "xxxxx - Sets on of 32 phases of DLL to vary LLC CLK\r"
                ],
                "values": [
                    {
                        "value": "00000",
                        "description": "Default\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 27,
        "name": "ADV7619_ALSB_CONTROL",
        "data": [
            {
                "name": "uReserved7_1",
                "size": 7,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uSampleAlsb",
                "size": 1,
                "description": [
                    "When HIGH, VS pin is sampled to be used as ALSB value for IO Map\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Use previously stored ALSB value\r"
                    },
                    {
                        "value": "1",
                        "description": "Sample  new ALSB value\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 32,
        "name": "ADV7619_HPA_REG1",
        "data": [
            {
                "name": "uHpaManValueA",
                "size": 1,
                "description": [
                    "A manual control for the value of HPA on Port A. Only valid if HPA_MANUAL is set to 1.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "0 V applied to HPA_A pin\r"
                    },
                    {
                        "value": "1",
                        "description": "High level applied to HPA_A pin\r"
                    }
                ]
            },
            {
                "name": "uHpaManValueB",
                "size": 1,
                "description": [
                    "A manual control for the value of HPA on Port B. Only valid if HPA_MANUAL is set to 1.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "0 V applied to HPA_B pin\r"
                    },
                    {
                        "value": "1",
                        "description": "High level applied to HPA_B pin\r"
                    }
                ]
            },
            {
                "name": "uReserved5_4",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uHpaTristateA",
                "size": 1,
                "description": [
                    "Tristate HPA output pin for Port A.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "HPA_A pin active.\r"
                    },
                    {
                        "value": "1",
                        "description": "Tristate HPA_A pin\r"
                    }
                ]
            },
            {
                "name": "uHpaTristateB",
                "size": 1,
                "description": [
                    "Tristate HPA output pin for Port B\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "HPA_B pin active.\r"
                    },
                    {
                        "value": "1",
                        "description": "Tristate HPA_B pin\r"
                    }
                ]
            },
            {
                "name": "uReserved1_0",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 33,
        "name": "ADV7619_HPA_REG2",
        "data": [
            {
                "name": "uReserved7_4",
                "size": 4,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uHpaStatusPortA",
                "size": 1,
                "description": [
                    "Readback of HPA status for port A\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "+5V not applied to HPA_A pin by chip\r"
                    },
                    {
                        "value": "1",
                        "description": "+5V applied to HPA_A pin by chip\r"
                    }
                ]
            },
            {
                "name": "uHpaStatusPortB",
                "size": 1,
                "description": [
                    "Readback of HPA status for port B\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "+5V not applied to HPA_B pin by chip\r"
                    },
                    {
                        "value": "1",
                        "description": "+5V applied to HPA_B pin by chip\r"
                    }
                ]
            },
            {
                "name": "uReserved1_0",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 48,
        "name": "ADV7619_IO_REG_30",
        "data": [
            {
                "name": "uReserved7_5",
                "size": 3,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uPixbusMsbToLsbReorder",
                "size": 1,
                "description": [
                    "A control to swap the MSB to LSB orientation on the pixel bus.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Output bus goes from MSB to LSB\r"
                    },
                    {
                        "value": "1",
                        "description": "Output bus goes from LSB to MSB\r"
                    }
                ]
            },
            {
                "name": "uReserved3_0",
                "size": 4,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 51,
        "name": "ADV7619_IO_REG_33",
        "data": [
            {
                "name": "uReserved7",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uLlcDllMux",
                "size": 1,
                "description": [
                    "A control to apply the pixel clock DLL to the pixel clock output on the LLC pin.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Bypasses the DLL\r"
                    },
                    {
                        "value": "1",
                        "description": "Muxes the DLL output on LLC output\r"
                    }
                ]
            },
            {
                "name": "uReserved5_0",
                "size": 6,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 63,
        "name": "ADV7619_INT_STATUS",
        "data": [
            {
                "name": "uReserved7_2",
                "size": 6,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uIntrqRaw",
                "size": 1,
                "description": [
                    "Status of the interrupt signal on INT1 interrupt pin. If an interrupt event that has been enabled for the \r",
                    "INT1 pin has occurred this bit will be set to 1. Interrupts for INT1 are set via the interrupt 1 mask \r",
                    "bits. This bit will remain set to 1 until all status for interrupts enabled on INT1 are cleared. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "An interrupt event for INT 1 has occurred.\r"
                    }
                ]
            },
            {
                "name": "uIntrq2Raw",
                "size": 1,
                "description": [
                    "Status of the interrupt signal on INT2 interrupt pin. If an interrupt event that has been enabled for the \r",
                    "INT2 pin has occurred this bit will be set to 1. Interrupts for INT2 are set via the interrupt 1 mask \r",
                    "bits. This bit will remain set to 1 until all status for interrupts enabled on INT2 are cleared. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "An interrupt event for INT2 has occurred.\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 64,
        "name": "ADV7619_INT1_CONFIGURATION",
        "data": [
            {
                "name": "uIntrqDurSel",
                "size": 2,
                "description": [
                    "A control to select the interrupt signal duration for the interrupt signal on INT1\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "4 Xtal periods\r"
                    },
                    {
                        "value": "1",
                        "description": "16 Xtal periods\r"
                    },
                    {
                        "value": "2",
                        "description": "64 Xtal periods\r"
                    },
                    {
                        "value": "3",
                        "description": "Active until cleared\r"
                    }
                ]
            },
            {
                "name": "uReserved5",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uStoreUnmaskedIrqs",
                "size": 1,
                "description": [
                    "STORE_MASKED_IRQS allows the HDMI status flags for any HDMI interrupt to be triggered regardless of \r",
                    "whether the mask bits are set. This bit allows a HDMI interrupt to trigger and allows this interrupt to be \r",
                    "read back through the corresponding status bit without triggering an interrupt on the interrupt pin. The \r",
                    "status is stored until the clear bit is used to clear the status register and allows another interrupt to \r",
                    "occur. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not allow x_ST flag of any HDMI interrupt to be set independently of mask bits\r"
                    },
                    {
                        "value": "1",
                        "description": "Allows x_ST flag of any HDMI interrupt to be set independently of mask bits\r"
                    }
                ]
            },
            {
                "name": "uEnUmaskRawIntrq",
                "size": 1,
                "description": [
                    "A control to apply the audio mute signal on INT1 interrupt pin.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not output audio mute signal on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Outputs audio mute signal on INT1\r"
                    }
                ]
            },
            {
                "name": "uMpuStimIntrq",
                "size": 1,
                "description": [
                    "Manual interrupt set control. This feature should be used for test purposes only. Note that the \r",
                    "appropriate mask bit must be set to generate an interrupt at the pin \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables manual interrupt mode\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables manual interrupt mode\r"
                    }
                ]
            },
            {
                "name": "uIntrqOpSel",
                "size": 2,
                "description": [
                    "Interrupt signal configuration control for INT1\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Open drain\r"
                    },
                    {
                        "value": "1",
                        "description": "Drives low when active\r"
                    },
                    {
                        "value": "2",
                        "description": "Drives high when active\r"
                    },
                    {
                        "value": "3",
                        "description": "Disabled\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 65,
        "name": "ADV7619_INT2_CONFIGURATION",
        "data": [
            {
                "name": "uIntrq2DurSel",
                "size": 2,
                "description": [
                    "A control to select the interrupt signal duration for the interrupt signal on INT2\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "4 Xtal periods\r"
                    },
                    {
                        "value": "1",
                        "description": "16 Xtal periods\r"
                    },
                    {
                        "value": "2",
                        "description": "64 Xtal periods\r"
                    },
                    {
                        "value": "3",
                        "description": "Active until cleared\r"
                    }
                ]
            },
            {
                "name": "uCpLockUnlockEdgeSel",
                "size": 1,
                "description": [
                    "A control to configure the functionality of the CP_LOCK,UNLOCK interrupts.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Generate interrupt for a LOW to HIGH change in CP_LOCK,UNLOCK status for ch1.\r"
                    },
                    {
                        "value": "1",
                        "description": "Generate interrupt for a LOW to HIGH or a HIGH to LOW change in CP_LOCK,UNLOCK status for ch1.\r"
                    }
                ]
            },
            {
                "name": "uStdiDataValidEdgeSel",
                "size": 1,
                "description": [
                    "A control to configure the functionality of the STDI_DATA_VALID interrupt. The interrupt can be generated \r",
                    "for the case when STDI changes to an STDI valid state. Alternatively it can be generated to indicate a \r",
                    "change in STDI_VALID status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Generate interrupt for a LOW to HIGH change in STDI_VALID status\r"
                    },
                    {
                        "value": "1",
                        "description": "Generate interrupt for a LOW to HIGH or a HIGH to LOW change in STDI_VALID status\r"
                    }
                ]
            },
            {
                "name": "uEnUmaskRawIntrq2",
                "size": 1,
                "description": [
                    "A control to apply the internal audio mute signal on INT2 interrupt pin.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not output audio mute signal on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Outputs audio mute signal on INT2\r"
                    }
                ]
            },
            {
                "name": "uInt2Pol",
                "size": 1,
                "description": [
                    "INT2 polarity control\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "INT2 low when active\r"
                    },
                    {
                        "value": "1",
                        "description": "INT2 high when active\r"
                    }
                ]
            },
            {
                "name": "uIntrq2MuxSel",
                "size": 2,
                "description": [
                    "Interrupt signal configuration control for INT2\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "INT2 disabled\r"
                    },
                    {
                        "value": "1",
                        "description": "INT2 in MCLK/INT2 pin\r"
                    },
                    {
                        "value": "2",
                        "description": "INT2 in SCLK/INT2 pin\r"
                    },
                    {
                        "value": "3",
                        "description": "INT2 in HPA_A/INT2 pin\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 66,
        "name": "ADV7619_IO_REG_42",
        "data": [
            {
                "name": "uReserved7_5",
                "size": 3,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uStdiDataValidRaw",
                "size": 1,
                "description": [
                    "STDI_DATA_VALID interrupt can be either an edge sensitive or level sensitive interrupt depending on the \r",
                    "configuration of STDI_DATA_VALID_EDGE_SEL register. \r",
                    "When STDI_DATA_VALID_EDGE_SEL set to 1 it is a level sensitive interrupt and STDI_DATA_VALID_RAW is the \r",
                    "raw signal status of the STDI Data Valid signal. \r",
                    "When STDI_DATA_VALID_EDGE_SEL set to 0 it is a edge sensitive interrupt and STDI_DATA_VALID_RAW is a \r",
                    "sampled -status of the STDI Data Valid signal following a change in the signal. Once set, this bit will \r",
                    "remain high until it is cleared via STDI_DATA_VALID_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "STDI data is not valid.\r"
                    },
                    {
                        "value": "1",
                        "description": "STDI data is valid.\r"
                    }
                ]
            },
            {
                "name": "uCpUnlockRaw",
                "size": 1,
                "description": [
                    "Status of the CP_UNLOCK interrupt signal. When set to 1 it indicates a change in unlock status of the CP \r",
                    "core. Once set, this bit will remain high until it is cleared via CP_UNLOCK_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "CP is locked\r"
                    },
                    {
                        "value": "1",
                        "description": "CP is unlocked.\r"
                    }
                ]
            },
            {
                "name": "uCpLockRaw",
                "size": 1,
                "description": [
                    "Status of the CP_LOCK interrupt signal. When set to 1 it indicates a change in lock status of the CP core. \r",
                    "Once set, this bit will remain high until it is cleared via CP_LOCK_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "CP is unlocked\r"
                    },
                    {
                        "value": "1",
                        "description": "CP is locked.\r"
                    }
                ]
            },
            {
                "name": "uReserved1_0",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 67,
        "name": "ADV7619_IO_REG_43",
        "data": [
            {
                "name": "uReserved7_5",
                "size": 3,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uStdiDataValidSt",
                "size": 1,
                "description": [
                    "Latched signal status of STDI valid interrupt signal. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via STDI_DATA_VALID_CLR. This bit is only valid if enabled via corresponding \r",
                    "the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No STDI valid interrupt has occurred.\r"
                    },
                    {
                        "value": "1",
                        "description": "A STDI valid interrupt has occurred.\r"
                    }
                ]
            },
            {
                "name": "uCpUnlockSt",
                "size": 1,
                "description": [
                    "Latched signal status of CP Unlock interrupt signal. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via CP_UNLOCK_CLR. This bit is only valid if enabled via corresponding the INT1 \r",
                    "or INT2 interrupt mask bit. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No CP UNLOCK interrupt event has occurred.\r"
                    },
                    {
                        "value": "1",
                        "description": "A CP UNLOCK interrupt event has occurred.\r"
                    }
                ]
            },
            {
                "name": "uCpLockSt",
                "size": 1,
                "description": [
                    "Latched signal status of the CP Lock interrupt signal. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via CP_LOCK_CLR. This bit is only valid if enabled via corresponding the INT1 \r",
                    "or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No CP LOCK interrupt event has occurred.\r"
                    },
                    {
                        "value": "1",
                        "description": "A CP LOCK interrupt event has occurred.\r"
                    }
                ]
            },
            {
                "name": "uReserved1_0",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 68,
        "name": "ADV7619_IO_REG_44",
        "data": [
            {
                "name": "uReserved7_5",
                "size": 3,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uStdiDataValidClr",
                "size": 1,
                "description": [
                    "Clear bit for STDI Data valid interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear STDI_DVALID_ST bit\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears STDI_DVALID_ST bit\r"
                    }
                ]
            },
            {
                "name": "uCpUnlockClr",
                "size": 1,
                "description": [
                    "Clear bit for CP unlock interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear CP_UNLOCK_ST bit\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears CP_UNLOCK_ST bit\r"
                    }
                ]
            },
            {
                "name": "uCpLockClr",
                "size": 1,
                "description": [
                    "Clear bit for CP Lock interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear CP_LOCK_ST bit\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears CP_LOCK_ST bit\r"
                    }
                ]
            },
            {
                "name": "uReserved1_0",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 69,
        "name": "ADV7619_IO_REG_45",
        "data": [
            {
                "name": "uReserved7_5",
                "size": 3,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uStdiDataValidMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for STDI Data valid interrupt. When set the STDI Data valid interrupt will trigger the \r",
                    "INT2 interrupt and STDI_DATA_VALID_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables STDI Data valid interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables STDI Data valid interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uCpUnlockMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for CP Unlock interrupt. When set the CP Unlock interrupt will trigger the INT2 \r",
                    "interrupt and CP_UNLOCK_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable CP Unlock interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable CP Unlock interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uCpLockMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for CP Lock interrupt. When set the CP Lock interrupt will trigger the INT2 interrupt \r",
                    "and CP_LOCK_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable CP Lock interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable CP Lock interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uReserved1_0",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 70,
        "name": "ADV7619_IO_REG_46",
        "data": [
            {
                "name": "uReserved7_5",
                "size": 3,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uStdiDataValidMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for STDI Data valid interrupt. When set the STDI Data valid interrupt will trigger the \r",
                    "INT1 interrupt and STDI_DATA_VALID_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables STDI Data valid interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables STDI Data valid interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uCpUnlockMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for CP Unlock interrupt. When set the CP Unlock interrupt will trigger the INT1 \r",
                    "interrupt and CP_UNLOCK_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable CP Unlock interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable CP Unlock interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uCpLockMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for CP Lock interrupt. When set the CP Lock interrupt will trigger the INT1 interrupt \r",
                    "and CP_LOCK_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable CP Lock interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable CP Lock interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uReserved1_0",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 71,
        "name": "ADV7619_IO_REG_47",
        "data": [
            {
                "name": "uMpuStimIntrqRaw",
                "size": 1,
                "description": [
                    "Raw status of manual forced interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Manual forced interrupt not applied\r"
                    },
                    {
                        "value": "1",
                        "description": "Manual forced interrupt applied\r"
                    }
                ]
            },
            {
                "name": "uReserved6_0",
                "size": 7,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 72,
        "name": "ADV7619_IO_REG_48",
        "data": [
            {
                "name": "uMpuStimIntrqSt",
                "size": 1,
                "description": [
                    "Latched signal status of Manual Forced interrupt signal. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via MPU_STIM_INTRQ_CLR. This bit is only valid if enabled via corresponding the \r",
                    "INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Forced manual interrupt event has not occurred.\r"
                    },
                    {
                        "value": "1",
                        "description": "Force manual interrupt even has occurred.\r"
                    }
                ]
            },
            {
                "name": "uReserved6_0",
                "size": 7,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 73,
        "name": "ADV7619_IO_REG_49",
        "data": [
            {
                "name": "uMpuStimIntrqClr",
                "size": 1,
                "description": [
                    "Clear bit for Manual Forced interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear MPU_STIM_INT_ST bit\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears MPU_STIM_INT_ST bit\r"
                    }
                ]
            },
            {
                "name": "uReserved6_0",
                "size": 7,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 74,
        "name": "ADV7619_IO_REG_4A",
        "data": [
            {
                "name": "uMpuStimIntrqMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Manual forced interrupt signal. When set the Manual Forced interrupt will trigger \r",
                    "the INT2 interrupt and MPU_STIM_INTRQ_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Manual forced interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Manual forced interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uReserved6_0",
                "size": 7,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 75,
        "name": "ADV7619_IO_REG_4B",
        "data": [
            {
                "name": "uMpuStimIntrqMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Manual forced interrupt signal. When set the Manual Forced interrupt will trigger \r",
                    "the INT1 interrupt and MPU_STIM_INTRQ_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Manual forced interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Manual forced interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uReserved6_0",
                "size": 7,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 91,
        "name": "ADV7619_IO_REG_5B",
        "data": [
            {
                "name": "uReserved7_4",
                "size": 4,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uCpLockCh1Raw",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change\r"
                    },
                    {
                        "value": "1",
                        "description": "Channel 1 input has changed from an unlocked state to a locked state\r"
                    }
                ]
            },
            {
                "name": "uCpUnlockCh1Raw",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change\r"
                    },
                    {
                        "value": "1",
                        "description": "Channel 1 CP input has changed from a locked state to an unlocked state\r"
                    }
                ]
            },
            {
                "name": "uStdiDvalidCh1Raw",
                "size": 1,
                "description": [
                    "Raw status of STDI Data Valid for sync channel 1 signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "STDI Data is not valid for sync channel 1\r"
                    },
                    {
                        "value": "1",
                        "description": "STDI Data is valid for sync channel 1\r"
                    }
                ]
            },
            {
                "name": "uReserved0",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 92,
        "name": "ADV7619_IO_REG_5C",
        "data": [
            {
                "name": "uReserved7_4",
                "size": 4,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uCpLockCh1St",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change. An interrupt has not been generated from this register.\r"
                    },
                    {
                        "value": "1",
                        "description": "Channel 1 CP input has caused the decoder to go from an unlocked state to a locked state\r"
                    }
                ]
            },
            {
                "name": "uCpUnlockCh1St",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change. An interrupt has not been generated from this register.\r"
                    },
                    {
                        "value": "1",
                        "description": "Channel 1 CP input has changed from a locked state to an unlocked state and has triggered an interrupt\r"
                    }
                ]
            },
            {
                "name": "uStdiDvalidCh1St",
                "size": 1,
                "description": [
                    "Latched signal status of STDI valid for sync channel 1 interrupt signal. Once set this bit will remain \r",
                    "high until the interrupt has been cleared via STDI_DATA_VALID_CH1_CLR. This bit is only valid if enabled \r",
                    "via corresponding the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No STDI valid for sync channel 1 interrupt has occurred.\r"
                    },
                    {
                        "value": "1",
                        "description": "A STDI valid for sync channel 1 interrupt has occurred.\r"
                    }
                ]
            },
            {
                "name": "uReserved0",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 93,
        "name": "ADV7619_IO_REG_5D",
        "data": [
            {
                "name": "uReserved7_4",
                "size": 4,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uCpLockCh1Clr",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears CP_LOCK_CH1_ST\r"
                    }
                ]
            },
            {
                "name": "uCpUnlockCh1Clr",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears CP_UNLOCK_CH1_ST\r"
                    }
                ]
            },
            {
                "name": "uStdiDvalidCh1Clr",
                "size": 1,
                "description": [
                    "Clear bit for STDI Data valid on sync channel 1 interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear  STDI_DATA_VALID_CH1_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears STDI_DATA_VALID_CH1_ST\r"
                    }
                ]
            },
            {
                "name": "uReserved0",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 94,
        "name": "ADV7619_IO_REG_5E",
        "data": [
            {
                "name": "uReserved7_4",
                "size": 4,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uCpLockCh1Mb2",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Masks CP_LOCK_CH1_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Unmasks CP_LOCK_CH1_ST\r"
                    }
                ]
            },
            {
                "name": "uCpUnlockCh1Mb2",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Masks CP_UNLOCK_CH1_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Unmasks CP_UNLOCK_CH1_ST\r"
                    }
                ]
            },
            {
                "name": "uStdiDvalidCh1Mb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for STDI Data valid for sync channel 1 interrupt. When set the STDI Data valid for \r",
                    "sync channel 1 interrupt will trigger the INT2 interrupt and STDI_DATA_VALID_CH1_ST will indicate the \r",
                    "interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables STDI Data valid for sync channel 1 interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables STDI Data valid for sync channel 1 interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uReserved0",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 95,
        "name": "ADV7619_IO_REG_5F",
        "data": [
            {
                "name": "uReserved7_4",
                "size": 4,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uCpLockCh1Mb1",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Masks CP_LOCK_CH1_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Unmasks CP_LOCK_CH1_ST\r"
                    }
                ]
            },
            {
                "name": "uCpUnlockCh1Mb1",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Masks CP_UNLOCK_CH1_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Unmasks CP_UNLOCK_CH1_ST\r"
                    }
                ]
            },
            {
                "name": "uStdiDvalidCh1Mb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for STDI Data valid for sync channel 1 interrupt. When set the STDI Data valid for \r",
                    "sync channel 1 interrupt will trigger the INT1 interrupt and STDI_DATA_VALID_CH1_ST will indicate the \r",
                    "interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables STDI Data valid for sync channel 1 interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables STDI Data valid for sync channel 1 interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uReserved0",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 96,
        "name": "ADV7619_HDMI_LVL_RAWSTATUS1",
        "data": [
            {
                "name": "uIsrc2PcktRaw",
                "size": 1,
                "description": [
                    "Raw status signal of International Standard Recording Code 2 (ISRC2) Packet detection signal.\r",
                    "upon writing to ISRC2_PACKET_ID. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No ISRC2 packets received since the last HDMI packet detection reset.\r"
                    },
                    {
                        "value": "1",
                        "description": "ISRC2 packets have been received. This bit will reset to zero after an HDMI packet detection reset or \r"
                    }
                ]
            },
            {
                "name": "uIsrc1PcktRaw",
                "size": 1,
                "description": [
                    "Raw status signal of International Standard Recording Code 1 (ISRC1) Packet detection signal.\r",
                    "upon writing to ISRC1_PACKET_ID. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No ISRC1 packets received since the last HDMI packet detection reset.\r"
                    },
                    {
                        "value": "1",
                        "description": "ISRC1 packets have been received. This bit will reset to zero after an HDMI packet detection reset or \r"
                    }
                ]
            },
            {
                "name": "uAcpPcktRaw",
                "size": 1,
                "description": [
                    "Raw status signal of Audio Content Protection Packet detection signal.\r",
                    "packet detection reset or upon writing to ACP_PACKET_ID. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No ACP packet received within the last 600 ms or since the last HDMI packet detection reset.\r"
                    },
                    {
                        "value": "1",
                        "description": "ACP packets have been received within the last 600 ms. This bit will reset to zero after an HDMI \r"
                    }
                ]
            },
            {
                "name": "uVsInfoRaw",
                "size": 1,
                "description": [
                    "Raw status signal of Vendor specific Infoframe detection signal.\r",
                    "or upon writing to VS_PACKET_ID. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new VS infoframe has been received since the last HDMI packet detection reset.\r"
                    },
                    {
                        "value": "1",
                        "description": "A new VS infoframe has been received. This bit will reset to zero after an HDMI packet detection reset \r"
                    }
                ]
            },
            {
                "name": "uMsInfoRaw",
                "size": 1,
                "description": [
                    "Raw status signal of MPEG Source Infoframe detection signal.\r",
                    "packet detection reset. \r",
                    "upon writing to MS_PACKET_ID. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No source product description Infoframe received within the last three VSyncs or since the last HDMI \r"
                    },
                    {
                        "value": "1",
                        "description": "MPEG Source InfoFrame received. This bit will reset to zero after an HDMI packet detection reset or \r"
                    }
                ]
            },
            {
                "name": "uSpdInfoRaw",
                "size": 1,
                "description": [
                    "Raw status of SPD Infoframe detected signal.\r",
                    "detection reset or upon writing to SPD_PACKET_ID. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No source product description InfoFrame received since the last HDMI packet detection reset.\r"
                    },
                    {
                        "value": "1",
                        "description": "Source product description InfoFrame received. This bit will reset to zero after an HDMI packet \r"
                    }
                ]
            },
            {
                "name": "uAudioInfoRaw",
                "size": 1,
                "description": [
                    "Raw status of Audio InfoFrame detected signal.\r",
                    "detection reset. \r",
                    "fourth VSync leading edge following an Audio InfoFrame, after an HDMI packet detection reset or upon \r",
                    "writing to AUD_PACKET_ID. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No AVI InfoFrame has been received within the last three VSyncs or since the last HDMI packet \r"
                    },
                    {
                        "value": "1",
                        "description": "An Audio InfoFrame has been received within the last three VSyncs. This bit will reset to zero on the \r"
                    }
                ]
            },
            {
                "name": "uAviInfoRaw",
                "size": 1,
                "description": [
                    "Raw status of AVI InfoFrame detected signal. This bit is set to one when an AVI InfoFrame is received and \r",
                    "is reset to zero if no AVI InfoFrame is received for more than 7 VSyncs (on the eighth VSync leading edge \r",
                    "following the last received AVI InfoFrame), after an HDMI packet detection reset or upon writing to \r",
                    "AVI_PACKET_ID. \r",
                    "detection reset \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No AVI InfoFrame has been received within the last seven VSyncs or since the last HDMI packet \r"
                    },
                    {
                        "value": "1",
                        "description": "An AVI InfoFrame has been received within the last seven VSyncs\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 97,
        "name": "ADV7619_HDMI_LVL_INTSTATUS1",
        "data": [
            {
                "name": "uIsrc2PcktSt",
                "size": 1,
                "description": [
                    "Latched status of ISRC2 Packet detected interrupt signal. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via ISRC2_INFO_CLR. This bit is only valid if enabled via corresponding the \r",
                    "INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No interrupt generated from this register\r"
                    },
                    {
                        "value": "1",
                        "description": "ISRC2_PCKT_RAW has changed. Interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uIsrc1PcktSt",
                "size": 1,
                "description": [
                    "Latched status of ISRC1 Packet detected interrupt signal. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via ISRC1_INFO_CLR. This bit is only valid if enabled via corresponding the \r",
                    "INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No interrupt generated from this register\r"
                    },
                    {
                        "value": "1",
                        "description": "ISRC1_PCKT_RAW has changed. Interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uAcpPcktSt",
                "size": 1,
                "description": [
                    "Latched status of Audio Content Protection Packet detected interrupt signal. Once set this bit will remain \r",
                    "high until the interrupt has been cleared via ACP_INFO_CLR. This bit is only valid if enabled via \r",
                    "corresponding the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No interrupt generated from this register\r"
                    },
                    {
                        "value": "1",
                        "description": "ACP_PCKT_RAW has changed. Interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uVsInfoSt",
                "size": 1,
                "description": [
                    "Latched status of Vendor Specific Infoframe detected interrupt signal. Once set this bit will remain high \r",
                    "until the interrupt has been cleared via VS_INFO_CLR. This bit is only valid if enabled via corresponding \r",
                    "the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No interrupt generated from this register\r"
                    },
                    {
                        "value": "1",
                        "description": "VS_INFO_RAW has changed. Interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uMsInfoSt",
                "size": 1,
                "description": [
                    "Latched status of MPEG Source Infoframe detected interrupt signal. Once set this bit will remain high \r",
                    "until the interrupt has been cleared via MS_INFO_CLR. This bit is only valid if enabled via corresponding \r",
                    "the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No interrupt generated from this register\r"
                    },
                    {
                        "value": "1",
                        "description": "MS_INFO_RAW has changed. Interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uSpdInfoSt",
                "size": 1,
                "description": [
                    "Latched status of SPD Infoframe detected interrupt signal. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via SPD_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 \r",
                    "or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No interrupt generated from this register\r"
                    },
                    {
                        "value": "1",
                        "description": "SPD_INFO_RAW has changed. Interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uAudioInfoSt",
                "size": 1,
                "description": [
                    "Latched status of Audio Infoframe detected interrupt signal. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via AUDIO_INFO_CLR. This bit is only valid if enabled via corresponding the \r",
                    "INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No interrupt generated from this register\r"
                    },
                    {
                        "value": "1",
                        "description": "AUDIO_INFO_RAW has changed. Interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uAviInfoSt",
                "size": 1,
                "description": [
                    "Latched status of AVI_INFO_RAW signal. This bit is only valid if enabled via the corresponding INT1 or \r",
                    "INT2 interrupt mask bit. Once set this bit will remain high until the interrupt has been cleared via \r",
                    "AVI_INFO_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "AVI_INFO_RAW has not changed state\r"
                    },
                    {
                        "value": "1",
                        "description": "AVI_INFO_RAW has changed state\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 98,
        "name": "ADV7619_HDMI_LVL_INTCLR1",
        "data": [
            {
                "name": "uIsrc2PcktClr",
                "size": 1,
                "description": [
                    "Clear bit for ISRC2 Packet detection interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears ISRC1_PCKT_ST\r"
                    }
                ]
            },
            {
                "name": "uIsrc1PcktClr",
                "size": 1,
                "description": [
                    "Clear bit for ISRC1 Packet detection interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear ISRC1_INFO_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears ISRC1_INFO_ST\r"
                    }
                ]
            },
            {
                "name": "uAcpPcktClr",
                "size": 1,
                "description": [
                    "Clear bit for Audio Content Protection Packet detected interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear ACP_INFO_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears ACP_INFO_ST\r"
                    }
                ]
            },
            {
                "name": "uVsInfoClr",
                "size": 1,
                "description": [
                    "Clear bit for Vendor Specific Infoframe interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear VS_INFO_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears VS_INFO_ST\r"
                    }
                ]
            },
            {
                "name": "uMsInfoClr",
                "size": 1,
                "description": [
                    "Clear bit for MPEG Source Infoframe interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear MS_INFO_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears MS_INFO_ST\r"
                    }
                ]
            },
            {
                "name": "uSpdInfoClr",
                "size": 1,
                "description": [
                    "Clear bit for SPD Infoframe interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear SPD_INFO_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears SPD_INFO_ST\r"
                    }
                ]
            },
            {
                "name": "uAudioInfoClr",
                "size": 1,
                "description": [
                    "Clear bit for Audio Infoframe interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear AUDIO_INFO_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears AUDIO_INFO_ST\r"
                    }
                ]
            },
            {
                "name": "uAviInfoClr",
                "size": 1,
                "description": [
                    "Clear bit for AVI_INFO_RAW and AVI_INFO_ST bits.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No function\r"
                    },
                    {
                        "value": "1",
                        "description": "Clear AVI_INFO_RAW and AVI_INFO_ST\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 99,
        "name": "ADV7619_HDMI_LVL_INT2MASKB1",
        "data": [
            {
                "name": "uIsrc2PcktMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for ISRC2 Packet detection interrupt. When set the ISRC2 Packet detection interrupt \r",
                    "will trigger the INT2 interrupt and ISRC2_INFO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables ISRC2 Infoframe detection interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables ISRC2 Infoframe detection interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uIsrc1PcktMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for ISRC1 Packet detection interrupt. When set the ISRC1 Packet detection interrupt \r",
                    "will trigger the INT2 interrupt and ISRC1_INFO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables ISRC1 Infoframe detection interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables ISRC1 Infoframe detection interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uAcpPcktMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Audio Content Protection Packet detection interrupt. When set the Audio Content \r",
                    "Protection Infoframe detection interrupt will trigger the INT2 interrupt and ACP_INFO_ST will indicate the \r",
                    "interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Audio Content Protection Infoframe detection interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Audio Content Protection Infoframe detection interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uVsInfoMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Vendor Specific Infoframe detection interrupt. When set the Vendor Specific \r",
                    "Infoframe detection interrupt will trigger the INT2 interrupt and VS_INFO_ST will indicate the interrupt \r",
                    "status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Vendor Specific Infoframe detection interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Vendor Specific Infoframe detection interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uMsInfoMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for MPEG source Infoframe detection interrupt. When set the MPEG Source Infoframe \r",
                    "detection interrupt will trigger the INT2 interrupt and MS_INFO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables MPEG source Info frame detection interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables MPEG source Info frame detection interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uSpdInfoMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for SPD Infoframe detection interrupt. When set the SPD Infoframe detection interrupt \r",
                    "will trigger the INT2 interrupt and SPD_INFO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables SPD Info frame detection interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables SPD Info frame detection interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uAudioInfoMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Audio Infoframe detection interrupt. When set the Audio Infoframe detection \r",
                    "interrupt will trigger the INT2 interrupt and AVI_INFO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables AUDIO Info frame detection interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables AUDIO Info frame detection interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uAviInfoMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for AVI Infoframe detection interrupt. When set an AVI Infoframe detection event will \r",
                    "cause AVI_INFO_ST to be set and an interrupt will be generated on INT2. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables AVI Info frame detection interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables AVI Info frame detection interrupt for INT2\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 100,
        "name": "ADV7619_HDMI_LVL_INTMASKB1",
        "data": [
            {
                "name": "uIsrc2PcktMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for ISRC2 Infoframe detection interrupt. When set the ISRC2 Infoframe detection \r",
                    "interrupt will trigger the INT1 interrupt and ISRC2_INFO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables ISRC2 Packet detection interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables ISRC2 Packet detection interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uIsrc1PcktMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for ISRC1 Infoframe detection interrupt. When set the ISRC1 Infoframe detection \r",
                    "interrupt will trigger the INT1 interrupt and ISRC1_INFO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables ISRC1 Infoframe detection interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables ISRC1 Infoframe detection interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uAcpPcktMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Audio Content Protection Packet detection interrupt. When set the Audio Content \r",
                    "Protection Packet detection interrupt will trigger the INT1 interrupt and ACP_INFO_ST will indicate the \r",
                    "interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Audio Content Protection Infoframe detection interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Audio Content Protection Infoframe detection interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uVsInfoMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Vendor Specific Infoframe detection interrupt. When set the Vendor Specific \r",
                    "Infoframe detection interrupt will trigger the INT1 interrupt and VS_INFO_ST will indicate the interrupt \r",
                    "status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Vendor Specific Infoframe detection interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Vendor Specific Infoframe detection interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uMsInfoMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for MPEG source Infoframe detection interrupt. When set the MPEG source Infoframe \r",
                    "detection interrupt will trigger the INT1 interrupt and MS_INFO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables MPEG source Infoframe detection interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables MPEG source Infoframe detection interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uSpdInfoMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for SPD Infoframe detection interrupt. When set the SPD Infoframe detection interrupt \r",
                    "will trigger the INT1 interrupt and SPD_INFO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables SPD Info frame detection interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables SPD Info frame detection interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uAudioInfoMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Audio Infoframe detection interrupt. When set the Audio Infoframe detection \r",
                    "interrupt will trigger the INT1 interrupt and AVI_INFO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables AUDIO Info frame detection interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables AUDIO Info frame detection interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uAviInfoMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for AVI Infoframe detection interrupt. When set an AVI Infoframe detection event will \r",
                    "cause AVI_INFO_ST to be set and an interrupt will be generated on INT1. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables AVI Info frame detection interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables AVI Info frame detection interrupt for INT1\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 101,
        "name": "ADV7619_HDMI_LVL_RAWSTATUS2",
        "data": [
            {
                "name": "uCsDataValidRaw",
                "size": 1,
                "description": [
                    "Raw status signal of Channel Status Data Valid signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Channel status data is not valid\r"
                    },
                    {
                        "value": "1",
                        "description": "Channel status data is valid\r"
                    }
                ]
            },
            {
                "name": "uInternalMuteRaw",
                "size": 1,
                "description": [
                    "Raw status signal of Internal Mute signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio is not muted\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio is muted\r"
                    }
                ]
            },
            {
                "name": "uAvMuteRaw",
                "size": 1,
                "description": [
                    "Raw status signal of AV Mute detection signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No AV mute raw received since last HDMI reset condition\r"
                    },
                    {
                        "value": "1",
                        "description": "AV mute received\r"
                    }
                ]
            },
            {
                "name": "uAudioChMdRaw",
                "size": 1,
                "description": [
                    "Raw status signal indicating the layout value of the audio packets that were last received\r",
                    "audio when Audio Sample packets are received). \r",
                    "when Audio Sample packets are received). \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "The last audio packets received have a layout value of 1. (e.g. Layout-1 corresponds to 2-channel \r"
                    },
                    {
                        "value": "1",
                        "description": "The last audio packets received have a layout value of 0 (e.g. Layout-0 corresponds to 8-channel audio \r"
                    }
                ]
            },
            {
                "name": "uHdmiModeRaw",
                "size": 1,
                "description": [
                    "Raw status signal of HDMI Mode signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "DVI is being received\r"
                    },
                    {
                        "value": "1",
                        "description": "HDMI is being received\r"
                    }
                ]
            },
            {
                "name": "uGenCtlPcktRaw",
                "size": 1,
                "description": [
                    "Raw status signal of General Control Packet detection signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No general control packets received since the last HDMI reset condition\r"
                    },
                    {
                        "value": "1",
                        "description": "General control packets received\r"
                    }
                ]
            },
            {
                "name": "uAudioCPcktRaw",
                "size": 1,
                "description": [
                    "Raw status signal of Audio Clock Regeneration Packet detection signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No audio clock regeneration packets received since the last HDMI reset condition\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio clock regeneration packets received\r"
                    }
                ]
            },
            {
                "name": "uGamutMdataRaw",
                "size": 1,
                "description": [
                    "Raw status signal of Gamut Metadata Packet detection signal.\r",
                    "detection reset. \r",
                    "an HDMI packet detection reset or upon writing to GAMUT_PACKET_ID. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No Gamut Metadata packet has been received in the last video frame or since the last HDMI packet \r"
                    },
                    {
                        "value": "1",
                        "description": "A Gamut Metadata packet has been received in the last video frame. This bit will reset to zero after \r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 102,
        "name": "ADV7619_HDMI_LVL_INTSTATUS2",
        "data": [
            {
                "name": "uCsDataValidSt",
                "size": 1,
                "description": [
                    "Latched status of Channel Status Data Valid interrupt signal. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via ICS_DATA_VALID_CLR. This bit is only valid if enabled via corresponding the \r",
                    "INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "CS_DATA_VALID_RAW has not changed. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "CS_DATA_VALID_RAW has changed. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uInternalMuteSt",
                "size": 1,
                "description": [
                    "Latched status of Internal Mute interrupt signal. Once set this bit will remain high until the interrupt \r",
                    "has been cleared via INTERNAL_MUTE_CLR. This bit is only valid if enabled via corresponding the INT1 or \r",
                    "INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "INTERNAL_MUTE_RAW has not changed. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "INTERNAL_MUTE_RAW has changed. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uAvMuteSt",
                "size": 1,
                "description": [
                    "Latched status of AV Mute detected interrupt signal. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via AV_MUTE_CLR. This bit is only valid if enabled via corresponding the INT1 \r",
                    "or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "AV_MUTE_RAW has not changed. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "AV_MUTE_RAW has changed. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uAudioChMdSt",
                "size": 1,
                "description": [
                    "Latched status of Audio Channel mode interrupt signal. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via AUDIO_CH_MD_CLR. This bit is only valid if enabled via corresponding the \r",
                    "INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "AUDIO_CH_MD_RAW has not changed. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "AUDIO_MODE_CHNG_RAW has changed. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uHdmiModeSt",
                "size": 1,
                "description": [
                    "Latched status of HDMI Mode interrupt signal. Once set this bit will remain high until the interrupt has \r",
                    "been cleared via HDMI_MODE_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 \r",
                    "interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "HDMI_MODE_RAW has not changed. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "(No Suggestions) has changed. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uGenCtlPcktSt",
                "size": 1,
                "description": [
                    "Latched status of General Control Packet interrupt signal. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via GEN_CTL_PCKT_CLR. This bit is only valid if enabled via corresponding the \r",
                    "INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "GEN_CTL_PCKT_RAW has not changed. Interrupt has not been generated from this register.\r"
                    },
                    {
                        "value": "1",
                        "description": "GEN_CTL_PCKT_RAW has changed. Interrupt has been generated from this register.\r"
                    }
                ]
            },
            {
                "name": "uAudioCPcktSt",
                "size": 1,
                "description": [
                    "Latched status of Audio Clock Regeneration Packet interrupt signal. Once set this bit will remain high \r",
                    "until the interrupt has been cleared via AUDIO_PCKT_CLR. This bit is only valid if enabled via \r",
                    "corresponding the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "AUDIO_C_PCKT_RAW has not changed. Interrupt has not been generated from this register\r"
                    },
                    {
                        "value": "1",
                        "description": "AUDIO_C_PCKT_RAW has changed. Interrupt has been generated from this register.\r"
                    }
                ]
            },
            {
                "name": "uGamutMdataSt",
                "size": 1,
                "description": [
                    "Latched status of Gamut Metadata Packet detected interrupt signal. Once set this bit will remain high \r",
                    "until the interrupt has been cleared via GAMUT_MDATA_PCKT_CLR. This bit is only valid if enabled via \r",
                    "corresponding the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "GAMUT_MDATA_RAW has not changed. Interrupt has not been generated from this register\r"
                    },
                    {
                        "value": "1",
                        "description": "GAMUT_MDATA_RAW has changed. Interrupt has been generated from this register.\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 103,
        "name": "ADV7619_HDMI_LVL_INTCLR2",
        "data": [
            {
                "name": "uCsDataValidClr",
                "size": 1,
                "description": [
                    "Clear bit for Channel Status Data Valid interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears CS_DATA_VALID_ST\r"
                    }
                ]
            },
            {
                "name": "uInternalMuteClr",
                "size": 1,
                "description": [
                    "Clear bit for Internal Mute interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear INTERNAL_MUTE_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears INTERNAL_MUTE_ST\r"
                    }
                ]
            },
            {
                "name": "uAvMuteClr",
                "size": 1,
                "description": [
                    "Clear bit for AV Mute Detected interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear AV_MUTE_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears AV_MUTE_ST\r"
                    }
                ]
            },
            {
                "name": "uAudioChMdClr",
                "size": 1,
                "description": [
                    "Clear bit for Audio Channel mode interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear AUDIO_CH_MD_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears AUDIO_CH_MD_ST\r"
                    }
                ]
            },
            {
                "name": "uHdmiModeClr",
                "size": 1,
                "description": [
                    "Clear bit for HDMI Mode interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear HDMI_MODE_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears HDMI_MODE_ST\r"
                    }
                ]
            },
            {
                "name": "uGenCtlPcktClr",
                "size": 1,
                "description": [
                    "Clear bit for General Control Packet detection interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear GEN_CTL_PCKT_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears GEN_CTL_PCKT_ST\r"
                    }
                ]
            },
            {
                "name": "uAudioCPcktClr",
                "size": 1,
                "description": [
                    "Clear bit for Audio Clock Regeneration Packet detection interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear AUDIO_C_PCKT_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears AUDIO_C_PCKT_ST\r"
                    }
                ]
            },
            {
                "name": "uGamutMdataClr",
                "size": 1,
                "description": [
                    "Clear bit for Gamut Metadata Packet detection interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear GAMUT_MDATA_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears GAMUT_MDATA_ST\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 104,
        "name": "ADV7619_HDMI_LVL_INT2MASKB2",
        "data": [
            {
                "name": "uCsDataValidMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Channel Status Data Valid interrupt. When set the Channel Status Data Valid \r",
                    "interrupt will trigger the INT2 interrupt and CS_DATA_VALID_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Channel Status Data Valid interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Channel Status Data Valid interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uInternalMuteMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Internal Mute interrupt. When set the Internal Mute interrupt will trigger the \r",
                    "INT2 interrupt and INTERNAL_MUTE_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Internal Mute interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Internal Mute interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uAvMuteMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for AV Mute detected interrupt. When set the AV Mute detected interrupt will trigger \r",
                    "the INT2 interrupt and AV_MUTE_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables AV Mute detected interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables AV Mute detected interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uAudioChMdMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Audio Channel mode interrupt. When set the Audio Channel mode interrupt will \r",
                    "trigger the INT2 interrupt and AUDIO_CH_MD_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Audio Channel Mode interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Audio Channel Mode interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uHdmiModeMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for HDMI Mode interrupt. When set the HDMI Mode interrupt will trigger the INT2 \r",
                    "interrupt and HDMI_MODE_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables HDMI Mode interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables HDMI Mode interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uGenCtlPcktMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for General Control Packet detection interrupt. When set the General Control Packet \r",
                    "detection interrupt will trigger the INT2 interrupt and AUDIO_C_PCKT_ST will indicate the interrupt \r",
                    "status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables General Control Packet detection interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables General Control Packet detection interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uAudioCPcktMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Audio Clock Regeneration Packet detection interrupt. When set the Audio Clock \r",
                    "Regeneration Packet detection interrupt will trigger the INT2 interrupt and AUDIO_C_PCKT_ST will indicate \r",
                    "the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Audio Clock Regeneration Packet detection interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Audio Clock Regeneration Packet detection interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uGamutMdataMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Gamut Metadata Packet detection interrupt. When set the Gamut Metadata Packet \r",
                    "detection interrupt will trigger the INT2 interrupt and GAMUT_MDATA_PCKT_ST will indicate the interrupt \r",
                    "status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Gamut Metadata Packet detection interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Gamut Metadata Packet detection interrupt for INT2\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 105,
        "name": "ADV7619_HDMI_LVL_INTMASKB2",
        "data": [
            {
                "name": "uCsDataValidMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Channel Status Data Valid interrupt. When set the Channel Status Data Valid \r",
                    "interrupt will trigger the INT1 interrupt and CS_DATA_VALID_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Channel Status Data Valid interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Channel Status Data Valid interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uInternalMuteMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Internal Mute interrupt. When set the Internal Mute interrupt will trigger the \r",
                    "INT1 interrupt and INTERNAL_MUTE_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables AV Mute detected interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables AV Mute detected interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uAvMuteMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for AV Mute detected interrupt. When set the  AV Mute detected interrupt will trigger \r",
                    "the INT1 interrupt and AV_MUTE_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables AV Mute detected interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables AV Mute detected interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uAudioChMdMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Audio Channel mode interrupt. When set the Audio Channel mode interrupt will \r",
                    "trigger the INT1 interrupt and AUDIO_CH_MD_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Audio Channel Mode interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Audio Channel Mode interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uHdmiModeMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for HDMI Mode detection interrupt. When set the HDMI Mode interrupt will trigger the \r",
                    "INT1 interrupt and HDMI_MODE_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables HDMI Mode interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables HDMI Mode interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uGenCtlPcktMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for General Control Packet detection interrupt. When set the General Control Packet \r",
                    "detection interrupt will trigger the INT1 interrupt and GEN_CTL_PCKT_ST will indicate the interrupt \r",
                    "status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables General Control Packet detection interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables General Control Packet detection interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uAudioCPcktMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Audio Clock Regeneration Packet detection interrupt. When set the Audio Clock \r",
                    "Regeneration Packet detection interrupt will trigger the INT1 interrupt and AUDIO_C_PCKT_ST will indicate \r",
                    "the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Audio Clock Regeneration Packet detection interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Audio Clock Regeneration Packet detection interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uGamutMdataMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Gamut Metadata Packet detection interrupt. When set the Gamut Metadata Packet \r",
                    "detection interrupt will trigger the INT1 interrupt and GAMUT_MDATA_PCKT_ST will indicate the interrupt \r",
                    "status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Gamut Metadata Packet detection interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Gamut Metadata Packet detection interrupt for INT1\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 106,
        "name": "ADV7619_HDMI_LVL_RAWSTATUS3",
        "data": [
            {
                "name": "uCableDetBRaw",
                "size": 1,
                "description": [
                    "Raw status of Port B +5 V cable detection signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No cable detected on Port B\r"
                    },
                    {
                        "value": "1",
                        "description": "Cable detected on Port B (High level on RXB_5V)\r"
                    }
                ]
            },
            {
                "name": "uTmdspllLckARaw",
                "size": 1,
                "description": [
                    "A readback to indicate the raw status of the port A TMDS PLL lock signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "TMDS PLL on port A is not locked\r"
                    },
                    {
                        "value": "1",
                        "description": "TMDS PLL on port A is locked to the incoming clock\r"
                    }
                ]
            },
            {
                "name": "uTmdspllLckBRaw",
                "size": 1,
                "description": [
                    "A readback to indicate the raw status of the port B TMDS PLL lock signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "TMDS PLL on port B is not locked\r"
                    },
                    {
                        "value": "1",
                        "description": "TMDS PLL on port B is locked to the incoming clock\r"
                    }
                ]
            },
            {
                "name": "uTmdsClkARaw",
                "size": 1,
                "description": [
                    "Raw status of Port A TMDS Clock detection signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No TMDS clock detected on port A\r"
                    },
                    {
                        "value": "1",
                        "description": "TMDS clock detected on port A\r"
                    }
                ]
            },
            {
                "name": "uTmdsClkBRaw",
                "size": 1,
                "description": [
                    "Raw status of Port B TMDS Clock detection signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No TMDS clock detected on port B\r"
                    },
                    {
                        "value": "1",
                        "description": "TMDS clock detected on port B\r"
                    }
                ]
            },
            {
                "name": "uVideo3dRaw",
                "size": 1,
                "description": [
                    "Raw status of the Video 3D signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Video 3D not detected\r"
                    },
                    {
                        "value": "1",
                        "description": "Video 3D detected\r"
                    }
                ]
            },
            {
                "name": "uVLockedRaw",
                "size": 1,
                "description": [
                    "Raw status of the Vertical Sync Filter Locked signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Vertical sync filter has not locked and vertical sync parameters are not valid\r"
                    },
                    {
                        "value": "1",
                        "description": "Vertical sync filter has locked and vertical sync parameters are valid\r"
                    }
                ]
            },
            {
                "name": "uDeRegenLckRaw",
                "size": 1,
                "description": [
                    "Raw status of the DE regeneration lock signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "DE regeneration block has not been locked\r"
                    },
                    {
                        "value": "1",
                        "description": "DE regeneration block has been locked to the incoming DE signal\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 107,
        "name": "ADV7619_HDMI_LVL_INTSTATUS3",
        "data": [
            {
                "name": "uCableDetBSt",
                "size": 1,
                "description": [
                    "Latched status for Port B +5V cable detection interrupt signal. Once set this bit will remain high until \r",
                    "the interrupt has been cleared via CABLE_DET_B_CLR. This bit is only valid if enabled via corresponding \r",
                    "the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "CABLE_DET_B_RAW has not changed. Interrupt has not been generated from this register.\r"
                    },
                    {
                        "value": "1",
                        "description": "CABLE_DET_B_RAW has changed. Interrupt has been generated from this register.\r"
                    }
                ]
            },
            {
                "name": "uTmdspllLckASt",
                "size": 1,
                "description": [
                    "Latched status of Port A TMDS PLL Lock interrupt signal. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via TMDSPLL_LCK_A_CLR. This bit is only valid if enabled via corresponding the \r",
                    "INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "TMDSPLL_LCK_A_RAW has not changed. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "TMDSPLL_LCK_A_RAW has changed. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uTmdspllLckBSt",
                "size": 1,
                "description": [
                    "Latched status of Port B TMDS PLL Lock interrupt signal. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via TMDSPLL_LCK_B_CLR. This bit is only valid if enabled via corresponding the \r",
                    "INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "TMDSPLL_LCK_B_RAW has not changed. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "TMDSPLL_LCK_B_RAW has changed. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uTmdsClkASt",
                "size": 1,
                "description": [
                    "Latched status of Port A TMDS Clock Detection interrupt signal. Once set this bit will remain high until \r",
                    "the interrupt has been cleared via TMDS_CLK_A_CLR. This bit is only valid if enabled via corresponding the \r",
                    "INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "TMDS_CLK_A_RAW has not changed. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "TMDS_CLK_A_RAW has changed. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uTmdsClkBSt",
                "size": 1,
                "description": [
                    "Latched status of Port B TMDS Clock Detection interrupt signal .Once set this bit will remain high until \r",
                    "the interrupt has been cleared via TMDS_CLK_B_CLR. This bit is only valid if enabled via corresponding the \r",
                    "INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "TMDS_CLK_B_RAW has not changed. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "TMDS_CLK_B_RAW has changed. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uVideo3dSt",
                "size": 1,
                "description": [
                    "Latched status for the  Video 3D interupt. Once set this bit will remain high until the interrupt has been \r",
                    "cleared via VIDEO_3D_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt \r",
                    "mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "VIDEO_3D_RAW has not changed. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "VIDEO_3D_RAW has changed. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uVLockedSt",
                "size": 1,
                "description": [
                    "Latched status for the Vertical Sync Filter Locked interrupt. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via V_LOCKED_CLR. This bit is only valid if enabled via corresponding the INT1 \r",
                    "or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "V_LOCKED_RAW has not changed. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "V_LOCKED_RAW has changed. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uDeRegenLckSt",
                "size": 1,
                "description": [
                    "Latched status for DE Regeneration Lock interrupt signal. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via DE_REGEN_LCK_CLR. This bit is only valid if enabled via corresponding the \r",
                    "INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "DE_REGEN_LCK_RAW has not changed. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "DE_REGEN_LCK_RAW has changed. An interrupt has been generated.\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 108,
        "name": "ADV7619_HDMI_LVL_INTCLR3",
        "data": [
            {
                "name": "uCableDetBClr",
                "size": 1,
                "description": [
                    "Clear bit for Port B +5V cable detection interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears CABLE_DET_B_ST\r"
                    }
                ]
            },
            {
                "name": "uTmdspllLckAClr",
                "size": 1,
                "description": [
                    "Clear bit for Port A TMDS PLL Lock interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear TMDSPLL_LCK_A_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears TMDSPLL_LCK_A_ST\r"
                    }
                ]
            },
            {
                "name": "uTmdspllLckBClr",
                "size": 1,
                "description": [
                    "Clear bit for Port B TMDS PLL Lock interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear TMDSPLL_LCK_B_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears TMDSPLL_LCK_B_ST\r"
                    }
                ]
            },
            {
                "name": "uTmdsClkAClr",
                "size": 1,
                "description": [
                    "Clear bit for Port A TMDS Clock Detection interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear TMDS_CLK_A_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears TMDS_CLK_A_ST\r"
                    }
                ]
            },
            {
                "name": "uTmdsClkBClr",
                "size": 1,
                "description": [
                    "Clear bit for Port B TMDS Clock Detection interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear TMDS_CLK_B_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears TMDS_CLK_B_ST\r"
                    }
                ]
            },
            {
                "name": "uVideo3dClr",
                "size": 1,
                "description": [
                    "Clear bit for Video 3D Interrupt\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear VIDEO_3D_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears VIDEO_3D_ST\r"
                    }
                ]
            },
            {
                "name": "uVLockedClr",
                "size": 1,
                "description": [
                    "Clear bit for Vertical Sync Filter Locked Interrupt\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear V_LOCKED_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears V_LOCKED_ST\r"
                    }
                ]
            },
            {
                "name": "uDeRegenLckClr",
                "size": 1,
                "description": [
                    "Clear bit for DE Regeneration Lock interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear DE_REGEN_LCK_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears DE_REGEN_LCK_ST\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 109,
        "name": "ADV7619_HDMI_LVL_INT2MASKB3",
        "data": [
            {
                "name": "uCableDetBMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Port B +5V cable detection interrupt. When set the Port B +5V cable detection \r",
                    "interrupt will trigger the INT2 interrupt and CABLE_DET_B_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Port B +5V Cable Detection interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Port B +5V Cable Detection interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uTmdspllLckAMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Port A TMDS PLL Lock interrupt. When set the Port A TMDS PLL Lock interrupt will \r",
                    "trigger the INT2 interrupt and TMDSPLL_LCK_A_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Port A TMDSPLL Lock interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Port A TMDSPLL Lock interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uTmdspllLckBMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Port B TMDS PLL Lock interrupt. When set the Port B TMDS PLL Lock interrupt will \r",
                    "trigger the INT2 interrupt and TMDSPLL_LCK_B_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Port B TMDSPLL Lock interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Port B TMDSPLL Lock interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uTmdsClkAMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Port A TMDS Clock detection interrupt. When set the Port A TMDS Clock detection \r",
                    "interrupt will trigger the INT2 interrupt and TMDS_CLK_A_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Port A TMDS Clock Detection interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Port A TMDS Clock Detection interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uTmdsClkBMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Port B TMDS Clock detection interrupt. When set the Port B TMDS Clock detection \r",
                    "interrupt will trigger the INT2 interrupt and TMDS_CLK_B_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Port B TMDS Clock Detection interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Port B TMDS Clock Detection interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uVideo3dMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Video 3D interrupt. When set the Video 3D  interrupt  will trigger the INT2 \r",
                    "interrupt and VIDEO_3D_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Video 3D interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Video 3D interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uVLockedMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Vertical Sync Filter Locked interrupt. When set the Vertical Sync Filter Locked \r",
                    "interrupt will trigger the INT2 interrupt and V_LOCKED_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Vertical Sync Filter Lock interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Vertical Sync Filter Lock interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uDeRegenLckMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for DE Regeneration Lock interrupt. When set the DE Regeneration Lock interrupt will \r",
                    "trigger the INT2 interrupt and DE_REGEN_LCK_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables DE Regeneration Lock interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables DE Regeneration Lock interrupt on INT2\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 110,
        "name": "ADV7619_HDMI_LVL_INTMASKB3",
        "data": [
            {
                "name": "uCableDetBMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Port B +5V cable detection interrupt. When set the Port B +5V cable detection \r",
                    "interrupt will trigger the INT1 interrupt and CABLE_DET_B_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Port B +5V Cable Detection interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Port B +5V Cable Detection interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uTmdspllLckAMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Port A TMDS PLL Lock interrupt. When set the Port A TMDS PLL Lock interrupt will \r",
                    "trigger the INT1 interrupt and TMDSPLL_LCK_A_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Port A TMDSPLL Lock interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Port A TMDSPLL Lock interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uTmdspllLckBMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Port B TMDS PLL Lock interrupt. When set the Port B TMDS PLL Lock interrupt will \r",
                    "trigger the INT1 interrupt and TMDSPLL_LCK_B_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Port B TMDSPLL Lock interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Port B TMDSPLL Lock interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uTmdsClkAMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Port A TMDS Clock detection interrupt. When set the Port A TMDS Clock detection \r",
                    "interrupt will trigger the INT1 interrupt and TMDS_CLK_A_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Port A TMDS Clock Detection interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Port A TMDS Clock Detection interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uTmdsClkBMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Port B TMDS Clock detection interrupt. When set the Port B TMDS Clock detection \r",
                    "interrupt will trigger the INT1 interrupt and TMDS_CLK_B_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Port B TMDS Clock Detection interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Port B TMDS Clock Detection interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uVideo3dMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Video 3D interrupt. When set the Video 3D  interrupt  will trigger the INT1 \r",
                    "interrupt and VIDEO_3D_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Video 3D interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Video 3D interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uVLockedMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Vertical Sync Filter Locked interrupt. When set the Vertical Sync Filter Locked \r",
                    "interrupt will trigger the INT1 interrupt and V_LOCKED_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Vertical Sync Filter Lock interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Vertical Sync Filter Lock interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uDeRegenLckMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for DE Regeneration Lock interrupt. When set the DE Regeneration Lock interrupt will \r",
                    "trigger the INT1 interrupt and DE_REGEN_LCK_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables DE Regeneration Lock interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables DE Regeneration Lock interrupt on INT1\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 111,
        "name": "ADV7619_HDMI_LVL_RAWSTATUS4",
        "data": [
            {
                "name": "uReserved7_3",
                "size": 5,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uHdmiEncrptARaw",
                "size": 1,
                "description": [
                    "Raw status of Port A Encryption detection signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Current frame in port A is not encrypted\r"
                    },
                    {
                        "value": "1",
                        "description": "Current frame in port A is encrypted\r"
                    }
                ]
            },
            {
                "name": "uHdmiEncrptBRaw",
                "size": 1,
                "description": [
                    "Raw status of Port B Encryption detection signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Current frame in port B is not encrypted\r"
                    },
                    {
                        "value": "1",
                        "description": "Current frame in port B is encrypted\r"
                    }
                ]
            },
            {
                "name": "uCableDetARaw",
                "size": 1,
                "description": [
                    "Raw status of Port A +5 V cable detection signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No cable detected on Port A\r"
                    },
                    {
                        "value": "1",
                        "description": "Cable detected on Port A (High level on RXA_5V)\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 112,
        "name": "ADV7619_HDMI_LVL_INTSTATUS4",
        "data": [
            {
                "name": "uReserved7_3",
                "size": 5,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uHdmiEncrptASt",
                "size": 1,
                "description": [
                    "Latched status for Port A Encryption detection interrupt signal. Once set this bit will remain high until \r",
                    "the interrupt has been cleared via HDMI_ENCRPT_A_CLR. This bit is only valid if enabled via corresponding \r",
                    "the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "HDMI_ENCRPT_A_RAW has not changed. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "HDMI_ENCRPT_A_RAW has changed. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uHdmiEncrptBSt",
                "size": 1,
                "description": [
                    "Latched status for Port B Encryption detection interrupt signal. Once set this bit will remain high until \r",
                    "the interrupt has been cleared via HDMI_ENCRPT_B_CLR. This bit is only valid if enabled via corresponding \r",
                    "the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "HDMI_ENCRPT_B_RAW has not changed. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "HDMI_ENCRPT_B_RAW has changed. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uCableDetASt",
                "size": 1,
                "description": [
                    "Latched status for Port A +5V cable detection interrupt signal. Once set this bit will remain high until \r",
                    "the interrupt has been cleared via CABLE_DET_A_CLR. This bit is only valid if enabled via corresponding \r",
                    "the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "CABLE_DET_A_RAW has not changed. Interrupt has not been generated from this register.\r"
                    },
                    {
                        "value": "1",
                        "description": "CABLE_DET_A_RAW has changed. Interrupt has been generated from this register.\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 113,
        "name": "ADV7619_HDMI_LVL_INTCLR4",
        "data": [
            {
                "name": "uReserved7_3",
                "size": 5,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uHdmiEncrptAClr",
                "size": 1,
                "description": [
                    "Clear bit for Port A Encryption detection interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear HDMI_ENCRPT_A_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears HDMI_ENCRPT_A_ST\r"
                    }
                ]
            },
            {
                "name": "uHdmiEncrptBClr",
                "size": 1,
                "description": [
                    "Clear bit for Port B Encryption detection interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear HDMI_ENCRPT_B_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears HDMI_ENCRPT_B_ST\r"
                    }
                ]
            },
            {
                "name": "uCableDetAClr",
                "size": 1,
                "description": [
                    "Clear bit for Port A +5V cable detection interrupt signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears CABLE_DET_A_ST\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 114,
        "name": "ADV7619_HDMI_LVL_INT2MASKB4",
        "data": [
            {
                "name": "uReserved7_3",
                "size": 5,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uHdmiEncrptAMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Port A Encryption detection interrupt. When set the Port A Encryption detection \r",
                    "interrupt will trigger the INT2 interrupt and HDMI_ENCRPT_A_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Port A HDMI Encryption detection interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Port A HDMI Encryption detection interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uHdmiEncrptBMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Port B Encryption detection interrupt. When set the Port B Encryption detection \r",
                    "interrupt will trigger the INT2 interrupt and HDMI_ENCRPT_B_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Port B HDMI Encryption detection interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Port B HDMI Encryption detection interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uCableDetAMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Port A +5V cable detection interrupt. When set the Port B +5V cable detection \r",
                    "interrupt will trigger the INT2 interrupt and CABLE_DET_A_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Port A +5V Cable Detection interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Port A +5V Cable Detection interrupt for INT2\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 115,
        "name": "ADV7619_HDMI_LVL_INTMASKB4",
        "data": [
            {
                "name": "uReserved7_3",
                "size": 5,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uHdmiEncrptAMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Port A Encryption detection interrupt. When set the Port A Encryption detection \r",
                    "interrupt will trigger the INT1 interrupt and HDMI_ENCRPT_A_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Port A HDMI Encryption detection interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Port A HDMI Encryption detection interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uHdmiEncrptBMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Port B Encryption detection interrupt. When set the Port B Encryption detection \r",
                    "interrupt will trigger the INT1 interrupt and HDMI_ENCRPT_B_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Port B HDMI Encryption detection interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Port B HDMI Encryption detection interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uCableDetAMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Port A +5V cable detection interrupt. When set the Port A +5V cable detection \r",
                    "interrupt will trigger the INT1 interrupt and CABLE_DET_A_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Port A +5V Cable Detection interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Port A +5V Cable Detection interrupt for INT1\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 121,
        "name": "ADV7619_HDMI_EDG_RAWSTATUS1",
        "data": [
            {
                "name": "uNewIsrc2PcktRaw",
                "size": 1,
                "description": [
                    "Status of the New ISRC2 interrupt signal. When set to 1 it indicates a that an ISRC2 packet has been \r",
                    "received with new contents. Once set, this bit will remain high until it is cleared via \r",
                    "NEW_ISRC2_PCKT_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new ISRC2 packet received\r"
                    },
                    {
                        "value": "1",
                        "description": "ISRC2 packet with new content received\r"
                    }
                ]
            },
            {
                "name": "uNewIsrc1PcktRaw",
                "size": 1,
                "description": [
                    "Status of the New ISRC1 interrupt signal. When set to 1 it indicates a that an ISRC1 packet has been \r",
                    "received with new contents. Once set, this bit will remain high until it is cleared via \r",
                    "NEW_ISRC1_PCKT_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new ISRC1 packet received\r"
                    },
                    {
                        "value": "1",
                        "description": "ISRC1 packet with new content received\r"
                    }
                ]
            },
            {
                "name": "uNewAcpPcktRaw",
                "size": 1,
                "description": [
                    "Status of the New ACP Packet interrupt signal. When set to 1 it indicates a that an ACP packet has been \r",
                    "received with new contents. Once set, this bit will remain high until it is cleared via NEW_ACP_PCKT_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new ACP packet received\r"
                    },
                    {
                        "value": "1",
                        "description": "ACP packet with new content received\r"
                    }
                ]
            },
            {
                "name": "uNewVsInfoRaw",
                "size": 1,
                "description": [
                    "Status of the New Vendor Specific Infoframe interrupt signal. When set to 1 it indicates a that an Vendor \r",
                    "Specific Infoframe has been received with new contents. Once set, this bit will remain high until it is \r",
                    "cleared via NEW_VS_INFO_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new VS packet received\r"
                    },
                    {
                        "value": "1",
                        "description": "VS packet with new content received\r"
                    }
                ]
            },
            {
                "name": "uNewMsInfoRaw",
                "size": 1,
                "description": [
                    "Status of the New MPEG Source Infoframe interrupt signal. When set to 1 it indicates a that an MPEG Source \r",
                    "Infoframe has been received with new contents. Once set, this bit will remain high until it is cleared via \r",
                    "NEW_MS_INFO_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new MPEG source InfoFrame received\r"
                    },
                    {
                        "value": "1",
                        "description": "MPEG source InfoFrame with new content received\r"
                    }
                ]
            },
            {
                "name": "uNewSpdInfoRaw",
                "size": 1,
                "description": [
                    "Status of the New Source Product Descriptor Packet interrupt signal. When set to 1 it indicates a that an \r",
                    "Source Product Descriptor packet has been received with new contents. Once set, this bit will remain high \r",
                    "until it is cleared via NEW_SPD_INFO_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new SPD InfoFrame received\r"
                    },
                    {
                        "value": "1",
                        "description": "SPD InfoFrame with new content received\r"
                    }
                ]
            },
            {
                "name": "uNewAudioInfoRaw",
                "size": 1,
                "description": [
                    "Status of the New Audio Infoframe interrupt signal. When set to 1 it indicates a that an Audio Infoframe \r",
                    "has been received with new contents. Once set, this bit will remain high until it is cleared via \r",
                    "NEW_AUDIO_INFO_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new audio InfoFrame received\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio InfoFrame with new content received\r"
                    }
                ]
            },
            {
                "name": "uNewAviInfoRaw",
                "size": 1,
                "description": [
                    "Status of the New AVI Infoframe interrupt signal. When set to 1 it indicates that an AVI Infoframe has \r",
                    "been received with new contents. Once set this bit will remain high until the interrupt has been cleared \r",
                    "via NEW_AVI_INFO_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new AVI InfoFrame received\r"
                    },
                    {
                        "value": "1",
                        "description": "AVI InfoFrame with new content received\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 122,
        "name": "ADV7619_HDMI_EDG_INTSTATUS1",
        "data": [
            {
                "name": "uNewIsrc2PcktSt",
                "size": 1,
                "description": [
                    "Latched status for the New ISRC2 Packet interrupt. Once set this bit will remain high until the interrupt \r",
                    "has been cleared via NEW_ISRC2_PCKT_CLR. This bit is only valid if enabled via corresponding the INT1 or \r",
                    "INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new ISRC2 packet received. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "ISRC2 packet with new content received. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uNewIsrc1PcktSt",
                "size": 1,
                "description": [
                    "Latched status for the New ISRC1 Packet interrupt. Once set this bit will remain high until the interrupt \r",
                    "has been cleared via NEW_ISRC1_PCKT_CLR. This bit is only valid if enabled via corresponding the INT1 or \r",
                    "INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new ISRC1 packet received. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "ISRC1 packet with new content received. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uNewAcpPcktSt",
                "size": 1,
                "description": [
                    "Latched status for the New ACP Packet interrupt. Once set this bit will remain high until the interrupt \r",
                    "has been cleared via NEW_ACP_PCKT_CLR. This bit is only valid if enabled via corresponding the INT1 or \r",
                    "INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new ACP packet received. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "ACP packet with new content received. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uNewVsInfoSt",
                "size": 1,
                "description": [
                    "Latched status for the New Vendor Specific Infoframe interrupt. Once set this bit will remain high until \r",
                    "the interrupt has been cleared via NEW_VS_INFO_CLR. This bit is only valid if enabled via corresponding \r",
                    "the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new VS packet received. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "VS packet with new content received. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uNewMsInfoSt",
                "size": 1,
                "description": [
                    "Latched status for the New MPEG Source Infoframe interrupt. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via NEW_MS_INFO_CLR. This bit is only valid if enabled via corresponding the \r",
                    "INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new MPEG Source InfoFrame received. Interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "MPEG Source InfoFrame with new content received. Interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uNewSpdInfoSt",
                "size": 1,
                "description": [
                    "Latched status for the New Source Product Descriptor Infoframe interrupt. Once set this bit will remain \r",
                    "high until the interrupt has been cleared via NEW_SPD_INFO_CLR. This bit is only valid if enabled via \r",
                    "corresponding the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new SPD InfoFrame received. Interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "SPD InfoFrame with new content received. Interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uNewAudioInfoSt",
                "size": 1,
                "description": [
                    "Latched status for the New Audio Infoframe interrupt. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via NEW_AUDIO_INFO_CLR. This bit is only valid if enabled via corresponding the \r",
                    "INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new Audio InfoFrame received. Interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio InfoFrame with new content received. Interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uNewAviInfoSt",
                "size": 1,
                "description": [
                    "Latched status for the NEW_AVI_INFO_RAW. This bit is only valid if enabled via the corresponding INT1 or \r",
                    "INT2 interrupt mask bit. Once set this bit will remain high until the interrupt has been cleared via \r",
                    "NEW_AVI_INFO_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "NEW_AVI_INFO_RAW has not changed state\r"
                    },
                    {
                        "value": "1",
                        "description": "NEW_AVI_INFO_RAW has changed state\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 123,
        "name": "ADV7619_HDMI_EDG_INT_CLR1",
        "data": [
            {
                "name": "uNewIsrc2PcktClr",
                "size": 1,
                "description": [
                    "Clear bit for NEW_ISRC2_PCKT_RAW and NEW_ISRC2_PCKT_ST bits.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No function\r"
                    },
                    {
                        "value": "1",
                        "description": "Clear NEW_ISRC2_PCKT_RAW and NEW_ISRC2_PCKT_ST\r"
                    }
                ]
            },
            {
                "name": "uNewIsrc1PcktClr",
                "size": 1,
                "description": [
                    "Clear bit for NEW_ISRC1_PCKT_RAW and NEW_ISCR1_PCKT_ST bits.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No function\r"
                    },
                    {
                        "value": "1",
                        "description": "Clear NEW_ISRC1_PCKT_RAW and NEW_ISRC1_PCKT_ST\r"
                    }
                ]
            },
            {
                "name": "uNewAcpPcktClr",
                "size": 1,
                "description": [
                    "Clear bit for NEW_ACP_PCKT_RAW and NEW_ACP_PCKT_ST bits.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No function\r"
                    },
                    {
                        "value": "1",
                        "description": "Clear NEW_ACP_PCKT_RAW and NEW_ACP_PCKT_ST\r"
                    }
                ]
            },
            {
                "name": "uNewVsInfoClr",
                "size": 1,
                "description": [
                    "Clear bit for NEW_VS_INFO_RAW and NEW_VS_INFO_ST bits.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No function\r"
                    },
                    {
                        "value": "1",
                        "description": "Clear NEW_VS_INFO_RAW and NEW_VS_INFO_ST\r"
                    }
                ]
            },
            {
                "name": "uNewMsInfoClr",
                "size": 1,
                "description": [
                    "Clear bit for NEW_MS_INFO_RAW and NEW_MS_INFO_ST bits.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No function\r"
                    },
                    {
                        "value": "1",
                        "description": "Clear NEW_MS_INFO_RAW and NEW_MS_INFO_ST\r"
                    }
                ]
            },
            {
                "name": "uNewSpdInfoClr",
                "size": 1,
                "description": [
                    "Clear bit for NEW_SPD_INFO_RAW and NEW_SPD_INFO_ST bits.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No function\r"
                    },
                    {
                        "value": "1",
                        "description": "Clear NEW_SPD_INFO_RAW and NEW_SPD_INFO_ST\r"
                    }
                ]
            },
            {
                "name": "uNewAudioInfoClr",
                "size": 1,
                "description": [
                    "Clear bit for NEW_AUDIO_INFO_RAW and NEW_AUDIO_INFO_ST bits.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No function\r"
                    },
                    {
                        "value": "1",
                        "description": "Clear NEW_AUDIO_INFO_RAW and NEW_AUDIO_INFO_ST\r"
                    }
                ]
            },
            {
                "name": "uNewAviInfoClr",
                "size": 1,
                "description": [
                    "Clear bit for NEW_AVI_INFO_RAW and NEW_AVI_INFO_ST bits.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No function\r"
                    },
                    {
                        "value": "1",
                        "description": "Clear NEW_AVI_INFO_RAW and NEW_AVI_INFO_ST\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 124,
        "name": "ADV7619_HDMI_EDG_INT2MASKB1",
        "data": [
            {
                "name": "uNewIsrc2PcktMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for New ISRC2 Packet interrupt. When set the New ISRC2 interrupt will trigger the INT2 \r",
                    "interrupt and NEW_ISRC2_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables New ISRC2 Packet interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables New ISRC2 Packet interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uNewIsrc1PcktMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for New ISRC1 Packet interrupt. When set the New ISRC2 interrupt will trigger the INT2 \r",
                    "interrupt and NEW_ISRC1_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables New ISRC1 Packet interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables New ISRC1 Packet interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uNewAcpPcktMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for New ACP Packet interrupt. When set the New ACP interrupt will trigger the INT2 \r",
                    "interrupt and NEW_ACP_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables New ACP Packet interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables New ACP Packet interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uNewVsInfoMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for New Vendor Specific Infoframe interrupt. When set the New Vendor Specific \r",
                    "Infoframe interrupt will trigger the INT2 interrupt and NEW_VS_INFO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables New VS Infoframe interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables New VS Infoframe interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uNewMsInfoMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for New MPEG Source Infoframe interrupt. When set the New MPEG Source Infoframe \r",
                    "interrupt will trigger the INT2 interrupt and NEW_SPD_INFO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables New MS Infoframe interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables New MS Infoframe interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uNewSpdInfoMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for New Source Product Descriptor Infoframe interrupt. When set the New Source Product \r",
                    "Descriptor Infoframe interrupt will trigger the INT2 interrupt and NEW_SPD_INFO_ST will indicate the \r",
                    "interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables New SPD Infoframe interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables New SPD Infoframe interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uNewAudioInfoMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for New Audio Infoframe interrupt. When set the New Audio Infoframe interrupt will \r",
                    "trigger the INT2 interrupt and NEW_AUDIO_INFO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables New Audio Infoframe interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables New Audio Infoframe interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uNewAviInfoMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for New AVI Infoframe detection interrupt. When set a new AVI InfoFrame detection \r",
                    "event will cause NEW_AVI_INFO_ST to be set and an interrupt will be generated on INT2. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables New SPD Infoframe interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables New SPD Infoframe interrupt for INT2\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 125,
        "name": "ADV7619_HDMI_EDG_INTMASKB1",
        "data": [
            {
                "name": "uNewIsrc2PcktMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for New ISRC2 Packet interrupt. When set the New ISRC2 interrupt will trigger the INT1 \r",
                    "interrupt and NEW_ISRC2_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables New ISRC2 Packet interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables New ISRC2 Packet interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uNewIsrc1PcktMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for New ISRC1 Packet interrupt. When set the New ISRC2 interrupt will trigger the INT1 \r",
                    "interrupt and NEW_ISRC1_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables New ISRC1 Packet interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables New ISRC1 Packet interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uNewAcpPcktMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for New ACP Packet interrupt. When set the New ACP interrupt will trigger the INT1 \r",
                    "interrupt and NEW_ACP_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables New ACP Packet interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables New ACP Packet interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uNewVsInfoMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for New Vendor Specific Infoframe interrupt. When set the New Vendor Specific \r",
                    "Infoframe interrupt will trigger the INT1 interrupt and NEW_VS_INFO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables New VS Infoframe interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables New VS Infoframe interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uNewMsInfoMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for New MPEG Source Infoframe interrupt. When set the New MPEG Source Infoframe \r",
                    "interrupt will trigger the INT1 interrupt and NEW_SPD_INFO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables New MS Infoframe interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables New MS Infoframe interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uNewSpdInfoMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for New Source Product Descriptor Infoframe interrupt. When set the New Source Product \r",
                    "Descriptor Infoframe interrupt will trigger the INT1 interrupt and NEW_SPD_INFO_ST will indicate the \r",
                    "interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables New SPD Infoframe interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables New SPD Infoframe interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uNewAudioInfoMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for New Audio Infoframe interrupt. When set the New Audio Infoframe interrupt will \r",
                    "trigger the INT1 interrupt and NEW_AUDIO_INFO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables New Audio Infoframe interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables New Audio Infoframe interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uNewAviInfoMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for New AVI Infoframe detection interrupt. When set a new AVI InfoFrame detection \r",
                    "event will cause NEW_AVI_INFO_ST to be set and an interrupt will be generated on INT1. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable new AVI Infoframe interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable new AVI Infoframe interrupt for INT1\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 126,
        "name": "ADV7619_HDMI_EDG_RAWSTATUS2",
        "data": [
            {
                "name": "uFifoNearOvflRaw",
                "size": 1,
                "description": [
                    "Status of Audio FIFO Near Overflow interrupt signal. When set to 1 it indicates the Audio FIFO is near \r",
                    "overflow as the number FIFO registers containing stereo data is greater or equal to value set in \r",
                    "AUDIO_FIFO_ALMOST_FULL_THRESHOLD. Once set, this bit will remain high until it is cleared via \r",
                    "FIFO_NEAR_OVFL_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio FIFO has not reached high threshold defined in AUDIO_FIFO_ALMOST_FULL_THRESHOLD [5:0]\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio FIFO has reached high threshold defined in AUDIO_FIFO_ALMOST_FULL_THRESHOLD [5:0]\r"
                    }
                ]
            },
            {
                "name": "uFifoUnderfloRaw",
                "size": 1,
                "description": [
                    "Status of Audio FIFO Underflow interrupt signal. When set to 1 it indicates the Audio FIFO read pointer \r",
                    "has reached the write pointer causing the audio FIFO to underflow. Once set, this bit will remain high \r",
                    "until it is cleared via AUDIO_FIFO_UNDERFLO_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio FIFO has not underflowed\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio FIFO has underflowed\r"
                    }
                ]
            },
            {
                "name": "uFifoOverfloRaw",
                "size": 1,
                "description": [
                    "Status of Audio FIFO Overflow interrupt signal. When set to 1 it indicates Audio FIFO write pointer has \r",
                    "reached the read pointer causing the audio FIFO to overflow. Once set, this bit will remain high until it \r",
                    "is cleared via AUDIO_FIFO_OVERFLO_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio FIFO has not overflowed\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio FIFO has overflowed\r"
                    }
                ]
            },
            {
                "name": "uCtsPassThrshRaw",
                "size": 1,
                "description": [
                    "Status of the ACR CTS value exceed threshold interrupt signal. When set to 1 it indicates the CTS Value of \r",
                    "the ACR packets has exceeded the threshold set by CTS_CHANGE_THRESHOLD. Once set, this bit will remain \r",
                    "high until it is cleared via CTS_PASS_THRSH_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio clock regeneration CTS value has not passed the threshold\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio clock regeneration CTS value has changed more than threshold\r"
                    }
                ]
            },
            {
                "name": "uChangeNRaw",
                "size": 1,
                "description": [
                    "Status of the ACR N Value changed interrupt signal. When set to 1 it indicates the N Value of the ACR \r",
                    "packets has changed. Once set, this bit will remain high until it is cleared via CHANGE_N_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio clock regeneration N value has not changed\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio clock regeneration N value has changed\r"
                    }
                ]
            },
            {
                "name": "uPacketErrorRaw",
                "size": 1,
                "description": [
                    "Status of the Packet Error interrupt signal. When set to 1 it indicates a that an any packet has been \r",
                    "received with an uncorrectable EEC error in either the header or body. Once set, this bit will remain high \r",
                    "until it is cleared via PACKET_ERROR_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No uncorrectable error detected in packet header\r"
                    },
                    {
                        "value": "1",
                        "description": "Uncorrectable error detected in an unknown packet (error in packet header)\r"
                    }
                ]
            },
            {
                "name": "uAudioPcktErrRaw",
                "size": 1,
                "description": [
                    "Status of the Audio Packet Error interrupt signal. When set to 1 it indicates a that an Audio packet has \r",
                    "been received with an uncorrectable error. Once set, this bit will remain high until it is cleared via \r",
                    "AUDIO_PCKT_ERR_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No uncorrectable error detected in audio packets\r"
                    },
                    {
                        "value": "1",
                        "description": "Uncorrectable error detected in an audio packet\r"
                    }
                ]
            },
            {
                "name": "uNewGamutMdataRaw",
                "size": 1,
                "description": [
                    "Status of the New Gamut Metadata Packet interrupt signal. When set to 1 it indicates a that a Gamut \r",
                    "Metadata packet has been received with new contents. Once set, this bit will remain high until it is \r",
                    "cleared via NEW_GAMUT_MDATA_PCKT_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new Gamut metadata packet received or no change has taken place\r"
                    },
                    {
                        "value": "1",
                        "description": "New Gamut metadata packet received that triggered this interrupt\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 127,
        "name": "ADV7619_HDMI_EDG_INTSTATUS2",
        "data": [
            {
                "name": "uFifoNearOvflSt",
                "size": 1,
                "description": [
                    "Latched status for the Audio FIFO Near Overflow interrupt. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via FIFO_OVFL_CLR. This bit is only valid if enabled via corresponding the INT1 \r",
                    "or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio FIFO has not reached high threshold\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio FIFO has reached high threshold\r"
                    }
                ]
            },
            {
                "name": "uFifoUnderfloSt",
                "size": 1,
                "description": [
                    "Latched status for the Audio FIFO Underflow interrupt. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via FIFO_UNDERFLO_CLR. This bit is only valid if enabled via corresponding the \r",
                    "INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio FIFO has not underflowed\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio FIFO has underflowed\r"
                    }
                ]
            },
            {
                "name": "uFifoOverfloSt",
                "size": 1,
                "description": [
                    "Latched status for the Audio FIFO Overflow interrupt. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via FIFO_OVERFLO_CLR. This bit is only valid if enabled via corresponding the \r",
                    "INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio FIFO has not overflowed\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio FIFO has overflowed\r"
                    }
                ]
            },
            {
                "name": "uCtsPassThrshSt",
                "size": 1,
                "description": [
                    "Latched status for the ACR CTS Value Exceed Threshold interrupt. Once set this bit will remain high until \r",
                    "the interrupt has been cleared via CTS_PASS_THRSH_CLR. This bit is only valid if enabled via corresponding \r",
                    "the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio clock regeneration CTS value has not passed the threshold\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio clock regeneration CTS value has changed more than threshold\r"
                    }
                ]
            },
            {
                "name": "uChangeNSt",
                "size": 1,
                "description": [
                    "Latched status for the ACR N Value Changed interrupt. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via CHANGE_N_CLR. This bit is only valid if enabled via corresponding the INT1 \r",
                    "or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio clock regeneration N value has not changed\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio clock regeneration N value has changed\r"
                    }
                ]
            },
            {
                "name": "uPacketErrorSt",
                "size": 1,
                "description": [
                    "Latched status for the Packet Error interrupt. Once set this bit will remain high until the interrupt has \r",
                    "been cleared via PACKET_ERROR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 \r",
                    "interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No uncorrectable error detected in packet header. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "Uncorrectable error detected in an unknown packet (in packet header). An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uAudioPcktErrSt",
                "size": 1,
                "description": [
                    "Latched status for the Audio Packet Error interrupt. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via AUDIO_PCKT_ERR_CLR. This bit is only valid if enabled via corresponding the \r",
                    "INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No uncorrectable error detected in audio packets. An interrupt has not been generated.\r"
                    },
                    {
                        "value": "1",
                        "description": "Uncorrectable error detected in an audio packet. An interrupt has been generated.\r"
                    }
                ]
            },
            {
                "name": "uNewGamutMdataSt",
                "size": 1,
                "description": [
                    "Latched status for the New Gamut Metadata Packet interrupt. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via NEW_GAMUT_MDATA_PCKT_CLR. This bit is only valid if enabled via \r",
                    "corresponding the INT1 or INT2 interrupt mask bit \r",
                    "generated. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No new Gamut metadata packet received or no change has taken place. An interrupt has not been \r"
                    },
                    {
                        "value": "1",
                        "description": "New Gamut metadata packet received. An interrupt has been generated.\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 128,
        "name": "ADV7619_HDMI_EDG_INTCLR2",
        "data": [
            {
                "name": "uFifoNearOvflClr",
                "size": 1,
                "description": [
                    "Clear bit for the Audio FIFO Near Overflow interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears FIFO_NEAR_OVERL_ST\r"
                    }
                ]
            },
            {
                "name": "uFifoUnderfloClr",
                "size": 1,
                "description": [
                    "Clear bit for the Audio FIFO Underflow interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear FIFO_UNDERFLO_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears FIFO_UNDERFLO_ST\r"
                    }
                ]
            },
            {
                "name": "uFifoOverfloClr",
                "size": 1,
                "description": [
                    "Clear bit for the Audio FIFO Overflow interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear FIFO_OVERFLO_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears FIFO_OVERFLO_ST\r"
                    }
                ]
            },
            {
                "name": "uCtsPassThrshClr",
                "size": 1,
                "description": [
                    "Clear bit for ACR CTS Value Exceed Threshold interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears CTS_PASS_THRSH_ST\r"
                    }
                ]
            },
            {
                "name": "uChangeNClr",
                "size": 1,
                "description": [
                    "Clear bit for ACR N Value Changed interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear CHANGE_N_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears CHANGE_N_ST\r"
                    }
                ]
            },
            {
                "name": "uPacketErrorClr",
                "size": 1,
                "description": [
                    "Clear bit for Packet Error interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear PACKET_ERROR_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears PACKET_ERROR_ST\r"
                    }
                ]
            },
            {
                "name": "uAudioPcktErrClr",
                "size": 1,
                "description": [
                    "Clear bit for Audio Packet Error interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear AUDIO_PCKT_ERR_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears AUDIO_PCKT_ERR_ST\r"
                    }
                ]
            },
            {
                "name": "uNewGamutMdataClr",
                "size": 1,
                "description": [
                    "Clear bit for New Gamut Metadata Packet interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear NEW_GAMUT_MDATA_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears NEW_GAMUT_MDATA_ST\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 129,
        "name": "ADV7619_HDMI_EDG_INT2MASKB2",
        "data": [
            {
                "name": "uFifoNearOvflMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Audio FIFO Near Overflow interrupt. When set the Audio FIFO Near Overflow \r",
                    "interrupt will trigger the INT2 interrupt and FIFO_NEAR_OVFL_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Audio FIFO Near Overflow interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Audio FIFO Near Overflow interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uFifoUnderfloMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Audio FIFO Underflow interrupt. When set the Audio FIFO Underflow interrupt will \r",
                    "trigger the INT2 interrupt and FIFO_UNDERFLO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Audio FIFO Underflow interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Audio FIFO Underflow interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uFifoOverfloMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Audio FIFO Overflow interrupt. When set the Audio FIFO Overflow interrupt will \r",
                    "trigger the INT2 interrupt and FIFO_OVERFLO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Audio FIFO Overflow interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Audio FIFO Overflow interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uCtsPassThrshMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for ACR CTS Value Exceed Threshold interrupt. When set the ACR CTS Value Exceed \r",
                    "Threshold interrupt will trigger the INT2 interrupt and CTS_PASS_THRSH_ST will indicate the interrupt \r",
                    "status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable ACR CTS Value Exceeded Threshold interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable ACR CTS Value Exceeded Threshold interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uChangeNMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for ACR N Value changed interrupt. When set the ACR N Value changed interrupt will \r",
                    "trigger the INT2 interrupt and CHANGE_N_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables ACR N Value Changed interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables ACR N Value Changed interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uPacketErrorMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Packet Error interrupt. When set the Audio Packet Error interrupt will trigger the \r",
                    "INT2 interrupt and PACKET_ERROR_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Packet Error interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Packet Error interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uAudioPcktErrMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Audio Packet Error interrupt. When set the Audio Packet Error interrupt will \r",
                    "trigger the INT2 interrupt and AUDIO_PCKT_ERR_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Audio Packet Error interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Audio Packet Error interrupt for INT2\r"
                    }
                ]
            },
            {
                "name": "uNewGamutMdataMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for New Gamut Metadata packet interrupt. When set the New Gamut Metadata packet \r",
                    "interrupt will trigger the INT2 interrupt and NEW_GAMUT_MDATA_PCKT_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables New Gamut metadata Infoframe interrupt for INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables New SPD Infoframe interrupt for INT2\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 130,
        "name": "ADV7619_HDMI_EDG_INTMASKB2",
        "data": [
            {
                "name": "uFifoNearOvflMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Audio FIFO Near Overflow interrupt. When set the Audio FIFO Overflow interrupt \r",
                    "will trigger the INT1 interrupt and FIFO_NEAR_OVFL_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Audio FIFO Overflow interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Audio FIFO Overflow interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uFifoUnderfloMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Audio FIFO Overflow interrupt. When set the Audio FIFO Overflow interrupt will \r",
                    "trigger the INT1 interrupt and FIFO_OVERFLO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Audio FIFO Overflow interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Audio FIFO Overflow interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uFifoOverfloMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Audio FIFO Overflow interrupt. When set the Audio FIFO Overflow interrupt will \r",
                    "trigger the INT1 interrupt and FIFO_OVERFLO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Audio FIFO Overflow interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Audio FIFO Overflow interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uCtsPassThrshMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for ACR CTS Value Exceed Threshold interrupt. When set the ACR CTS Value Exceed \r",
                    "Threshold interrupt will trigger the INT1 interrupt and CTS_PASS_THRSH_ST will indicate the interrupt \r",
                    "status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable ACR CTS Value Exceeded Threshold interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable ACR CTS Value Exceeded Threshold interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uChangeNMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for ACR N Value changed interrupt. When set the ACR N Value changed interrupt will \r",
                    "trigger the INT1 interrupt and CHANGE_N_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables ACR N Value Changed interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables ACR N Value Changed interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uPacketErrorMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Packet Error interrupt. When set the Audio Packet Error interrupt will trigger the \r",
                    "INT1 interrupt and PACKET_ERROR_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Packet Error interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Packet Error interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uAudioPcktErrMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Audio Packet Error interrupt. When set the Audio Packet Error interrupt will \r",
                    "trigger the INT1 interrupt and AUDIO_PCKT_ERR_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables Audio Packet Error interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables Audio Packet Error interrupt for INT1\r"
                    }
                ]
            },
            {
                "name": "uNewGamutMdataMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for New Gamut Metadata packet interrupt. When set the New Gamut Metadata packet \r",
                    "interrupt will trigger the INT1 interrupt and NEW_GAMUT_MDATA_PCKT_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables New Gamut METADATA Infoframe interrupt for INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables New SPD Infoframe interrupt for INT1\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 131,
        "name": "ADV7619_HDMI_EDG_RAWSTATUS3",
        "data": [
            {
                "name": "uDeepColorChngRaw",
                "size": 1,
                "description": [
                    "Status of Deep Color Mode Changed Interrupt signal. When set to 1 it indicates a change in the deep color \r",
                    "mode has been detected. Once set, this bit will remain high until it is cleared via DEEP_COLOR_CHNG_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Deep color mode has not changed\r"
                    },
                    {
                        "value": "1",
                        "description": "Change in deep color triggered this interrupt\r"
                    }
                ]
            },
            {
                "name": "uVclkChngRaw",
                "size": 1,
                "description": [
                    "Status of Video Clock Changed Interrupt signal. When set to 1 it indicates that irregular or missing \r",
                    "pulses are detected in the TMDS clock. Once set, this bit will remain high until it is cleared via \r",
                    "VCLK_CHNG_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No irregular or missing pulse detected in TMDS clock\r"
                    },
                    {
                        "value": "1",
                        "description": "Irregular or missing pulses detected in TMDS clock triggered this interrupt\r"
                    }
                ]
            },
            {
                "name": "uAudioModeChngRaw",
                "size": 1,
                "description": [
                    "Status of Audio Mode Change Interrupt signal. When set to 1 it indicates that the type of audio packet \r",
                    "received has changed. The following are considered Audio modes, No Audio Packets, Audio Sample Packet, DSD \r",
                    "packet, HBR Packet or DST Packet. Once set, this bit will remain high until it is cleared via \r",
                    "AUDIO_MODE_CHNG_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio mode has not changed.\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio mode has changed.\r"
                    }
                ]
            },
            {
                "name": "uParityErrorRaw",
                "size": 1,
                "description": [
                    "Status of Parity Error Interrupt signal. When set to 1 it indicates an audio sample packet has been \r",
                    "received with parity error. Once set, this bit will remain high until it is cleared via PARITY_ERROR_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No parity error detected in audio packets\r"
                    },
                    {
                        "value": "1",
                        "description": "Parity error has been detected in an audio packet\r"
                    }
                ]
            },
            {
                "name": "uNewSampRtRaw",
                "size": 1,
                "description": [
                    "Status of new sampling rate interrupt signal. When set to 1 it indicates that audio sampling frequency \r",
                    "field in channel status data has changed. Once set, this bit will remain high until it is cleared via \r",
                    "NEW_SAMP_RT _CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Sampling rate bits of the channel status data on audio channel 0 have not changed\r"
                    },
                    {
                        "value": "1",
                        "description": "Sampling rate bits of the channel status data on audio channel 0 have changed\r"
                    }
                ]
            },
            {
                "name": "uAudioFltLineRaw",
                "size": 1,
                "description": [
                    "Status of Audio Flat Line interrupt signal. When set to 1 it indicates audio sample packet has been \r",
                    "received with the Flat line bit set to 1. Once set, this bit will remain high until it is cleared via \r",
                    "AUDIO_FLT_LINE_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio sample packet with flat line bit set has not been received\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio sample packet with flat line bit set has been received\r"
                    }
                ]
            },
            {
                "name": "uNewTmdsFrqRaw",
                "size": 1,
                "description": [
                    "Status of New TMDS Frequency interrupt signal. When set to 1 it indicates the TMDS Frequency has changed \r",
                    "by more than the tolerance set in FREQTOLERANCE[3:0]. Once set, this bit will remain high until it is \r",
                    "cleared via NEW_TMDS_FREQ_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "TMDS frequency has not changed by more than tolerance set in FREQTOLERANCE[3:0] in the HDMI Map\r"
                    },
                    {
                        "value": "1",
                        "description": "TMDS frequency has changed by more than tolerance set in FREQTOLERANCE[3:0] in the HDMI Map\r"
                    }
                ]
            },
            {
                "name": "uFifoNearUfloRaw",
                "size": 1,
                "description": [
                    "Status of Audio FIFO Near Underflow interrupt signal. When set to 1 it indicates the Audio FIFO is near \r",
                    "underflow as the number of FIFO registers containing stereo data is less or equal to value set in \r",
                    "AUDIO_FIFO_ALMOST_EMPTY_THRESHOLD. Once set, this bit will remain high until it is cleared via \r",
                    "FIFO_NEAR_UFLO_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio FIFO has not reached low threshold defined in AUDIO_FIFO_ALMOST_EMPTY_THRESHOLD [5:0]\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio FIFO has reached low threshold defined in AUDIO_FIFO_ALMOST_EMPTY_THRESHOLD [5:0]\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 132,
        "name": "ADV7619_HDMI_EDG_STATUS3",
        "data": [
            {
                "name": "uDeepColorChngSt",
                "size": 1,
                "description": [
                    "Latched status of Deep Color Mode Change Interrupt. Once set this bit will remain high until the interrupt \r",
                    "has been cleared via DEEP_COLOR_CHNG_CLR. This bit is only valid if enabled via corresponding the INT1 or \r",
                    "INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Deep color mode has not changed\r"
                    },
                    {
                        "value": "1",
                        "description": "Change in deep color has been detected\r"
                    }
                ]
            },
            {
                "name": "uVclkChngSt",
                "size": 1,
                "description": [
                    "Latched status of Video Clock Change Interrupt. Once set this bit will remain high until the interrupt has \r",
                    "been cleared via VCLK_CHNG_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 \r",
                    "interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No irregular or missing pulse detected in TMDS clock\r"
                    },
                    {
                        "value": "1",
                        "description": "Irregular or missing pulses detected in TMDS clock\r"
                    }
                ]
            },
            {
                "name": "uAudioModeChngSt",
                "size": 1,
                "description": [
                    "Latched status of Audio Mode Change Interrupt. Once set this bit will remain high until the interrupt has \r",
                    "been cleared via AUDIO_MODE_CHNG_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 \r",
                    "interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio mode has not changed\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio mode has changed. The following are considered Audio modes, No Audio, PCM, DSD, HBR or DST.\r"
                    }
                ]
            },
            {
                "name": "uParityErrorSt",
                "size": 1,
                "description": [
                    "Latched status of Parity Error Interrupt. Once set this bit will remain high until the interrupt has been \r",
                    "cleared via PARITY_ERROR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 \r",
                    "interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No parity error detected in audio packets\r"
                    },
                    {
                        "value": "1",
                        "description": "Parity error detected in an audio packet\r"
                    }
                ]
            },
            {
                "name": "uNewSampRtSt",
                "size": 1,
                "description": [
                    "Latched status of New Sampling Rate Interrupt. Once set this bit will remain high until the interrupt has \r",
                    "been cleared via NEW_SAMP_RT_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 \r",
                    "interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Sampling rate bits of the channel status data on audio channel 0 have not changed\r"
                    },
                    {
                        "value": "1",
                        "description": "Sampling rate bits of the channel status data on audio channel 0 have changed.\r"
                    }
                ]
            },
            {
                "name": "uAudioFltLineSt",
                "size": 1,
                "description": [
                    "Latched status of New TMDS Frequency Interrupt. Once set this bit will remain high until the interrupt has \r",
                    "been cleared via NEW_TMDS_FREQ_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 \r",
                    "interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio sample packet with flat line bit set has not been received\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio sample packet with flat line bit set has been received\r"
                    }
                ]
            },
            {
                "name": "uNewTmdsFrqSt",
                "size": 1,
                "description": [
                    "Latched status of New TMDS Frequency Interrupt. Once set this bit will remain high until the interrupt has \r",
                    "been cleared via NEW_TMDS_FREQ_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 \r",
                    "interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "TMDS frequency has not changed by more than tolerance\r"
                    },
                    {
                        "value": "1",
                        "description": "TMDS frequency has changed by more than tolerance\r"
                    }
                ]
            },
            {
                "name": "uFifoNearUfloSt",
                "size": 1,
                "description": [
                    "Latched status for the Audio FIFO Near Underflow interrupt. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via FIFO_UFLO_CLR. This bit is only valid if enabled via corresponding the INT1 \r",
                    "or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Audio FIFO has not reached low threshold\r"
                    },
                    {
                        "value": "1",
                        "description": "Audio FIFO has reached low threshold\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 133,
        "name": "ADV7619_HDMI_EDG_INTCLR3",
        "data": [
            {
                "name": "uDeepColorChngClr",
                "size": 1,
                "description": [
                    "Clear bit for the Deep Color Mode Change Interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear DEEP_COLOR_CHNG_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears DEEP_COLOR_CHNG_ST\r"
                    }
                ]
            },
            {
                "name": "uVclkChngClr",
                "size": 1,
                "description": [
                    "Clear bit for the Video Clock Change Interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear VCLK_CHNG_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears VCLK_CHNG_ST\r"
                    }
                ]
            },
            {
                "name": "uAudioModeChngClr",
                "size": 1,
                "description": [
                    "Clear bit for the Audio Mode Change Interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear AUDIO_MODE_CHNG_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears AUDIO_MODE_CHNG_ST\r"
                    }
                ]
            },
            {
                "name": "uParityErrorClr",
                "size": 1,
                "description": [
                    "Clear bit for the Parity Error Interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears PARRITY_ERROR_ST\r"
                    }
                ]
            },
            {
                "name": "uNewSampRtClr",
                "size": 1,
                "description": [
                    "Clear bit for the New Sample Rate Interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear NEW_SAMP_RT_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears NEW_SAMP_RT_ST\r"
                    }
                ]
            },
            {
                "name": "uAudioFltLineClr",
                "size": 1,
                "description": [
                    "Clear bit for the Audio Flat line Interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears AUDIO_FLT_LINE_ST\r"
                    }
                ]
            },
            {
                "name": "uNewTmdsFrqClr",
                "size": 1,
                "description": [
                    "Clear bit for the New TMDS Frequency Interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear NEW_TMDS_FRQ_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears NEW_TMDS_FRQ_ST\r"
                    }
                ]
            },
            {
                "name": "uFifoNearUfloClr",
                "size": 1,
                "description": [
                    "Clear bit for the Audio FIFO Near Underflow interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears FIFO_NEAR_UFLO_ST\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 134,
        "name": "ADV7619_HDMI_EDG_INT2MASKB3",
        "data": [
            {
                "name": "uDeepColorChngMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Deep Color Mode Changed interrupt. When set the Deep Color Mode Changed interrupt \r",
                    "will trigger the INT2 interrupt and DEEP_COLOR_CHNG_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Deep Color Mode Changed interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Deep Color Mode Changed interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uVclkChngMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Video Clock Changed interrupt. When set the Video Clock Changed interrupt will \r",
                    "trigger the INT2 interrupt and VCLK_CHNG_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Video Clock Changed interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Video Clock Changed interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uAudioModeChngMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Audio Mode Change interrupt. When set the Audio Mode Change interrupt will trigger \r",
                    "the INT2 interrupt and AUDIO_MODE_CHNG_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Audio Mode Changed interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Audio Mode Changed interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uParityErrorMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Parity Error interrupt. When set the Parity Error interrupt will trigger the INT2 \r",
                    "interrupt and PARITY_ERROR_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Parity Error interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Parity Error interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uNewSampRtMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for New Sample Rate interrupt. When set the New Sample interrupt will trigger the INT2 \r",
                    "interrupt and NEW_SAMP_RT_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable New Sample Rate interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable New Sample Rate interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uAudioFltLineMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Audio Flat line interrupt. When set the Audio Flat line interrupt will trigger the \r",
                    "INT2 interrupt and AUDIO_FLT_LINE_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Audio Flat Line interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Audio Flat Line interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uNewTmdsFrqMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for New TMDS Frequency interrupt. When set the New TMDS Frequency interrupt will \r",
                    "trigger the INT2 interrupt and NEW_TMDS_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable New TMDS Frequency interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable New TMDS Frequency interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uFifoNearUfloMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Audio FIFO Near Underflow interrupt. When set the Audio FIFO Near Underflow \r",
                    "interrupt will trigger the INT2 interrupt and FIFO_NEAR_UFLO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Audio FIFO Near Underflow interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Audio FIFO Near Underflow interrupt on INT2\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 135,
        "name": "ADV7619_HDMI_EDG_INTMASKB3",
        "data": [
            {
                "name": "uDeepColorChngMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Deep Color Mode Changed interrupt. When set the Deep Color Mode Changed interrupt \r",
                    "will trigger the INT1 interrupt and DEEP_COLOR_CHNG_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Deep Color Mode Change interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Deep Color Mode  interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uVclkChngMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Video Clock Changed interrupt. When set the Video Clock Changed interrupt will \r",
                    "trigger the INT1 interrupt and VCLK_CHNG_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Video Clock Change interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Video Clock Change  interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uAudioModeChngMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Audio Mode Changed interrupt. When set the Audio Mode Changed interrupt will \r",
                    "trigger the INT1 interrupt and AUDIO_MODE_CHNG_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Audio Mode Change interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Audio Mode Change  interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uParityErrorMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Parity Error interrupt. When set the Parity Error interrupt will trigger the INT1 \r",
                    "interrupt and PARITY_ERROR_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Parity Error interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Parity Error interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uNewSampRtMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for New Sample Rate interrupt. When set the New Sample Rate interrupt will trigger the \r",
                    "INT1 interrupt and NEW_SAMP_RT_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable New Sample Rate interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable New Sample Rate interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uAudioFltLineMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Audio Flat Line interrupt. When set the Audio Flat Line interrupt will trigger the \r",
                    "INT1 interrupt and AUDIO_FLT_LINE_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Audio Flat Line interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Audio Flat Line interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uNewTmdsFrqMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for New TMDS Frequency interrupt. When set the New TMDS Frequency interrupt will \r",
                    "trigger the INT1 interrupt and NEW_TMDS_FREQ_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable New TMDS Frequency interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable New TMDS Frequency interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uFifoNearUfloMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Audio FIFO Near Underflow interrupt. When set the Audio FIFO Near Underflow \r",
                    "interrupt will trigger the INT1 interrupt and FIFO_UFLO_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Audio FIFO Overflow interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Audio FIFO Overflow interrupt on INT1\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 136,
        "name": "ADV7619_HDMI_EDG_RAWSTATUS4",
        "data": [
            {
                "name": "uMsInfCksErrRaw",
                "size": 1,
                "description": [
                    "Status of MPEG Source Infoframe Checksum Error interrupt signal. When set to 1 it indicates that a \r",
                    "checksum error has been detected for an MPEG Source Infoframe. Once set, this bit will remain high until \r",
                    "it is cleared via MS_INF_CKS_ERR_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No MPEG source infoframe checksum error has occurred\r"
                    },
                    {
                        "value": "1",
                        "description": "An MPEG source infoframe checksum error has occurred\r"
                    }
                ]
            },
            {
                "name": "uSpdInfCksErrRaw",
                "size": 1,
                "description": [
                    "Status of SPD Infoframe Checksum Error interrupt signal. When set to 1 it indicates that a checksum error \r",
                    "has been detected for an SPD Infoframe. Once set, this bit will remain high until it is cleared via \r",
                    "ASPD_INF_CKS_ERR_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No SPD infoframe checksum error has occurred\r"
                    },
                    {
                        "value": "1",
                        "description": "An SPD infoframe checksum error has occurred\r"
                    }
                ]
            },
            {
                "name": "uAudInfCksErrRaw",
                "size": 1,
                "description": [
                    "Status of Audio Infoframe Checksum Error interrupt signal. When set to 1 it indicates that a checksum \r",
                    "error has been detected for an Audio Infoframe. Once set, this bit will remain high until it is cleared \r",
                    "via AUDIO_INF_CKS_ERR_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No Audio infoframe checksum error has occurred\r"
                    },
                    {
                        "value": "1",
                        "description": "An Audio infoframe checksum error has occurred\r"
                    }
                ]
            },
            {
                "name": "uAviInfCksErrRaw",
                "size": 1,
                "description": [
                    "Status of AVI Infoframe Checksum Error interrupt signal. When set to 1 it indicates that a checksum error \r",
                    "has been detected for an AVI InfoFrame. Once set, this bit will remain high until it is cleared via \r",
                    "AVI_INF_CKS_ERR_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No AVI infoframe checksum error has occurred\r"
                    },
                    {
                        "value": "1",
                        "description": "An AVI infoframe checksum error has occurred\r"
                    }
                ]
            },
            {
                "name": "uRiExpiredBRaw",
                "size": 1,
                "description": [
                    "Status of Port B Ri expired Interrupt signal. When set to 1 it indicates that HDCP cipher Ri value for \r",
                    "Port B expired. Once set, this bit will remain high until it is cleared via RI_EXPIRED_B_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No Ri expired on port B\r"
                    },
                    {
                        "value": "1",
                        "description": "Ri expired on port B\r"
                    }
                ]
            },
            {
                "name": "uRiExpiredARaw",
                "size": 1,
                "description": [
                    "Status of Port A Ri expired Interrupt signal. When set to 1 it indicates that HDCP cipher Ri value for \r",
                    "Port A expired. Once set, this bit will remain high until it is cleared via RI_EXPIRED_A_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No Ri expired on port A\r"
                    },
                    {
                        "value": "1",
                        "description": "Ri expired on port A\r"
                    }
                ]
            },
            {
                "name": "uAksvUpdateBRaw",
                "size": 1,
                "description": [
                    "Status of Port B AKSV Update Interrupt signal. When set to 1 it indicates that transmitter has written its \r",
                    "AKSV into HDCP registers for Port B. Once set, this bit will remain high until it is cleared via \r",
                    "AKSV_UPDATE_B_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No AKSV updates on port B\r"
                    },
                    {
                        "value": "1",
                        "description": "Detected a write access to the AKSV register on port B\r"
                    }
                ]
            },
            {
                "name": "uAksvUpdateARaw",
                "size": 1,
                "description": [
                    "Status of Port A AKSV Update Interrupt signal. When set to 1 it indicates that transmitter has written its \r",
                    "AKSV into HDCP registers for Port A. Once set, this bit will remain high until it is cleared via \r",
                    "AKSV_UPDATE_A_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No AKSV updates on port A\r"
                    },
                    {
                        "value": "1",
                        "description": "Detected a write access to the AKSV register on port A\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 137,
        "name": "ADV7619_HDMI_EDG_STATUS4",
        "data": [
            {
                "name": "uMsInfCksErrSt",
                "size": 1,
                "description": [
                    "Latched status of MPEG Source Infoframe Checksum Error interrupt. Once set this bit will remain high until \r",
                    "the interrupt has been cleared via MS_INF_CKS_ERR_CLR. This bit is only valid if enabled via corresponding \r",
                    "the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change in MPEG source infoframe checksum error\r"
                    },
                    {
                        "value": "1",
                        "description": "An MPEG source infoframe checksum error has triggered this interrupt\r"
                    }
                ]
            },
            {
                "name": "uSpdInfCksErrSt",
                "size": 1,
                "description": [
                    "Latched status of SPD Infoframe Checksum Error interrupt. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via SPD_INF_CKS_ERR_CLR. This bit is only valid if enabled via corresponding \r",
                    "the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change in SPD infoframe checksum error\r"
                    },
                    {
                        "value": "1",
                        "description": "An SPD infoframe checksum error has triggered this interrupt\r"
                    }
                ]
            },
            {
                "name": "uAudInfCksErrSt",
                "size": 1,
                "description": [
                    "Latched status of Audio Infoframe Checksum Error interrupt. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via AUDIO_INF_CKS_ERR_CLR. This bit is only valid if enabled via corresponding \r",
                    "the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change in Audio infoframe checksum error\r"
                    },
                    {
                        "value": "1",
                        "description": "An Audio infoframe checksum error has triggered this interrupt\r"
                    }
                ]
            },
            {
                "name": "uAviInfCksErrSt",
                "size": 1,
                "description": [
                    "Latched status of AVI Infoframe Checksum Error interrupt. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via AVI_INF_CKS_ERR_CLR. This bit is only valid if enabled via corresponding \r",
                    "the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change in AVI infoframe checksum error\r"
                    },
                    {
                        "value": "1",
                        "description": "An AVI infoframe checksum error has triggered this interrupt\r"
                    }
                ]
            },
            {
                "name": "uRiExpiredBSt",
                "size": 1,
                "description": [
                    "Latched status of Port B Ri expired Interrupt. Once set this bit will remain high until the interrupt has \r",
                    "been cleared via RI_EXPIRED_B_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 \r",
                    "interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No Ri expired on port B\r"
                    },
                    {
                        "value": "1",
                        "description": "Ri expired on port B\r"
                    }
                ]
            },
            {
                "name": "uRiExpiredASt",
                "size": 1,
                "description": [
                    "Latched status of Port A Ri expired Interrupt. Once set this bit will remain high until the interrupt has \r",
                    "been cleared via RI_EXPIRED_A_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 \r",
                    "interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No Ri expired on port A\r"
                    },
                    {
                        "value": "1",
                        "description": "Ri expired on port A\r"
                    }
                ]
            },
            {
                "name": "uAksvUpdateBSt",
                "size": 1,
                "description": [
                    "Latched status of Port B AKSV Update Interrupt. Once set this bit will remain high until the interrupt has \r",
                    "been cleared via AKSV_UPDATE_B_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 \r",
                    "interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No AKSV updates on port B\r"
                    },
                    {
                        "value": "1",
                        "description": "Detected a write access to the AKSV register on port B\r"
                    }
                ]
            },
            {
                "name": "uAksvUpdateASt",
                "size": 1,
                "description": [
                    "Latched status of Port A AKSV Update Interrupt. Once set this bit will remain high until the interrupt has \r",
                    "been cleared via AKSV_UPDATE_A_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 \r",
                    "interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No AKSV updates on port A\r"
                    },
                    {
                        "value": "1",
                        "description": "Detected a write access to the AKSV register on port A\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 138,
        "name": "ADV7619_HDMI_EDG_INTCLR4",
        "data": [
            {
                "name": "uMsInfCksErrClr",
                "size": 1,
                "description": [
                    "Clear bit for the MPEG Source Infoframe Checksum Error Interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear MS_INF_CKS_ERR_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears MS_INF_CKS_ERR_ST\r"
                    }
                ]
            },
            {
                "name": "uSpdInfCksErrClr",
                "size": 1,
                "description": [
                    "Clear bit for the SPD Infoframe Checksum Error Interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears SPD_INF_CKS_ERR_ST\r"
                    }
                ]
            },
            {
                "name": "uAudInfCksErrClr",
                "size": 1,
                "description": [
                    "Clear bit for the Audio Infoframe Checksum Error Interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear AUD_INF_CKS_ERR_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears AUD_INF_CKS_ERR_ST\r"
                    }
                ]
            },
            {
                "name": "uAviInfCksErrClr",
                "size": 1,
                "description": [
                    "Clear bit for the AVI Infoframe Checksum Error Interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear AVI_INF_CKS_ERR_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears AVI_INF_CKS_ERR_ST\r"
                    }
                ]
            },
            {
                "name": "uRiExpiredBClr",
                "size": 1,
                "description": [
                    "Clear bit for the Port B Ri expired Interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear RI_EXPIRED_B_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears RI_EXPIRED_B_ST\r"
                    }
                ]
            },
            {
                "name": "uRiExpiredAClr",
                "size": 1,
                "description": [
                    "Clear bit for the Port A Ri expired Interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear RI_EXPIRED_A_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears RI_EXPIRED_A_ST\r"
                    }
                ]
            },
            {
                "name": "uAksvUpdateBClr",
                "size": 1,
                "description": [
                    "Clear bit for the Port B AKSV Update Interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear AKSV_UPDATE_B_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears AKSV_UPDATE_B_ST\r"
                    }
                ]
            },
            {
                "name": "uAksvUpdateAClr",
                "size": 1,
                "description": [
                    "Clear bit for the Port A AKSV Update Interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears AKSV_UPDATE_A_ST\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 139,
        "name": "ADV7619_HDMI_EDG_INT2MASKB4",
        "data": [
            {
                "name": "uMsInfCksErrMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for MPEG Source Infoframe Checksum Error interrupt. When set the MPEG Source Infoframe \r",
                    "Checksum Error interrupt will trigger the INT2 interrupt and MS_INF_CKS_ERR_ST will indicate the interrupt \r",
                    "status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable MPEG Source Infoframe Checksum Error interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable MPEG Source Infoframe Checksum Error interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uSpdInfCksErrMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for SPD Infoframe Checksum Error interrupt. When set the SPD Infoframe Checksum Error \r",
                    "interrupt will trigger the INT2 interrupt and SPD_INF_CKS_ERR_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable SPD Infoframe Checksum Error interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable SPD Infoframe Checksum Error interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uAudInfCksErrMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Audio Infoframe Checksum Error interrupt. When set the Audio Infoframe Checksum \r",
                    "Error interrupt will trigger the INT2 interrupt and AUDIO_INF_CKS_ERR_ST will indicate the interrupt \r",
                    "status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Audio Infoframe Checksum Error interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Audio Infoframe Checksum Error interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uAviInfCksErrMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for AVI Infoframe Checksum Error interrupt. When set the AVI Infoframe Checksum Error \r",
                    "interrupt will trigger the INT2 interrupt and AVI_INF_CKS_ERR_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable AVI Infoframe Checksum Error interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable AVI Infoframe Checksum Error interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uRiExpiredBMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Port B Ri expired interrupt. When set the Port B Ri expired interrupt will trigger \r",
                    "the INT2 interrupt and RI_EXPIRED_B_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Port B Ri expired interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Port B Ri expired interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uRiExpiredAMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Port A Ri expired interrupt. When set the Port A Ri expired interrupt will trigger \r",
                    "the INT2 interrupt and RI_EXPIRED_A_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Port A Ri expired interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Port A Ri expired interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uAksvUpdateBMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Port B AKSV Update interrupt. When set the Port B AKSV Update interrupt will \r",
                    "trigger the INT2 interrupt and AKSV_UPDATE_B_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Port B AKSV Update interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Port B AKSV Update interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uAksvUpdateAMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Port A AKSV Update interrupt. When set the Port A AKSV Update interrupt will \r",
                    "trigger the INT2 interrupt and AKSV_UPDATE_A_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Port A AKSV Update interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Port A AKSV Update interrupt on INT2\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 140,
        "name": "ADV7619_HDMI_EDG_INTMASKB4",
        "data": [
            {
                "name": "uMsInfCksErrMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for MPEG Source Infoframe Checksum Error interrupt. When set the MPEG Source Infoframe \r",
                    "Checksum Error interrupt will trigger the INT1 interrupt and MS_INF_CKS_ERR_ST will indicate the interrupt \r",
                    "status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable SPD Infoframe Checksum Error interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable SPD Infoframe Checksum Error interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uSpdInfCksErrMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for SPD Infoframe Checksum Error interrupt. When set the SPD Infoframe Checksum Error \r",
                    "interrupt will trigger the INT1 interrupt and SPD_INF_CKS_ERR_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable SPD Infoframe Checksum Error interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable SPD Infoframe Checksum Error interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uAudInfCksErrMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Audio Infoframe Checksum Error interrupt. When set the Audio Infoframe Checksum \r",
                    "Error interrupt will trigger the INT1 interrupt and AUDIO_INF_CKS_ERR_ST will indicate the interrupt \r",
                    "status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Audio Infoframe Checksum Error interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Audio Infoframe Checksum Error interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uAviInfCksErrMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for AVI Infoframe Checksum Error interrupt. When set the AVI Infoframe Checksum Error \r",
                    "interrupt will trigger the INT1 interrupt and AVI_INF_CKS_ERR_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable AVI Infoframe Checksum Error interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable AVI Infoframe Checksum Error interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uRiExpiredBMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Port B Ri expired interrupt. When set the Port B AKSV Update interrupt will \r",
                    "trigger the INT1 interrupt and RI_EXPIRED_B_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Port B Ri expired interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Port B Ri expired interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uRiExpiredAMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Port A Ri expired interrupt. When set the Port A AKSV Update interrupt will \r",
                    "trigger the INT1 interrupt and RI_EXPIRED_A_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Port A Ri expired interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Port BARi expired interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uAksvUpdateBMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Port B AKSV Update interrupt. When set the Port B AKSV Update interrupt will \r",
                    "trigger the INT1 interrupt and AKSV_UPDATE_B_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Port B AKSV Update interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Port B AKSV Update interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uAksvUpdateAMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Port A AKSV Update interrupt. When set the Port A AKSV Update interrupt will \r",
                    "trigger the INT1 interrupt and AKSV_UPDATE_A_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Port A AKSV Update interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Port A AKSV Update interrupt on INT1\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 141,
        "name": "ADV7619_HDMI_EDG_RAWSTATUS5",
        "data": [
            {
                "name": "uReserved7_2",
                "size": 6,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uBgMeasDoneRaw",
                "size": 1,
                "description": [
                    "Status of Background port Measurement completed interrupt signal. When set to 1 it indicates measurements \r",
                    "of TMDS frequency and video parameters on the selected background port have been completed. Once set, this \r",
                    "bit will remain high until it is cleared via BG_MEAS_DONE_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Measurements of TMDS frequency and video parameters of background port not finished or not requested.\r"
                    },
                    {
                        "value": "1",
                        "description": "Measurements of TMDS frequency and video parameters of background port are ready\r"
                    }
                ]
            },
            {
                "name": "uVsInfCksErrRaw",
                "size": 1,
                "description": [
                    "Status of Vendor Specific Infoframe Checksum Error interrupt signal. When set to 1 it indicates that a \r",
                    "checksum error has been detected for an Vendor Specific Infoframe. Once set, this bit will remain high \r",
                    "until it is cleared via VS_INF_CKS_ERR_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No VS infoframe checksum error has occurred\r"
                    },
                    {
                        "value": "1",
                        "description": "A VS infoframe checksum error has occurred\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 142,
        "name": "ADV7619_HDMI_EDG_STATUS5",
        "data": [
            {
                "name": "uReserved7_2",
                "size": 6,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uBgMeasDoneSt",
                "size": 1,
                "description": [
                    "Latched status of Background Port Measurement completed interrupt. Once set this bit will remain high \r",
                    "until the interrupt has been cleared via BG_MEAS_DONE_CLR. This bit is only valid if enabled via \r",
                    "corresponding the INT1 or INT2 interrupt mask bit. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Measurements of TMDS frequency and video parameters of background port not finished or not requested.\r"
                    },
                    {
                        "value": "1",
                        "description": "Measurements of TMDS frequency and video parameters of background port are ready\r"
                    }
                ]
            },
            {
                "name": "uVsInfCksErrSt",
                "size": 1,
                "description": [
                    "Latched status of MPEG Source Infoframe Checksum Error interrupt. Once set this bit will remain high until \r",
                    "the interrupt has been cleared via MS_INF_CKS_ERR_CLR. This bit is only valid if enabled via corresponding \r",
                    "the INT1 or INT2 interrupt mask bit \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change in VS infoframe checksum error\r"
                    },
                    {
                        "value": "1",
                        "description": "A VS infoframe checksum error has triggered this interrupt\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 143,
        "name": "ADV7619_HDMI_EDG_INTCLR5",
        "data": [
            {
                "name": "uReserved7_2",
                "size": 6,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uBgMeasDoneClr",
                "size": 1,
                "description": [
                    "Clear bit for the Background Port Measurement completed Interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear BG_MEAS_DONE_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears BG_MEAS_DONE_ST\r"
                    }
                ]
            },
            {
                "name": "uVsInfCksErrClr",
                "size": 1,
                "description": [
                    "Clear bit for the Vendor Specific Infoframe Checksum Error Interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears VS_INF_CKS_ERR_ST\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 144,
        "name": "ADV7619_HDMI_EDG_INT2MASKB5",
        "data": [
            {
                "name": "uReserved7_2",
                "size": 6,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uBgMeasDoneMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Background port Measurement completed interrupt. When set the Background port \r",
                    "Measurement completed interrupt will trigger the INT2 interrupt and BG_MEAS_DONE_ST will indicate the \r",
                    "interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Background port Measurement Completed interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Background port Measurement Completed interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uVsInfCksErrMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for Vendor Specific Infoframe Checksum Error interrupt. When set the Vendor Specific \r",
                    "Infoframe Checksum Error interrupt will trigger the INT2 interrupt and VS_INF_CKS_ERR_ST will indicate the \r",
                    "interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Vendor Specific Infoframe Checksum Error interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Vendor Specific Infoframe Checksum Error interrupt on INT2\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 145,
        "name": "ADV7619_HDMI_EDG_INTMASKB5",
        "data": [
            {
                "name": "uReserved7_2",
                "size": 6,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uBgMeasDoneMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Background port Measurement completed interrupt. When set the Background port \r",
                    "Measurement completed interrupt will trigger the INT1 interrupt and BG_MEAS_DONE_ST will indicate the \r",
                    "interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Background port Measurement Completed interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Background port Measurement Completed interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uVsInfCksErrMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for Vendor Specific Infoframe Checksum Error interrupt. When set the Vendor Specific \r",
                    "Infoframe Checksum Error interrupt will trigger the INT1 interrupt and VS_INF_CKS_ERR_ST will indicate the \r",
                    "interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disable Vendor Specific Checksum Error interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enable Vendor Specific Checksum Error interrupt on INT1\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 146,
        "name": "ADV7619_CEC_STATUS1RAW",
        "data": [
            {
                "name": "uReserved7_6",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uCecRxRdy2Raw",
                "size": 1,
                "description": [
                    "Raw status of CEC Receiver Buffer 2 Ready signal. When set to 1 it indicates that a CEC frame has been \r",
                    "received and is waiting to be read in receiver frame buffer 2. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change\r"
                    },
                    {
                        "value": "1",
                        "description": "CEC Rx buffer 2 has received a complete message which is ready be read by the host\r"
                    }
                ]
            },
            {
                "name": "uCecRxRdy1Raw",
                "size": 1,
                "description": [
                    "Raw status of CEC Receiver Buffer 1 Ready signal. When set to 1 it indicates that a CEC frame has been \r",
                    "received and is waiting to be read in receiver frame buffer 1. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change\r"
                    },
                    {
                        "value": "1",
                        "description": "CEC Rx buffer 1 has received a complete message which is ready be read by the host\r"
                    }
                ]
            },
            {
                "name": "uCecRxRdy0Raw",
                "size": 1,
                "description": [
                    "Raw status of CEC Receiver Buffer 0 Ready signal. When set to 1 it indicates that a CEC frame has been \r",
                    "received and is waiting to be read in receiver frame buffer 0. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change\r"
                    },
                    {
                        "value": "1",
                        "description": "CEC Rx buffer 0 has received a complete message which is ready be read by the host\r"
                    }
                ]
            },
            {
                "name": "uCecTxRetryTimeoutRaw",
                "size": 1,
                "description": [
                    "Raw status of CEC Transmitter retry timeout signal.\r",
                    "but it was unsuccessful every time \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change\r"
                    },
                    {
                        "value": "1",
                        "description": "CEC TX has retried to send the current message by the no. of times specified in the TX_RETRY_REGISTER \r"
                    }
                ]
            },
            {
                "name": "uCecTxArbitrationLostRaw",
                "size": 1,
                "description": [
                    "Raw status of CEC Transmitter Arbitration lost signal.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change\r"
                    },
                    {
                        "value": "1",
                        "description": "CEC TX has lost arbitration to another TX\r"
                    }
                ]
            },
            {
                "name": "uCecTxReadyRaw",
                "size": 1,
                "description": [
                    "Raw status of CEC Transmitter 'message sent' signal. This bit will be go high whenever the TX has \r",
                    "successfully sent a message. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change\r"
                    },
                    {
                        "value": "1",
                        "description": "CEC TX has successfully sent the last outgoing message\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 147,
        "name": "ADV7619_CEC_STATUS1INTSTATUS",
        "data": [
            {
                "name": "uReserved7_6",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uCecRxRdy2St",
                "size": 1,
                "description": [
                    "Latched status of CEC_RX_RDY2_RAW signal. This bit is only valid if enabled via the corresponding INT1 or \r",
                    "INT2 interrupt mask bit. When a message has been received into buffer 2 this bit is set. Once set this bit \r",
                    "will remain high until the interrupt has been cleared via CEC_RX_RDY0_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change\r"
                    },
                    {
                        "value": "1",
                        "description": "New CEC message received in buffer 2\r"
                    }
                ]
            },
            {
                "name": "uCecRxRdy1St",
                "size": 1,
                "description": [
                    "Latched status of CEC_RX_RDY1_RAW signal. This bit is only valid if enabled via the corresponding INT1 or \r",
                    "INT2 interrupt mask bit. When a message has been received into buffer 1 this bit is set. Once set this bit \r",
                    "will remain high until the interrupt has been cleared via CEC_RX_RDY0_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change\r"
                    },
                    {
                        "value": "1",
                        "description": "New CEC message received in buffer 1\r"
                    }
                ]
            },
            {
                "name": "uCecRxRdy0St",
                "size": 1,
                "description": [
                    "Latched status of CEC_RX_RDY0_RAW signal. This bit is only valid if enabled via the corresponding INT1 or \r",
                    "INT2 interrupt mask bit. When a message has been received into buffer 0 this bit is set. Once set this bit \r",
                    "will remain high until the interrupt has been cleared via CEC_RX_RDY0_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change\r"
                    },
                    {
                        "value": "1",
                        "description": "New CEC message received in buffer 0\r"
                    }
                ]
            },
            {
                "name": "uCecTxRetryTimeoutSt",
                "size": 1,
                "description": [
                    "Latched status of CEC_TX_RETRY_TIMEOUT_RAW signal. This bit is only valid if enabled via the corresponding \r",
                    "INT1 or INT2 interrupt mask bit. If the CEC TX fails to send the current message within the number of \r",
                    "retry attempts specified by CEC_TX_RETRY this bit is set. Once set this bit will remain high until the \r",
                    "interrupt has been cleared via CEC_TX_RETRY_TIMEOUT_CLR. \r",
                    "CEC_TX_RETRY \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change\r"
                    },
                    {
                        "value": "1",
                        "description": "CEC TX has tried but failed to resend the current message for the number of times specified by \r"
                    }
                ]
            },
            {
                "name": "uCecTxArbitrationLostSt",
                "size": 1,
                "description": [
                    "Latched status of CEC_TX_ARBITRATION_LOST_RAW signal. This bit is only valid if enabled via the \r",
                    "corresponding INT1 or INT2 interrupt mask bit. If the CEC TX loses arbitration while trying to send a \r",
                    "message this bit is set. Once set this bit will remain high until the interrupt has been cleared via \r",
                    "CEC_TX_ARBITRATION_LOST_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change\r"
                    },
                    {
                        "value": "1",
                        "description": "The CEC TX has lost arbitration to another TX\r"
                    }
                ]
            },
            {
                "name": "uCecTxReadySt",
                "size": 1,
                "description": [
                    "Latched status of CEC_TX_READY_RAW signal. This bit is only valid if enabled via the corresponding INT1 or \r",
                    "INT2 interrupt mask bit. When the CEC TX successfully sends the current message this bit is set. Once set \r",
                    "this bit will remain high until the interrupt has been cleared via CEC_TX_READY_CLR. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change\r"
                    },
                    {
                        "value": "1",
                        "description": "Message transmitted successfully\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 148,
        "name": "ADV7619_CEC_STATUS1INTCLEAR",
        "data": [
            {
                "name": "uReserved7_6",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uCecRxRdy2Clr",
                "size": 1,
                "description": [
                    "Clear bit for CEC Receiver Buffer 2 Ready interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear CEC_RX_RDY2_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears CEC_RX_RDY2_ST\r"
                    }
                ]
            },
            {
                "name": "uCecRxRdy1Clr",
                "size": 1,
                "description": [
                    "Clear bit for CEC Receiver Buffer 1 Ready interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear CEC_RX_RDY1_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears CEC_RX_RDY1_ST\r"
                    }
                ]
            },
            {
                "name": "uCecRxRdy0Clr",
                "size": 1,
                "description": [
                    "Clear bit for CEC Receiver Buffer 0 Ready interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear CEC_RX_RDY0_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears CEC_RX_RDY0_ST\r"
                    }
                ]
            },
            {
                "name": "uCecTxRetryTimeoutClr",
                "size": 1,
                "description": [
                    "Clear bit for CEC Transmitter Retry Timeout interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear CEC_TX_RETRY_TIMEOUT_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears CEC_TX_RETRY_TIMEOUT_ST\r"
                    }
                ]
            },
            {
                "name": "uCecTxArbitrationLostClr",
                "size": 1,
                "description": [
                    "Clear bit for CEC Transmitter Arbitration Lost interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear CEC_TX_ARBITRATION_LOST_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears CEC_TX_ARBITRATION_LOST_ST\r"
                    }
                ]
            },
            {
                "name": "uCecTxReadyClr",
                "size": 1,
                "description": [
                    "Clear bit for CEC Transmitter Ready interrupt.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Does not clear CEC_TX_READY_ST\r"
                    },
                    {
                        "value": "1",
                        "description": "Clears CEC_TX_READY_ST\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 149,
        "name": "ADV7619_CEC_STATUS1INT2MASKB",
        "data": [
            {
                "name": "uReserved7_6",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uCecRxRdy2Mb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for CEC Receiver Buffer 2 Ready interrupt. When set the CEC Receiver Buffer 2 Ready \r",
                    "interrupt will trigger the INT2 interrupt and CEC_RX_RDY2_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables CEC Receiver Buffer 2 Ready interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables CEC Receiver Buffer 2 Ready interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uCecRxRdy1Mb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for CEC Receiver Buffer 2 Ready interrupt. When set the CEC Receiver Buffer 2 Ready \r",
                    "interrupt will trigger the INT2 interrupt and CEC_RX_RDY2_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables CEC Receiver Buffer 1 Ready interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables CEC Receiver Buffer 1 Ready interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uCecRxRdy0Mb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for CEC Receiver Buffer 0 Ready interrupt. When set the CEC Receiver Buffer 0 Ready \r",
                    "interrupt will trigger the INT2 interrupt and CEC_RX_RDY0_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables CEC Receiver Buffer 0 Ready interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables CEC Receiver Buffer 0 Ready interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uCecTxRetryTimeoutMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for CEC Transmitter Retry Timeout interrupt. When set the CEC Transmitter Retry \r",
                    "Timeout interrupt will trigger the INT2 interrupt and CEC_TX_RETRY_TIMEOUT_ST will indicate the interrupt \r",
                    "status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables CEC Receiver Transmitter Timeout Retry interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables CEC Receiver Transmitter Timeout Retry interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uCecTxArbitrationLostMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for CEC Transmitter Arbitration Lost interrupt. When set the CEC Transmitter \r",
                    "Arbitration Lost interrupt will trigger the INT2 interrupt and CEC_TX_ARBIRATION_LOST_ST will indicate the \r",
                    "interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables CEC Receiver Transmitter Arbitration Lost interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables CEC Receiver Transmitter Arbitration Lost interrupt on INT2\r"
                    }
                ]
            },
            {
                "name": "uCecTxReadyMb2",
                "size": 1,
                "description": [
                    "INT2 interrupt mask for CEC Transmitter Ready interrupt. When set the CEC Transmitter Ready interrupt will \r",
                    "trigger the INT2 interrupt and CEC_TX_RDY_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables CEC Receiver Transmitter Ready interrupt on INT2\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables CEC Receiver Transmitter Ready interrupt on INT2\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 150,
        "name": "ADV7619_CEC_STATUS1INT1MASKB",
        "data": [
            {
                "name": "uReserved7_6",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uCecRxRdy2Mb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for CEC Receiver Buffer 2 Ready interrupt. When set the CEC Receiver Buffer 2 Ready \r",
                    "interrupt will trigger the INT1 interrupt and CEC_RX_RDY2_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables CEC Receiver Buffer 2 Ready interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables CEC Receiver Buffer 2 Ready interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uCecRxRdy1Mb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for CEC Receiver Buffer 2 Ready interrupt. When set the CEC Receiver Buffer 2 Ready \r",
                    "interrupt will trigger the INT1 interrupt and CEC_RX_RDY2_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables CEC Receiver Buffer 1 Ready interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables CEC Receiver Buffer 1 Ready interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uCecRxRdy0Mb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for CEC Receiver Buffer 0 Ready interrupt. When set the CEC Receiver Buffer 0 Ready \r",
                    "interrupt will trigger the INT1 interrupt and CEC_RX_RDY0_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables CEC Receiver Buffer 0 Ready interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables CEC Receiver Buffer 0 Ready interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uCecTxRetryTimeoutMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for CEC Transmitter Retry Timeout interrupt. When set the CEC Transmitter Retry \r",
                    "Timeout interrupt will trigger the INT1 interrupt and CEC_TX_RETRY_TIMEOUT_ST will indicate the interrupt \r",
                    "status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables CEC Receiver Transmitter Timeout Retry interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables CEC Receiver Transmitter Timeout Retry interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uCecTxArbitrationLostMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for CEC Transmitter Arbitration Lost interrupt. When set the CEC Transmitter \r",
                    "Arbitration Lost interrupt will trigger the INT1 interrupt and CEC_TX_ARBIRATION_LOST_ST will indicate the \r",
                    "interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables CEC Receiver Transmitter Arbitration Lost interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables CEC Receiver Transmitter Arbitration Lost interrupt on INT1\r"
                    }
                ]
            },
            {
                "name": "uCecTxReadyMb1",
                "size": 1,
                "description": [
                    "INT1 interrupt mask for CEC Transmitter Ready interrupt. When set the CEC Transmitter Ready interrupt will \r",
                    "trigger the INT1 interrupt and CEC_TX_RDY_ST will indicate the interrupt status. \r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Disables CEC Receiver Transmitter Ready interrupt on INT1\r"
                    },
                    {
                        "value": "1",
                        "description": "Enables CEC Receiver Transmitter Ready interrupt on INT1\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 151,
        "name": "ADV7619_CEC_RAW_STATUS2",
        "data": [
            {
                "name": "uCecInterruptByte",
                "size": 8,
                "description": [
                    "One of the 8 preprogrammed commands received\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change\r"
                    },
                    {
                        "value": "1",
                        "description": "opcode 1 received.\r"
                    },
                    {
                        "value": "2",
                        "description": "opcode 2 received.\r"
                    },
                    {
                        "value": "4",
                        "description": "opcode 3 received.\r"
                    },
                    {
                        "value": "8",
                        "description": "opcode 4 received.\r"
                    },
                    {
                        "value": "10",
                        "description": "opcode 5 received.\r"
                    },
                    {
                        "value": "20",
                        "description": "opcode 6 received.\r"
                    },
                    {
                        "value": "40",
                        "description": "opcode 7 received.\r"
                    },
                    {
                        "value": "80",
                        "description": "opcode 8 received.\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 152,
        "name": "ADV7619_CEC_INTERRUPT_STATUS2",
        "data": [
            {
                "name": "uCecInterruptByteSt",
                "size": 8,
                "description": [
                    "No description."
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "No change\r"
                    },
                    {
                        "value": "1",
                        "description": "one of the 8 opcodes received\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 153,
        "name": "ADV7619_CEC_INTERRUPT_CLEAR2",
        "data": [
            {
                "name": "uCecInterruptByteClr",
                "size": 8,
                "description": [
                    "No description."
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "does not clear\r"
                    },
                    {
                        "value": "1",
                        "description": "clears cec_interrupt_byte_st\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 154,
        "name": "ADV7619_CEC_INTERRUPT2_MASKB",
        "data": [
            {
                "name": "uCecInterruptByteMb2",
                "size": 8,
                "description": [
                    "No description."
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "masks cec_interrupt_byte_st\r"
                    },
                    {
                        "value": "1",
                        "description": "unmasks cec_interrupt_byte_st\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 155,
        "name": "ADV7619_CEC_INTERRUPT_MASKB",
        "data": [
            {
                "name": "uCecInterruptByteMb1",
                "size": 8,
                "description": [
                    "No description."
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "masks cec_interrupt_byte_st\r"
                    },
                    {
                        "value": "1",
                        "description": "unmasks cec_interrupt_byte_st\r"
                    }
                ]
            }
        ]
    },
    {
        "offset": 191,
        "name": "ADV7619_CP_CORE_BYPASSING",
        "data": [
            {
                "name": "uReserved7_1",
                "size": 7,
                "description": [
                    "It is possible to bypass CP core completely with using following register. When OP_FORMAT_SEL is set to \r",
                    "0x94, 0x95, 0x96, 0x54 CP_COMPLETE_BYPASS_IN_HDMI_MODE must be set to 0.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Normal mode\r"
                    },
                    {
                        "value": "1",
                        "description": "HDMI data directly fed to output bypassing CP completely, CP_CLK can be powered down\r"
                    }
                ]
            },
            {
                "name": "uCpCompleteBypassEnable",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 224,
        "name": "ADV7619_IO_REG_E0",
        "data": [
            {
                "name": "uDsWithoutFilter",
                "size": 1,
                "description": [
                    "Disables the chroma filters on channel B and C while keeping the downsampler functional\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Filters and downsamples\r"
                    },
                    {
                        "value": "1",
                        "description": "Downsamples only (no filtering)\r"
                    }
                ]
            },
            {
                "name": "uReserved6_0",
                "size": 7,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 231,
        "name": "ADV7619_IO_REG_E7",
        "data": [
            {
                "name": "uReserved7_6",
                "size": 2,
                "description": [
                    "No description."
                ],
                "values": []
            },
            {
                "name": "uDppLumaHbwSel",
                "size": 1,
                "description": [
                    "R/W A control to select the DPP Luma filter bandwidth for stage 2 filters.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Select Low bandwidth (0.44Fs) Higher stopband attenuation\r"
                    },
                    {
                        "value": "1",
                        "description": "Select High bandwidth (0.47 Fs) Lower stop-band attenuation\r"
                    }
                ]
            },
            {
                "name": "uDppChromaLowEn",
                "size": 1,
                "description": [
                    "R/W A control to select DPP Chroma filter bandwidth for stage 2 filters.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "High bandwidth, sharp transition filter for channels B/C\r"
                    },
                    {
                        "value": "1",
                        "description": "Soft filter with minimized ringing for channels B/C\r"
                    }
                ]
            },
            {
                "name": "uReserved3_0",
                "size": 4,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 234,
        "name": "ADV7619_IO_REG_EA",
        "data": [
            {
                "name": "uRdInfo",
                "size": 8,
                "description": [
                    "Chip revision code\r"
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 235,
        "name": "ADV7619_IO_REB_EB",
        "data": [
            {
                "name": "uRdInfo",
                "size": 8,
                "description": [
                    "Chip revision code\r"
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 244,
        "name": "ADV7619_CEC_SLAVE_ADDR",
        "data": [
            {
                "name": "uCecSlaveAddr",
                "size": 7,
                "description": [
                    "Programmable I2C slave address for CEC map\r"
                ],
                "values": []
            },
            {
                "name": "uReserved0",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 245,
        "name": "ADV7619_INFOFRAME_SLAVE_ADDR",
        "data": [
            {
                "name": "uInfoframeSlaveAddr",
                "size": 7,
                "description": [
                    "Programmable I2C slave address for Infoframe map\r"
                ],
                "values": []
            },
            {
                "name": "uReserved0",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 248,
        "name": "ADV7619_AFE_SLAVE_ADDR",
        "data": [
            {
                "name": "uDpllSlaveAddr",
                "size": 7,
                "description": [
                    "Programmable I2C slave address for AFE map\r"
                ],
                "values": []
            },
            {
                "name": "uReserved0",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 249,
        "name": "ADV7619_KSV_SLAVE_ADDR",
        "data": [
            {
                "name": "uKsvSlaveAddr",
                "size": 7,
                "description": [
                    "Programmable I2C slave address for KSV map\r"
                ],
                "values": []
            },
            {
                "name": "uReserved0",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 250,
        "name": "ADV7619_EDID_SLAVE_ADDR",
        "data": [
            {
                "name": "uEdidSlaveAddr",
                "size": 7,
                "description": [
                    "Programmable I2C slave address for EDID map\r"
                ],
                "values": []
            },
            {
                "name": "uReserved0",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 251,
        "name": "ADV7619_HDMI_SLAVE_ADDR",
        "data": [
            {
                "name": "uHdmiSlaveAddr",
                "size": 7,
                "description": [
                    "Programmable I2C slave address for HDMI map\r"
                ],
                "values": []
            },
            {
                "name": "uReserved0",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 253,
        "name": "ADV7619_CP_SLAVE_ADDR",
        "data": [
            {
                "name": "uCpSlaveAddr",
                "size": 7,
                "description": [
                    "Programmable I2C slave address for CP map\r"
                ],
                "values": []
            },
            {
                "name": "uReserved0",
                "size": 1,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    },
    {
        "offset": 255,
        "name": "ADV7619_IO_REG_FF",
        "data": [
            {
                "name": "uMainReset",
                "size": 1,
                "description": [
                    "Main reset where everything, all I2C registers will be reset to their default values.\r"
                ],
                "values": [
                    {
                        "value": "0",
                        "description": "Normal Operation.\r"
                    },
                    {
                        "value": "1",
                        "description": "Apply Main I2C reset.\r"
                    }
                ]
            },
            {
                "name": "uReserved6_0",
                "size": 7,
                "description": [
                    "No description."
                ],
                "values": []
            }
        ]
    }
]
