#include "Conversion/BtorToLLVM/ConvertBtorToLLVMPass.h"
#include "Dialect/Btor/IR/BtorOps.h"

#include "../PassDetail.h"
#include "mlir/Dialect/LLVMIR/LLVMDialect.h"
#include "mlir/Conversion/LLVMCommon/ConversionTarget.h"
#include "mlir/Conversion/LLVMCommon/VectorPattern.h"
#include "mlir/IR/TypeRange.h"

using namespace mlir;

#define PASS_NAME "convert-btor-to-llvm"

namespace {

template <typename SourceOp, typename BaseOp>
class ConvertNotOpToBtorPattern : public ConvertOpToLLVMPattern<SourceOp> {
    public:
        using ConvertOpToLLVMPattern<SourceOp>::ConvertOpToLLVMPattern;

        LogicalResult matchAndRewrite(SourceOp op, 
                    typename SourceOp::Adaptor adaptor,
                    ConversionPatternRewriter &rewriter) const override {
            static_assert(
                std::is_base_of<
                        OpTrait::OneResult<SourceOp>, SourceOp>::value,
                        "expected single result op");

            Value baseOp = rewriter.create<BaseOp>(op.getLoc(),
                                     adaptor.lhs(), adaptor.rhs());
            rewriter.replaceOpWithNewOp<btor::NotOp>(op, baseOp);

            return success();
  }
};

template <typename SourceOp, typename TargetOp>
class ConvertReduceOpToLLVMPattern : public ConvertOpToLLVMPattern<SourceOp> {
    public:
        using ConvertOpToLLVMPattern<SourceOp>::ConvertOpToLLVMPattern;

        LogicalResult matchAndRewrite(SourceOp op, 
                    typename SourceOp::Adaptor adaptor,
                    ConversionPatternRewriter &rewriter) const override {
            static_assert(
                std::is_base_of<
                        OpTrait::OneResult<SourceOp>, SourceOp>::value,
                        "expected single result op");

            auto operand = adaptor.operand();
            auto type = operand.getType();
            std::vector<int64_t> shape(1, type.getIntOrFloatBitWidth());
            Type vectorTtype = VectorType::get(shape, rewriter.getI1Type());
            auto vectorValue = rewriter.create<LLVM::BitcastOp>(op.getLoc(), 
                    vectorTtype, operand);

            rewriter.replaceOpWithNewOp<TargetOp>(op, 
                        rewriter.getI1Type(), vectorValue);

            return success();
  }
};

//===----------------------------------------------------------------------===//
// Straightforward Op Lowerings
//===----------------------------------------------------------------------===//

using AddOpLowering = VectorConvertToLLVMPattern<btor::AddOp, LLVM::AddOp>;
using SubOpLowering = VectorConvertToLLVMPattern<btor::SubOp, LLVM::SubOp>;
using MulOpLowering = VectorConvertToLLVMPattern<btor::MulOp, LLVM::MulOp>;
using UDivOpLowering = VectorConvertToLLVMPattern<btor::UDivOp, LLVM::UDivOp>;
using SDivOpLowering = VectorConvertToLLVMPattern<btor::SDivOp, LLVM::SDivOp>;
using URemOpLowering = VectorConvertToLLVMPattern<btor::URemOp, LLVM::URemOp>;
using SRemOpLowering = VectorConvertToLLVMPattern<btor::SRemOp, LLVM::SRemOp>;
using AndOpLowering = VectorConvertToLLVMPattern<btor::AndOp, LLVM::AndOp>;
using OrOpLowering = VectorConvertToLLVMPattern<btor::OrOp, LLVM::OrOp>;
using XOrOpLowering = VectorConvertToLLVMPattern<btor::XOrOp, LLVM::XOrOp>;
using ShiftLLOpLowering = VectorConvertToLLVMPattern<btor::ShiftLLOp, LLVM::ShlOp>;
using ShiftRLOpLowering = VectorConvertToLLVMPattern<btor::ShiftRLOp, LLVM::LShrOp>;
using ShiftRAOpLowering = VectorConvertToLLVMPattern<btor::ShiftRAOp, LLVM::AShrOp>;
using UAddOverflowOpLowering = 
      VectorConvertToLLVMPattern<btor::UAddOverflowOp, LLVM::UAddWithOverflowOp>;
using SAddOverflowOpLowering = 
      VectorConvertToLLVMPattern<btor::SAddOverflowOp, LLVM::SAddWithOverflowOp>;
using USubOverflowOpLowering = 
      VectorConvertToLLVMPattern<btor::USubOverflowOp, LLVM::USubWithOverflowOp>;
using SSubOverflowOpLowering = 
      VectorConvertToLLVMPattern<btor::SSubOverflowOp, LLVM::SSubWithOverflowOp>;
using SMulOverflowOpLowering = 
      VectorConvertToLLVMPattern<btor::SMulOverflowOp, LLVM::SMulWithOverflowOp>;
using UMulOverflowOpLowering = 
      VectorConvertToLLVMPattern<btor::UMulOverflowOp, LLVM::UMulWithOverflowOp>;
using UExtOpLowering = VectorConvertToLLVMPattern<btor::UExtOp, LLVM::ZExtOp>;
using SExtOpLowering = VectorConvertToLLVMPattern<btor::SExtOp, LLVM::SExtOp>;
using IteOpLowering = VectorConvertToLLVMPattern<btor::IteOp, LLVM::SelectOp>;
using RedOrOpLowering = ConvertReduceOpToLLVMPattern<btor::RedOrOp, LLVM::vector_reduce_or>;
using RedXorOpLowering = ConvertReduceOpToLLVMPattern<btor::RedXorOp, LLVM::vector_reduce_xor>;
using RedAndOpLowering = ConvertReduceOpToLLVMPattern<btor::RedAndOp, LLVM::vector_reduce_and>;
using XnorOpLowering = ConvertNotOpToBtorPattern<btor::XnorOp, btor::XOrOp>;
using NandOpLowering = ConvertNotOpToBtorPattern<btor::NandOp, btor::AndOp>;
using NorOpLowering = ConvertNotOpToBtorPattern<btor::NorOp, btor::OrOp>;

//===----------------------------------------------------------------------===//
// Lowering Declarations
//===----------------------------------------------------------------------===//

struct ConstantOpLowering : public ConvertOpToLLVMPattern<btor::ConstantOp> {
    using ConvertOpToLLVMPattern<btor::ConstantOp>::ConvertOpToLLVMPattern;
    LogicalResult matchAndRewrite(btor::ConstantOp op, OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const override;
};

struct CmpOpLowering : public ConvertOpToLLVMPattern<btor::CmpOp> {
    using ConvertOpToLLVMPattern<btor::CmpOp>::ConvertOpToLLVMPattern;
    LogicalResult matchAndRewrite(btor::CmpOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override;
};

struct NotOpLowering : public ConvertOpToLLVMPattern<btor::NotOp> {
    using ConvertOpToLLVMPattern<btor::NotOp>::ConvertOpToLLVMPattern;
    LogicalResult matchAndRewrite(btor::NotOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override;
};

struct AssertNotOpLowering : public ConvertOpToLLVMPattern<btor::AssertNotOp> {
    using ConvertOpToLLVMPattern<btor::AssertNotOp>::ConvertOpToLLVMPattern;
    LogicalResult matchAndRewrite(btor::AssertNotOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override;
};

struct IffOpLowering : public ConvertOpToLLVMPattern<btor::IffOp> {
    using ConvertOpToLLVMPattern<btor::IffOp>::ConvertOpToLLVMPattern;
    LogicalResult matchAndRewrite(btor::IffOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override;
};

struct ImpliesOpLowering : public ConvertOpToLLVMPattern<btor::ImpliesOp> {
    using ConvertOpToLLVMPattern<btor::ImpliesOp>::ConvertOpToLLVMPattern;
    LogicalResult matchAndRewrite(btor::ImpliesOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override;
};

struct RotateLOpLowering : public ConvertOpToLLVMPattern<btor::RotateLOp> {
    using ConvertOpToLLVMPattern<btor::RotateLOp>::ConvertOpToLLVMPattern;
    LogicalResult matchAndRewrite(btor::RotateLOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override;
};

struct RotateROpLowering : public ConvertOpToLLVMPattern<btor::RotateROp> {
    using ConvertOpToLLVMPattern<btor::RotateROp>::ConvertOpToLLVMPattern;
    LogicalResult matchAndRewrite(btor::RotateROp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override;
};

struct IncOpLowering : public ConvertOpToLLVMPattern<btor::IncOp> {
    using ConvertOpToLLVMPattern<btor::IncOp>::ConvertOpToLLVMPattern;
    LogicalResult matchAndRewrite(btor::IncOp op, OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const override;
};

struct DecOpLowering : public ConvertOpToLLVMPattern<btor::DecOp> {
    using ConvertOpToLLVMPattern<btor::DecOp>::ConvertOpToLLVMPattern;
    LogicalResult matchAndRewrite(btor::DecOp op, OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const override;
};

struct NegOpLowering : public ConvertOpToLLVMPattern<btor::NegOp> {
    using ConvertOpToLLVMPattern<btor::NegOp>::ConvertOpToLLVMPattern;
    LogicalResult matchAndRewrite(btor::NegOp op, OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const override;
};

struct SliceOpLowering : public ConvertOpToLLVMPattern<btor::SliceOp> {
    using ConvertOpToLLVMPattern<btor::SliceOp>::ConvertOpToLLVMPattern;
    LogicalResult matchAndRewrite(btor::SliceOp op, OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const override;
};

struct ConcatOpLowering : public ConvertOpToLLVMPattern<btor::ConcatOp> {
    using ConvertOpToLLVMPattern<btor::ConcatOp>::ConvertOpToLLVMPattern;
    LogicalResult matchAndRewrite(btor::ConcatOp op, OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const override;
};

struct SDivOverflowOpLowering : public ConvertOpToLLVMPattern<btor::SDivOverflowOp> {
    using ConvertOpToLLVMPattern<btor::SDivOverflowOp>::ConvertOpToLLVMPattern;
    LogicalResult matchAndRewrite(btor::SDivOverflowOp op, OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const override;
};

struct SModOpLowering : public ConvertOpToLLVMPattern<btor::SModOp> {
    using ConvertOpToLLVMPattern<btor::SModOp>::ConvertOpToLLVMPattern;
    LogicalResult matchAndRewrite(btor::SModOp op, OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const override;
};

struct UndefOpLowering : public ConvertOpToLLVMPattern<btor::UndefOp> {
    using ConvertOpToLLVMPattern<btor::UndefOp>::ConvertOpToLLVMPattern;
    LogicalResult matchAndRewrite(btor::UndefOp op, OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const override;
};

struct AssumeOpLowering : public ConvertOpToLLVMPattern<btor::AssumeOp> {
    using ConvertOpToLLVMPattern<btor::AssumeOp>::ConvertOpToLLVMPattern;
    LogicalResult matchAndRewrite(btor::AssumeOp op, OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const override;
};

} // end anonymous namespace

//===----------------------------------------------------------------------===//
// ConstantOpLowering
//===----------------------------------------------------------------------===//

LogicalResult ConstantOpLowering::matchAndRewrite(btor::ConstantOp op, OpAdaptor adaptor,
                                    ConversionPatternRewriter &rewriter) const {
    return LLVM::detail::oneToOneRewrite(op, LLVM::ConstantOp::getOperationName(),
                                       adaptor.getOperands(),
                                       *getTypeConverter(), rewriter);
}

//===----------------------------------------------------------------------===//
// CmpOpLowering
//===----------------------------------------------------------------------===//

// Convert btor.cmp predicate into the LLVM dialect CmpPredicate. The two enums
// share numerical values so just cast.
template <typename LLVMPredType, typename PredType>
static LLVMPredType convertBtorCmpPredicate(PredType pred) {
  return static_cast<LLVMPredType>(pred);
}

LogicalResult CmpOpLowering::matchAndRewrite(btor::CmpOp op, OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const {
    auto resultType = op.getResult().getType();

    rewriter.replaceOpWithNewOp<LLVM::ICmpOp>(op, 
                            typeConverter->convertType(resultType),
                            convertBtorCmpPredicate<LLVM::ICmpPredicate>(op.getPredicate()),
                            adaptor.lhs(), adaptor.rhs());

  return success();
}

//===----------------------------------------------------------------------===//
// NotOpLowering
//===----------------------------------------------------------------------===//

LogicalResult NotOpLowering::matchAndRewrite(btor::NotOp notOp, OpAdaptor adaptor,
                                    ConversionPatternRewriter &rewriter) const {
    Value operand = adaptor.operand(); 
    Type opType = operand.getType(); 

    int width = opType.getIntOrFloatBitWidth();
    int trueVal = pow(2, width) - 1;
    Value trueConst = rewriter.create<LLVM::ConstantOp>(notOp.getLoc(), opType, rewriter.getIntegerAttr(opType, trueVal));
    rewriter.replaceOpWithNewOp<LLVM::XOrOp>(notOp, operand, trueConst);
    return success();
}

//===----------------------------------------------------------------------===//
// AssertNotOpLowering
//===----------------------------------------------------------------------===//

LogicalResult AssertNotOpLowering::matchAndRewrite(btor::AssertNotOp assertOp, OpAdaptor adaptor,
                                    ConversionPatternRewriter &rewriter) const {

    auto loc = assertOp.getLoc();

    Value notBad = rewriter.create<btor::NotOp>(loc, adaptor.arg());

    // Insert the `verifier.error` declaration if necessary.
    auto module = assertOp->getParentOfType<ModuleOp>();
    auto verifierError = "verifier.error";
    auto verfifierErrorFunc = module.lookupSymbol<LLVM::LLVMFuncOp>(verifierError);
    if (!verfifierErrorFunc) {
      OpBuilder::InsertionGuard guard(rewriter);
      rewriter.setInsertionPointToStart(module.getBody());
      auto verfifierErrorFuncTy = LLVM::LLVMFunctionType::get(
                                    LLVM::LLVMVoidType::get(getContext()), {});
      verfifierErrorFunc = rewriter.create<LLVM::LLVMFuncOp>(
                                            rewriter.getUnknownLoc(),
                                            verifierError, 
                                            verfifierErrorFuncTy);
    }

    // Split block at `assert` operation.
    Block *opBlock = rewriter.getInsertionBlock();
    auto opPosition = rewriter.getInsertionPoint();
    Block *continuationBlock = rewriter.splitBlock(opBlock, opPosition);

    // Generate IR to call `abort`.
    Block *failureBlock = rewriter.createBlock(opBlock->getParent());
    rewriter.create<LLVM::CallOp>(loc, verfifierErrorFunc, llvm::None);
    rewriter.create<LLVM::UnreachableOp>(loc);

    // Generate assertion test.
    rewriter.setInsertionPointToEnd(opBlock);
    rewriter.replaceOpWithNewOp<LLVM::CondBrOp>(
        assertOp, notBad, continuationBlock, failureBlock);

    return success();
}

//===----------------------------------------------------------------------===//
// IffOpLowering
//===----------------------------------------------------------------------===//

LogicalResult IffOpLowering::matchAndRewrite(btor::IffOp iffOp, OpAdaptor adaptor,
                                    ConversionPatternRewriter &rewriter) const {
    auto loc = iffOp.getLoc();

    Value notLHS = rewriter.create<btor::NotOp>(loc, adaptor.lhs());
    Value notRHS = rewriter.create<btor::NotOp>(loc, adaptor.rhs());
    
    Value notLHSorRHS = rewriter.create<LLVM::OrOp>(loc, notLHS, adaptor.rhs());
    Value notRHSorLHS = rewriter.create<LLVM::OrOp>(loc, notRHS, adaptor.lhs());
    rewriter.replaceOpWithNewOp<LLVM::AndOp>(iffOp, notLHSorRHS, notRHSorLHS);
    return success();
}

//===----------------------------------------------------------------------===//
// ImpliesOpLowering
//===----------------------------------------------------------------------===//

LogicalResult ImpliesOpLowering::matchAndRewrite(btor::ImpliesOp impOp, OpAdaptor adaptor,
                                    ConversionPatternRewriter &rewriter) const {
    auto loc = impOp.getLoc();

    Value notLHS = rewriter.create<btor::NotOp>(loc, adaptor.lhs());
    rewriter.replaceOpWithNewOp<LLVM::OrOp>(impOp, notLHS, adaptor.rhs());
    return success();
}

//===----------------------------------------------------------------------===//
// RotateLOpLowering
//===----------------------------------------------------------------------===//

LogicalResult RotateLOpLowering::matchAndRewrite(btor::RotateLOp rolOp, OpAdaptor adaptor,
                                    ConversionPatternRewriter &rewriter) const {
    // We convert using the following paradigm: given lhs, rhs, width
    // shiftBy = rhs % width
    // (lhs << shiftBy) or (lhs >> (width - shiftBy))   
    auto loc = rolOp.getLoc();
    Value lhs = adaptor.lhs();
    Value rhs = adaptor.rhs();
    Type opType = lhs.getType(); 

    int width = opType.getIntOrFloatBitWidth();
    Value widthVal = rewriter.create<LLVM::ConstantOp>(loc, opType, rewriter.getIntegerAttr(opType, width));
    Value shiftBy = rewriter.create<LLVM::URemOp>(loc, rhs, widthVal);
    Value shiftRightBy = rewriter.create<LLVM::SubOp>(loc, widthVal, shiftBy);

    Value leftValue = rewriter.create<LLVM::ShlOp>(loc, lhs, shiftBy);
    Value rightValue = rewriter.create<LLVM::LShrOp>(loc, lhs, shiftRightBy);

    rewriter.replaceOpWithNewOp<LLVM::OrOp>(rolOp, leftValue, rightValue);
    return success();
}

//===----------------------------------------------------------------------===//
// RotateROpLowering
//===----------------------------------------------------------------------===//

LogicalResult RotateROpLowering::matchAndRewrite(btor::RotateROp rorOp, OpAdaptor adaptor,
                                    ConversionPatternRewriter &rewriter) const {
    // We convert using the following paradigm: given lhs, rhs, width
    // shiftBy = rhs % width
    // (lhs >> shiftBy) or (lhs << (width - shiftBy))   
    Location loc = rorOp.getLoc();
    Value lhs = adaptor.lhs();
    Value rhs = adaptor.rhs();
    Type opType = lhs.getType(); 

    int width = opType.getIntOrFloatBitWidth();
    Value widthVal = rewriter.create<LLVM::ConstantOp>(loc, opType, rewriter.getIntegerAttr(opType, width));
    Value shiftBy = rewriter.create<LLVM::URemOp>(loc, rhs, widthVal);
    Value shiftLeftBy = rewriter.create<LLVM::SubOp>(loc, widthVal, shiftBy);

    Value leftValue = rewriter.create<LLVM::LShrOp>(loc, lhs, shiftBy);
    Value rightValue = rewriter.create<LLVM::ShlOp>(loc, lhs, shiftLeftBy);

    rewriter.replaceOpWithNewOp<LLVM::OrOp>(rorOp, leftValue, rightValue);
    return success();
}

//===----------------------------------------------------------------------===//
// IncOpLowering
//===----------------------------------------------------------------------===//

LogicalResult IncOpLowering::matchAndRewrite(mlir::btor::IncOp incOp, OpAdaptor adaptor,
                                    ConversionPatternRewriter &rewriter) const {
    Value operand = adaptor.operand(); 
    Type opType = operand.getType(); 

    Value oneConst = rewriter.create<LLVM::ConstantOp>(incOp.getLoc(), opType, rewriter.getIntegerAttr(opType, 1));
    rewriter.replaceOpWithNewOp<LLVM::AddOp>(incOp, operand, oneConst);
    return success();
}

//===----------------------------------------------------------------------===//
// DecOpLowering
//===----------------------------------------------------------------------===//

LogicalResult DecOpLowering::matchAndRewrite(mlir::btor::DecOp decOp, OpAdaptor adaptor,
                                    ConversionPatternRewriter &rewriter) const {
    Value operand = adaptor.operand(); 
    Type opType = operand.getType(); 

    Value oneConst = rewriter.create<LLVM::ConstantOp>(decOp.getLoc(), opType, rewriter.getIntegerAttr(opType, 1));
    rewriter.replaceOpWithNewOp<LLVM::SubOp>(decOp, operand, oneConst);
    return success();
}

//===----------------------------------------------------------------------===//
// NegOpLowering
//===----------------------------------------------------------------------===//

LogicalResult NegOpLowering::matchAndRewrite(mlir::btor::NegOp negOp, OpAdaptor adaptor,
                                    ConversionPatternRewriter &rewriter) const {
    Value operand = adaptor.operand(); 
    Type opType = operand.getType(); 

    Value zeroConst = rewriter.create<LLVM::ConstantOp>(negOp.getLoc(), opType, rewriter.getIntegerAttr(opType, 0));
    rewriter.replaceOpWithNewOp<LLVM::SubOp>(negOp, zeroConst, operand);
    return success();
}

//===----------------------------------------------------------------------===//
// SliceOpLowering
//===----------------------------------------------------------------------===//

LogicalResult SliceOpLowering::matchAndRewrite(mlir::btor::SliceOp sliceOp, OpAdaptor adaptor,
                                    ConversionPatternRewriter &rewriter) const {
    // The idea here is to shift right until the bit indexed by the upperbound is 
    // the last bit on the right. Then we truncate to the type needed
    auto loc = sliceOp.getLoc();
    Value input = adaptor.in(); 
    Type opType = input.getType(); 

    int inputWidth = opType.getIntOrFloatBitWidth();
    Value widthVal = rewriter.create<LLVM::ConstantOp>(loc, opType, 
                            rewriter.getIntegerAttr(opType, inputWidth));
    Value shiftRightBy = rewriter.create<LLVM::SubOp>(loc, widthVal, adaptor.upper_bound());

    Value valToTruncate = rewriter.create<LLVM::LShrOp>(sliceOp.getLoc(), input, shiftRightBy);
    rewriter.replaceOpWithNewOp<LLVM::TruncOp>(sliceOp, 
                                            TypeRange({sliceOp.result().getType()}), 
                                            valToTruncate);
    return success();
}

//===----------------------------------------------------------------------===//
// ConcatOpLowering
//===----------------------------------------------------------------------===//

LogicalResult ConcatOpLowering::matchAndRewrite(mlir::btor::ConcatOp concatOp, OpAdaptor adaptor,
                                    ConversionPatternRewriter &rewriter) const {

    auto loc = concatOp.getLoc();
    Value lhs = adaptor.lhs(); 
    Value rhs = adaptor.rhs(); 


    int lhsWidth = lhs.getType().getIntOrFloatBitWidth();
    int rhsWidth = rhs.getType().getIntOrFloatBitWidth();
    auto resultWidthType = rewriter.getIntegerType(lhsWidth + rhsWidth);
    Value resultWidthVal = rewriter.create<LLVM::ConstantOp>(loc, resultWidthType, 
                            rewriter.getIntegerAttr(resultWidthType, lhsWidth + rhsWidth));
    Value rhsWidthVal = rewriter.create<LLVM::ConstantOp>(loc, resultWidthType, 
                            rewriter.getIntegerAttr(resultWidthType, rhsWidth));

    Value lhsZeroExtend = rewriter.create<LLVM::ZExtOp>(loc, resultWidthVal.getType(), lhs);
    Value lhsShiftLeft = rewriter.create<LLVM::ShlOp>(loc, lhsZeroExtend, rhsWidthVal);
    Value rhsZeroExtend = rewriter.create<LLVM::ZExtOp>(loc, resultWidthVal.getType(), rhs);
    rewriter.replaceOpWithNewOp<LLVM::OrOp>(concatOp, lhsShiftLeft, rhsZeroExtend);
    return success();
}

//===----------------------------------------------------------------------===//
// SDivOverflowOpLowering
//===----------------------------------------------------------------------===//

LogicalResult SDivOverflowOpLowering::matchAndRewrite(mlir::btor::SDivOverflowOp sdivOverflowOp, 
                                                    OpAdaptor adaptor,
                                                    ConversionPatternRewriter &rewriter) const {
    auto loc = sdivOverflowOp.getLoc();
    auto rhs = adaptor.rhs(), lhs = adaptor.lhs();

    Value sdiv = rewriter.create<LLVM::SDivOp>(loc, lhs, rhs);
    Value product = rewriter.create<LLVM::MulOp>(loc, lhs, sdiv);

    rewriter.replaceOpWithNewOp<LLVM::ICmpOp>(sdivOverflowOp, 
                                            LLVM::ICmpPredicate::ne,
                                            rhs, product);
    return success();
}

//===----------------------------------------------------------------------===//
// SModOpLowering
//===----------------------------------------------------------------------===//

LogicalResult SModOpLowering::matchAndRewrite(mlir::btor::SModOp smodOp, 
                                            OpAdaptor adaptor,
                                            ConversionPatternRewriter &rewriter) const {
    // since srem(a, b) = sign_of(a) * smod(a, b),
    // we have smod(a, b) =  sign_of(b) * |srem(a, b)|
    auto loc = smodOp.getLoc();
    auto rhs = adaptor.rhs(), lhs = adaptor.lhs();
    auto opType = rhs.getType();

    Value zeroConst = rewriter.create<LLVM::ConstantOp>(loc, opType, 
                                                    rewriter.getIntegerAttr(opType, 0));
    Value srem = rewriter.create<LLVM::SRemOp>(loc, lhs, rhs);
    Value remLessThanZero = rewriter.create<LLVM::ICmpOp>(loc, 
                                                        LLVM::ICmpPredicate::sle,
                                                        srem, zeroConst);
    Value rhsLessThanZero = rewriter.create<LLVM::ICmpOp>(loc, 
                                                        LLVM::ICmpPredicate::sle,
                                                        rhs, zeroConst);
    Value xorOp = rewriter.create<LLVM::XOrOp>(loc, remLessThanZero, rhsLessThanZero);
    Value negOp = rewriter.create<btor::NegOp>(loc, srem);
    rewriter.replaceOpWithNewOp<LLVM::SelectOp>(smodOp, xorOp,
                                                negOp, srem);
    return success();
}

//===----------------------------------------------------------------------===//
// UndefOpLowering
//===----------------------------------------------------------------------===//
LogicalResult UndefOpLowering::matchAndRewrite(btor::UndefOp op,
                                OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const {

    rewriter.replaceOpWithNewOp<LLVM::UndefOp>(op, op.result().getType());
    return success();
}

//===----------------------------------------------------------------------===//
// AssumeOpLowering
//===----------------------------------------------------------------------===//
LogicalResult AssumeOpLowering::matchAndRewrite(btor::AssumeOp op, OpAdaptor adaptor,
                                ConversionPatternRewriter &rewriter) const {
    rewriter.replaceOpWithNewOp<LLVM::AssumeOp>(op, op.constraint());
    return success();
}

//===----------------------------------------------------------------------===//
// Pass Definition
//===----------------------------------------------------------------------===//

namespace {

struct BtorToLLVMLoweringPass
    : public ConvertBtorToLLVMBase<BtorToLLVMLoweringPass> {
        
    BtorToLLVMLoweringPass() = default;

    void getDependentDialects(DialectRegistry &registry) const override {
        registry.insert<LLVM::LLVMDialect>();
    }
    StringRef getArgument() const final { return PASS_NAME; }
    void runOnOperation() override;
};
} // end anonymous namespace

void BtorToLLVMLoweringPass::runOnOperation() {
    LLVMConversionTarget target(getContext());
    RewritePatternSet patterns(&getContext());
    LLVMTypeConverter converter(&getContext());

    mlir::btor::populateBtorToLLVMConversionPatterns(converter, patterns);

    /// Configure conversion to lower out btor; Anything else is fine.
    // indexed operators
    target.addIllegalOp<btor::UExtOp, btor::SExtOp, btor::SliceOp>();

    /// unary operators
    target.addIllegalOp<btor::NotOp, btor::IncOp, btor::DecOp, btor::NegOp>();
    target.addIllegalOp<btor::RedAndOp, btor::RedXorOp, btor::RedOrOp>();
    target.addIllegalOp<btor::AssertNotOp, btor::ConstantOp, btor::UndefOp>();
    target.addIllegalOp<btor::AssumeOp>();

    /// binary operators
    // logical 
    target.addIllegalOp<btor::IffOp, btor::ImpliesOp, btor::CmpOp>();
    target.addIllegalOp<btor::AndOp, btor::NandOp, btor::NorOp, btor::OrOp>();
    target.addIllegalOp<btor::XnorOp, btor::XOrOp, btor::RotateLOp, btor::RotateROp>();
    target.addIllegalOp<btor::ShiftLLOp, btor::ShiftRAOp, btor::ShiftRLOp, btor::ConcatOp>();
    // arithmetic
    target.addIllegalOp<btor::AddOp, btor::MulOp, btor::SDivOp, btor::UDivOp>();
    target.addIllegalOp<btor::SModOp, btor::SRemOp, btor::URemOp, btor::SubOp>(); // srem, urem, sub
    target.addIllegalOp<btor::SAddOverflowOp, btor::UAddOverflowOp, btor::SDivOverflowOp>(); // saddo, uaddo
    target.addIllegalOp<btor::SMulOverflowOp, btor::UMulOverflowOp>();
    target.addIllegalOp<btor::SSubOverflowOp, btor::USubOverflowOp>();

    /// ternary operators
    target.addIllegalOp<btor::IteOp>();

    if (failed(applyPartialConversion(getOperation(), target, std::move(patterns)))) {
        signalPassFailure();
    }
}

//===----------------------------------------------------------------------===//
// Populate Lowering Patterns
//===----------------------------------------------------------------------===//

void mlir::btor::populateBtorToLLVMConversionPatterns(LLVMTypeConverter &converter,
                                         RewritePatternSet &patterns) {
  patterns.add<
    ConstantOpLowering,
    AddOpLowering,
    SubOpLowering,
    MulOpLowering,
    UDivOpLowering,
    SDivOpLowering,
    URemOpLowering,
    SRemOpLowering,
    SModOpLowering,
    AndOpLowering,
    OrOpLowering,
    XOrOpLowering,
    ShiftLLOpLowering,
    ShiftRLOpLowering,
    ShiftRAOpLowering,
    RotateLOpLowering,
    RotateROpLowering,
    CmpOpLowering,
    SAddOverflowOpLowering,
    UAddOverflowOpLowering,
    SSubOverflowOpLowering,
    USubOverflowOpLowering,
    SMulOverflowOpLowering,
    UMulOverflowOpLowering,
    SDivOverflowOpLowering,
    NotOpLowering,
    AssertNotOpLowering,
    IteOpLowering,
    IffOpLowering,
    ImpliesOpLowering,
    XnorOpLowering,
    NandOpLowering,
    NorOpLowering,
    IncOpLowering,
    DecOpLowering,
    NegOpLowering,
    RedOrOpLowering,
    RedAndOpLowering,
    RedXorOpLowering,
    UExtOpLowering,
    SExtOpLowering,
    SliceOpLowering,
    ConcatOpLowering,
    UndefOpLowering,
    AssumeOpLowering
  >(converter);       
}

/// Create a pass for lowering operations the remaining `Btor` operations
// to the LLVM dialect for codegen.
std::unique_ptr<mlir::Pass> mlir::btor::createLowerToLLVMPass() {
    return std::make_unique<BtorToLLVMLoweringPass>(); 
}
