#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan 24 17:28:47 2019
# Process ID: 6386
# Current directory: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/Uart/Uart.runs/impl_1
# Command line: vivado -log uart_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source uart_top.tcl -notrace
# Log file: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/Uart/Uart.runs/impl_1/uart_top.vdi
# Journal file: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/Uart/Uart.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source uart_top.tcl -notrace
