0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/seppl/assignment_1_2/assignment_1_2.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sim_1/imports/new/comparator.v,1642151049,verilog,,,,comparator,,uvm,,,,,,
C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v,1634618527,verilog,,,,clk_divder;cnt_convert_14b;cnt_convert_7b;univ_sseg,,uvm,,,,,,
C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/Documents/GitHub/cpe233_assignment_1/support_srcs/counter.sv,1642066502,systemVerilog,,C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/Documents/GitHub/cpe233_assignment_1/support_srcs/rca.sv,,cntr_udclr_nb,,uvm,,,,,,
C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/Documents/GitHub/cpe233_assignment_1/support_srcs/rca.sv,1641769742,systemVerilog,,C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/Documents/GitHub/cpe233_assignment_1/support_srcs/rom.sv,,rca_nb,,uvm,,,,,,
C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/Documents/GitHub/cpe233_assignment_1/support_srcs/rom.sv,1641769742,systemVerilog,,,,Rom_16x8,,uvm,,,,,,
C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/multiplier/multiplier.srcs/sources_1/imports/imports/Downloads/FSM_Template v1_00.v,1642217890,verilog,,C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v,,fsm_template,,uvm,,,,,,
C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv,1642217903,systemVerilog,,C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/Documents/GitHub/cpe233_assignment_1/support_srcs/counter.sv,,RAM_Accumulator,,uvm,,,,,,
