#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Sep 21 13:45:58 2019
# Process ID: 20227
# Current directory: /media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.runs/synth_1
# Command line: vivado -log rotate_fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rotate_fpga.tcl
# Log file: /media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.runs/synth_1/rotate_fpga.vds
# Journal file: /media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source rotate_fpga.tcl -notrace
Command: synth_design -top rotate_fpga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20243 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1289.395 ; gain = 86.996 ; free physical = 1213 ; free virtual = 9145
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rotate_fpga' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/rotate_fpga.vhd:42]
INFO: [Synth 8-3491] module 'uart_wrapper2' declared at '/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_wrapper2.vhd:36' bound to instance 'u_uart_wrapper' of component 'uart_wrapper2' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/rotate_fpga.vhd:98]
INFO: [Synth 8-638] synthesizing module 'uart_wrapper2' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_wrapper2.vhd:59]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter PARITY_BIT bound to: none - type: string 
	Parameter NO_BYTE_SEND bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_wrapper2.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_wrapper2.vhd:55]
INFO: [Synth 8-226] default block is never used [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_wrapper2.vhd:124]
INFO: [Synth 8-638] synthesizing module 'UART' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart.vhd:42]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter PARITY_BIT bound to: none - type: string 
	Parameter USE_DEBOUNCER bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_tx.vhd:31]
	Parameter PARITY_BIT bound to: none - type: string 
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (1#1) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_tx.vhd:31]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_rx.vhd:31]
	Parameter PARITY_BIT bound to: none - type: string 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_rx.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'UART' (3#1) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'uart_wrapper2' (4#1) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_wrapper2.vhd:59]
INFO: [Synth 8-226] default block is never used [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/rotate_fpga.vhd:180]
INFO: [Synth 8-637] synthesizing blackbox instance 'u_leftrotate' of component 'leftrotate' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/rotate_fpga.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'rotate_fpga' (5#1) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/rotate_fpga.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1331.926 ; gain = 129.527 ; free physical = 1233 ; free virtual = 9168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1331.926 ; gain = 129.527 ; free physical = 1226 ; free virtual = 9162
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'dp'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'dp'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc:231]
Finished Parsing XDC File [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/rotate_fpga_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/constrs_2/imports/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rotate_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rotate_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1696.285 ; gain = 0.000 ; free physical = 931 ; free virtual = 8905
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1696.285 ; gain = 493.887 ; free physical = 1002 ; free virtual = 8979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1696.285 ; gain = 493.887 ; free physical = 1002 ; free virtual = 8978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1696.285 ; gain = 493.887 ; free physical = 1004 ; free virtual = 8980
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_pstate_reg' in module 'UART_TX'
INFO: [Synth 8-5544] ROM "tx_data_out_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_bit_count_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_clk_divider_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_busy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_pstate_reg' in module 'UART_RX'
INFO: [Synth 8-5544] ROM "rx_output_reg_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_receiving_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_clk_divider_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uart_clk_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  txsync |                              001 |                              001
                startbit |                              010 |                              010
                databits |                              011 |                              011
                 stopbit |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_pstate_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
                startbit |                               01 |                              001
                databits |                               10 |                              010
                 stopbit |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_pstate_reg' using encoding 'sequential' in module 'UART_RX'
WARNING: [Synth 8-327] inferring latch for variable 'a_reg' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/rotate_fpga.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/rotate_fpga.vhd:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1696.285 ; gain = 493.887 ; free physical = 1001 ; free virtual = 8977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 5     
	   9 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rotate_fpga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module UART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_wrapper2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (tx_data_d_reg[15]) is unused and will be removed from module uart_wrapper2.
WARNING: [Synth 8-3332] Sequential element (tx_data_d_reg[14]) is unused and will be removed from module uart_wrapper2.
WARNING: [Synth 8-3332] Sequential element (tx_data_d_reg[13]) is unused and will be removed from module uart_wrapper2.
WARNING: [Synth 8-3332] Sequential element (tx_data_d_reg[12]) is unused and will be removed from module uart_wrapper2.
WARNING: [Synth 8-3332] Sequential element (tx_data_d_reg[11]) is unused and will be removed from module uart_wrapper2.
WARNING: [Synth 8-3332] Sequential element (tx_data_d_reg[10]) is unused and will be removed from module uart_wrapper2.
WARNING: [Synth 8-3332] Sequential element (tx_data_d_reg[9]) is unused and will be removed from module uart_wrapper2.
WARNING: [Synth 8-3332] Sequential element (tx_data_d_reg[8]) is unused and will be removed from module uart_wrapper2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1696.285 ; gain = 493.887 ; free physical = 989 ; free virtual = 8968
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1696.285 ; gain = 493.887 ; free physical = 845 ; free virtual = 8829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1696.285 ; gain = 493.887 ; free physical = 843 ; free virtual = 8827
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module uart_wrapper2.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1696.285 ; gain = 493.887 ; free physical = 840 ; free virtual = 8824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1696.285 ; gain = 493.887 ; free physical = 842 ; free virtual = 8825
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1696.285 ; gain = 493.887 ; free physical = 842 ; free virtual = 8825
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1696.285 ; gain = 493.887 ; free physical = 842 ; free virtual = 8825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1696.285 ; gain = 493.887 ; free physical = 842 ; free virtual = 8825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1696.285 ; gain = 493.887 ; free physical = 842 ; free virtual = 8825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1696.285 ; gain = 493.887 ; free physical = 842 ; free virtual = 8825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |leftrotate    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |leftrotate_bbox_0 |     1|
|2     |BUFG              |     1|
|3     |CARRY4            |     4|
|4     |LUT1              |     4|
|5     |LUT2              |    25|
|6     |LUT3              |    20|
|7     |LUT4              |     9|
|8     |LUT5              |     6|
|9     |LUT6              |    32|
|10    |MUXF7             |     1|
|11    |FDRE              |   127|
|12    |FDSE              |    23|
|13    |LD                |    64|
|14    |IBUF              |     3|
|15    |OBUF              |     1|
+------+------------------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |   352|
|2     |  u_uart_wrapper |uart_wrapper2 |   116|
|3     |    uart         |UART          |   103|
|4     |      uart_rx_i  |UART_RX       |    35|
|5     |      uart_tx_i  |UART_TX       |    48|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1696.285 ; gain = 493.887 ; free physical = 842 ; free virtual = 8825
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1696.285 ; gain = 129.527 ; free physical = 893 ; free virtual = 8876
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1696.285 ; gain = 493.887 ; free physical = 900 ; free virtual = 8884
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  LD => LDCE: 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1696.285 ; gain = 519.715 ; free physical = 888 ; free virtual = 8873
INFO: [Common 17-1381] The checkpoint '/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.runs/synth_1/rotate_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rotate_fpga_utilization_synth.rpt -pb rotate_fpga_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1720.297 ; gain = 0.000 ; free physical = 886 ; free virtual = 8871
INFO: [Common 17-206] Exiting Vivado at Sat Sep 21 13:47:07 2019...
