# riscv_ctb_challenges
## Challenge 2
### Instructions
#### Bug
64-bit Integer Multiplication and Division instructions are generated in the AAPG generated assembly code. Incorrect configuration file enabled 64-bit Integer Multiplication and Division instructions for a 32-bit simulation target.
```
test.S: Assembler messages:
test.S:155: Error: unrecognized opcode `divuw t0,s1,t0'
test.S:163: Error: unrecognized opcode `remuw s6,t0,t4'
test.S:164: Error: unrecognized opcode `remuw s11,s3,s3'
test.S:165: Error: unrecognized opcode `mulw s6,t0,gp'
test.S:175: Error: unrecognized opcode `divw s4,s2,s3'
test.S:177: Error: unrecognized opcode `remuw s6,t1,s0'
test.S:179: Error: unrecognized opcode `divw t0,s5,s9'
test.S:189: Error: unrecognized opcode `remw s0,s9,s3'
test.S:190: Error: unrecognized opcode `remw a0,s11,s6'
test.S:192: Error: unrecognized opcode `remuw t0,t4,t0'
test.S:193: Error: unrecognized opcode `remuw gp,s11,t0'
test.S:199: Error: unrecognized opcode `remw t4,s1,s2'
test.S:202: Error: unrecognized opcode `divuw a1,t0,t4'
test.S:204: Error: unrecognized opcode `divuw t0,s6,t0'
test.S:205: Error: unrecognized opcode `remw a6,s6,t0'
test.S:206: Error: unrecognized opcode `mulw t1,s11,gp'
test.S:217: Error: unrecognized opcode `divw t4,t4,t0'
test.S:225: Error: unrecognized opcode `divw s10,a5,t1'
test.S:230: Error: unrecognized opcode `divw s6,s6,s6'
test.S:232: Error: unrecognized opcode `divw s11,tp,s5'
test.S:237: Error: unrecognized opcode `mulw s7,s5,t6'
test.S:240: Error: unrecognized opcode `remw s6,t0,t0'
test.S:247: Error: unrecognized opcode `mulw gp,s2,t1'
test.S:249: Error: unrecognized opcode `mulw a7,gp,tp'
test.S:251: Error: unrecognized opcode `remw s8,s4,s0'
test.S:252: Error: unrecognized opcode `divw t4,t4,s6'
test.S:256: Error: unrecognized opcode `divuw t4,s8,a0'
test.S:259: Error: unrecognized opcode `divuw s6,s5,gp'
test.S:261: Error: unrecognized opcode `divuw s11,t4,t0'
test.S:263: Error: unrecognized opcode `divuw t5,t4,t0'
test.S:283: Error: unrecognized opcode `divw a3,a3,t6'
test.S:285: Error: unrecognized opcode `mulw t0,a2,a7'
test.S:290: Error: unrecognized opcode `remuw t2,s3,gp'
test.S:291: Error: unrecognized opcode `remuw s6,t0,t0'
test.S:302: Error: unrecognized opcode `remw t4,t4,s6'
test.S:313: Error: unrecognized opcode `remuw s6,s6,s6'
test.S:318: Error: unrecognized opcode `remw s6,t4,t4'
test.S:321: Error: unrecognized opcode `mulw t0,gp,a3'
test.S:322: Error: unrecognized opcode `mulw t0,t4,t0'
test.S:334: Error: unrecognized opcode `divw s7,s1,s11'
test.S:339: Error: unrecognized opcode `mulw zero,s3,a4'
test.S:340: Error: unrecognized opcode `divuw s6,a1,s5'
test.S:343: Error: unrecognized opcode `divuw t4,s6,s6'
test.S:347: Error: unrecognized opcode `divuw s9,t0,t0'
test.S:348: Error: unrecognized opcode `divw t4,gp,s3'
test.S:357: Error: unrecognized opcode `mulw t4,s6,s6'
test.S:359: Error: unrecognized opcode `divuw s6,t5,a1'
test.S:362: Error: unrecognized opcode `remw s6,s2,s2'
test.S:369: Error: unrecognized opcode `mulw a0,s10,s3'
test.S:371: Error: unrecognized opcode `divuw s4,t1,a4'
test.S:379: Error: unrecognized opcode `divuw t5,t0,t0'
test.S:380: Error: unrecognized opcode `remw t4,s2,a5'
test.S:382: Error: unrecognized opcode `remuw t0,s6,t0'
test.S:383: Error: unrecognized opcode `remw t0,a0,zero'
test.S:384: Error: unrecognized opcode `remuw t6,t4,t0'
test.S:385: Error: unrecognized opcode `divw s6,a1,t2'
test.S:387: Error: unrecognized opcode `mulw s6,t4,t4'
test.S:388: Error: unrecognized opcode `mulw t4,a1,a6'
test.S:395: Error: unrecognized opcode `divw t4,t0,t0'
test.S:398: Error: unrecognized opcode `mulw s6,s9,s11'
test.S:399: Error: unrecognized opcode `remuw s6,t4,s6'
test.S:403: Error: unrecognized opcode `remw s6,s7,s4'
test.S:419: Error: unrecognized opcode `remuw tp,t0,s6'
test.S:425: Error: unrecognized opcode `divw s8,zero,t2'
test.S:441: Error: unrecognized opcode `remw s4,t0,t4'
test.S:449: Error: unrecognized opcode `divw t0,s6,t0'
test.S:451: Error: unrecognized opcode `remw a2,t4,s6'
test.S:453: Error: unrecognized opcode `mulw t0,s11,a2'
test.S:454: Error: unrecognized opcode `remuw t1,s5,s3'
test.S:455: Error: unrecognized opcode `divw a1,t5,a7'
test.S:459: Error: unrecognized opcode `remuw s6,s11,t6'
test.S:460: Error: unrecognized opcode `divw gp,t4,t0'
test.S:465: Error: unrecognized opcode `divuw s6,s10,a7'
test.S:466: Error: unrecognized opcode `divw t4,s6,t0'
test.S:470: Error: unrecognized opcode `divw t0,a3,s10'
test.S:472: Error: unrecognized opcode `remuw a0,s7,s8'
test.S:474: Error: unrecognized opcode `divuw s6,t0,s6'
test.S:488: Error: unrecognized opcode `remuw t0,t4,t4'
test.S:490: Error: unrecognized opcode `divuw t3,a5,a1'
test.S:492: Error: unrecognized opcode `remuw t0,s6,t0'
test.S:494: Error: unrecognized opcode `mulw t4,t0,s6'
test.S:495: Error: unrecognized opcode `remuw t1,t5,s1'
test.S:499: Error: unrecognized opcode `remuw t0,a6,a3'
test.S:506: Error: unrecognized opcode `divw s2,t4,s6'
test.S:509: Error: unrecognized opcode `remuw s2,s0,t1'
test.S:516: Error: unrecognized opcode `divw s7,t4,t0'
test.S:517: Error: unrecognized opcode `remw s6,s8,tp'
test.S:522: Error: unrecognized opcode `divuw t4,t0,t4'
test.S:525: Error: unrecognized opcode `remw a4,s6,t0'
test.S:528: Error: unrecognized opcode `divw a3,s6,t0'
test.S:532: Error: unrecognized opcode `remw t4,t0,t0'
test.S:543: Error: unrecognized opcode `divw t6,s6,t4'
test.S:544: Error: unrecognized opcode `remw t4,t0,t4'
test.S:556: Error: unrecognized opcode `divw s8,a6,tp'
test.S:558: Error: unrecognized opcode `divw t0,s8,t3'
test.S:559: Error: unrecognized opcode `remw t0,s6,s6'
test.S:560: Error: unrecognized opcode `remuw t0,s7,s4'
test.S:565: Error: unrecognized opcode `divuw tp,a7,s7'
test.S:566: Error: unrecognized opcode `mulw s6,s6,t0'
test.S:567: Error: unrecognized opcode `remw tp,t0,t0'
test.S:568: Error: unrecognized opcode `divw s10,t6,t1'
test.S:585: Error: unrecognized opcode `remw a1,s6,s6'
test.S:586: Error: unrecognized opcode `divuw t0,t4,s6'
test.S:587: Error: unrecognized opcode `divw gp,t4,s6'
test.S:590: Error: unrecognized opcode `remuw tp,s7,a4'
test.S:596: Error: unrecognized opcode `remw s7,s6,t0'
test.S:604: Error: unrecognized opcode `divw s10,t0,s6'
test.S:625: Error: unrecognized opcode `divw t0,s6,s6'
test.S:627: Error: unrecognized opcode `divuw s4,a0,a1'
test.S:631: Error: unrecognized opcode `mulw t5,t4,s6'
test.S:635: Error: unrecognized opcode `remw s6,t0,s6'
test.S:637: Error: unrecognized opcode `remw t0,s6,t0'
test.S:639: Error: unrecognized opcode `remw t4,s11,tp'
test.S:640: Error: unrecognized opcode `divw t4,t5,tp'
test.S:642: Error: unrecognized opcode `mulw a0,t3,a4'
test.S:643: Error: unrecognized opcode `remw t4,t0,t4'
test.S:648: Error: unrecognized opcode `divw s7,s0,a7'
test.S:650: Error: unrecognized opcode `divuw s6,s6,t0'
test.S:651: Error: unrecognized opcode `remw s10,a1,t5'
test.S:657: Error: unrecognized opcode `remw t0,s6,t4'
test.S:660: Error: unrecognized opcode `divuw t4,a5,t1'
test.S:662: Error: unrecognized opcode `mulw t4,t4,t0'
test.S:664: Error: unrecognized opcode `remw a7,t4,t4'
test.S:665: Error: unrecognized opcode `remuw s6,t4,s6'
test.S:666: Error: unrecognized opcode `remw s1,s6,t4'
test.S:668: Error: unrecognized opcode `divuw t6,s6,s6'
test.S:675: Error: unrecognized opcode `mulw s9,zero,tp'
test.S:687: Error: unrecognized opcode `divuw s10,s6,t4'
test.S:690: Error: unrecognized opcode `divuw a5,s6,t4'
test.S:692: Error: unrecognized opcode `divuw t6,s6,s6'
test.S:699: Error: unrecognized opcode `divuw t4,t0,t4'
test.S:700: Error: unrecognized opcode `remw t0,t4,t4'
test.S:701: Error: unrecognized opcode `mulw s6,a2,s7'
test.S:706: Error: unrecognized opcode `remuw t0,a2,a1'
test.S:711: Error: unrecognized opcode `divuw s5,s6,s6'
test.S:713: Error: unrecognized opcode `remw tp,s6,t4'
test.S:714: Error: unrecognized opcode `divuw t0,t4,s6'
test.S:716: Error: unrecognized opcode `remuw s6,t0,s6'
test.S:721: Error: unrecognized opcode `divuw a6,s6,t4'
test.S:722: Error: unrecognized opcode `remuw s1,t5,tp'
test.S:724: Error: unrecognized opcode `remw s6,a2,s4'
test.S:726: Error: unrecognized opcode `remuw t4,t0,s6'
test.S:734: Error: unrecognized opcode `divuw s2,t4,t0'
test.S:735: Error: unrecognized opcode `divuw s1,t4,t4'
test.S:744: Error: unrecognized opcode `remw a2,t4,s6'
test.S:749: Error: unrecognized opcode `mulw t4,t0,t4'
test.S:751: Error: unrecognized opcode `mulw a3,s2,s11'
test.S:773: Error: unrecognized opcode `remuw zero,a1,zero'
test.S:774: Error: unrecognized opcode `remuw s6,s9,gp'
test.S:776: Error: unrecognized opcode `divw s1,zero,t3'
test.S:778: Error: unrecognized opcode `divuw s6,t2,t3'
test.S:780: Error: unrecognized opcode `remw a0,t6,a0'
test.S:782: Error: unrecognized opcode `divw t0,s1,a1'
test.S:783: Error: unrecognized opcode `mulw t4,gp,s2'
test.S:790: Error: unrecognized opcode `remw s6,s10,s9'
test.S:793: Error: unrecognized opcode `divw a3,t0,t4'
test.S:796: Error: unrecognized opcode `divw t5,zero,a7'
test.S:800: Error: unrecognized opcode `remuw t4,s6,t4'
test.S:807: Error: unrecognized opcode `divuw t0,s4,s3'
test.S:808: Error: unrecognized opcode `remw s9,s7,t5'
test.S:813: Error: unrecognized opcode `divuw s3,t0,s6'
test.S:815: Error: unrecognized opcode `remw s5,s11,t3'
test.S:821: Error: unrecognized opcode `divw t4,a2,a2'
test.S:828: Error: unrecognized opcode `mulw s6,t4,s6'
test.S:829: Error: unrecognized opcode `divuw t4,s6,t0'
test.S:831: Error: unrecognized opcode `remw t2,s6,t4'
test.S:835: Error: unrecognized opcode `mulw s6,t0,t0'
test.S:837: Error: unrecognized opcode `remw a2,tp,a0'
test.S:851: Error: unrecognized opcode `remuw s6,t2,a6'
test.S:862: Error: unrecognized opcode `remuw s2,s6,t4'
test.S:867: Error: unrecognized opcode `divw s6,zero,a0'
test.S:868: Error: unrecognized opcode `remw a4,t0,t0'
test.S:880: Error: unrecognized opcode `mulw s11,t0,t4'
test.S:885: Error: unrecognized opcode `divw t4,t0,s6'
test.S:898: Error: unrecognized opcode `remw t4,t0,s6'
test.S:899: Error: unrecognized opcode `mulw s9,t6,a7'
test.S:900: Error: unrecognized opcode `divuw t0,gp,s11'
test.S:901: Error: unrecognized opcode `divuw t4,s8,a5'
test.S:902: Error: unrecognized opcode `remuw s6,s6,s6'
test.S:903: Error: unrecognized opcode `divuw s6,t0,t4'
test.S:905: Error: unrecognized opcode `remuw a5,t0,t0'
test.S:914: Error: unrecognized opcode `mulw t0,t0,s6'
test.S:915: Error: unrecognized opcode `remw t4,t6,s10'
test.S:919: Error: unrecognized opcode `mulw t2,t4,t4'
test.S:921: Error: unrecognized opcode `divuw s6,t3,a6'
test.S:925: Error: unrecognized opcode `divuw t0,s9,zero'
test.S:930: Error: unrecognized opcode `remuw t0,a4,t1'
test.S:934: Error: unrecognized opcode `divuw s6,s8,a6'
test.S:935: Error: unrecognized opcode `remw t0,a7,a6'
test.S:937: Error: unrecognized opcode `remw s9,t0,t4'
test.S:948: Error: unrecognized opcode `divw t5,s1,a2'
test.S:954: Error: unrecognized opcode `remuw s6,t0,t4'
test.S:957: Error: unrecognized opcode `divw t0,a2,s2'
test.S:959: Error: unrecognized opcode `mulw t0,t1,t3'
test.S:967: Error: unrecognized opcode `mulw tp,t4,s6'
test.S:969: Error: unrecognized opcode `remw a7,s4,a3'
test.S:972: Error: unrecognized opcode `mulw t0,a1,s9'
test.S:978: Error: unrecognized opcode `remuw t4,s10,tp'
test.S:983: Error: unrecognized opcode `divuw s10,t0,t0'
test.S:1002: Error: unrecognized opcode `mulw t0,s6,s6'
test.S:1004: Error: unrecognized opcode `mulw a5,s2,s10'
test.S:1013: Error: unrecognized opcode `remw s2,t0,t4'
test.S:1022: Error: unrecognized opcode `mulw t6,t0,t0'
test.S:1030: Error: unrecognized opcode `mulw s0,s3,t3'
test.S:1036: Error: unrecognized opcode `divw t1,gp,s4'
test.S:1043: Error: unrecognized opcode `remuw t0,s6,t4'
test.S:1050: Error: unrecognized opcode `remw a5,s1,a3'
test.S:1053: Error: unrecognized opcode `mulw s4,t1,tp'
test.S:1066: Error: unrecognized opcode `remuw s6,t4,s6'
test.S:1068: Error: unrecognized opcode `mulw t0,s5,a2'
test.S:1078: Error: unrecognized opcode `divw s6,t4,s6'
test.S:1081: Error: unrecognized opcode `mulw s6,t4,t4'
test.S:1082: Error: unrecognized opcode `remuw t0,t0,s6'
test.S:1083: Error: unrecognized opcode `remuw s2,a3,a5'
test.S:1087: Error: unrecognized opcode `mulw s4,s6,t4'
test.S:1093: Error: unrecognized opcode `remw s0,t2,t2'
test.S:1098: Error: unrecognized opcode `divw s4,s6,s6'
test.S:1113: Error: unrecognized opcode `divuw a4,tp,s5'
test.S:1115: Error: unrecognized opcode `divuw t0,t0,s6'
test.S:1118: Error: unrecognized opcode `mulw s2,tp,a2'
test.S:1121: Error: unrecognized opcode `divw a4,s11,s0'
test.S:1123: Error: unrecognized opcode `remuw s6,t0,s6'
test.S:1130: Error: unrecognized opcode `remuw s0,s6,t4'
test.S:1140: Error: unrecognized opcode `mulw a1,s0,a1'
test.S:1145: Error: unrecognized opcode `divw t4,t4,s6'
test.S:1146: Error: unrecognized opcode `remuw t4,t4,t4'
test.S:1147: Error: unrecognized opcode `divw s6,t0,t4'
test.S:1154: Error: unrecognized opcode `mulw t4,t0,s6'
test.S:1157: Error: unrecognized opcode `divuw t0,t0,s6'
test.S:1164: Error: unrecognized opcode `remuw t3,a7,gp'
test.S:1180: Error: unrecognized opcode `remuw t2,s1,t1'
test.S:1181: Error: unrecognized opcode `mulw a7,gp,a1'
test.S:1183: Error: unrecognized opcode `remw t0,t4,s6'
test.S:1188: Error: unrecognized opcode `divw t0,t0,s6'
test.S:1193: Error: unrecognized opcode `remuw s6,s1,tp'
test.S:1205: Error: unrecognized opcode `remuw s6,a4,s3'
test.S:1207: Error: unrecognized opcode `remw gp,s2,tp'
test.S:1209: Error: unrecognized opcode `mulw t2,s4,tp'
test.S:1217: Error: unrecognized opcode `mulw t0,s3,s8'
test.S:1219: Error: unrecognized opcode `divuw s6,t0,t0'
test.S:1232: Error: unrecognized opcode `divw s6,a5,s4'
test.S:1236: Error: unrecognized opcode `remw s6,t0,t4'
test.S:1237: Error: unrecognized opcode `remw t4,s9,s3'
test.S:1238: Error: unrecognized opcode `divw t4,s6,s6'
test.S:1244: Error: unrecognized opcode `remuw t1,t3,a4'
test.S:1250: Error: unrecognized opcode `divuw t0,s6,t4'
test.S:1252: Error: unrecognized opcode `divuw zero,s9,gp'
test.S:1254: Error: unrecognized opcode `divw t4,t0,t4'
test.S:1255: Error: unrecognized opcode `mulw t4,s3,a3'
test.S:1259: Error: unrecognized opcode `remw a1,t6,t1'
make: *** [Makefile:11: compile] Error 1
```
#### Fix
In `rv32i.yaml` file at line 66, `rel_rv64m: 10` is replaced to `rel_rv64m: 0` that disabling the RV64M instructions in the generated assembly program.
![image](https://github.com/vyomasystems-lab/riscv-ctb-challenge-SureshKarthik/assets/7915301/629f4d45-d7ee-41bf-9363-e61fe93e5bab)
![image](https://github.com/vyomasystems-lab/riscv-ctb-challenge-SureshKarthik/assets/7915301/d01a1160-f25b-4849-b297-2eae81aaaf51)
