

================================================================
== Vivado HLS Report for 'filter_top'
================================================================
* Date:           Thu Jan 25 09:57:29 2018

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fft_filter_hlsprj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   3.30|      2.89|        0.41|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  24577|  24577|  24578|  24578| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: fft_config_inv_data_V [1/1] 0.00ns
.preheader51.preheader:0  %fft_config_inv_data_V = alloca i16, align 2

ST_1: fft_config_fwd_data_V [1/1] 0.00ns
.preheader51.preheader:1  %fft_config_fwd_data_V = alloca i16, align 2

ST_1: xn2_channel [1/1] 0.00ns
.preheader51.preheader:8  %xn2_channel = alloca i64, align 8

ST_1: xn_channel [1/1] 0.00ns
.preheader51.preheader:9  %xn_channel = alloca i64, align 8

ST_1: xk2_channel [1/1] 0.00ns
.preheader51.preheader:10  %xk2_channel = alloca i64, align 8

ST_1: xk_channel [1/1] 0.00ns
.preheader51.preheader:11  %xk_channel = alloca i64, align 8

ST_1: fft_status_fwd_data_V [1/1] 0.00ns
.preheader51.preheader:13  %fft_status_fwd_data_V = alloca i8, align 1

ST_1: fft_status_inv_data_V [1/1] 0.00ns
.preheader51.preheader:14  %fft_status_inv_data_V = alloca i8, align 1

ST_1: stg_15 [2/2] 0.00ns
.preheader51.preheader:19  call fastcc void @filter_top_dummy_proc_fe(i16* %fft_config_fwd_data_V, i16* %fft_config_inv_data_V, [1536 x i64]* %in_r, [2048 x i64]* %inxn2, i64* %xn_channel, i64* %xn2_channel)


 <State 2>: 0.00ns
ST_2: stg_16 [1/2] 0.00ns
.preheader51.preheader:19  call fastcc void @filter_top_dummy_proc_fe(i16* %fft_config_fwd_data_V, i16* %fft_config_inv_data_V, [1536 x i64]* %in_r, [2048 x i64]* %inxn2, i64* %xn_channel, i64* %xn2_channel)


 <State 3>: 2.89ns
ST_3: stg_17 [2/2] 2.89ns
.preheader51.preheader:24  call void @"fft<config1>"(i64* %xn_channel, i64* %xk_channel, i8* %fft_status_fwd_data_V, i16* %fft_config_fwd_data_V)

ST_3: stg_18 [2/2] 2.89ns
.preheader51.preheader:29  call void @"fft<config2>"(i64* %xn2_channel, i64* %xk2_channel, i8* %fft_status_inv_data_V, i16* %fft_config_inv_data_V)


 <State 4>: 2.89ns
ST_4: stg_19 [1/2] 2.89ns
.preheader51.preheader:24  call void @"fft<config1>"(i64* %xn_channel, i64* %xk_channel, i8* %fft_status_fwd_data_V, i16* %fft_config_fwd_data_V)

ST_4: stg_20 [1/2] 2.89ns
.preheader51.preheader:29  call void @"fft<config2>"(i64* %xn2_channel, i64* %xk2_channel, i8* %fft_status_inv_data_V, i16* %fft_config_inv_data_V)


 <State 5>: 0.00ns
ST_5: stg_21 [2/2] 0.00ns
.preheader51.preheader:34  call fastcc void @filter_top_dummy_proc_be([2048 x i64]* %coefs, i64* %xk_channel, i64* %xk2_channel, [2048 x i64]* %outxk1, [1536 x i64]* %out_r)


 <State 6>: 0.00ns
ST_6: stg_22 [1/1] 0.00ns
.preheader51.preheader:2  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_6: stg_23 [1/1] 0.00ns
.preheader51.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i64]* %coefs), !map !7

ST_6: stg_24 [1/1] 0.00ns
.preheader51.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i64]* %inxn2), !map !16

ST_6: stg_25 [1/1] 0.00ns
.preheader51.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i64]* %outxk1), !map !23

ST_6: stg_26 [1/1] 0.00ns
.preheader51.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap([1536 x i64]* %in_r), !map !30

ST_6: stg_27 [1/1] 0.00ns
.preheader51.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap([1536 x i64]* %out_r), !map !39

ST_6: stg_28 [1/1] 0.00ns
.preheader51.preheader:12  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @str) nounwind

ST_6: stg_29 [1/1] 0.00ns
.preheader51.preheader:15  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %outxk1, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_6: stg_30 [1/1] 0.00ns
.preheader51.preheader:16  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %inxn2, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_6: stg_31 [1/1] 0.00ns
.preheader51.preheader:17  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %inxn2, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_6: stg_32 [1/1] 0.00ns
.preheader51.preheader:18  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %coefs, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_6: empty [1/1] 0.00ns
.preheader51.preheader:20  %empty = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @str61, i32 1, [1 x i8]* @str62, [1 x i8]* @str62, i32 1, i32 0, i16* %fft_config_fwd_data_V, i16* %fft_config_fwd_data_V)

ST_6: stg_34 [1/1] 0.00ns
.preheader51.preheader:21  call void (...)* @_ssdm_op_SpecInterface(i16* %fft_config_fwd_data_V, [8 x i8]* @str63, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str63, [8 x i8]* @str63, [8 x i8]* @str63)

ST_6: empty_17 [1/1] 0.00ns
.preheader51.preheader:22  %empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([3 x i8]* @str67, i32 1, [1 x i8]* @str68, [1 x i8]* @str68, i32 1344, i32 2048, i64* %xn_channel, i64* %xn_channel)

ST_6: stg_36 [1/1] 0.00ns
.preheader51.preheader:23  call void (...)* @_ssdm_op_SpecInterface(i64* %xn_channel, [8 x i8]* @str69, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str69, [8 x i8]* @str69, [8 x i8]* @str69)

ST_6: empty_18 [1/1] 0.00ns
.preheader51.preheader:25  %empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @str64, i32 1, [1 x i8]* @str65, [1 x i8]* @str65, i32 1, i32 0, i16* %fft_config_inv_data_V, i16* %fft_config_inv_data_V)

ST_6: stg_38 [1/1] 0.00ns
.preheader51.preheader:26  call void (...)* @_ssdm_op_SpecInterface(i16* %fft_config_inv_data_V, [8 x i8]* @str66, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str66, [8 x i8]* @str66, [8 x i8]* @str66)

ST_6: empty_19 [1/1] 0.00ns
.preheader51.preheader:27  %empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([4 x i8]* @str70, i32 1, [1 x i8]* @str71, [1 x i8]* @str71, i32 64, i32 2048, i64* %xn2_channel, i64* %xn2_channel)

ST_6: stg_40 [1/1] 0.00ns
.preheader51.preheader:28  call void (...)* @_ssdm_op_SpecInterface(i64* %xn2_channel, [8 x i8]* @str72, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str72, [8 x i8]* @str72, [8 x i8]* @str72)

ST_6: empty_20 [1/1] 0.00ns
.preheader51.preheader:30  %empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([3 x i8]* @str73, i32 1, [1 x i8]* @str74, [1 x i8]* @str74, i32 64, i32 2048, i64* %xk_channel, i64* %xk_channel)

ST_6: stg_42 [1/1] 0.00ns
.preheader51.preheader:31  call void (...)* @_ssdm_op_SpecInterface(i64* %xk_channel, [8 x i8]* @str75, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str75, [8 x i8]* @str75, [8 x i8]* @str75)

ST_6: empty_21 [1/1] 0.00ns
.preheader51.preheader:32  %empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([4 x i8]* @str76, i32 1, [1 x i8]* @str77, [1 x i8]* @str77, i32 64, i32 2048, i64* %xk2_channel, i64* %xk2_channel)

ST_6: stg_44 [1/1] 0.00ns
.preheader51.preheader:33  call void (...)* @_ssdm_op_SpecInterface(i64* %xk2_channel, [8 x i8]* @str78, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str78, [8 x i8]* @str78, [8 x i8]* @str78)

ST_6: stg_45 [1/2] 0.00ns
.preheader51.preheader:34  call fastcc void @filter_top_dummy_proc_be([2048 x i64]* %coefs, i64* %xk_channel, i64* %xk2_channel, [2048 x i64]* %outxk1, [1536 x i64]* %out_r)

ST_6: stg_46 [1/1] 0.00ns
.preheader51.preheader:35  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
