// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "08/19/2016 17:15:20"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module De0LEDPanel (
	CLOCK_50,
	LED,
	KEY,
	FRAME,
	COL,
	RED,
	GREEN,
	BLUE,
	A,
	OE,
	LATCH,
	CLK);
input 	CLOCK_50;
output 	[7:0] LED;
input 	[1:0] KEY;
output 	FRAME;
output 	COL;
output 	[1:0] RED;
output 	[1:0] GREEN;
output 	[1:0] BLUE;
output 	[3:0] A;
output 	OE;
output 	LATCH;
output 	CLK;

// Design Ports Information
// LED[0]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[2]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[6]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FRAME	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// COL	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// RED[0]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// RED[1]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GREEN[0]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GREEN[1]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// BLUE[0]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// BLUE[1]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[0]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[1]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[2]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[3]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OE	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LATCH	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLK	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("De0LEDPanel_v.sdo");
// synopsys translate_on

wire \CLOCK_50~input_o ;
wire \pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \dimmer|Add4~0_combout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \KEY[0]~input_o ;
wire \led_panel|row[0]~5_combout ;
wire \led_panel|row[2]~10 ;
wire \led_panel|row[3]~11_combout ;
wire \led_panel|bit_plane[0]~16_combout ;
wire \led_panel|bit_plane[3]~23 ;
wire \led_panel|bit_plane[4]~24_combout ;
wire \led_panel|state_d.IDLE~feeder_combout ;
wire \led_panel|state_d.IDLE~q ;
wire \led_panel|state_q.IDLE~feeder_combout ;
wire \led_panel|state_q.IDLE~q ;
wire \led_panel|col[0]~6_combout ;
wire \led_panel|col[3]~15 ;
wire \led_panel|col[4]~16_combout ;
wire \led_panel|state_d~13_combout ;
wire \led_panel|state_d.UNBLANK~q ;
wire \led_panel|state_q.UNBLANK~feeder_combout ;
wire \led_panel|state_q.UNBLANK~q ;
wire \led_panel|Selector2~0_combout ;
wire \led_panel|state_d.READ~q ;
wire \led_panel|state_q.READ~q ;
wire \led_panel|state_d~14_combout ;
wire \led_panel|state_d.SHIFT~q ;
wire \led_panel|state_q.SHIFT~q ;
wire \led_panel|col[1]~9_combout ;
wire \led_panel|col[4]~17 ;
wire \led_panel|col[5]~18_combout ;
wire \led_panel|col[1]~8_combout ;
wire \led_panel|col[0]~7 ;
wire \led_panel|col[1]~10_combout ;
wire \led_panel|col[1]~11 ;
wire \led_panel|col[2]~12_combout ;
wire \led_panel|col[2]~13 ;
wire \led_panel|col[3]~14_combout ;
wire \led_panel|Equal4~0_combout ;
wire \led_panel|Equal4~1_combout ;
wire \led_panel|state_d~16_combout ;
wire \led_panel|Add0~0_combout ;
wire \led_panel|time_slice_time~32_combout ;
wire \led_panel|Add0~1 ;
wire \led_panel|Add0~2_combout ;
wire \led_panel|time_slice_time~36_combout ;
wire \led_panel|Add0~3 ;
wire \led_panel|Add0~4_combout ;
wire \led_panel|time_slice_time~35_combout ;
wire \led_panel|Add0~5 ;
wire \led_panel|Add0~6_combout ;
wire \led_panel|time_slice_time~34_combout ;
wire \led_panel|Add0~7 ;
wire \led_panel|Add0~8_combout ;
wire \led_panel|time_slice_time~33_combout ;
wire \led_panel|Add0~9 ;
wire \led_panel|Add0~10_combout ;
wire \led_panel|time_slice_time~38_combout ;
wire \led_panel|Add0~11 ;
wire \led_panel|Add0~12_combout ;
wire \led_panel|time_slice_time~37_combout ;
wire \led_panel|Add0~13 ;
wire \led_panel|Add0~14_combout ;
wire \led_panel|time_slice_time~42_combout ;
wire \led_panel|Add0~15 ;
wire \led_panel|Add0~16_combout ;
wire \led_panel|time_slice_time~41_combout ;
wire \led_panel|Add0~17 ;
wire \led_panel|Add0~18_combout ;
wire \led_panel|time_slice_time~40_combout ;
wire \led_panel|Add0~19 ;
wire \led_panel|Add0~20_combout ;
wire \led_panel|time_slice_time~39_combout ;
wire \led_panel|Add0~21 ;
wire \led_panel|Add0~22_combout ;
wire \led_panel|time_slice_time~43_combout ;
wire \led_panel|Equal0~2_combout ;
wire \led_panel|Equal0~1_combout ;
wire \led_panel|Equal0~0_combout ;
wire \led_panel|Add0~23 ;
wire \led_panel|Add0~24_combout ;
wire \led_panel|time_slice_time~44_combout ;
wire \led_panel|Add0~25 ;
wire \led_panel|Add0~26_combout ;
wire \led_panel|time_slice_time~45_combout ;
wire \led_panel|Add0~27 ;
wire \led_panel|Add0~28_combout ;
wire \led_panel|time_slice_time~46_combout ;
wire \led_panel|Equal0~3_combout ;
wire \led_panel|Equal0~4_combout ;
wire \led_panel|time_slice_time~47_combout ;
wire \led_panel|Add0~29 ;
wire \led_panel|Add0~30_combout ;
wire \led_panel|Equal1~4_combout ;
wire \led_panel|Equal1~5_combout ;
wire \led_panel|Equal1~0_combout ;
wire \led_panel|Equal1~1_combout ;
wire \led_panel|Equal1~2_combout ;
wire \led_panel|Equal1~3_combout ;
wire \led_panel|state_d~17_combout ;
wire \led_panel|state_d.WAIT~q ;
wire \led_panel|state_q.WAIT~feeder_combout ;
wire \led_panel|state_q.WAIT~q ;
wire \led_panel|state_d~15_combout ;
wire \led_panel|state_d.BLANK~q ;
wire \led_panel|state_q.BLANK~q ;
wire \led_panel|state_d~12_combout ;
wire \led_panel|state_d.LATCH~q ;
wire \led_panel|state_q.LATCH~feeder_combout ;
wire \led_panel|state_q.LATCH~q ;
wire \led_panel|A[0]~1_combout ;
wire \led_panel|bit_plane[4]~25 ;
wire \led_panel|bit_plane[5]~26_combout ;
wire \led_panel|bit_plane[5]~27 ;
wire \led_panel|bit_plane[6]~28_combout ;
wire \led_panel|bit_plane[6]~29 ;
wire \led_panel|bit_plane[7]~30_combout ;
wire \led_panel|bit_plane[7]~31 ;
wire \led_panel|bit_plane[8]~32_combout ;
wire \led_panel|bit_plane[8]~33 ;
wire \led_panel|bit_plane[9]~35_combout ;
wire \led_panel|bit_plane[9]~36 ;
wire \led_panel|bit_plane[10]~37_combout ;
wire \led_panel|bit_plane[10]~38 ;
wire \led_panel|bit_plane[11]~39_combout ;
wire \led_panel|bit_plane[11]~40 ;
wire \led_panel|bit_plane[12]~41_combout ;
wire \led_panel|bit_plane[12]~42 ;
wire \led_panel|bit_plane[13]~43_combout ;
wire \led_panel|bit_plane[13]~44 ;
wire \led_panel|bit_plane[14]~45_combout ;
wire \led_panel|bit_plane[14]~46 ;
wire \led_panel|bit_plane[15]~47_combout ;
wire \led_panel|LessThan0~1_combout ;
wire \led_panel|LessThan0~0_combout ;
wire \led_panel|LessThan0~2_combout ;
wire \led_panel|Equal2~1_combout ;
wire \led_panel|bit_plane[15]~34_combout ;
wire \led_panel|bit_plane[0]~17 ;
wire \led_panel|bit_plane[1]~18_combout ;
wire \led_panel|bit_plane[1]~19 ;
wire \led_panel|bit_plane[2]~20_combout ;
wire \led_panel|bit_plane[2]~21 ;
wire \led_panel|bit_plane[3]~22_combout ;
wire \led_panel|Equal2~0_combout ;
wire \led_panel|frame_start~0_combout ;
wire \led_panel|row[4]~16_combout ;
wire \led_panel|row[3]~12 ;
wire \led_panel|row[4]~13_combout ;
wire \led_panel|row[4]~15_combout ;
wire \led_panel|row[0]~6 ;
wire \led_panel|row[1]~7_combout ;
wire \led_panel|row[1]~8 ;
wire \led_panel|row[2]~9_combout ;
wire \led_panel|Equal3~0_combout ;
wire \led_panel|actual_buffer~0_combout ;
wire \dimmer|selected_buffer~0_combout ;
wire \dimmer|selected_buffer~q ;
wire \led_panel|actual_buffer~1_combout ;
wire \led_panel|actual_buffer~q ;
wire \KEY[1]~input_o ;
wire \dimmer|Selector10~0_combout ;
wire \dimmer|Selector9~0_combout ;
wire \dimmer|state_d.IDLE~0_combout ;
wire \dimmer|state_d.IDLE~q ;
wire \dimmer|state_q.IDLE~q ;
wire \dimmer|wr_row[4]~2_combout ;
wire \dimmer|wr_row[4]~3_combout ;
wire \dimmer|Selector8~0_combout ;
wire \dimmer|Selector7~0_combout ;
wire \dimmer|Add2~0_combout ;
wire \dimmer|Selector6~0_combout ;
wire \dimmer|Equal0~0_combout ;
wire \dimmer|Selector5~0_combout ;
wire \dimmer|Equal0~1_combout ;
wire \dimmer|Add1~0_combout ;
wire \dimmer|Selector4~0_combout ;
wire \dimmer|Add1~1 ;
wire \dimmer|Add1~2_combout ;
wire \dimmer|Selector3~0_combout ;
wire \dimmer|Add1~3 ;
wire \dimmer|Add1~4_combout ;
wire \dimmer|Selector2~0_combout ;
wire \dimmer|Add1~5 ;
wire \dimmer|Add1~6_combout ;
wire \dimmer|Selector1~0_combout ;
wire \dimmer|Add1~7 ;
wire \dimmer|Add1~8_combout ;
wire \dimmer|Selector0~0_combout ;
wire \dimmer|Selector12~1_combout ;
wire \dimmer|Selector12~2_combout ;
wire \dimmer|state_d.FILL_START~0_combout ;
wire \dimmer|always0~0_combout ;
wire \dimmer|state_d.FILL_START~q ;
wire \dimmer|state_q.FILL_START~feeder_combout ;
wire \dimmer|state_q.FILL_START~q ;
wire \dimmer|Selector11~0_combout ;
wire \dimmer|state_d.FILL_N1~q ;
wire \dimmer|state_q.FILL_N1~feeder_combout ;
wire \dimmer|state_q.FILL_N1~q ;
wire \dimmer|Selector12~0_combout ;
wire \dimmer|Selector12~3_combout ;
wire \dimmer|Selector12~4_combout ;
wire \dimmer|state_d.WAIT~q ;
wire \dimmer|state_q.WAIT~q ;
wire \dimmer|Add4~2_combout ;
wire \dimmer|color_pattern_d[0]~0_combout ;
wire \dimmer|LED[0]~0_combout ;
wire \dimmer|Add0~0_combout ;
wire \dimmer|color_pattern_q[1]~14_combout ;
wire \dimmer|wr_green[7]~0_combout ;
wire \dimmer|Add5~0_combout ;
wire \dimmer|color_pattern_q[0]~0_combout ;
wire \dimmer|Add5~1 ;
wire \dimmer|Add5~2_combout ;
wire \dimmer|wr_green[1]~1_combout ;
wire \dimmer|Add5~3 ;
wire \dimmer|Add5~4_combout ;
wire \dimmer|Add5~5 ;
wire \dimmer|Add5~6_combout ;
wire \dimmer|wr_green[3]~2_combout ;
wire \dimmer|Add5~7 ;
wire \dimmer|Add5~8_combout ;
wire \dimmer|Add5~9 ;
wire \dimmer|Add5~10_combout ;
wire \dimmer|Add5~11 ;
wire \dimmer|Add5~12_combout ;
wire \dimmer|Add5~13 ;
wire \dimmer|Add5~14_combout ;
wire \dimmer|color_pattern_q[0]~1_combout ;
wire \dimmer|color_pattern_q[0]~2_combout ;
wire \dimmer|color_pattern_q[0]~3_combout ;
wire \dimmer|color_pattern_q[0]~5_combout ;
wire \dimmer|color_pattern_q[0]~4_combout ;
wire \dimmer|Add3~0_combout ;
wire \dimmer|Add3~2_combout ;
wire \dimmer|wr_red[0]~0_combout ;
wire \dimmer|Add3~1 ;
wire \dimmer|Add3~3_combout ;
wire \dimmer|Add3~5_combout ;
wire \dimmer|Selector28~0_combout ;
wire \dimmer|Selector28~1_combout ;
wire \dimmer|Add3~4 ;
wire \dimmer|Add3~6_combout ;
wire \dimmer|Add3~8_combout ;
wire \dimmer|Add3~7 ;
wire \dimmer|Add3~9_combout ;
wire \dimmer|Add3~11_combout ;
wire \dimmer|color_pattern_q[0]~10_combout ;
wire \dimmer|Add4~1 ;
wire \dimmer|Add4~3_combout ;
wire \dimmer|Add4~5_combout ;
wire \dimmer|Selector20~0_combout ;
wire \dimmer|Add4~4 ;
wire \dimmer|Add4~6_combout ;
wire \dimmer|Add4~8_combout ;
wire \dimmer|Add4~7 ;
wire \dimmer|Add4~9_combout ;
wire \dimmer|Add4~11_combout ;
wire \dimmer|color_pattern_q[0]~7_combout ;
wire \dimmer|Add4~10 ;
wire \dimmer|Add4~12_combout ;
wire \dimmer|Add4~14_combout ;
wire \dimmer|Add4~13 ;
wire \dimmer|Add4~15_combout ;
wire \dimmer|Add4~17_combout ;
wire \dimmer|Add4~16 ;
wire \dimmer|Add4~18_combout ;
wire \dimmer|Add4~20_combout ;
wire \dimmer|Add4~19 ;
wire \dimmer|Add4~21_combout ;
wire \dimmer|Add4~23_combout ;
wire \dimmer|color_pattern_q[0]~6_combout ;
wire \dimmer|color_pattern_q[0]~8_combout ;
wire \dimmer|Add3~15_combout ;
wire \dimmer|Add3~10 ;
wire \dimmer|Add3~12_combout ;
wire \dimmer|Add3~14_combout ;
wire \dimmer|Add3~13 ;
wire \dimmer|Add3~16_combout ;
wire \dimmer|Add3~18_combout ;
wire \dimmer|Add3~17 ;
wire \dimmer|Add3~19_combout ;
wire \dimmer|Add3~21_combout ;
wire \dimmer|Add3~20 ;
wire \dimmer|Add3~22_combout ;
wire \dimmer|Add3~24_combout ;
wire \dimmer|color_pattern_q[0]~9_combout ;
wire \dimmer|color_pattern_q[0]~11_combout ;
wire \dimmer|color_pattern_q[0]~12_combout ;
wire \dimmer|LED[0]~1_combout ;
wire \dimmer|color_pattern_q[0]~13_combout ;
wire \dimmer|wr_blue[0]~0_combout ;
wire \dimmer|Mux17~0_combout ;
wire \dimmer|Mux16~0_combout ;
wire \dimmer|Mux15~0_combout ;
wire \dimmer|Mux14~0_combout ;
wire \dimmer|Mux13~0_combout ;
wire \dimmer|Mux12~0_combout ;
wire \dimmer|Mux11~0_combout ;
wire \dimmer|Mux10~0_combout ;
wire \led_panel|frame_start~1_combout ;
wire \led_panel|frame_start~q ;
wire \led_panel|Selector5~0_combout ;
wire \led_panel|Selector5~1_combout ;
wire \led_panel|col_start~q ;
wire \dimmer|Selector13~0_combout ;
wire \dimmer|wr_ena~q ;
wire \memory|we_hi~combout ;
wire \dimmer|wr_red[1]~_wirecell_combout ;
wire \dimmer|wr_red[3]~_wirecell_combout ;
wire \led_panel|LessThan0~4_cout ;
wire \led_panel|LessThan0~6_cout ;
wire \led_panel|LessThan0~8_cout ;
wire \led_panel|LessThan0~10_cout ;
wire \led_panel|LessThan0~12_cout ;
wire \led_panel|LessThan0~14_cout ;
wire \led_panel|LessThan0~16_cout ;
wire \led_panel|LessThan0~17_combout ;
wire \led_panel|LessThan0~19_combout ;
wire \led_panel|BLUE[1]~0_combout ;
wire \memory|we_lo~combout ;
wire \led_panel|LessThan1~1_cout ;
wire \led_panel|LessThan1~3_cout ;
wire \led_panel|LessThan1~5_cout ;
wire \led_panel|LessThan1~7_cout ;
wire \led_panel|LessThan1~9_cout ;
wire \led_panel|LessThan1~11_cout ;
wire \led_panel|LessThan1~13_cout ;
wire \led_panel|LessThan1~14_combout ;
wire \led_panel|LessThan1~16_combout ;
wire \dimmer|wr_green[1]~_wirecell_combout ;
wire \dimmer|wr_green[3]~_wirecell_combout ;
wire \led_panel|LessThan2~1_cout ;
wire \led_panel|LessThan2~3_cout ;
wire \led_panel|LessThan2~5_cout ;
wire \led_panel|LessThan2~7_cout ;
wire \led_panel|LessThan2~9_cout ;
wire \led_panel|LessThan2~11_cout ;
wire \led_panel|LessThan2~13_cout ;
wire \led_panel|LessThan2~14_combout ;
wire \led_panel|LessThan2~16_combout ;
wire \led_panel|LessThan3~1_cout ;
wire \led_panel|LessThan3~3_cout ;
wire \led_panel|LessThan3~5_cout ;
wire \led_panel|LessThan3~7_cout ;
wire \led_panel|LessThan3~9_cout ;
wire \led_panel|LessThan3~11_cout ;
wire \led_panel|LessThan3~13_cout ;
wire \led_panel|LessThan3~14_combout ;
wire \led_panel|LessThan3~16_combout ;
wire \dimmer|wr_blue[1]~_wirecell_combout ;
wire \dimmer|wr_blue[3]~_wirecell_combout ;
wire \led_panel|LessThan4~1_cout ;
wire \led_panel|LessThan4~3_cout ;
wire \led_panel|LessThan4~5_cout ;
wire \led_panel|LessThan4~7_cout ;
wire \led_panel|LessThan4~9_cout ;
wire \led_panel|LessThan4~11_cout ;
wire \led_panel|LessThan4~13_cout ;
wire \led_panel|LessThan4~14_combout ;
wire \led_panel|LessThan4~16_combout ;
wire \led_panel|LessThan5~1_cout ;
wire \led_panel|LessThan5~3_cout ;
wire \led_panel|LessThan5~5_cout ;
wire \led_panel|LessThan5~7_cout ;
wire \led_panel|LessThan5~9_cout ;
wire \led_panel|LessThan5~11_cout ;
wire \led_panel|LessThan5~13_cout ;
wire \led_panel|LessThan5~14_combout ;
wire \led_panel|LessThan5~16_combout ;
wire \led_panel|A~0_combout ;
wire \led_panel|A~2_combout ;
wire \led_panel|A~3_combout ;
wire \led_panel|A~4_combout ;
wire \led_panel|Selector3~0_combout ;
wire \led_panel|OE_N~q ;
wire \led_panel|Selector4~0_combout ;
wire \led_panel|LE~q ;
wire \led_panel|Selector0~0_combout ;
wire \led_panel|Selector0~1_combout ;
wire \led_panel|CLK~q ;
wire [1:0] \led_panel|RED ;
wire [1:0] \led_panel|GREEN ;
wire [1:0] \led_panel|BLUE ;
wire [4:0] \pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [23:0] \memory|ram_lo|altsyncram_component|auto_generated|q_b ;
wire [4:0] \led_panel|row ;
wire [7:0] \dimmer|wr_red ;
wire [23:0] \memory|ram_hi|altsyncram_component|auto_generated|q_b ;
wire [15:0] \led_panel|bit_plane ;
wire [5:0] \led_panel|col ;
wire [7:0] \dimmer|LED ;
wire [3:0] \led_panel|A ;
wire [7:0] \dimmer|wr_blue ;
wire [1:0] \dimmer|color_pattern_q ;
wire [1:0] \dimmer|color_pattern_d ;
wire [7:0] \dimmer|wr_green ;
wire [4:0] \dimmer|wr_col ;
wire [4:0] \dimmer|wr_row ;
wire [15:0] \led_panel|time_slice_time ;

wire [4:0] \pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [8:0] \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [8:0] \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [8:0] \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [8:0] \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;

assign \pll|altpll_component|auto_generated|wire_pll1_clk [0] = \pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [1] = \pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [2] = \pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [3] = \pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [4] = \pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [0] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [1] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [2] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [3] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [4] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [5] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [6] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [7] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [15] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [0] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [1] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [2] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [3] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [4] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [5] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [6] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [7] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [15] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [8] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [9] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [10] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [2];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [11] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [3];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [12] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [4];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [13] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [5];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [14] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [6];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [22] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [7];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [23] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [8];

assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [8] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [9] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [10] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [2];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [11] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [3];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [12] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [4];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [13] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [5];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [14] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [6];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [22] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [7];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [23] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [8];

assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [16] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [17] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [18] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [2];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [19] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [3];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [20] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [4];
assign \memory|ram_hi|altsyncram_component|auto_generated|q_b [21] = \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [5];

assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [16] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [17] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [18] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [2];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [19] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [3];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [20] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [4];
assign \memory|ram_lo|altsyncram_component|auto_generated|q_b [21] = \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [5];

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\dimmer|LED [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \LED[1]~output (
	.i(\dimmer|LED [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \LED[2]~output (
	.i(\dimmer|LED [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \LED[3]~output (
	.i(\dimmer|LED [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \LED[4]~output (
	.i(\dimmer|LED [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \LED[5]~output (
	.i(\dimmer|LED [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \LED[6]~output (
	.i(\dimmer|LED [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \LED[7]~output (
	.i(\dimmer|LED [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \FRAME~output (
	.i(\led_panel|frame_start~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FRAME),
	.obar());
// synopsys translate_off
defparam \FRAME~output .bus_hold = "false";
defparam \FRAME~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \COL~output (
	.i(\led_panel|col_start~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(COL),
	.obar());
// synopsys translate_off
defparam \COL~output .bus_hold = "false";
defparam \COL~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \RED[0]~output (
	.i(\led_panel|RED [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RED[0]),
	.obar());
// synopsys translate_off
defparam \RED[0]~output .bus_hold = "false";
defparam \RED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \RED[1]~output (
	.i(\led_panel|RED [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RED[1]),
	.obar());
// synopsys translate_off
defparam \RED[1]~output .bus_hold = "false";
defparam \RED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \GREEN[0]~output (
	.i(\led_panel|GREEN [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GREEN[0]),
	.obar());
// synopsys translate_off
defparam \GREEN[0]~output .bus_hold = "false";
defparam \GREEN[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \GREEN[1]~output (
	.i(\led_panel|GREEN [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GREEN[1]),
	.obar());
// synopsys translate_off
defparam \GREEN[1]~output .bus_hold = "false";
defparam \GREEN[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \BLUE[0]~output (
	.i(\led_panel|BLUE [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BLUE[0]),
	.obar());
// synopsys translate_off
defparam \BLUE[0]~output .bus_hold = "false";
defparam \BLUE[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \BLUE[1]~output (
	.i(\led_panel|BLUE [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BLUE[1]),
	.obar());
// synopsys translate_off
defparam \BLUE[1]~output .bus_hold = "false";
defparam \BLUE[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \A[0]~output (
	.i(\led_panel|A [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[0]),
	.obar());
// synopsys translate_off
defparam \A[0]~output .bus_hold = "false";
defparam \A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \A[1]~output (
	.i(\led_panel|A [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[1]),
	.obar());
// synopsys translate_off
defparam \A[1]~output .bus_hold = "false";
defparam \A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \A[2]~output (
	.i(\led_panel|A [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[2]),
	.obar());
// synopsys translate_off
defparam \A[2]~output .bus_hold = "false";
defparam \A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \A[3]~output (
	.i(\led_panel|A [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[3]),
	.obar());
// synopsys translate_off
defparam \A[3]~output .bus_hold = "false";
defparam \A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \OE~output (
	.i(\led_panel|OE_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OE),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \LATCH~output (
	.i(\led_panel|LE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LATCH),
	.obar());
// synopsys translate_off
defparam \LATCH~output .bus_hold = "false";
defparam \LATCH~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \CLK~output (
	.i(\led_panel|CLK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CLK),
	.obar());
// synopsys translate_off
defparam \CLK~output .bus_hold = "false";
defparam \CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_high = 6;
defparam \pll|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c1_low = 6;
defparam \pll|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll|altpll_component|auto_generated|pll1 .m = 12;
defparam \pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \dimmer|Add4~0 (
// Equation(s):
// \dimmer|Add4~0_combout  = \dimmer|wr_blue [0] $ (VCC)
// \dimmer|Add4~1  = CARRY(\dimmer|wr_blue [0])

	.dataa(\dimmer|wr_blue [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dimmer|Add4~0_combout ),
	.cout(\dimmer|Add4~1 ));
// synopsys translate_off
defparam \dimmer|Add4~0 .lut_mask = 16'h55AA;
defparam \dimmer|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N16
cycloneive_lcell_comb \led_panel|row[0]~5 (
// Equation(s):
// \led_panel|row[0]~5_combout  = \led_panel|row [0] $ (VCC)
// \led_panel|row[0]~6  = CARRY(\led_panel|row [0])

	.dataa(gnd),
	.datab(\led_panel|row [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_panel|row[0]~5_combout ),
	.cout(\led_panel|row[0]~6 ));
// synopsys translate_off
defparam \led_panel|row[0]~5 .lut_mask = 16'h33CC;
defparam \led_panel|row[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N20
cycloneive_lcell_comb \led_panel|row[2]~9 (
// Equation(s):
// \led_panel|row[2]~9_combout  = (\led_panel|row [2] & (\led_panel|row[1]~8  $ (GND))) # (!\led_panel|row [2] & (!\led_panel|row[1]~8  & VCC))
// \led_panel|row[2]~10  = CARRY((\led_panel|row [2] & !\led_panel|row[1]~8 ))

	.dataa(gnd),
	.datab(\led_panel|row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|row[1]~8 ),
	.combout(\led_panel|row[2]~9_combout ),
	.cout(\led_panel|row[2]~10 ));
// synopsys translate_off
defparam \led_panel|row[2]~9 .lut_mask = 16'hC30C;
defparam \led_panel|row[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N22
cycloneive_lcell_comb \led_panel|row[3]~11 (
// Equation(s):
// \led_panel|row[3]~11_combout  = (\led_panel|row [3] & (!\led_panel|row[2]~10 )) # (!\led_panel|row [3] & ((\led_panel|row[2]~10 ) # (GND)))
// \led_panel|row[3]~12  = CARRY((!\led_panel|row[2]~10 ) # (!\led_panel|row [3]))

	.dataa(\led_panel|row [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|row[2]~10 ),
	.combout(\led_panel|row[3]~11_combout ),
	.cout(\led_panel|row[3]~12 ));
// synopsys translate_off
defparam \led_panel|row[3]~11 .lut_mask = 16'h5A5F;
defparam \led_panel|row[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N0
cycloneive_lcell_comb \led_panel|bit_plane[0]~16 (
// Equation(s):
// \led_panel|bit_plane[0]~16_combout  = \led_panel|bit_plane [0] $ (VCC)
// \led_panel|bit_plane[0]~17  = CARRY(\led_panel|bit_plane [0])

	.dataa(gnd),
	.datab(\led_panel|bit_plane [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_panel|bit_plane[0]~16_combout ),
	.cout(\led_panel|bit_plane[0]~17 ));
// synopsys translate_off
defparam \led_panel|bit_plane[0]~16 .lut_mask = 16'h33CC;
defparam \led_panel|bit_plane[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N6
cycloneive_lcell_comb \led_panel|bit_plane[3]~22 (
// Equation(s):
// \led_panel|bit_plane[3]~22_combout  = (\led_panel|bit_plane [3] & (!\led_panel|bit_plane[2]~21 )) # (!\led_panel|bit_plane [3] & ((\led_panel|bit_plane[2]~21 ) # (GND)))
// \led_panel|bit_plane[3]~23  = CARRY((!\led_panel|bit_plane[2]~21 ) # (!\led_panel|bit_plane [3]))

	.dataa(\led_panel|bit_plane [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|bit_plane[2]~21 ),
	.combout(\led_panel|bit_plane[3]~22_combout ),
	.cout(\led_panel|bit_plane[3]~23 ));
// synopsys translate_off
defparam \led_panel|bit_plane[3]~22 .lut_mask = 16'h5A5F;
defparam \led_panel|bit_plane[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N8
cycloneive_lcell_comb \led_panel|bit_plane[4]~24 (
// Equation(s):
// \led_panel|bit_plane[4]~24_combout  = (\led_panel|bit_plane [4] & (\led_panel|bit_plane[3]~23  $ (GND))) # (!\led_panel|bit_plane [4] & (!\led_panel|bit_plane[3]~23  & VCC))
// \led_panel|bit_plane[4]~25  = CARRY((\led_panel|bit_plane [4] & !\led_panel|bit_plane[3]~23 ))

	.dataa(gnd),
	.datab(\led_panel|bit_plane [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|bit_plane[3]~23 ),
	.combout(\led_panel|bit_plane[4]~24_combout ),
	.cout(\led_panel|bit_plane[4]~25 ));
// synopsys translate_off
defparam \led_panel|bit_plane[4]~24 .lut_mask = 16'hC30C;
defparam \led_panel|bit_plane[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
cycloneive_lcell_comb \led_panel|state_d.IDLE~feeder (
// Equation(s):
// \led_panel|state_d.IDLE~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_panel|state_d.IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|state_d.IDLE~feeder .lut_mask = 16'hFFFF;
defparam \led_panel|state_d.IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N11
dffeas \led_panel|state_d.IDLE (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|state_d.IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|state_d.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|state_d.IDLE .is_wysiwyg = "true";
defparam \led_panel|state_d.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
cycloneive_lcell_comb \led_panel|state_q.IDLE~feeder (
// Equation(s):
// \led_panel|state_q.IDLE~feeder_combout  = \led_panel|state_d.IDLE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led_panel|state_d.IDLE~q ),
	.cin(gnd),
	.combout(\led_panel|state_q.IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|state_q.IDLE~feeder .lut_mask = 16'hFF00;
defparam \led_panel|state_q.IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N3
dffeas \led_panel|state_q.IDLE (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|state_q.IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|state_q.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|state_q.IDLE .is_wysiwyg = "true";
defparam \led_panel|state_q.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N14
cycloneive_lcell_comb \led_panel|col[0]~6 (
// Equation(s):
// \led_panel|col[0]~6_combout  = \led_panel|col [0] $ (VCC)
// \led_panel|col[0]~7  = CARRY(\led_panel|col [0])

	.dataa(gnd),
	.datab(\led_panel|col [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_panel|col[0]~6_combout ),
	.cout(\led_panel|col[0]~7 ));
// synopsys translate_off
defparam \led_panel|col[0]~6 .lut_mask = 16'h33CC;
defparam \led_panel|col[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
cycloneive_lcell_comb \led_panel|col[3]~14 (
// Equation(s):
// \led_panel|col[3]~14_combout  = (\led_panel|col [3] & (!\led_panel|col[2]~13 )) # (!\led_panel|col [3] & ((\led_panel|col[2]~13 ) # (GND)))
// \led_panel|col[3]~15  = CARRY((!\led_panel|col[2]~13 ) # (!\led_panel|col [3]))

	.dataa(gnd),
	.datab(\led_panel|col [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|col[2]~13 ),
	.combout(\led_panel|col[3]~14_combout ),
	.cout(\led_panel|col[3]~15 ));
// synopsys translate_off
defparam \led_panel|col[3]~14 .lut_mask = 16'h3C3F;
defparam \led_panel|col[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N22
cycloneive_lcell_comb \led_panel|col[4]~16 (
// Equation(s):
// \led_panel|col[4]~16_combout  = (\led_panel|col [4] & (\led_panel|col[3]~15  $ (GND))) # (!\led_panel|col [4] & (!\led_panel|col[3]~15  & VCC))
// \led_panel|col[4]~17  = CARRY((\led_panel|col [4] & !\led_panel|col[3]~15 ))

	.dataa(\led_panel|col [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|col[3]~15 ),
	.combout(\led_panel|col[4]~16_combout ),
	.cout(\led_panel|col[4]~17 ));
// synopsys translate_off
defparam \led_panel|col[4]~16 .lut_mask = 16'hA50A;
defparam \led_panel|col[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cycloneive_lcell_comb \led_panel|state_d~13 (
// Equation(s):
// \led_panel|state_d~13_combout  = (\led_panel|state_q.LATCH~q  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\led_panel|state_q.LATCH~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|state_d~13_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|state_d~13 .lut_mask = 16'hF000;
defparam \led_panel|state_d~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N25
dffeas \led_panel|state_d.UNBLANK (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|state_d~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|state_d.UNBLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|state_d.UNBLANK .is_wysiwyg = "true";
defparam \led_panel|state_d.UNBLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
cycloneive_lcell_comb \led_panel|state_q.UNBLANK~feeder (
// Equation(s):
// \led_panel|state_q.UNBLANK~feeder_combout  = \led_panel|state_d.UNBLANK~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led_panel|state_d.UNBLANK~q ),
	.cin(gnd),
	.combout(\led_panel|state_q.UNBLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|state_q.UNBLANK~feeder .lut_mask = 16'hFF00;
defparam \led_panel|state_q.UNBLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N7
dffeas \led_panel|state_q.UNBLANK (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|state_q.UNBLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|state_q.UNBLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|state_q.UNBLANK .is_wysiwyg = "true";
defparam \led_panel|state_q.UNBLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneive_lcell_comb \led_panel|Selector2~0 (
// Equation(s):
// \led_panel|Selector2~0_combout  = (\led_panel|state_q.UNBLANK~q ) # ((\led_panel|Equal4~1_combout  & \led_panel|state_q.SHIFT~q ))

	.dataa(\led_panel|state_q.UNBLANK~q ),
	.datab(\led_panel|Equal4~1_combout ),
	.datac(gnd),
	.datad(\led_panel|state_q.SHIFT~q ),
	.cin(gnd),
	.combout(\led_panel|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Selector2~0 .lut_mask = 16'hEEAA;
defparam \led_panel|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N5
dffeas \led_panel|state_d.READ (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|state_d.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|state_d.READ .is_wysiwyg = "true";
defparam \led_panel|state_d.READ .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N29
dffeas \led_panel|state_q.READ (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led_panel|state_d.READ~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|state_q.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|state_q.READ .is_wysiwyg = "true";
defparam \led_panel|state_q.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
cycloneive_lcell_comb \led_panel|state_d~14 (
// Equation(s):
// \led_panel|state_d~14_combout  = (\KEY[0]~input_o  & \led_panel|state_q.READ~q )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\led_panel|state_q.READ~q ),
	.cin(gnd),
	.combout(\led_panel|state_d~14_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|state_d~14 .lut_mask = 16'hAA00;
defparam \led_panel|state_d~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N31
dffeas \led_panel|state_d.SHIFT (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|state_d~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|state_d.SHIFT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|state_d.SHIFT .is_wysiwyg = "true";
defparam \led_panel|state_d.SHIFT .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N5
dffeas \led_panel|state_q.SHIFT (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led_panel|state_d.SHIFT~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|state_q.SHIFT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|state_q.SHIFT .is_wysiwyg = "true";
defparam \led_panel|state_q.SHIFT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N30
cycloneive_lcell_comb \led_panel|col[1]~9 (
// Equation(s):
// \led_panel|col[1]~9_combout  = (\led_panel|state_q.SHIFT~q ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\led_panel|state_q.SHIFT~q ),
	.cin(gnd),
	.combout(\led_panel|col[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|col[1]~9 .lut_mask = 16'hFF0F;
defparam \led_panel|col[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N23
dffeas \led_panel|col[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|col[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|col[1]~8_combout ),
	.sload(gnd),
	.ena(\led_panel|col[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|col [4]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|col[4] .is_wysiwyg = "true";
defparam \led_panel|col[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cycloneive_lcell_comb \led_panel|col[5]~18 (
// Equation(s):
// \led_panel|col[5]~18_combout  = \led_panel|col[4]~17  $ (\led_panel|col [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led_panel|col [5]),
	.cin(\led_panel|col[4]~17 ),
	.combout(\led_panel|col[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|col[5]~18 .lut_mask = 16'h0FF0;
defparam \led_panel|col[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y27_N25
dffeas \led_panel|col[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|col[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|col[1]~8_combout ),
	.sload(gnd),
	.ena(\led_panel|col[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|col [5]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|col[5] .is_wysiwyg = "true";
defparam \led_panel|col[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
cycloneive_lcell_comb \led_panel|col[1]~8 (
// Equation(s):
// \led_panel|col[1]~8_combout  = ((!\led_panel|Equal4~0_combout  & (\led_panel|col [4] & \led_panel|col [5]))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\led_panel|Equal4~0_combout ),
	.datac(\led_panel|col [4]),
	.datad(\led_panel|col [5]),
	.cin(gnd),
	.combout(\led_panel|col[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|col[1]~8 .lut_mask = 16'h7555;
defparam \led_panel|col[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N15
dffeas \led_panel|col[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|col[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|col[1]~8_combout ),
	.sload(gnd),
	.ena(\led_panel|col[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|col [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|col[0] .is_wysiwyg = "true";
defparam \led_panel|col[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cycloneive_lcell_comb \led_panel|col[1]~10 (
// Equation(s):
// \led_panel|col[1]~10_combout  = (\led_panel|col [1] & (!\led_panel|col[0]~7 )) # (!\led_panel|col [1] & ((\led_panel|col[0]~7 ) # (GND)))
// \led_panel|col[1]~11  = CARRY((!\led_panel|col[0]~7 ) # (!\led_panel|col [1]))

	.dataa(gnd),
	.datab(\led_panel|col [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|col[0]~7 ),
	.combout(\led_panel|col[1]~10_combout ),
	.cout(\led_panel|col[1]~11 ));
// synopsys translate_off
defparam \led_panel|col[1]~10 .lut_mask = 16'h3C3F;
defparam \led_panel|col[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y27_N17
dffeas \led_panel|col[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|col[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|col[1]~8_combout ),
	.sload(gnd),
	.ena(\led_panel|col[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|col [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|col[1] .is_wysiwyg = "true";
defparam \led_panel|col[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cycloneive_lcell_comb \led_panel|col[2]~12 (
// Equation(s):
// \led_panel|col[2]~12_combout  = (\led_panel|col [2] & (\led_panel|col[1]~11  $ (GND))) # (!\led_panel|col [2] & (!\led_panel|col[1]~11  & VCC))
// \led_panel|col[2]~13  = CARRY((\led_panel|col [2] & !\led_panel|col[1]~11 ))

	.dataa(gnd),
	.datab(\led_panel|col [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|col[1]~11 ),
	.combout(\led_panel|col[2]~12_combout ),
	.cout(\led_panel|col[2]~13 ));
// synopsys translate_off
defparam \led_panel|col[2]~12 .lut_mask = 16'hC30C;
defparam \led_panel|col[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y27_N19
dffeas \led_panel|col[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|col[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|col[1]~8_combout ),
	.sload(gnd),
	.ena(\led_panel|col[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|col [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|col[2] .is_wysiwyg = "true";
defparam \led_panel|col[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N21
dffeas \led_panel|col[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|col[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|col[1]~8_combout ),
	.sload(gnd),
	.ena(\led_panel|col[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|col [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|col[3] .is_wysiwyg = "true";
defparam \led_panel|col[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cycloneive_lcell_comb \led_panel|Equal4~0 (
// Equation(s):
// \led_panel|Equal4~0_combout  = (((!\led_panel|col [1]) # (!\led_panel|col [0])) # (!\led_panel|col [2])) # (!\led_panel|col [3])

	.dataa(\led_panel|col [3]),
	.datab(\led_panel|col [2]),
	.datac(\led_panel|col [0]),
	.datad(\led_panel|col [1]),
	.cin(gnd),
	.combout(\led_panel|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Equal4~0 .lut_mask = 16'h7FFF;
defparam \led_panel|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N2
cycloneive_lcell_comb \led_panel|Equal4~1 (
// Equation(s):
// \led_panel|Equal4~1_combout  = (\led_panel|Equal4~0_combout ) # ((!\led_panel|col [5]) # (!\led_panel|col [4]))

	.dataa(gnd),
	.datab(\led_panel|Equal4~0_combout ),
	.datac(\led_panel|col [4]),
	.datad(\led_panel|col [5]),
	.cin(gnd),
	.combout(\led_panel|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Equal4~1 .lut_mask = 16'hCFFF;
defparam \led_panel|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cycloneive_lcell_comb \led_panel|state_d~16 (
// Equation(s):
// \led_panel|state_d~16_combout  = (((!\led_panel|Equal4~1_combout  & \led_panel|state_q.SHIFT~q )) # (!\KEY[0]~input_o )) # (!\led_panel|state_q.IDLE~q )

	.dataa(\led_panel|state_q.IDLE~q ),
	.datab(\led_panel|Equal4~1_combout ),
	.datac(\led_panel|state_q.SHIFT~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|state_d~16_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|state_d~16 .lut_mask = 16'h75FF;
defparam \led_panel|state_d~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cycloneive_lcell_comb \led_panel|Add0~0 (
// Equation(s):
// \led_panel|Add0~0_combout  = \led_panel|time_slice_time [0] $ (VCC)
// \led_panel|Add0~1  = CARRY(\led_panel|time_slice_time [0])

	.dataa(gnd),
	.datab(\led_panel|time_slice_time [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_panel|Add0~0_combout ),
	.cout(\led_panel|Add0~1 ));
// synopsys translate_off
defparam \led_panel|Add0~0 .lut_mask = 16'h33CC;
defparam \led_panel|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cycloneive_lcell_comb \led_panel|time_slice_time~32 (
// Equation(s):
// \led_panel|time_slice_time~32_combout  = (\led_panel|Add0~0_combout  & (!\led_panel|Equal0~4_combout  & (!\led_panel|state_q.LATCH~q  & \KEY[0]~input_o )))

	.dataa(\led_panel|Add0~0_combout ),
	.datab(\led_panel|Equal0~4_combout ),
	.datac(\led_panel|state_q.LATCH~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|time_slice_time~32_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|time_slice_time~32 .lut_mask = 16'h0200;
defparam \led_panel|time_slice_time~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N17
dffeas \led_panel|time_slice_time[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|time_slice_time~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|time_slice_time [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|time_slice_time[0] .is_wysiwyg = "true";
defparam \led_panel|time_slice_time[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cycloneive_lcell_comb \led_panel|Add0~2 (
// Equation(s):
// \led_panel|Add0~2_combout  = (\led_panel|time_slice_time [1] & (\led_panel|Add0~1  & VCC)) # (!\led_panel|time_slice_time [1] & (!\led_panel|Add0~1 ))
// \led_panel|Add0~3  = CARRY((!\led_panel|time_slice_time [1] & !\led_panel|Add0~1 ))

	.dataa(gnd),
	.datab(\led_panel|time_slice_time [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|Add0~1 ),
	.combout(\led_panel|Add0~2_combout ),
	.cout(\led_panel|Add0~3 ));
// synopsys translate_off
defparam \led_panel|Add0~2 .lut_mask = 16'hC303;
defparam \led_panel|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cycloneive_lcell_comb \led_panel|time_slice_time~36 (
// Equation(s):
// \led_panel|time_slice_time~36_combout  = (\led_panel|state_q.LATCH~q ) # (((\led_panel|Add0~2_combout  & !\led_panel|Equal0~4_combout )) # (!\KEY[0]~input_o ))

	.dataa(\led_panel|Add0~2_combout ),
	.datab(\led_panel|Equal0~4_combout ),
	.datac(\led_panel|state_q.LATCH~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|time_slice_time~36_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|time_slice_time~36 .lut_mask = 16'hF2FF;
defparam \led_panel|time_slice_time~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N9
dffeas \led_panel|time_slice_time[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|time_slice_time~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|time_slice_time [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|time_slice_time[1] .is_wysiwyg = "true";
defparam \led_panel|time_slice_time[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cycloneive_lcell_comb \led_panel|Add0~4 (
// Equation(s):
// \led_panel|Add0~4_combout  = (\led_panel|time_slice_time [2] & ((GND) # (!\led_panel|Add0~3 ))) # (!\led_panel|time_slice_time [2] & (\led_panel|Add0~3  $ (GND)))
// \led_panel|Add0~5  = CARRY((\led_panel|time_slice_time [2]) # (!\led_panel|Add0~3 ))

	.dataa(\led_panel|time_slice_time [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|Add0~3 ),
	.combout(\led_panel|Add0~4_combout ),
	.cout(\led_panel|Add0~5 ));
// synopsys translate_off
defparam \led_panel|Add0~4 .lut_mask = 16'h5AAF;
defparam \led_panel|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cycloneive_lcell_comb \led_panel|time_slice_time~35 (
// Equation(s):
// \led_panel|time_slice_time~35_combout  = (!\led_panel|state_q.LATCH~q  & (!\led_panel|Equal0~4_combout  & (\led_panel|Add0~4_combout  & \KEY[0]~input_o )))

	.dataa(\led_panel|state_q.LATCH~q ),
	.datab(\led_panel|Equal0~4_combout ),
	.datac(\led_panel|Add0~4_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|time_slice_time~35_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|time_slice_time~35 .lut_mask = 16'h1000;
defparam \led_panel|time_slice_time~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N7
dffeas \led_panel|time_slice_time[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|time_slice_time~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|time_slice_time [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|time_slice_time[2] .is_wysiwyg = "true";
defparam \led_panel|time_slice_time[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
cycloneive_lcell_comb \led_panel|Add0~6 (
// Equation(s):
// \led_panel|Add0~6_combout  = (\led_panel|time_slice_time [3] & (\led_panel|Add0~5  & VCC)) # (!\led_panel|time_slice_time [3] & (!\led_panel|Add0~5 ))
// \led_panel|Add0~7  = CARRY((!\led_panel|time_slice_time [3] & !\led_panel|Add0~5 ))

	.dataa(\led_panel|time_slice_time [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|Add0~5 ),
	.combout(\led_panel|Add0~6_combout ),
	.cout(\led_panel|Add0~7 ));
// synopsys translate_off
defparam \led_panel|Add0~6 .lut_mask = 16'hA505;
defparam \led_panel|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cycloneive_lcell_comb \led_panel|time_slice_time~34 (
// Equation(s):
// \led_panel|time_slice_time~34_combout  = (\led_panel|state_q.LATCH~q ) # (((\led_panel|Add0~6_combout  & !\led_panel|Equal0~4_combout )) # (!\KEY[0]~input_o ))

	.dataa(\led_panel|Add0~6_combout ),
	.datab(\led_panel|Equal0~4_combout ),
	.datac(\led_panel|state_q.LATCH~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|time_slice_time~34_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|time_slice_time~34 .lut_mask = 16'hF2FF;
defparam \led_panel|time_slice_time~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N21
dffeas \led_panel|time_slice_time[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|time_slice_time~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|time_slice_time [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|time_slice_time[3] .is_wysiwyg = "true";
defparam \led_panel|time_slice_time[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cycloneive_lcell_comb \led_panel|Add0~8 (
// Equation(s):
// \led_panel|Add0~8_combout  = (\led_panel|time_slice_time [4] & ((GND) # (!\led_panel|Add0~7 ))) # (!\led_panel|time_slice_time [4] & (\led_panel|Add0~7  $ (GND)))
// \led_panel|Add0~9  = CARRY((\led_panel|time_slice_time [4]) # (!\led_panel|Add0~7 ))

	.dataa(gnd),
	.datab(\led_panel|time_slice_time [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|Add0~7 ),
	.combout(\led_panel|Add0~8_combout ),
	.cout(\led_panel|Add0~9 ));
// synopsys translate_off
defparam \led_panel|Add0~8 .lut_mask = 16'h3CCF;
defparam \led_panel|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
cycloneive_lcell_comb \led_panel|time_slice_time~33 (
// Equation(s):
// \led_panel|time_slice_time~33_combout  = (\led_panel|state_q.LATCH~q ) # (((\led_panel|Add0~8_combout  & !\led_panel|Equal0~4_combout )) # (!\KEY[0]~input_o ))

	.dataa(\led_panel|Add0~8_combout ),
	.datab(\led_panel|Equal0~4_combout ),
	.datac(\led_panel|state_q.LATCH~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|time_slice_time~33_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|time_slice_time~33 .lut_mask = 16'hF2FF;
defparam \led_panel|time_slice_time~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N19
dffeas \led_panel|time_slice_time[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|time_slice_time~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|time_slice_time [4]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|time_slice_time[4] .is_wysiwyg = "true";
defparam \led_panel|time_slice_time[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
cycloneive_lcell_comb \led_panel|Add0~10 (
// Equation(s):
// \led_panel|Add0~10_combout  = (\led_panel|time_slice_time [5] & (\led_panel|Add0~9  & VCC)) # (!\led_panel|time_slice_time [5] & (!\led_panel|Add0~9 ))
// \led_panel|Add0~11  = CARRY((!\led_panel|time_slice_time [5] & !\led_panel|Add0~9 ))

	.dataa(gnd),
	.datab(\led_panel|time_slice_time [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|Add0~9 ),
	.combout(\led_panel|Add0~10_combout ),
	.cout(\led_panel|Add0~11 ));
// synopsys translate_off
defparam \led_panel|Add0~10 .lut_mask = 16'hC303;
defparam \led_panel|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cycloneive_lcell_comb \led_panel|time_slice_time~38 (
// Equation(s):
// \led_panel|time_slice_time~38_combout  = (\led_panel|state_q.LATCH~q ) # (((\led_panel|Add0~10_combout  & !\led_panel|Equal0~4_combout )) # (!\KEY[0]~input_o ))

	.dataa(\led_panel|Add0~10_combout ),
	.datab(\led_panel|Equal0~4_combout ),
	.datac(\led_panel|state_q.LATCH~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|time_slice_time~38_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|time_slice_time~38 .lut_mask = 16'hF2FF;
defparam \led_panel|time_slice_time~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N29
dffeas \led_panel|time_slice_time[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|time_slice_time~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|time_slice_time [5]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|time_slice_time[5] .is_wysiwyg = "true";
defparam \led_panel|time_slice_time[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cycloneive_lcell_comb \led_panel|Add0~12 (
// Equation(s):
// \led_panel|Add0~12_combout  = (\led_panel|time_slice_time [6] & ((GND) # (!\led_panel|Add0~11 ))) # (!\led_panel|time_slice_time [6] & (\led_panel|Add0~11  $ (GND)))
// \led_panel|Add0~13  = CARRY((\led_panel|time_slice_time [6]) # (!\led_panel|Add0~11 ))

	.dataa(gnd),
	.datab(\led_panel|time_slice_time [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|Add0~11 ),
	.combout(\led_panel|Add0~12_combout ),
	.cout(\led_panel|Add0~13 ));
// synopsys translate_off
defparam \led_panel|Add0~12 .lut_mask = 16'h3CCF;
defparam \led_panel|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cycloneive_lcell_comb \led_panel|time_slice_time~37 (
// Equation(s):
// \led_panel|time_slice_time~37_combout  = (\led_panel|state_q.LATCH~q ) # (((\led_panel|Add0~12_combout  & !\led_panel|Equal0~4_combout )) # (!\KEY[0]~input_o ))

	.dataa(\led_panel|Add0~12_combout ),
	.datab(\led_panel|Equal0~4_combout ),
	.datac(\led_panel|state_q.LATCH~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|time_slice_time~37_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|time_slice_time~37 .lut_mask = 16'hF2FF;
defparam \led_panel|time_slice_time~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N27
dffeas \led_panel|time_slice_time[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|time_slice_time~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|time_slice_time [6]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|time_slice_time[6] .is_wysiwyg = "true";
defparam \led_panel|time_slice_time[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
cycloneive_lcell_comb \led_panel|Add0~14 (
// Equation(s):
// \led_panel|Add0~14_combout  = (\led_panel|time_slice_time [7] & (\led_panel|Add0~13  & VCC)) # (!\led_panel|time_slice_time [7] & (!\led_panel|Add0~13 ))
// \led_panel|Add0~15  = CARRY((!\led_panel|time_slice_time [7] & !\led_panel|Add0~13 ))

	.dataa(gnd),
	.datab(\led_panel|time_slice_time [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|Add0~13 ),
	.combout(\led_panel|Add0~14_combout ),
	.cout(\led_panel|Add0~15 ));
// synopsys translate_off
defparam \led_panel|Add0~14 .lut_mask = 16'hC303;
defparam \led_panel|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneive_lcell_comb \led_panel|time_slice_time~42 (
// Equation(s):
// \led_panel|time_slice_time~42_combout  = (\led_panel|state_q.LATCH~q ) # (((\led_panel|Add0~14_combout  & !\led_panel|Equal0~4_combout )) # (!\KEY[0]~input_o ))

	.dataa(\led_panel|Add0~14_combout ),
	.datab(\led_panel|Equal0~4_combout ),
	.datac(\led_panel|state_q.LATCH~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|time_slice_time~42_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|time_slice_time~42 .lut_mask = 16'hF2FF;
defparam \led_panel|time_slice_time~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N13
dffeas \led_panel|time_slice_time[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|time_slice_time~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|time_slice_time [7]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|time_slice_time[7] .is_wysiwyg = "true";
defparam \led_panel|time_slice_time[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
cycloneive_lcell_comb \led_panel|Add0~16 (
// Equation(s):
// \led_panel|Add0~16_combout  = (\led_panel|time_slice_time [8] & ((GND) # (!\led_panel|Add0~15 ))) # (!\led_panel|time_slice_time [8] & (\led_panel|Add0~15  $ (GND)))
// \led_panel|Add0~17  = CARRY((\led_panel|time_slice_time [8]) # (!\led_panel|Add0~15 ))

	.dataa(gnd),
	.datab(\led_panel|time_slice_time [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|Add0~15 ),
	.combout(\led_panel|Add0~16_combout ),
	.cout(\led_panel|Add0~17 ));
// synopsys translate_off
defparam \led_panel|Add0~16 .lut_mask = 16'h3CCF;
defparam \led_panel|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneive_lcell_comb \led_panel|time_slice_time~41 (
// Equation(s):
// \led_panel|time_slice_time~41_combout  = (\KEY[0]~input_o  & (\led_panel|Add0~16_combout  & (!\led_panel|Equal0~4_combout  & !\led_panel|state_q.LATCH~q )))

	.dataa(\KEY[0]~input_o ),
	.datab(\led_panel|Add0~16_combout ),
	.datac(\led_panel|Equal0~4_combout ),
	.datad(\led_panel|state_q.LATCH~q ),
	.cin(gnd),
	.combout(\led_panel|time_slice_time~41_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|time_slice_time~41 .lut_mask = 16'h0008;
defparam \led_panel|time_slice_time~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N19
dffeas \led_panel|time_slice_time[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|time_slice_time~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|time_slice_time [8]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|time_slice_time[8] .is_wysiwyg = "true";
defparam \led_panel|time_slice_time[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cycloneive_lcell_comb \led_panel|Add0~18 (
// Equation(s):
// \led_panel|Add0~18_combout  = (\led_panel|time_slice_time [9] & (\led_panel|Add0~17  & VCC)) # (!\led_panel|time_slice_time [9] & (!\led_panel|Add0~17 ))
// \led_panel|Add0~19  = CARRY((!\led_panel|time_slice_time [9] & !\led_panel|Add0~17 ))

	.dataa(gnd),
	.datab(\led_panel|time_slice_time [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|Add0~17 ),
	.combout(\led_panel|Add0~18_combout ),
	.cout(\led_panel|Add0~19 ));
// synopsys translate_off
defparam \led_panel|Add0~18 .lut_mask = 16'hC303;
defparam \led_panel|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneive_lcell_comb \led_panel|time_slice_time~40 (
// Equation(s):
// \led_panel|time_slice_time~40_combout  = (!\led_panel|state_q.LATCH~q  & (!\led_panel|Equal0~4_combout  & (\KEY[0]~input_o  & \led_panel|Add0~18_combout )))

	.dataa(\led_panel|state_q.LATCH~q ),
	.datab(\led_panel|Equal0~4_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\led_panel|Add0~18_combout ),
	.cin(gnd),
	.combout(\led_panel|time_slice_time~40_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|time_slice_time~40 .lut_mask = 16'h1000;
defparam \led_panel|time_slice_time~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N9
dffeas \led_panel|time_slice_time[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|time_slice_time~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|time_slice_time [9]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|time_slice_time[9] .is_wysiwyg = "true";
defparam \led_panel|time_slice_time[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cycloneive_lcell_comb \led_panel|Add0~20 (
// Equation(s):
// \led_panel|Add0~20_combout  = (\led_panel|time_slice_time [10] & ((GND) # (!\led_panel|Add0~19 ))) # (!\led_panel|time_slice_time [10] & (\led_panel|Add0~19  $ (GND)))
// \led_panel|Add0~21  = CARRY((\led_panel|time_slice_time [10]) # (!\led_panel|Add0~19 ))

	.dataa(gnd),
	.datab(\led_panel|time_slice_time [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|Add0~19 ),
	.combout(\led_panel|Add0~20_combout ),
	.cout(\led_panel|Add0~21 ));
// synopsys translate_off
defparam \led_panel|Add0~20 .lut_mask = 16'h3CCF;
defparam \led_panel|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cycloneive_lcell_comb \led_panel|time_slice_time~39 (
// Equation(s):
// \led_panel|time_slice_time~39_combout  = (\led_panel|Add0~20_combout  & (!\led_panel|Equal0~4_combout  & (!\led_panel|state_q.LATCH~q  & \KEY[0]~input_o )))

	.dataa(\led_panel|Add0~20_combout ),
	.datab(\led_panel|Equal0~4_combout ),
	.datac(\led_panel|state_q.LATCH~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|time_slice_time~39_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|time_slice_time~39 .lut_mask = 16'h0200;
defparam \led_panel|time_slice_time~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N11
dffeas \led_panel|time_slice_time[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|time_slice_time~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|time_slice_time [10]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|time_slice_time[10] .is_wysiwyg = "true";
defparam \led_panel|time_slice_time[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cycloneive_lcell_comb \led_panel|Add0~22 (
// Equation(s):
// \led_panel|Add0~22_combout  = (\led_panel|time_slice_time [11] & (\led_panel|Add0~21  & VCC)) # (!\led_panel|time_slice_time [11] & (!\led_panel|Add0~21 ))
// \led_panel|Add0~23  = CARRY((!\led_panel|time_slice_time [11] & !\led_panel|Add0~21 ))

	.dataa(gnd),
	.datab(\led_panel|time_slice_time [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|Add0~21 ),
	.combout(\led_panel|Add0~22_combout ),
	.cout(\led_panel|Add0~23 ));
// synopsys translate_off
defparam \led_panel|Add0~22 .lut_mask = 16'hC303;
defparam \led_panel|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneive_lcell_comb \led_panel|time_slice_time~43 (
// Equation(s):
// \led_panel|time_slice_time~43_combout  = (!\led_panel|state_q.LATCH~q  & (!\led_panel|Equal0~4_combout  & (\KEY[0]~input_o  & \led_panel|Add0~22_combout )))

	.dataa(\led_panel|state_q.LATCH~q ),
	.datab(\led_panel|Equal0~4_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\led_panel|Add0~22_combout ),
	.cin(gnd),
	.combout(\led_panel|time_slice_time~43_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|time_slice_time~43 .lut_mask = 16'h1000;
defparam \led_panel|time_slice_time~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N5
dffeas \led_panel|time_slice_time[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|time_slice_time~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|time_slice_time [11]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|time_slice_time[11] .is_wysiwyg = "true";
defparam \led_panel|time_slice_time[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cycloneive_lcell_comb \led_panel|Equal0~2 (
// Equation(s):
// \led_panel|Equal0~2_combout  = (!\led_panel|time_slice_time [9] & (!\led_panel|time_slice_time [8] & (!\led_panel|time_slice_time [11] & !\led_panel|time_slice_time [10])))

	.dataa(\led_panel|time_slice_time [9]),
	.datab(\led_panel|time_slice_time [8]),
	.datac(\led_panel|time_slice_time [11]),
	.datad(\led_panel|time_slice_time [10]),
	.cin(gnd),
	.combout(\led_panel|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Equal0~2 .lut_mask = 16'h0001;
defparam \led_panel|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
cycloneive_lcell_comb \led_panel|Equal0~1 (
// Equation(s):
// \led_panel|Equal0~1_combout  = (!\led_panel|time_slice_time [7] & (!\led_panel|time_slice_time [5] & (!\led_panel|time_slice_time [6] & !\led_panel|time_slice_time [4])))

	.dataa(\led_panel|time_slice_time [7]),
	.datab(\led_panel|time_slice_time [5]),
	.datac(\led_panel|time_slice_time [6]),
	.datad(\led_panel|time_slice_time [4]),
	.cin(gnd),
	.combout(\led_panel|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Equal0~1 .lut_mask = 16'h0001;
defparam \led_panel|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
cycloneive_lcell_comb \led_panel|Equal0~0 (
// Equation(s):
// \led_panel|Equal0~0_combout  = (!\led_panel|time_slice_time [2] & (!\led_panel|time_slice_time [3] & (!\led_panel|time_slice_time [1] & !\led_panel|time_slice_time [0])))

	.dataa(\led_panel|time_slice_time [2]),
	.datab(\led_panel|time_slice_time [3]),
	.datac(\led_panel|time_slice_time [1]),
	.datad(\led_panel|time_slice_time [0]),
	.cin(gnd),
	.combout(\led_panel|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Equal0~0 .lut_mask = 16'h0001;
defparam \led_panel|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cycloneive_lcell_comb \led_panel|Add0~24 (
// Equation(s):
// \led_panel|Add0~24_combout  = (\led_panel|time_slice_time [12] & ((GND) # (!\led_panel|Add0~23 ))) # (!\led_panel|time_slice_time [12] & (\led_panel|Add0~23  $ (GND)))
// \led_panel|Add0~25  = CARRY((\led_panel|time_slice_time [12]) # (!\led_panel|Add0~23 ))

	.dataa(\led_panel|time_slice_time [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|Add0~23 ),
	.combout(\led_panel|Add0~24_combout ),
	.cout(\led_panel|Add0~25 ));
// synopsys translate_off
defparam \led_panel|Add0~24 .lut_mask = 16'h5AAF;
defparam \led_panel|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cycloneive_lcell_comb \led_panel|time_slice_time~44 (
// Equation(s):
// \led_panel|time_slice_time~44_combout  = (!\led_panel|state_q.LATCH~q  & (!\led_panel|Equal0~4_combout  & (\led_panel|Add0~24_combout  & \KEY[0]~input_o )))

	.dataa(\led_panel|state_q.LATCH~q ),
	.datab(\led_panel|Equal0~4_combout ),
	.datac(\led_panel|Add0~24_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|time_slice_time~44_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|time_slice_time~44 .lut_mask = 16'h1000;
defparam \led_panel|time_slice_time~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N25
dffeas \led_panel|time_slice_time[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|time_slice_time~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|time_slice_time [12]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|time_slice_time[12] .is_wysiwyg = "true";
defparam \led_panel|time_slice_time[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cycloneive_lcell_comb \led_panel|Add0~26 (
// Equation(s):
// \led_panel|Add0~26_combout  = (\led_panel|time_slice_time [13] & (\led_panel|Add0~25  & VCC)) # (!\led_panel|time_slice_time [13] & (!\led_panel|Add0~25 ))
// \led_panel|Add0~27  = CARRY((!\led_panel|time_slice_time [13] & !\led_panel|Add0~25 ))

	.dataa(gnd),
	.datab(\led_panel|time_slice_time [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|Add0~25 ),
	.combout(\led_panel|Add0~26_combout ),
	.cout(\led_panel|Add0~27 ));
// synopsys translate_off
defparam \led_panel|Add0~26 .lut_mask = 16'hC303;
defparam \led_panel|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cycloneive_lcell_comb \led_panel|time_slice_time~45 (
// Equation(s):
// \led_panel|time_slice_time~45_combout  = (!\led_panel|state_q.LATCH~q  & (\led_panel|Add0~26_combout  & (!\led_panel|Equal0~4_combout  & \KEY[0]~input_o )))

	.dataa(\led_panel|state_q.LATCH~q ),
	.datab(\led_panel|Add0~26_combout ),
	.datac(\led_panel|Equal0~4_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|time_slice_time~45_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|time_slice_time~45 .lut_mask = 16'h0400;
defparam \led_panel|time_slice_time~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N19
dffeas \led_panel|time_slice_time[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|time_slice_time~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|time_slice_time [13]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|time_slice_time[13] .is_wysiwyg = "true";
defparam \led_panel|time_slice_time[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cycloneive_lcell_comb \led_panel|Add0~28 (
// Equation(s):
// \led_panel|Add0~28_combout  = (\led_panel|time_slice_time [14] & ((GND) # (!\led_panel|Add0~27 ))) # (!\led_panel|time_slice_time [14] & (\led_panel|Add0~27  $ (GND)))
// \led_panel|Add0~29  = CARRY((\led_panel|time_slice_time [14]) # (!\led_panel|Add0~27 ))

	.dataa(\led_panel|time_slice_time [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|Add0~27 ),
	.combout(\led_panel|Add0~28_combout ),
	.cout(\led_panel|Add0~29 ));
// synopsys translate_off
defparam \led_panel|Add0~28 .lut_mask = 16'h5AAF;
defparam \led_panel|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cycloneive_lcell_comb \led_panel|time_slice_time~46 (
// Equation(s):
// \led_panel|time_slice_time~46_combout  = (!\led_panel|state_q.LATCH~q  & (\led_panel|Add0~28_combout  & (!\led_panel|Equal0~4_combout  & \KEY[0]~input_o )))

	.dataa(\led_panel|state_q.LATCH~q ),
	.datab(\led_panel|Add0~28_combout ),
	.datac(\led_panel|Equal0~4_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|time_slice_time~46_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|time_slice_time~46 .lut_mask = 16'h0400;
defparam \led_panel|time_slice_time~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N21
dffeas \led_panel|time_slice_time[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|time_slice_time~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|time_slice_time [14]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|time_slice_time[14] .is_wysiwyg = "true";
defparam \led_panel|time_slice_time[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
cycloneive_lcell_comb \led_panel|Equal0~3 (
// Equation(s):
// \led_panel|Equal0~3_combout  = (!\led_panel|time_slice_time [13] & (!\led_panel|time_slice_time [14] & (!\led_panel|time_slice_time [15] & !\led_panel|time_slice_time [12])))

	.dataa(\led_panel|time_slice_time [13]),
	.datab(\led_panel|time_slice_time [14]),
	.datac(\led_panel|time_slice_time [15]),
	.datad(\led_panel|time_slice_time [12]),
	.cin(gnd),
	.combout(\led_panel|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Equal0~3 .lut_mask = 16'h0001;
defparam \led_panel|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
cycloneive_lcell_comb \led_panel|Equal0~4 (
// Equation(s):
// \led_panel|Equal0~4_combout  = (\led_panel|Equal0~2_combout  & (\led_panel|Equal0~1_combout  & (\led_panel|Equal0~0_combout  & \led_panel|Equal0~3_combout )))

	.dataa(\led_panel|Equal0~2_combout ),
	.datab(\led_panel|Equal0~1_combout ),
	.datac(\led_panel|Equal0~0_combout ),
	.datad(\led_panel|Equal0~3_combout ),
	.cin(gnd),
	.combout(\led_panel|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Equal0~4 .lut_mask = 16'h8000;
defparam \led_panel|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cycloneive_lcell_comb \led_panel|time_slice_time~47 (
// Equation(s):
// \led_panel|time_slice_time~47_combout  = (\led_panel|Add0~30_combout  & (!\led_panel|state_q.LATCH~q  & (!\led_panel|Equal0~4_combout  & \KEY[0]~input_o )))

	.dataa(\led_panel|Add0~30_combout ),
	.datab(\led_panel|state_q.LATCH~q ),
	.datac(\led_panel|Equal0~4_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|time_slice_time~47_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|time_slice_time~47 .lut_mask = 16'h0200;
defparam \led_panel|time_slice_time~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N23
dffeas \led_panel|time_slice_time[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|time_slice_time~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|time_slice_time [15]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|time_slice_time[15] .is_wysiwyg = "true";
defparam \led_panel|time_slice_time[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cycloneive_lcell_comb \led_panel|Add0~30 (
// Equation(s):
// \led_panel|Add0~30_combout  = \led_panel|time_slice_time [15] $ (!\led_panel|Add0~29 )

	.dataa(\led_panel|time_slice_time [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\led_panel|Add0~29 ),
	.combout(\led_panel|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Add0~30 .lut_mask = 16'hA5A5;
defparam \led_panel|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cycloneive_lcell_comb \led_panel|Equal1~4 (
// Equation(s):
// \led_panel|Equal1~4_combout  = (!\led_panel|Add0~24_combout  & !\led_panel|Add0~26_combout )

	.dataa(\led_panel|Add0~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\led_panel|Add0~26_combout ),
	.cin(gnd),
	.combout(\led_panel|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Equal1~4 .lut_mask = 16'h0055;
defparam \led_panel|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cycloneive_lcell_comb \led_panel|Equal1~5 (
// Equation(s):
// \led_panel|Equal1~5_combout  = (\led_panel|Equal0~4_combout ) # ((!\led_panel|Add0~30_combout  & (!\led_panel|Add0~28_combout  & \led_panel|Equal1~4_combout )))

	.dataa(\led_panel|Add0~30_combout ),
	.datab(\led_panel|Add0~28_combout ),
	.datac(\led_panel|Equal0~4_combout ),
	.datad(\led_panel|Equal1~4_combout ),
	.cin(gnd),
	.combout(\led_panel|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Equal1~5 .lut_mask = 16'hF1F0;
defparam \led_panel|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cycloneive_lcell_comb \led_panel|Equal1~0 (
// Equation(s):
// \led_panel|Equal1~0_combout  = (\led_panel|Add0~10_combout ) # ((\led_panel|Add0~6_combout ) # ((\led_panel|Add0~4_combout ) # (\led_panel|Add0~2_combout )))

	.dataa(\led_panel|Add0~10_combout ),
	.datab(\led_panel|Add0~6_combout ),
	.datac(\led_panel|Add0~4_combout ),
	.datad(\led_panel|Add0~2_combout ),
	.cin(gnd),
	.combout(\led_panel|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Equal1~0 .lut_mask = 16'hFFFE;
defparam \led_panel|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cycloneive_lcell_comb \led_panel|Equal1~1 (
// Equation(s):
// \led_panel|Equal1~1_combout  = (!\led_panel|Add0~12_combout  & (!\led_panel|Equal1~0_combout  & (!\led_panel|Add0~0_combout  & !\led_panel|Add0~8_combout )))

	.dataa(\led_panel|Add0~12_combout ),
	.datab(\led_panel|Equal1~0_combout ),
	.datac(\led_panel|Add0~0_combout ),
	.datad(\led_panel|Add0~8_combout ),
	.cin(gnd),
	.combout(\led_panel|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Equal1~1 .lut_mask = 16'h0001;
defparam \led_panel|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N4
cycloneive_lcell_comb \led_panel|Equal1~2 (
// Equation(s):
// \led_panel|Equal1~2_combout  = (\led_panel|Add0~14_combout ) # ((\led_panel|Add0~22_combout ) # ((\led_panel|Add0~16_combout ) # (\led_panel|Add0~18_combout )))

	.dataa(\led_panel|Add0~14_combout ),
	.datab(\led_panel|Add0~22_combout ),
	.datac(\led_panel|Add0~16_combout ),
	.datad(\led_panel|Add0~18_combout ),
	.cin(gnd),
	.combout(\led_panel|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Equal1~2 .lut_mask = 16'hFFFE;
defparam \led_panel|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
cycloneive_lcell_comb \led_panel|Equal1~3 (
// Equation(s):
// \led_panel|Equal1~3_combout  = (\led_panel|Equal0~4_combout ) # ((!\led_panel|Add0~20_combout  & (\led_panel|Equal1~1_combout  & !\led_panel|Equal1~2_combout )))

	.dataa(\led_panel|Add0~20_combout ),
	.datab(\led_panel|Equal1~1_combout ),
	.datac(\led_panel|Equal1~2_combout ),
	.datad(\led_panel|Equal0~4_combout ),
	.cin(gnd),
	.combout(\led_panel|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Equal1~3 .lut_mask = 16'hFF04;
defparam \led_panel|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cycloneive_lcell_comb \led_panel|state_d~17 (
// Equation(s):
// \led_panel|state_d~17_combout  = (\led_panel|state_d~16_combout ) # ((\led_panel|state_q.WAIT~q  & ((!\led_panel|Equal1~3_combout ) # (!\led_panel|Equal1~5_combout ))))

	.dataa(\led_panel|state_q.WAIT~q ),
	.datab(\led_panel|state_d~16_combout ),
	.datac(\led_panel|Equal1~5_combout ),
	.datad(\led_panel|Equal1~3_combout ),
	.cin(gnd),
	.combout(\led_panel|state_d~17_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|state_d~17 .lut_mask = 16'hCEEE;
defparam \led_panel|state_d~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N17
dffeas \led_panel|state_d.WAIT (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|state_d~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|state_d.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|state_d.WAIT .is_wysiwyg = "true";
defparam \led_panel|state_d.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
cycloneive_lcell_comb \led_panel|state_q.WAIT~feeder (
// Equation(s):
// \led_panel|state_q.WAIT~feeder_combout  = \led_panel|state_d.WAIT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led_panel|state_d.WAIT~q ),
	.cin(gnd),
	.combout(\led_panel|state_q.WAIT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|state_q.WAIT~feeder .lut_mask = 16'hFF00;
defparam \led_panel|state_q.WAIT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N9
dffeas \led_panel|state_q.WAIT (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|state_q.WAIT~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|state_q.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|state_q.WAIT .is_wysiwyg = "true";
defparam \led_panel|state_q.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cycloneive_lcell_comb \led_panel|state_d~15 (
// Equation(s):
// \led_panel|state_d~15_combout  = (\led_panel|state_q.WAIT~q  & (\led_panel|Equal1~3_combout  & (\led_panel|Equal1~5_combout  & \KEY[0]~input_o )))

	.dataa(\led_panel|state_q.WAIT~q ),
	.datab(\led_panel|Equal1~3_combout ),
	.datac(\led_panel|Equal1~5_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|state_d~15_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|state_d~15 .lut_mask = 16'h8000;
defparam \led_panel|state_d~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N13
dffeas \led_panel|state_d.BLANK (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|state_d~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|state_d.BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|state_d.BLANK .is_wysiwyg = "true";
defparam \led_panel|state_d.BLANK .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N15
dffeas \led_panel|state_q.BLANK (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led_panel|state_d.BLANK~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|state_q.BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|state_q.BLANK .is_wysiwyg = "true";
defparam \led_panel|state_q.BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneive_lcell_comb \led_panel|state_d~12 (
// Equation(s):
// \led_panel|state_d~12_combout  = (\led_panel|state_q.BLANK~q  & \KEY[0]~input_o )

	.dataa(\led_panel|state_q.BLANK~q ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_panel|state_d~12_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|state_d~12 .lut_mask = 16'hA0A0;
defparam \led_panel|state_d~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N23
dffeas \led_panel|state_d.LATCH (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|state_d~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|state_d.LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|state_d.LATCH .is_wysiwyg = "true";
defparam \led_panel|state_d.LATCH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N18
cycloneive_lcell_comb \led_panel|state_q.LATCH~feeder (
// Equation(s):
// \led_panel|state_q.LATCH~feeder_combout  = \led_panel|state_d.LATCH~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led_panel|state_d.LATCH~q ),
	.cin(gnd),
	.combout(\led_panel|state_q.LATCH~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|state_q.LATCH~feeder .lut_mask = 16'hFF00;
defparam \led_panel|state_q.LATCH~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N19
dffeas \led_panel|state_q.LATCH (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|state_q.LATCH~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|state_q.LATCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|state_q.LATCH .is_wysiwyg = "true";
defparam \led_panel|state_q.LATCH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cycloneive_lcell_comb \led_panel|A[0]~1 (
// Equation(s):
// \led_panel|A[0]~1_combout  = (\led_panel|state_q.LATCH~q ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\led_panel|state_q.LATCH~q ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_panel|A[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|A[0]~1 .lut_mask = 16'hCFCF;
defparam \led_panel|A[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N9
dffeas \led_panel|bit_plane[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|bit_plane[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|bit_plane[15]~34_combout ),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|bit_plane [4]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|bit_plane[4] .is_wysiwyg = "true";
defparam \led_panel|bit_plane[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N10
cycloneive_lcell_comb \led_panel|bit_plane[5]~26 (
// Equation(s):
// \led_panel|bit_plane[5]~26_combout  = (\led_panel|bit_plane [5] & (!\led_panel|bit_plane[4]~25 )) # (!\led_panel|bit_plane [5] & ((\led_panel|bit_plane[4]~25 ) # (GND)))
// \led_panel|bit_plane[5]~27  = CARRY((!\led_panel|bit_plane[4]~25 ) # (!\led_panel|bit_plane [5]))

	.dataa(\led_panel|bit_plane [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|bit_plane[4]~25 ),
	.combout(\led_panel|bit_plane[5]~26_combout ),
	.cout(\led_panel|bit_plane[5]~27 ));
// synopsys translate_off
defparam \led_panel|bit_plane[5]~26 .lut_mask = 16'h5A5F;
defparam \led_panel|bit_plane[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y28_N11
dffeas \led_panel|bit_plane[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|bit_plane[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|bit_plane[15]~34_combout ),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|bit_plane [5]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|bit_plane[5] .is_wysiwyg = "true";
defparam \led_panel|bit_plane[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N12
cycloneive_lcell_comb \led_panel|bit_plane[6]~28 (
// Equation(s):
// \led_panel|bit_plane[6]~28_combout  = (\led_panel|bit_plane [6] & (\led_panel|bit_plane[5]~27  $ (GND))) # (!\led_panel|bit_plane [6] & (!\led_panel|bit_plane[5]~27  & VCC))
// \led_panel|bit_plane[6]~29  = CARRY((\led_panel|bit_plane [6] & !\led_panel|bit_plane[5]~27 ))

	.dataa(\led_panel|bit_plane [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|bit_plane[5]~27 ),
	.combout(\led_panel|bit_plane[6]~28_combout ),
	.cout(\led_panel|bit_plane[6]~29 ));
// synopsys translate_off
defparam \led_panel|bit_plane[6]~28 .lut_mask = 16'hA50A;
defparam \led_panel|bit_plane[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y28_N13
dffeas \led_panel|bit_plane[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|bit_plane[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|bit_plane[15]~34_combout ),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|bit_plane [6]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|bit_plane[6] .is_wysiwyg = "true";
defparam \led_panel|bit_plane[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N14
cycloneive_lcell_comb \led_panel|bit_plane[7]~30 (
// Equation(s):
// \led_panel|bit_plane[7]~30_combout  = (\led_panel|bit_plane [7] & (!\led_panel|bit_plane[6]~29 )) # (!\led_panel|bit_plane [7] & ((\led_panel|bit_plane[6]~29 ) # (GND)))
// \led_panel|bit_plane[7]~31  = CARRY((!\led_panel|bit_plane[6]~29 ) # (!\led_panel|bit_plane [7]))

	.dataa(gnd),
	.datab(\led_panel|bit_plane [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|bit_plane[6]~29 ),
	.combout(\led_panel|bit_plane[7]~30_combout ),
	.cout(\led_panel|bit_plane[7]~31 ));
// synopsys translate_off
defparam \led_panel|bit_plane[7]~30 .lut_mask = 16'h3C3F;
defparam \led_panel|bit_plane[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y28_N15
dffeas \led_panel|bit_plane[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|bit_plane[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|bit_plane[15]~34_combout ),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|bit_plane [7]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|bit_plane[7] .is_wysiwyg = "true";
defparam \led_panel|bit_plane[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N16
cycloneive_lcell_comb \led_panel|bit_plane[8]~32 (
// Equation(s):
// \led_panel|bit_plane[8]~32_combout  = (\led_panel|bit_plane [8] & (\led_panel|bit_plane[7]~31  $ (GND))) # (!\led_panel|bit_plane [8] & (!\led_panel|bit_plane[7]~31  & VCC))
// \led_panel|bit_plane[8]~33  = CARRY((\led_panel|bit_plane [8] & !\led_panel|bit_plane[7]~31 ))

	.dataa(gnd),
	.datab(\led_panel|bit_plane [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|bit_plane[7]~31 ),
	.combout(\led_panel|bit_plane[8]~32_combout ),
	.cout(\led_panel|bit_plane[8]~33 ));
// synopsys translate_off
defparam \led_panel|bit_plane[8]~32 .lut_mask = 16'hC30C;
defparam \led_panel|bit_plane[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y28_N17
dffeas \led_panel|bit_plane[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|bit_plane[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|bit_plane[15]~34_combout ),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|bit_plane [8]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|bit_plane[8] .is_wysiwyg = "true";
defparam \led_panel|bit_plane[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N18
cycloneive_lcell_comb \led_panel|bit_plane[9]~35 (
// Equation(s):
// \led_panel|bit_plane[9]~35_combout  = (\led_panel|bit_plane [9] & (!\led_panel|bit_plane[8]~33 )) # (!\led_panel|bit_plane [9] & ((\led_panel|bit_plane[8]~33 ) # (GND)))
// \led_panel|bit_plane[9]~36  = CARRY((!\led_panel|bit_plane[8]~33 ) # (!\led_panel|bit_plane [9]))

	.dataa(gnd),
	.datab(\led_panel|bit_plane [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|bit_plane[8]~33 ),
	.combout(\led_panel|bit_plane[9]~35_combout ),
	.cout(\led_panel|bit_plane[9]~36 ));
// synopsys translate_off
defparam \led_panel|bit_plane[9]~35 .lut_mask = 16'h3C3F;
defparam \led_panel|bit_plane[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y28_N19
dffeas \led_panel|bit_plane[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|bit_plane[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|bit_plane[15]~34_combout ),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|bit_plane [9]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|bit_plane[9] .is_wysiwyg = "true";
defparam \led_panel|bit_plane[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N20
cycloneive_lcell_comb \led_panel|bit_plane[10]~37 (
// Equation(s):
// \led_panel|bit_plane[10]~37_combout  = (\led_panel|bit_plane [10] & (\led_panel|bit_plane[9]~36  $ (GND))) # (!\led_panel|bit_plane [10] & (!\led_panel|bit_plane[9]~36  & VCC))
// \led_panel|bit_plane[10]~38  = CARRY((\led_panel|bit_plane [10] & !\led_panel|bit_plane[9]~36 ))

	.dataa(gnd),
	.datab(\led_panel|bit_plane [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|bit_plane[9]~36 ),
	.combout(\led_panel|bit_plane[10]~37_combout ),
	.cout(\led_panel|bit_plane[10]~38 ));
// synopsys translate_off
defparam \led_panel|bit_plane[10]~37 .lut_mask = 16'hC30C;
defparam \led_panel|bit_plane[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y28_N21
dffeas \led_panel|bit_plane[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|bit_plane[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|bit_plane[15]~34_combout ),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|bit_plane [10]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|bit_plane[10] .is_wysiwyg = "true";
defparam \led_panel|bit_plane[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N22
cycloneive_lcell_comb \led_panel|bit_plane[11]~39 (
// Equation(s):
// \led_panel|bit_plane[11]~39_combout  = (\led_panel|bit_plane [11] & (!\led_panel|bit_plane[10]~38 )) # (!\led_panel|bit_plane [11] & ((\led_panel|bit_plane[10]~38 ) # (GND)))
// \led_panel|bit_plane[11]~40  = CARRY((!\led_panel|bit_plane[10]~38 ) # (!\led_panel|bit_plane [11]))

	.dataa(\led_panel|bit_plane [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|bit_plane[10]~38 ),
	.combout(\led_panel|bit_plane[11]~39_combout ),
	.cout(\led_panel|bit_plane[11]~40 ));
// synopsys translate_off
defparam \led_panel|bit_plane[11]~39 .lut_mask = 16'h5A5F;
defparam \led_panel|bit_plane[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y28_N23
dffeas \led_panel|bit_plane[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|bit_plane[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|bit_plane[15]~34_combout ),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|bit_plane [11]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|bit_plane[11] .is_wysiwyg = "true";
defparam \led_panel|bit_plane[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N24
cycloneive_lcell_comb \led_panel|bit_plane[12]~41 (
// Equation(s):
// \led_panel|bit_plane[12]~41_combout  = (\led_panel|bit_plane [12] & (\led_panel|bit_plane[11]~40  $ (GND))) # (!\led_panel|bit_plane [12] & (!\led_panel|bit_plane[11]~40  & VCC))
// \led_panel|bit_plane[12]~42  = CARRY((\led_panel|bit_plane [12] & !\led_panel|bit_plane[11]~40 ))

	.dataa(gnd),
	.datab(\led_panel|bit_plane [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|bit_plane[11]~40 ),
	.combout(\led_panel|bit_plane[12]~41_combout ),
	.cout(\led_panel|bit_plane[12]~42 ));
// synopsys translate_off
defparam \led_panel|bit_plane[12]~41 .lut_mask = 16'hC30C;
defparam \led_panel|bit_plane[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y28_N25
dffeas \led_panel|bit_plane[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|bit_plane[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|bit_plane[15]~34_combout ),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|bit_plane [12]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|bit_plane[12] .is_wysiwyg = "true";
defparam \led_panel|bit_plane[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N26
cycloneive_lcell_comb \led_panel|bit_plane[13]~43 (
// Equation(s):
// \led_panel|bit_plane[13]~43_combout  = (\led_panel|bit_plane [13] & (!\led_panel|bit_plane[12]~42 )) # (!\led_panel|bit_plane [13] & ((\led_panel|bit_plane[12]~42 ) # (GND)))
// \led_panel|bit_plane[13]~44  = CARRY((!\led_panel|bit_plane[12]~42 ) # (!\led_panel|bit_plane [13]))

	.dataa(\led_panel|bit_plane [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|bit_plane[12]~42 ),
	.combout(\led_panel|bit_plane[13]~43_combout ),
	.cout(\led_panel|bit_plane[13]~44 ));
// synopsys translate_off
defparam \led_panel|bit_plane[13]~43 .lut_mask = 16'h5A5F;
defparam \led_panel|bit_plane[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y28_N27
dffeas \led_panel|bit_plane[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|bit_plane[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|bit_plane[15]~34_combout ),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|bit_plane [13]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|bit_plane[13] .is_wysiwyg = "true";
defparam \led_panel|bit_plane[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N28
cycloneive_lcell_comb \led_panel|bit_plane[14]~45 (
// Equation(s):
// \led_panel|bit_plane[14]~45_combout  = (\led_panel|bit_plane [14] & (\led_panel|bit_plane[13]~44  $ (GND))) # (!\led_panel|bit_plane [14] & (!\led_panel|bit_plane[13]~44  & VCC))
// \led_panel|bit_plane[14]~46  = CARRY((\led_panel|bit_plane [14] & !\led_panel|bit_plane[13]~44 ))

	.dataa(gnd),
	.datab(\led_panel|bit_plane [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|bit_plane[13]~44 ),
	.combout(\led_panel|bit_plane[14]~45_combout ),
	.cout(\led_panel|bit_plane[14]~46 ));
// synopsys translate_off
defparam \led_panel|bit_plane[14]~45 .lut_mask = 16'hC30C;
defparam \led_panel|bit_plane[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y28_N29
dffeas \led_panel|bit_plane[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|bit_plane[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|bit_plane[15]~34_combout ),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|bit_plane [14]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|bit_plane[14] .is_wysiwyg = "true";
defparam \led_panel|bit_plane[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N30
cycloneive_lcell_comb \led_panel|bit_plane[15]~47 (
// Equation(s):
// \led_panel|bit_plane[15]~47_combout  = \led_panel|bit_plane [15] $ (\led_panel|bit_plane[14]~46 )

	.dataa(\led_panel|bit_plane [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\led_panel|bit_plane[14]~46 ),
	.combout(\led_panel|bit_plane[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|bit_plane[15]~47 .lut_mask = 16'h5A5A;
defparam \led_panel|bit_plane[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y28_N31
dffeas \led_panel|bit_plane[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|bit_plane[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|bit_plane[15]~34_combout ),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|bit_plane [15]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|bit_plane[15] .is_wysiwyg = "true";
defparam \led_panel|bit_plane[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N10
cycloneive_lcell_comb \led_panel|LessThan0~1 (
// Equation(s):
// \led_panel|LessThan0~1_combout  = (!\led_panel|bit_plane [12] & (!\led_panel|bit_plane [15] & (!\led_panel|bit_plane [13] & !\led_panel|bit_plane [14])))

	.dataa(\led_panel|bit_plane [12]),
	.datab(\led_panel|bit_plane [15]),
	.datac(\led_panel|bit_plane [13]),
	.datad(\led_panel|bit_plane [14]),
	.cin(gnd),
	.combout(\led_panel|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|LessThan0~1 .lut_mask = 16'h0001;
defparam \led_panel|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N8
cycloneive_lcell_comb \led_panel|LessThan0~0 (
// Equation(s):
// \led_panel|LessThan0~0_combout  = (!\led_panel|bit_plane [9] & (!\led_panel|bit_plane [11] & (!\led_panel|bit_plane [8] & !\led_panel|bit_plane [10])))

	.dataa(\led_panel|bit_plane [9]),
	.datab(\led_panel|bit_plane [11]),
	.datac(\led_panel|bit_plane [8]),
	.datad(\led_panel|bit_plane [10]),
	.cin(gnd),
	.combout(\led_panel|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|LessThan0~0 .lut_mask = 16'h0001;
defparam \led_panel|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
cycloneive_lcell_comb \led_panel|LessThan0~2 (
// Equation(s):
// \led_panel|LessThan0~2_combout  = (\led_panel|LessThan0~1_combout  & \led_panel|LessThan0~0_combout )

	.dataa(\led_panel|LessThan0~1_combout ),
	.datab(gnd),
	.datac(\led_panel|LessThan0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_panel|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|LessThan0~2 .lut_mask = 16'hA0A0;
defparam \led_panel|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N0
cycloneive_lcell_comb \led_panel|Equal2~1 (
// Equation(s):
// \led_panel|Equal2~1_combout  = (((!\led_panel|bit_plane [4]) # (!\led_panel|bit_plane [5])) # (!\led_panel|bit_plane [7])) # (!\led_panel|bit_plane [6])

	.dataa(\led_panel|bit_plane [6]),
	.datab(\led_panel|bit_plane [7]),
	.datac(\led_panel|bit_plane [5]),
	.datad(\led_panel|bit_plane [4]),
	.cin(gnd),
	.combout(\led_panel|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Equal2~1 .lut_mask = 16'h7FFF;
defparam \led_panel|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cycloneive_lcell_comb \led_panel|bit_plane[15]~34 (
// Equation(s):
// \led_panel|bit_plane[15]~34_combout  = ((!\led_panel|Equal2~0_combout  & (\led_panel|LessThan0~2_combout  & !\led_panel|Equal2~1_combout ))) # (!\KEY[0]~input_o )

	.dataa(\led_panel|Equal2~0_combout ),
	.datab(\led_panel|LessThan0~2_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\led_panel|Equal2~1_combout ),
	.cin(gnd),
	.combout(\led_panel|bit_plane[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|bit_plane[15]~34 .lut_mask = 16'h0F4F;
defparam \led_panel|bit_plane[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N1
dffeas \led_panel|bit_plane[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|bit_plane[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|bit_plane[15]~34_combout ),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|bit_plane [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|bit_plane[0] .is_wysiwyg = "true";
defparam \led_panel|bit_plane[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N2
cycloneive_lcell_comb \led_panel|bit_plane[1]~18 (
// Equation(s):
// \led_panel|bit_plane[1]~18_combout  = (\led_panel|bit_plane [1] & (!\led_panel|bit_plane[0]~17 )) # (!\led_panel|bit_plane [1] & ((\led_panel|bit_plane[0]~17 ) # (GND)))
// \led_panel|bit_plane[1]~19  = CARRY((!\led_panel|bit_plane[0]~17 ) # (!\led_panel|bit_plane [1]))

	.dataa(gnd),
	.datab(\led_panel|bit_plane [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|bit_plane[0]~17 ),
	.combout(\led_panel|bit_plane[1]~18_combout ),
	.cout(\led_panel|bit_plane[1]~19 ));
// synopsys translate_off
defparam \led_panel|bit_plane[1]~18 .lut_mask = 16'h3C3F;
defparam \led_panel|bit_plane[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y28_N3
dffeas \led_panel|bit_plane[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|bit_plane[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|bit_plane[15]~34_combout ),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|bit_plane [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|bit_plane[1] .is_wysiwyg = "true";
defparam \led_panel|bit_plane[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N4
cycloneive_lcell_comb \led_panel|bit_plane[2]~20 (
// Equation(s):
// \led_panel|bit_plane[2]~20_combout  = (\led_panel|bit_plane [2] & (\led_panel|bit_plane[1]~19  $ (GND))) # (!\led_panel|bit_plane [2] & (!\led_panel|bit_plane[1]~19  & VCC))
// \led_panel|bit_plane[2]~21  = CARRY((\led_panel|bit_plane [2] & !\led_panel|bit_plane[1]~19 ))

	.dataa(gnd),
	.datab(\led_panel|bit_plane [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|bit_plane[1]~19 ),
	.combout(\led_panel|bit_plane[2]~20_combout ),
	.cout(\led_panel|bit_plane[2]~21 ));
// synopsys translate_off
defparam \led_panel|bit_plane[2]~20 .lut_mask = 16'hC30C;
defparam \led_panel|bit_plane[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y28_N5
dffeas \led_panel|bit_plane[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|bit_plane[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|bit_plane[15]~34_combout ),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|bit_plane [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|bit_plane[2] .is_wysiwyg = "true";
defparam \led_panel|bit_plane[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N7
dffeas \led_panel|bit_plane[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|bit_plane[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|bit_plane[15]~34_combout ),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|bit_plane [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|bit_plane[3] .is_wysiwyg = "true";
defparam \led_panel|bit_plane[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cycloneive_lcell_comb \led_panel|Equal2~0 (
// Equation(s):
// \led_panel|Equal2~0_combout  = (((!\led_panel|bit_plane [2]) # (!\led_panel|bit_plane [0])) # (!\led_panel|bit_plane [1])) # (!\led_panel|bit_plane [3])

	.dataa(\led_panel|bit_plane [3]),
	.datab(\led_panel|bit_plane [1]),
	.datac(\led_panel|bit_plane [0]),
	.datad(\led_panel|bit_plane [2]),
	.cin(gnd),
	.combout(\led_panel|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Equal2~0 .lut_mask = 16'h7FFF;
defparam \led_panel|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cycloneive_lcell_comb \led_panel|frame_start~0 (
// Equation(s):
// \led_panel|frame_start~0_combout  = (!\led_panel|Equal2~0_combout  & (\led_panel|state_q.LATCH~q  & (!\led_panel|Equal2~1_combout  & \led_panel|LessThan0~2_combout )))

	.dataa(\led_panel|Equal2~0_combout ),
	.datab(\led_panel|state_q.LATCH~q ),
	.datac(\led_panel|Equal2~1_combout ),
	.datad(\led_panel|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\led_panel|frame_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|frame_start~0 .lut_mask = 16'h0400;
defparam \led_panel|frame_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cycloneive_lcell_comb \led_panel|row[4]~16 (
// Equation(s):
// \led_panel|row[4]~16_combout  = (\led_panel|frame_start~0_combout ) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\led_panel|frame_start~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_panel|row[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|row[4]~16 .lut_mask = 16'hF5F5;
defparam \led_panel|row[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N23
dffeas \led_panel|row[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|row[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|row[4]~15_combout ),
	.sload(gnd),
	.ena(\led_panel|row[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|row[3] .is_wysiwyg = "true";
defparam \led_panel|row[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N24
cycloneive_lcell_comb \led_panel|row[4]~13 (
// Equation(s):
// \led_panel|row[4]~13_combout  = \led_panel|row[3]~12  $ (!\led_panel|row [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led_panel|row [4]),
	.cin(\led_panel|row[3]~12 ),
	.combout(\led_panel|row[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|row[4]~13 .lut_mask = 16'hF00F;
defparam \led_panel|row[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y28_N25
dffeas \led_panel|row[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|row[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|row[4]~15_combout ),
	.sload(gnd),
	.ena(\led_panel|row[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|row[4] .is_wysiwyg = "true";
defparam \led_panel|row[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
cycloneive_lcell_comb \led_panel|row[4]~15 (
// Equation(s):
// \led_panel|row[4]~15_combout  = ((!\led_panel|row [4] & !\led_panel|Equal3~0_combout )) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\led_panel|row [4]),
	.datac(\led_panel|Equal3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_panel|row[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|row[4]~15 .lut_mask = 16'h5757;
defparam \led_panel|row[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N17
dffeas \led_panel|row[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|row[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|row[4]~15_combout ),
	.sload(gnd),
	.ena(\led_panel|row[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|row[0] .is_wysiwyg = "true";
defparam \led_panel|row[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N18
cycloneive_lcell_comb \led_panel|row[1]~7 (
// Equation(s):
// \led_panel|row[1]~7_combout  = (\led_panel|row [1] & (!\led_panel|row[0]~6 )) # (!\led_panel|row [1] & ((\led_panel|row[0]~6 ) # (GND)))
// \led_panel|row[1]~8  = CARRY((!\led_panel|row[0]~6 ) # (!\led_panel|row [1]))

	.dataa(gnd),
	.datab(\led_panel|row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|row[0]~6 ),
	.combout(\led_panel|row[1]~7_combout ),
	.cout(\led_panel|row[1]~8 ));
// synopsys translate_off
defparam \led_panel|row[1]~7 .lut_mask = 16'h3C3F;
defparam \led_panel|row[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y28_N19
dffeas \led_panel|row[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|row[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|row[4]~15_combout ),
	.sload(gnd),
	.ena(\led_panel|row[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|row[1] .is_wysiwyg = "true";
defparam \led_panel|row[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N21
dffeas \led_panel|row[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|row[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_panel|row[4]~15_combout ),
	.sload(gnd),
	.ena(\led_panel|row[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|row[2] .is_wysiwyg = "true";
defparam \led_panel|row[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N8
cycloneive_lcell_comb \led_panel|Equal3~0 (
// Equation(s):
// \led_panel|Equal3~0_combout  = (((!\led_panel|row [0]) # (!\led_panel|row [3])) # (!\led_panel|row [1])) # (!\led_panel|row [2])

	.dataa(\led_panel|row [2]),
	.datab(\led_panel|row [1]),
	.datac(\led_panel|row [3]),
	.datad(\led_panel|row [0]),
	.cin(gnd),
	.combout(\led_panel|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Equal3~0 .lut_mask = 16'h7FFF;
defparam \led_panel|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cycloneive_lcell_comb \led_panel|actual_buffer~0 (
// Equation(s):
// \led_panel|actual_buffer~0_combout  = (\KEY[0]~input_o  & (!\led_panel|Equal3~0_combout  & (\led_panel|frame_start~0_combout  & !\led_panel|row [4])))

	.dataa(\KEY[0]~input_o ),
	.datab(\led_panel|Equal3~0_combout ),
	.datac(\led_panel|frame_start~0_combout ),
	.datad(\led_panel|row [4]),
	.cin(gnd),
	.combout(\led_panel|actual_buffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|actual_buffer~0 .lut_mask = 16'h0020;
defparam \led_panel|actual_buffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \dimmer|selected_buffer~0 (
// Equation(s):
// \dimmer|selected_buffer~0_combout  = !\led_panel|actual_buffer~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led_panel|actual_buffer~q ),
	.cin(gnd),
	.combout(\dimmer|selected_buffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|selected_buffer~0 .lut_mask = 16'h00FF;
defparam \dimmer|selected_buffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \dimmer|selected_buffer (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|selected_buffer~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|state_q.WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|selected_buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|selected_buffer .is_wysiwyg = "true";
defparam \dimmer|selected_buffer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneive_lcell_comb \led_panel|actual_buffer~1 (
// Equation(s):
// \led_panel|actual_buffer~1_combout  = (\led_panel|actual_buffer~0_combout  & ((\dimmer|selected_buffer~q ))) # (!\led_panel|actual_buffer~0_combout  & (\led_panel|actual_buffer~q ))

	.dataa(\led_panel|actual_buffer~0_combout ),
	.datab(gnd),
	.datac(\led_panel|actual_buffer~q ),
	.datad(\dimmer|selected_buffer~q ),
	.cin(gnd),
	.combout(\led_panel|actual_buffer~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|actual_buffer~1 .lut_mask = 16'hFA50;
defparam \led_panel|actual_buffer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N17
dffeas \led_panel|actual_buffer (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|actual_buffer~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|actual_buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|actual_buffer .is_wysiwyg = "true";
defparam \led_panel|actual_buffer .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cycloneive_lcell_comb \dimmer|Selector10~0 (
// Equation(s):
// \dimmer|Selector10~0_combout  = (!\dimmer|state_q.FILL_START~q  & ((\dimmer|state_d.FILL_START~q ) # (!\KEY[1]~input_o )))

	.dataa(\dimmer|state_q.FILL_START~q ),
	.datab(\dimmer|state_d.FILL_START~q ),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dimmer|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector10~0 .lut_mask = 16'h4545;
defparam \dimmer|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \dimmer|Selector9~0 (
// Equation(s):
// \dimmer|Selector9~0_combout  = (!\dimmer|wr_col [0] & \dimmer|state_q.FILL_N1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dimmer|wr_col [0]),
	.datad(\dimmer|state_q.FILL_N1~q ),
	.cin(gnd),
	.combout(\dimmer|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector9~0 .lut_mask = 16'h0F00;
defparam \dimmer|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cycloneive_lcell_comb \dimmer|state_d.IDLE~0 (
// Equation(s):
// \dimmer|state_d.IDLE~0_combout  = ((\dimmer|state_d.IDLE~q ) # (\dimmer|state_q.IDLE~q )) # (!\KEY[1]~input_o )

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(\dimmer|state_d.IDLE~q ),
	.datad(\dimmer|state_q.IDLE~q ),
	.cin(gnd),
	.combout(\dimmer|state_d.IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|state_d.IDLE~0 .lut_mask = 16'hFFF5;
defparam \dimmer|state_d.IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N27
dffeas \dimmer|state_d.IDLE (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|state_d.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|state_d.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|state_d.IDLE .is_wysiwyg = "true";
defparam \dimmer|state_d.IDLE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N19
dffeas \dimmer|state_q.IDLE (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dimmer|state_d.IDLE~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|state_q.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|state_q.IDLE .is_wysiwyg = "true";
defparam \dimmer|state_q.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneive_lcell_comb \dimmer|wr_row[4]~2 (
// Equation(s):
// \dimmer|wr_row[4]~2_combout  = (!\dimmer|state_q.FILL_START~q  & (\KEY[0]~input_o  & ((\dimmer|state_q.IDLE~q ) # (!\KEY[1]~input_o ))))

	.dataa(\dimmer|state_q.FILL_START~q ),
	.datab(\KEY[1]~input_o ),
	.datac(\KEY[0]~input_o ),
	.datad(\dimmer|state_q.IDLE~q ),
	.cin(gnd),
	.combout(\dimmer|wr_row[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|wr_row[4]~2 .lut_mask = 16'h5010;
defparam \dimmer|wr_row[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cycloneive_lcell_comb \dimmer|wr_row[4]~3 (
// Equation(s):
// \dimmer|wr_row[4]~3_combout  = (!\dimmer|state_q.WAIT~q  & \dimmer|wr_row[4]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dimmer|state_q.WAIT~q ),
	.datad(\dimmer|wr_row[4]~2_combout ),
	.cin(gnd),
	.combout(\dimmer|wr_row[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|wr_row[4]~3 .lut_mask = 16'h0F00;
defparam \dimmer|wr_row[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N21
dffeas \dimmer|wr_col[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_row[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_col [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_col[0] .is_wysiwyg = "true";
defparam \dimmer|wr_col[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneive_lcell_comb \dimmer|Selector8~0 (
// Equation(s):
// \dimmer|Selector8~0_combout  = (\dimmer|state_q.FILL_N1~q  & (\dimmer|wr_col [0] $ (\dimmer|wr_col [1])))

	.dataa(\dimmer|wr_col [0]),
	.datab(gnd),
	.datac(\dimmer|wr_col [1]),
	.datad(\dimmer|state_q.FILL_N1~q ),
	.cin(gnd),
	.combout(\dimmer|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector8~0 .lut_mask = 16'h5A00;
defparam \dimmer|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N13
dffeas \dimmer|wr_col[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_row[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_col [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_col[1] .is_wysiwyg = "true";
defparam \dimmer|wr_col[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cycloneive_lcell_comb \dimmer|Selector7~0 (
// Equation(s):
// \dimmer|Selector7~0_combout  = (\dimmer|state_q.FILL_N1~q  & (\dimmer|wr_col [2] $ (((\dimmer|wr_col [0] & \dimmer|wr_col [1])))))

	.dataa(\dimmer|state_q.FILL_N1~q ),
	.datab(\dimmer|wr_col [0]),
	.datac(\dimmer|wr_col [2]),
	.datad(\dimmer|wr_col [1]),
	.cin(gnd),
	.combout(\dimmer|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector7~0 .lut_mask = 16'h28A0;
defparam \dimmer|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N3
dffeas \dimmer|wr_col[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_row[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_col [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_col[2] .is_wysiwyg = "true";
defparam \dimmer|wr_col[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneive_lcell_comb \dimmer|Add2~0 (
// Equation(s):
// \dimmer|Add2~0_combout  = \dimmer|wr_col [3] $ (((\dimmer|wr_col [1] & (\dimmer|wr_col [2] & \dimmer|wr_col [0]))))

	.dataa(\dimmer|wr_col [1]),
	.datab(\dimmer|wr_col [2]),
	.datac(\dimmer|wr_col [0]),
	.datad(\dimmer|wr_col [3]),
	.cin(gnd),
	.combout(\dimmer|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add2~0 .lut_mask = 16'h7F80;
defparam \dimmer|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cycloneive_lcell_comb \dimmer|Selector6~0 (
// Equation(s):
// \dimmer|Selector6~0_combout  = (\dimmer|state_q.FILL_N1~q  & \dimmer|Add2~0_combout )

	.dataa(\dimmer|state_q.FILL_N1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dimmer|Add2~0_combout ),
	.cin(gnd),
	.combout(\dimmer|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector6~0 .lut_mask = 16'hAA00;
defparam \dimmer|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N1
dffeas \dimmer|wr_col[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_row[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_col [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_col[3] .is_wysiwyg = "true";
defparam \dimmer|wr_col[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneive_lcell_comb \dimmer|Equal0~0 (
// Equation(s):
// \dimmer|Equal0~0_combout  = (\dimmer|wr_col [1] & (\dimmer|wr_col [2] & (\dimmer|wr_col [0] & \dimmer|wr_col [3])))

	.dataa(\dimmer|wr_col [1]),
	.datab(\dimmer|wr_col [2]),
	.datac(\dimmer|wr_col [0]),
	.datad(\dimmer|wr_col [3]),
	.cin(gnd),
	.combout(\dimmer|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Equal0~0 .lut_mask = 16'h8000;
defparam \dimmer|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneive_lcell_comb \dimmer|Selector5~0 (
// Equation(s):
// \dimmer|Selector5~0_combout  = (\dimmer|state_q.FILL_N1~q  & (\dimmer|Equal0~0_combout  $ (\dimmer|wr_col [4])))

	.dataa(\dimmer|Equal0~0_combout ),
	.datab(gnd),
	.datac(\dimmer|wr_col [4]),
	.datad(\dimmer|state_q.FILL_N1~q ),
	.cin(gnd),
	.combout(\dimmer|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector5~0 .lut_mask = 16'h5A00;
defparam \dimmer|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N23
dffeas \dimmer|wr_col[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_row[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_col [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_col[4] .is_wysiwyg = "true";
defparam \dimmer|wr_col[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \dimmer|Equal0~1 (
// Equation(s):
// \dimmer|Equal0~1_combout  = (\dimmer|Equal0~0_combout  & \dimmer|wr_col [4])

	.dataa(gnd),
	.datab(\dimmer|Equal0~0_combout ),
	.datac(gnd),
	.datad(\dimmer|wr_col [4]),
	.cin(gnd),
	.combout(\dimmer|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Equal0~1 .lut_mask = 16'hCC00;
defparam \dimmer|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \dimmer|Add1~0 (
// Equation(s):
// \dimmer|Add1~0_combout  = (\dimmer|wr_row [0] & (\dimmer|Equal0~1_combout  $ (VCC))) # (!\dimmer|wr_row [0] & (\dimmer|Equal0~1_combout  & VCC))
// \dimmer|Add1~1  = CARRY((\dimmer|wr_row [0] & \dimmer|Equal0~1_combout ))

	.dataa(\dimmer|wr_row [0]),
	.datab(\dimmer|Equal0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dimmer|Add1~0_combout ),
	.cout(\dimmer|Add1~1 ));
// synopsys translate_off
defparam \dimmer|Add1~0 .lut_mask = 16'h6688;
defparam \dimmer|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \dimmer|Selector4~0 (
// Equation(s):
// \dimmer|Selector4~0_combout  = (\dimmer|Add1~0_combout  & \dimmer|state_q.FILL_N1~q )

	.dataa(gnd),
	.datab(\dimmer|Add1~0_combout ),
	.datac(\dimmer|state_q.FILL_N1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dimmer|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector4~0 .lut_mask = 16'hC0C0;
defparam \dimmer|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \dimmer|wr_row[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_row[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_row[0] .is_wysiwyg = "true";
defparam \dimmer|wr_row[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \dimmer|Add1~2 (
// Equation(s):
// \dimmer|Add1~2_combout  = (\dimmer|wr_row [1] & (!\dimmer|Add1~1 )) # (!\dimmer|wr_row [1] & ((\dimmer|Add1~1 ) # (GND)))
// \dimmer|Add1~3  = CARRY((!\dimmer|Add1~1 ) # (!\dimmer|wr_row [1]))

	.dataa(gnd),
	.datab(\dimmer|wr_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add1~1 ),
	.combout(\dimmer|Add1~2_combout ),
	.cout(\dimmer|Add1~3 ));
// synopsys translate_off
defparam \dimmer|Add1~2 .lut_mask = 16'h3C3F;
defparam \dimmer|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \dimmer|Selector3~0 (
// Equation(s):
// \dimmer|Selector3~0_combout  = (\dimmer|state_q.FILL_N1~q  & \dimmer|Add1~2_combout )

	.dataa(\dimmer|state_q.FILL_N1~q ),
	.datab(gnd),
	.datac(\dimmer|Add1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dimmer|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector3~0 .lut_mask = 16'hA0A0;
defparam \dimmer|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N17
dffeas \dimmer|wr_row[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_row[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_row[1] .is_wysiwyg = "true";
defparam \dimmer|wr_row[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \dimmer|Add1~4 (
// Equation(s):
// \dimmer|Add1~4_combout  = (\dimmer|wr_row [2] & (\dimmer|Add1~3  $ (GND))) # (!\dimmer|wr_row [2] & (!\dimmer|Add1~3  & VCC))
// \dimmer|Add1~5  = CARRY((\dimmer|wr_row [2] & !\dimmer|Add1~3 ))

	.dataa(\dimmer|wr_row [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add1~3 ),
	.combout(\dimmer|Add1~4_combout ),
	.cout(\dimmer|Add1~5 ));
// synopsys translate_off
defparam \dimmer|Add1~4 .lut_mask = 16'hA50A;
defparam \dimmer|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \dimmer|Selector2~0 (
// Equation(s):
// \dimmer|Selector2~0_combout  = (\dimmer|state_q.FILL_N1~q  & \dimmer|Add1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dimmer|state_q.FILL_N1~q ),
	.datad(\dimmer|Add1~4_combout ),
	.cin(gnd),
	.combout(\dimmer|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector2~0 .lut_mask = 16'hF000;
defparam \dimmer|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N27
dffeas \dimmer|wr_row[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_row[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_row[2] .is_wysiwyg = "true";
defparam \dimmer|wr_row[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \dimmer|Add1~6 (
// Equation(s):
// \dimmer|Add1~6_combout  = (\dimmer|wr_row [3] & (!\dimmer|Add1~5 )) # (!\dimmer|wr_row [3] & ((\dimmer|Add1~5 ) # (GND)))
// \dimmer|Add1~7  = CARRY((!\dimmer|Add1~5 ) # (!\dimmer|wr_row [3]))

	.dataa(gnd),
	.datab(\dimmer|wr_row [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add1~5 ),
	.combout(\dimmer|Add1~6_combout ),
	.cout(\dimmer|Add1~7 ));
// synopsys translate_off
defparam \dimmer|Add1~6 .lut_mask = 16'h3C3F;
defparam \dimmer|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \dimmer|Selector1~0 (
// Equation(s):
// \dimmer|Selector1~0_combout  = (\dimmer|state_q.FILL_N1~q  & \dimmer|Add1~6_combout )

	.dataa(\dimmer|state_q.FILL_N1~q ),
	.datab(gnd),
	.datac(\dimmer|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dimmer|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector1~0 .lut_mask = 16'hA0A0;
defparam \dimmer|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N21
dffeas \dimmer|wr_row[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_row[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_row[3] .is_wysiwyg = "true";
defparam \dimmer|wr_row[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \dimmer|Add1~8 (
// Equation(s):
// \dimmer|Add1~8_combout  = \dimmer|wr_row [4] $ (!\dimmer|Add1~7 )

	.dataa(\dimmer|wr_row [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dimmer|Add1~7 ),
	.combout(\dimmer|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add1~8 .lut_mask = 16'hA5A5;
defparam \dimmer|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \dimmer|Selector0~0 (
// Equation(s):
// \dimmer|Selector0~0_combout  = (\dimmer|state_q.FILL_N1~q  & \dimmer|Add1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dimmer|state_q.FILL_N1~q ),
	.datad(\dimmer|Add1~8_combout ),
	.cin(gnd),
	.combout(\dimmer|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector0~0 .lut_mask = 16'hF000;
defparam \dimmer|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N31
dffeas \dimmer|wr_row[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_row[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_row[4] .is_wysiwyg = "true";
defparam \dimmer|wr_row[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneive_lcell_comb \dimmer|Selector12~1 (
// Equation(s):
// \dimmer|Selector12~1_combout  = (\dimmer|wr_row [2] & (\dimmer|wr_row [3] & (\dimmer|wr_row [4] & \dimmer|wr_row [1])))

	.dataa(\dimmer|wr_row [2]),
	.datab(\dimmer|wr_row [3]),
	.datac(\dimmer|wr_row [4]),
	.datad(\dimmer|wr_row [1]),
	.cin(gnd),
	.combout(\dimmer|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector12~1 .lut_mask = 16'h8000;
defparam \dimmer|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneive_lcell_comb \dimmer|Selector12~2 (
// Equation(s):
// \dimmer|Selector12~2_combout  = (\dimmer|wr_col [4] & (\dimmer|Selector12~1_combout  & (\dimmer|Equal0~0_combout  & \dimmer|wr_row [0])))

	.dataa(\dimmer|wr_col [4]),
	.datab(\dimmer|Selector12~1_combout ),
	.datac(\dimmer|Equal0~0_combout ),
	.datad(\dimmer|wr_row [0]),
	.cin(gnd),
	.combout(\dimmer|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector12~2 .lut_mask = 16'h8000;
defparam \dimmer|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cycloneive_lcell_comb \dimmer|state_d.FILL_START~0 (
// Equation(s):
// \dimmer|state_d.FILL_START~0_combout  = (\dimmer|state_q.FILL_N1~q  & ((!\dimmer|Selector12~2_combout ))) # (!\dimmer|state_q.FILL_N1~q  & (\dimmer|Selector10~0_combout ))

	.dataa(\dimmer|Selector10~0_combout ),
	.datab(\dimmer|state_q.FILL_N1~q ),
	.datac(gnd),
	.datad(\dimmer|Selector12~2_combout ),
	.cin(gnd),
	.combout(\dimmer|state_d.FILL_START~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|state_d.FILL_START~0 .lut_mask = 16'h22EE;
defparam \dimmer|state_d.FILL_START~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N30
cycloneive_lcell_comb \dimmer|always0~0 (
// Equation(s):
// \dimmer|always0~0_combout  = \led_panel|actual_buffer~q  $ (!\dimmer|selected_buffer~q )

	.dataa(\led_panel|actual_buffer~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dimmer|selected_buffer~q ),
	.cin(gnd),
	.combout(\dimmer|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|always0~0 .lut_mask = 16'hAA55;
defparam \dimmer|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N9
dffeas \dimmer|state_d.FILL_START (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|state_d.FILL_START~0_combout ),
	.asdata(\dimmer|always0~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dimmer|state_q.WAIT~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|state_d.FILL_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|state_d.FILL_START .is_wysiwyg = "true";
defparam \dimmer|state_d.FILL_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneive_lcell_comb \dimmer|state_q.FILL_START~feeder (
// Equation(s):
// \dimmer|state_q.FILL_START~feeder_combout  = \dimmer|state_d.FILL_START~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dimmer|state_d.FILL_START~q ),
	.cin(gnd),
	.combout(\dimmer|state_q.FILL_START~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|state_q.FILL_START~feeder .lut_mask = 16'hFF00;
defparam \dimmer|state_q.FILL_START~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N23
dffeas \dimmer|state_q.FILL_START (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|state_q.FILL_START~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|state_q.FILL_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|state_q.FILL_START .is_wysiwyg = "true";
defparam \dimmer|state_q.FILL_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N14
cycloneive_lcell_comb \dimmer|Selector11~0 (
// Equation(s):
// \dimmer|Selector11~0_combout  = (\dimmer|state_q.FILL_START~q ) # ((\KEY[1]~input_o  & (\dimmer|state_d.FILL_N1~q  & !\dimmer|state_q.IDLE~q )))

	.dataa(\dimmer|state_q.FILL_START~q ),
	.datab(\KEY[1]~input_o ),
	.datac(\dimmer|state_d.FILL_N1~q ),
	.datad(\dimmer|state_q.IDLE~q ),
	.cin(gnd),
	.combout(\dimmer|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector11~0 .lut_mask = 16'hAAEA;
defparam \dimmer|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N15
dffeas \dimmer|state_d.FILL_N1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|state_d.FILL_N1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|state_d.FILL_N1 .is_wysiwyg = "true";
defparam \dimmer|state_d.FILL_N1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneive_lcell_comb \dimmer|state_q.FILL_N1~feeder (
// Equation(s):
// \dimmer|state_q.FILL_N1~feeder_combout  = \dimmer|state_d.FILL_N1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dimmer|state_d.FILL_N1~q ),
	.cin(gnd),
	.combout(\dimmer|state_q.FILL_N1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|state_q.FILL_N1~feeder .lut_mask = 16'hFF00;
defparam \dimmer|state_q.FILL_N1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N9
dffeas \dimmer|state_q.FILL_N1 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|state_q.FILL_N1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|state_q.FILL_N1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|state_q.FILL_N1 .is_wysiwyg = "true";
defparam \dimmer|state_q.FILL_N1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneive_lcell_comb \dimmer|Selector12~0 (
// Equation(s):
// \dimmer|Selector12~0_combout  = (\dimmer|state_d.WAIT~q  & (\KEY[1]~input_o  & (!\dimmer|state_q.FILL_START~q  & !\dimmer|state_q.FILL_N1~q )))

	.dataa(\dimmer|state_d.WAIT~q ),
	.datab(\KEY[1]~input_o ),
	.datac(\dimmer|state_q.FILL_START~q ),
	.datad(\dimmer|state_q.FILL_N1~q ),
	.cin(gnd),
	.combout(\dimmer|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector12~0 .lut_mask = 16'h0008;
defparam \dimmer|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cycloneive_lcell_comb \dimmer|Selector12~3 (
// Equation(s):
// \dimmer|Selector12~3_combout  = (!\dimmer|state_q.WAIT~q  & ((\dimmer|Selector12~0_combout ) # ((\dimmer|state_q.FILL_N1~q  & \dimmer|Selector12~2_combout ))))

	.dataa(\dimmer|state_q.WAIT~q ),
	.datab(\dimmer|state_q.FILL_N1~q ),
	.datac(\dimmer|Selector12~0_combout ),
	.datad(\dimmer|Selector12~2_combout ),
	.cin(gnd),
	.combout(\dimmer|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector12~3 .lut_mask = 16'h5450;
defparam \dimmer|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cycloneive_lcell_comb \dimmer|Selector12~4 (
// Equation(s):
// \dimmer|Selector12~4_combout  = (\dimmer|Selector12~3_combout ) # ((\dimmer|state_q.WAIT~q  & (\led_panel|actual_buffer~q  $ (\dimmer|selected_buffer~q ))))

	.dataa(\led_panel|actual_buffer~q ),
	.datab(\dimmer|Selector12~3_combout ),
	.datac(\dimmer|state_q.WAIT~q ),
	.datad(\dimmer|selected_buffer~q ),
	.cin(gnd),
	.combout(\dimmer|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector12~4 .lut_mask = 16'hDCEC;
defparam \dimmer|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N17
dffeas \dimmer|state_d.WAIT (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Selector12~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|state_d.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|state_d.WAIT .is_wysiwyg = "true";
defparam \dimmer|state_d.WAIT .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N27
dffeas \dimmer|state_q.WAIT (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dimmer|state_d.WAIT~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|state_q.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|state_q.WAIT .is_wysiwyg = "true";
defparam \dimmer|state_q.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \dimmer|Add4~2 (
// Equation(s):
// \dimmer|Add4~2_combout  = (\dimmer|Add4~0_combout  & \dimmer|state_q.WAIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dimmer|Add4~0_combout ),
	.datad(\dimmer|state_q.WAIT~q ),
	.cin(gnd),
	.combout(\dimmer|Add4~2_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add4~2 .lut_mask = 16'hF000;
defparam \dimmer|Add4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N6
cycloneive_lcell_comb \dimmer|color_pattern_d[0]~0 (
// Equation(s):
// \dimmer|color_pattern_d[0]~0_combout  = !\dimmer|color_pattern_q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dimmer|color_pattern_q [0]),
	.cin(gnd),
	.combout(\dimmer|color_pattern_d[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|color_pattern_d[0]~0 .lut_mask = 16'h00FF;
defparam \dimmer|color_pattern_d[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N7
dffeas \dimmer|color_pattern_d[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|color_pattern_d[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|color_pattern_d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|color_pattern_d[0] .is_wysiwyg = "true";
defparam \dimmer|color_pattern_d[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cycloneive_lcell_comb \dimmer|LED[0]~0 (
// Equation(s):
// \dimmer|LED[0]~0_combout  = (\dimmer|state_q.WAIT~q  & (\led_panel|actual_buffer~q  $ (!\dimmer|selected_buffer~q )))

	.dataa(\dimmer|state_q.WAIT~q ),
	.datab(\led_panel|actual_buffer~q ),
	.datac(\dimmer|selected_buffer~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dimmer|LED[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|LED[0]~0 .lut_mask = 16'h8282;
defparam \dimmer|LED[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
cycloneive_lcell_comb \dimmer|Add0~0 (
// Equation(s):
// \dimmer|Add0~0_combout  = \dimmer|color_pattern_q [0] $ (!\dimmer|color_pattern_q [1])

	.dataa(gnd),
	.datab(\dimmer|color_pattern_q [0]),
	.datac(gnd),
	.datad(\dimmer|color_pattern_q [1]),
	.cin(gnd),
	.combout(\dimmer|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add0~0 .lut_mask = 16'hCC33;
defparam \dimmer|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N19
dffeas \dimmer|color_pattern_d[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|color_pattern_d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|color_pattern_d[1] .is_wysiwyg = "true";
defparam \dimmer|color_pattern_d[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cycloneive_lcell_comb \dimmer|color_pattern_q[1]~14 (
// Equation(s):
// \dimmer|color_pattern_q[1]~14_combout  = !\dimmer|color_pattern_d [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dimmer|color_pattern_d [1]),
	.cin(gnd),
	.combout(\dimmer|color_pattern_q[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|color_pattern_q[1]~14 .lut_mask = 16'h00FF;
defparam \dimmer|color_pattern_q[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N31
dffeas \dimmer|color_pattern_q[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|color_pattern_q[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|color_pattern_q[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|color_pattern_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|color_pattern_q[1] .is_wysiwyg = "true";
defparam \dimmer|color_pattern_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneive_lcell_comb \dimmer|wr_green[7]~0 (
// Equation(s):
// \dimmer|wr_green[7]~0_combout  = (\dimmer|state_q.WAIT~q  & (\dimmer|color_pattern_q [1] & (\led_panel|actual_buffer~q  $ (!\dimmer|selected_buffer~q ))))

	.dataa(\dimmer|state_q.WAIT~q ),
	.datab(\led_panel|actual_buffer~q ),
	.datac(\dimmer|selected_buffer~q ),
	.datad(\dimmer|color_pattern_q [1]),
	.cin(gnd),
	.combout(\dimmer|wr_green[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|wr_green[7]~0 .lut_mask = 16'h8200;
defparam \dimmer|wr_green[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N11
dffeas \dimmer|wr_green[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_green[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_green [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_green[0] .is_wysiwyg = "true";
defparam \dimmer|wr_green[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneive_lcell_comb \dimmer|Add5~0 (
// Equation(s):
// \dimmer|Add5~0_combout  = \dimmer|wr_green [0] $ (VCC)
// \dimmer|Add5~1  = CARRY(\dimmer|wr_green [0])

	.dataa(\dimmer|wr_green [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dimmer|Add5~0_combout ),
	.cout(\dimmer|Add5~1 ));
// synopsys translate_off
defparam \dimmer|Add5~0 .lut_mask = 16'h55AA;
defparam \dimmer|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cycloneive_lcell_comb \dimmer|color_pattern_q[0]~0 (
// Equation(s):
// \dimmer|color_pattern_q[0]~0_combout  = (\KEY[1]~input_o  & (\dimmer|color_pattern_q [0] & (!\dimmer|Add5~0_combout  & \dimmer|color_pattern_q [1])))

	.dataa(\KEY[1]~input_o ),
	.datab(\dimmer|color_pattern_q [0]),
	.datac(\dimmer|Add5~0_combout ),
	.datad(\dimmer|color_pattern_q [1]),
	.cin(gnd),
	.combout(\dimmer|color_pattern_q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|color_pattern_q[0]~0 .lut_mask = 16'h0800;
defparam \dimmer|color_pattern_q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N25
dffeas \dimmer|wr_green[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add5~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_green[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_green [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_green[7] .is_wysiwyg = "true";
defparam \dimmer|wr_green[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneive_lcell_comb \dimmer|Add5~2 (
// Equation(s):
// \dimmer|Add5~2_combout  = (\dimmer|wr_green [1] & ((\dimmer|Add5~1 ) # (GND))) # (!\dimmer|wr_green [1] & (!\dimmer|Add5~1 ))
// \dimmer|Add5~3  = CARRY((\dimmer|wr_green [1]) # (!\dimmer|Add5~1 ))

	.dataa(gnd),
	.datab(\dimmer|wr_green [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add5~1 ),
	.combout(\dimmer|Add5~2_combout ),
	.cout(\dimmer|Add5~3 ));
// synopsys translate_off
defparam \dimmer|Add5~2 .lut_mask = 16'hC3CF;
defparam \dimmer|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneive_lcell_comb \dimmer|wr_green[1]~1 (
// Equation(s):
// \dimmer|wr_green[1]~1_combout  = !\dimmer|Add5~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dimmer|Add5~2_combout ),
	.cin(gnd),
	.combout(\dimmer|wr_green[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|wr_green[1]~1 .lut_mask = 16'h00FF;
defparam \dimmer|wr_green[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N9
dffeas \dimmer|wr_green[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|wr_green[1]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_green[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_green [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_green[1] .is_wysiwyg = "true";
defparam \dimmer|wr_green[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneive_lcell_comb \dimmer|Add5~4 (
// Equation(s):
// \dimmer|Add5~4_combout  = (\dimmer|wr_green [2] & (\dimmer|Add5~3  $ (GND))) # (!\dimmer|wr_green [2] & (!\dimmer|Add5~3  & VCC))
// \dimmer|Add5~5  = CARRY((\dimmer|wr_green [2] & !\dimmer|Add5~3 ))

	.dataa(\dimmer|wr_green [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add5~3 ),
	.combout(\dimmer|Add5~4_combout ),
	.cout(\dimmer|Add5~5 ));
// synopsys translate_off
defparam \dimmer|Add5~4 .lut_mask = 16'hA50A;
defparam \dimmer|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y23_N15
dffeas \dimmer|wr_green[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add5~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_green[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_green[2] .is_wysiwyg = "true";
defparam \dimmer|wr_green[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneive_lcell_comb \dimmer|Add5~6 (
// Equation(s):
// \dimmer|Add5~6_combout  = (\dimmer|wr_green [3] & ((\dimmer|Add5~5 ) # (GND))) # (!\dimmer|wr_green [3] & (!\dimmer|Add5~5 ))
// \dimmer|Add5~7  = CARRY((\dimmer|wr_green [3]) # (!\dimmer|Add5~5 ))

	.dataa(gnd),
	.datab(\dimmer|wr_green [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add5~5 ),
	.combout(\dimmer|Add5~6_combout ),
	.cout(\dimmer|Add5~7 ));
// synopsys translate_off
defparam \dimmer|Add5~6 .lut_mask = 16'hC3CF;
defparam \dimmer|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneive_lcell_comb \dimmer|wr_green[3]~2 (
// Equation(s):
// \dimmer|wr_green[3]~2_combout  = !\dimmer|Add5~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dimmer|Add5~6_combout ),
	.cin(gnd),
	.combout(\dimmer|wr_green[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|wr_green[3]~2 .lut_mask = 16'h00FF;
defparam \dimmer|wr_green[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N3
dffeas \dimmer|wr_green[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|wr_green[3]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_green[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_green[3] .is_wysiwyg = "true";
defparam \dimmer|wr_green[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneive_lcell_comb \dimmer|Add5~8 (
// Equation(s):
// \dimmer|Add5~8_combout  = (\dimmer|wr_green [4] & (\dimmer|Add5~7  $ (GND))) # (!\dimmer|wr_green [4] & (!\dimmer|Add5~7  & VCC))
// \dimmer|Add5~9  = CARRY((\dimmer|wr_green [4] & !\dimmer|Add5~7 ))

	.dataa(\dimmer|wr_green [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add5~7 ),
	.combout(\dimmer|Add5~8_combout ),
	.cout(\dimmer|Add5~9 ));
// synopsys translate_off
defparam \dimmer|Add5~8 .lut_mask = 16'hA50A;
defparam \dimmer|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y23_N19
dffeas \dimmer|wr_green[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add5~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_green[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_green [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_green[4] .is_wysiwyg = "true";
defparam \dimmer|wr_green[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneive_lcell_comb \dimmer|Add5~10 (
// Equation(s):
// \dimmer|Add5~10_combout  = (\dimmer|wr_green [5] & (!\dimmer|Add5~9 )) # (!\dimmer|wr_green [5] & ((\dimmer|Add5~9 ) # (GND)))
// \dimmer|Add5~11  = CARRY((!\dimmer|Add5~9 ) # (!\dimmer|wr_green [5]))

	.dataa(\dimmer|wr_green [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add5~9 ),
	.combout(\dimmer|Add5~10_combout ),
	.cout(\dimmer|Add5~11 ));
// synopsys translate_off
defparam \dimmer|Add5~10 .lut_mask = 16'h5A5F;
defparam \dimmer|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y23_N21
dffeas \dimmer|wr_green[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add5~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_green[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_green [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_green[5] .is_wysiwyg = "true";
defparam \dimmer|wr_green[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneive_lcell_comb \dimmer|Add5~12 (
// Equation(s):
// \dimmer|Add5~12_combout  = (\dimmer|wr_green [6] & (\dimmer|Add5~11  $ (GND))) # (!\dimmer|wr_green [6] & (!\dimmer|Add5~11  & VCC))
// \dimmer|Add5~13  = CARRY((\dimmer|wr_green [6] & !\dimmer|Add5~11 ))

	.dataa(gnd),
	.datab(\dimmer|wr_green [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add5~11 ),
	.combout(\dimmer|Add5~12_combout ),
	.cout(\dimmer|Add5~13 ));
// synopsys translate_off
defparam \dimmer|Add5~12 .lut_mask = 16'hC30C;
defparam \dimmer|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y23_N23
dffeas \dimmer|wr_green[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add5~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_green[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_green [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_green[6] .is_wysiwyg = "true";
defparam \dimmer|wr_green[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneive_lcell_comb \dimmer|Add5~14 (
// Equation(s):
// \dimmer|Add5~14_combout  = \dimmer|wr_green [7] $ (\dimmer|Add5~13 )

	.dataa(gnd),
	.datab(\dimmer|wr_green [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\dimmer|Add5~13 ),
	.combout(\dimmer|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add5~14 .lut_mask = 16'h3C3C;
defparam \dimmer|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneive_lcell_comb \dimmer|color_pattern_q[0]~1 (
// Equation(s):
// \dimmer|color_pattern_q[0]~1_combout  = (!\dimmer|Add5~2_combout  & (!\dimmer|Add5~6_combout  & (!\dimmer|Add5~4_combout  & !\dimmer|Add5~8_combout )))

	.dataa(\dimmer|Add5~2_combout ),
	.datab(\dimmer|Add5~6_combout ),
	.datac(\dimmer|Add5~4_combout ),
	.datad(\dimmer|Add5~8_combout ),
	.cin(gnd),
	.combout(\dimmer|color_pattern_q[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|color_pattern_q[0]~1 .lut_mask = 16'h0001;
defparam \dimmer|color_pattern_q[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneive_lcell_comb \dimmer|color_pattern_q[0]~2 (
// Equation(s):
// \dimmer|color_pattern_q[0]~2_combout  = (!\dimmer|Add5~14_combout  & (!\dimmer|Add5~10_combout  & (!\dimmer|Add5~12_combout  & \dimmer|color_pattern_q[0]~1_combout )))

	.dataa(\dimmer|Add5~14_combout ),
	.datab(\dimmer|Add5~10_combout ),
	.datac(\dimmer|Add5~12_combout ),
	.datad(\dimmer|color_pattern_q[0]~1_combout ),
	.cin(gnd),
	.combout(\dimmer|color_pattern_q[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|color_pattern_q[0]~2 .lut_mask = 16'h0100;
defparam \dimmer|color_pattern_q[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cycloneive_lcell_comb \dimmer|color_pattern_q[0]~3 (
// Equation(s):
// \dimmer|color_pattern_q[0]~3_combout  = (\dimmer|LED[0]~0_combout  & (\dimmer|color_pattern_q[0]~0_combout  & (\dimmer|color_pattern_q[0]~2_combout  & \KEY[0]~input_o )))

	.dataa(\dimmer|LED[0]~0_combout ),
	.datab(\dimmer|color_pattern_q[0]~0_combout ),
	.datac(\dimmer|color_pattern_q[0]~2_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\dimmer|color_pattern_q[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|color_pattern_q[0]~3 .lut_mask = 16'h8000;
defparam \dimmer|color_pattern_q[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneive_lcell_comb \dimmer|color_pattern_q[0]~5 (
// Equation(s):
// \dimmer|color_pattern_q[0]~5_combout  = (!\dimmer|wr_green [0] & (\dimmer|wr_green [1] & (!\dimmer|wr_green [2] & \dimmer|wr_green [3])))

	.dataa(\dimmer|wr_green [0]),
	.datab(\dimmer|wr_green [1]),
	.datac(\dimmer|wr_green [2]),
	.datad(\dimmer|wr_green [3]),
	.cin(gnd),
	.combout(\dimmer|color_pattern_q[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|color_pattern_q[0]~5 .lut_mask = 16'h0400;
defparam \dimmer|color_pattern_q[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneive_lcell_comb \dimmer|color_pattern_q[0]~4 (
// Equation(s):
// \dimmer|color_pattern_q[0]~4_combout  = (!\dimmer|wr_green [4] & (!\dimmer|wr_green [7] & (!\dimmer|wr_green [5] & !\dimmer|wr_green [6])))

	.dataa(\dimmer|wr_green [4]),
	.datab(\dimmer|wr_green [7]),
	.datac(\dimmer|wr_green [5]),
	.datad(\dimmer|wr_green [6]),
	.cin(gnd),
	.combout(\dimmer|color_pattern_q[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|color_pattern_q[0]~4 .lut_mask = 16'h0001;
defparam \dimmer|color_pattern_q[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneive_lcell_comb \dimmer|Add3~0 (
// Equation(s):
// \dimmer|Add3~0_combout  = \dimmer|wr_red [0] $ (VCC)
// \dimmer|Add3~1  = CARRY(\dimmer|wr_red [0])

	.dataa(gnd),
	.datab(\dimmer|wr_red [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dimmer|Add3~0_combout ),
	.cout(\dimmer|Add3~1 ));
// synopsys translate_off
defparam \dimmer|Add3~0 .lut_mask = 16'h33CC;
defparam \dimmer|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneive_lcell_comb \dimmer|Add3~2 (
// Equation(s):
// \dimmer|Add3~2_combout  = (\dimmer|state_q.WAIT~q  & \dimmer|Add3~0_combout )

	.dataa(gnd),
	.datab(\dimmer|state_q.WAIT~q ),
	.datac(\dimmer|Add3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dimmer|Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add3~2 .lut_mask = 16'hC0C0;
defparam \dimmer|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N4
cycloneive_lcell_comb \dimmer|wr_red[0]~0 (
// Equation(s):
// \dimmer|wr_red[0]~0_combout  = (\dimmer|color_pattern_q [1] & (((\dimmer|state_q.FILL_N1~q  & \dimmer|color_pattern_q [0])))) # (!\dimmer|color_pattern_q [1] & (\dimmer|LED[0]~0_combout  & ((!\dimmer|color_pattern_q [0]))))

	.dataa(\dimmer|LED[0]~0_combout ),
	.datab(\dimmer|color_pattern_q [1]),
	.datac(\dimmer|state_q.FILL_N1~q ),
	.datad(\dimmer|color_pattern_q [0]),
	.cin(gnd),
	.combout(\dimmer|wr_red[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|wr_red[0]~0 .lut_mask = 16'hC022;
defparam \dimmer|wr_red[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N1
dffeas \dimmer|wr_red[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add3~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_red [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_red[0] .is_wysiwyg = "true";
defparam \dimmer|wr_red[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneive_lcell_comb \dimmer|Add3~3 (
// Equation(s):
// \dimmer|Add3~3_combout  = (\dimmer|wr_red [1] & ((\dimmer|Add3~1 ) # (GND))) # (!\dimmer|wr_red [1] & (!\dimmer|Add3~1 ))
// \dimmer|Add3~4  = CARRY((\dimmer|wr_red [1]) # (!\dimmer|Add3~1 ))

	.dataa(gnd),
	.datab(\dimmer|wr_red [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add3~1 ),
	.combout(\dimmer|Add3~3_combout ),
	.cout(\dimmer|Add3~4 ));
// synopsys translate_off
defparam \dimmer|Add3~3 .lut_mask = 16'hC3CF;
defparam \dimmer|Add3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneive_lcell_comb \dimmer|Add3~5 (
// Equation(s):
// \dimmer|Add3~5_combout  = (!\dimmer|Add3~3_combout ) # (!\dimmer|state_q.WAIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dimmer|state_q.WAIT~q ),
	.datad(\dimmer|Add3~3_combout ),
	.cin(gnd),
	.combout(\dimmer|Add3~5_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add3~5 .lut_mask = 16'h0FFF;
defparam \dimmer|Add3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneive_lcell_comb \dimmer|Selector28~0 (
// Equation(s):
// \dimmer|Selector28~0_combout  = (\dimmer|color_pattern_q [1] & (\dimmer|color_pattern_q [0] & (!\dimmer|state_q.WAIT~q  & \dimmer|state_q.FILL_N1~q )))

	.dataa(\dimmer|color_pattern_q [1]),
	.datab(\dimmer|color_pattern_q [0]),
	.datac(\dimmer|state_q.WAIT~q ),
	.datad(\dimmer|state_q.FILL_N1~q ),
	.cin(gnd),
	.combout(\dimmer|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector28~0 .lut_mask = 16'h0800;
defparam \dimmer|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneive_lcell_comb \dimmer|Selector28~1 (
// Equation(s):
// \dimmer|Selector28~1_combout  = (\dimmer|Selector28~0_combout ) # ((!\dimmer|color_pattern_q [0] & (!\dimmer|color_pattern_q [1] & \dimmer|LED[0]~0_combout )))

	.dataa(\dimmer|Selector28~0_combout ),
	.datab(\dimmer|color_pattern_q [0]),
	.datac(\dimmer|color_pattern_q [1]),
	.datad(\dimmer|LED[0]~0_combout ),
	.cin(gnd),
	.combout(\dimmer|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector28~1 .lut_mask = 16'hABAA;
defparam \dimmer|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N3
dffeas \dimmer|wr_red[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add3~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_red [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_red[1] .is_wysiwyg = "true";
defparam \dimmer|wr_red[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneive_lcell_comb \dimmer|Add3~6 (
// Equation(s):
// \dimmer|Add3~6_combout  = (\dimmer|wr_red [2] & (\dimmer|Add3~4  $ (GND))) # (!\dimmer|wr_red [2] & (!\dimmer|Add3~4  & VCC))
// \dimmer|Add3~7  = CARRY((\dimmer|wr_red [2] & !\dimmer|Add3~4 ))

	.dataa(gnd),
	.datab(\dimmer|wr_red [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add3~4 ),
	.combout(\dimmer|Add3~6_combout ),
	.cout(\dimmer|Add3~7 ));
// synopsys translate_off
defparam \dimmer|Add3~6 .lut_mask = 16'hC30C;
defparam \dimmer|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneive_lcell_comb \dimmer|Add3~8 (
// Equation(s):
// \dimmer|Add3~8_combout  = (\dimmer|state_q.WAIT~q  & \dimmer|Add3~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dimmer|state_q.WAIT~q ),
	.datad(\dimmer|Add3~6_combout ),
	.cin(gnd),
	.combout(\dimmer|Add3~8_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add3~8 .lut_mask = 16'hF000;
defparam \dimmer|Add3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N29
dffeas \dimmer|wr_red[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add3~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_red [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_red[2] .is_wysiwyg = "true";
defparam \dimmer|wr_red[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneive_lcell_comb \dimmer|Add3~9 (
// Equation(s):
// \dimmer|Add3~9_combout  = (\dimmer|wr_red [3] & ((\dimmer|Add3~7 ) # (GND))) # (!\dimmer|wr_red [3] & (!\dimmer|Add3~7 ))
// \dimmer|Add3~10  = CARRY((\dimmer|wr_red [3]) # (!\dimmer|Add3~7 ))

	.dataa(\dimmer|wr_red [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add3~7 ),
	.combout(\dimmer|Add3~9_combout ),
	.cout(\dimmer|Add3~10 ));
// synopsys translate_off
defparam \dimmer|Add3~9 .lut_mask = 16'hA5AF;
defparam \dimmer|Add3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneive_lcell_comb \dimmer|Add3~11 (
// Equation(s):
// \dimmer|Add3~11_combout  = (\dimmer|state_q.WAIT~q  & (!\dimmer|Add3~9_combout )) # (!\dimmer|state_q.WAIT~q  & ((\dimmer|wr_col [0])))

	.dataa(gnd),
	.datab(\dimmer|state_q.WAIT~q ),
	.datac(\dimmer|Add3~9_combout ),
	.datad(\dimmer|wr_col [0]),
	.cin(gnd),
	.combout(\dimmer|Add3~11_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add3~11 .lut_mask = 16'h3F0C;
defparam \dimmer|Add3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N31
dffeas \dimmer|wr_red[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add3~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_red [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_red[3] .is_wysiwyg = "true";
defparam \dimmer|wr_red[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cycloneive_lcell_comb \dimmer|color_pattern_q[0]~10 (
// Equation(s):
// \dimmer|color_pattern_q[0]~10_combout  = (!\dimmer|wr_red [2] & (\dimmer|wr_red [3] & (\dimmer|wr_red [1] & !\dimmer|wr_red [0])))

	.dataa(\dimmer|wr_red [2]),
	.datab(\dimmer|wr_red [3]),
	.datac(\dimmer|wr_red [1]),
	.datad(\dimmer|wr_red [0]),
	.cin(gnd),
	.combout(\dimmer|color_pattern_q[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|color_pattern_q[0]~10 .lut_mask = 16'h0040;
defparam \dimmer|color_pattern_q[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \dimmer|Add4~3 (
// Equation(s):
// \dimmer|Add4~3_combout  = (\dimmer|wr_blue [1] & ((\dimmer|Add4~1 ) # (GND))) # (!\dimmer|wr_blue [1] & (!\dimmer|Add4~1 ))
// \dimmer|Add4~4  = CARRY((\dimmer|wr_blue [1]) # (!\dimmer|Add4~1 ))

	.dataa(gnd),
	.datab(\dimmer|wr_blue [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add4~1 ),
	.combout(\dimmer|Add4~3_combout ),
	.cout(\dimmer|Add4~4 ));
// synopsys translate_off
defparam \dimmer|Add4~3 .lut_mask = 16'hC3CF;
defparam \dimmer|Add4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneive_lcell_comb \dimmer|Add4~5 (
// Equation(s):
// \dimmer|Add4~5_combout  = (!\dimmer|Add4~3_combout ) # (!\dimmer|state_q.WAIT~q )

	.dataa(\dimmer|state_q.WAIT~q ),
	.datab(gnd),
	.datac(\dimmer|Add4~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dimmer|Add4~5_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add4~5 .lut_mask = 16'h5F5F;
defparam \dimmer|Add4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cycloneive_lcell_comb \dimmer|Selector20~0 (
// Equation(s):
// \dimmer|Selector20~0_combout  = (\dimmer|Selector28~0_combout ) # ((!\dimmer|color_pattern_q [1] & (\dimmer|LED[0]~0_combout  & \dimmer|color_pattern_q [0])))

	.dataa(\dimmer|color_pattern_q [1]),
	.datab(\dimmer|LED[0]~0_combout ),
	.datac(\dimmer|color_pattern_q [0]),
	.datad(\dimmer|Selector28~0_combout ),
	.cin(gnd),
	.combout(\dimmer|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector20~0 .lut_mask = 16'hFF40;
defparam \dimmer|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N9
dffeas \dimmer|wr_blue[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add4~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|Selector20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_blue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_blue[1] .is_wysiwyg = "true";
defparam \dimmer|wr_blue[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneive_lcell_comb \dimmer|Add4~6 (
// Equation(s):
// \dimmer|Add4~6_combout  = (\dimmer|wr_blue [2] & (\dimmer|Add4~4  $ (GND))) # (!\dimmer|wr_blue [2] & (!\dimmer|Add4~4  & VCC))
// \dimmer|Add4~7  = CARRY((\dimmer|wr_blue [2] & !\dimmer|Add4~4 ))

	.dataa(gnd),
	.datab(\dimmer|wr_blue [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add4~4 ),
	.combout(\dimmer|Add4~6_combout ),
	.cout(\dimmer|Add4~7 ));
// synopsys translate_off
defparam \dimmer|Add4~6 .lut_mask = 16'hC30C;
defparam \dimmer|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \dimmer|Add4~8 (
// Equation(s):
// \dimmer|Add4~8_combout  = (\dimmer|Add4~6_combout  & \dimmer|state_q.WAIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dimmer|Add4~6_combout ),
	.datad(\dimmer|state_q.WAIT~q ),
	.cin(gnd),
	.combout(\dimmer|Add4~8_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add4~8 .lut_mask = 16'hF000;
defparam \dimmer|Add4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N19
dffeas \dimmer|wr_blue[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add4~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_blue[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_blue[2] .is_wysiwyg = "true";
defparam \dimmer|wr_blue[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \dimmer|Add4~9 (
// Equation(s):
// \dimmer|Add4~9_combout  = (\dimmer|wr_blue [3] & ((\dimmer|Add4~7 ) # (GND))) # (!\dimmer|wr_blue [3] & (!\dimmer|Add4~7 ))
// \dimmer|Add4~10  = CARRY((\dimmer|wr_blue [3]) # (!\dimmer|Add4~7 ))

	.dataa(gnd),
	.datab(\dimmer|wr_blue [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add4~7 ),
	.combout(\dimmer|Add4~9_combout ),
	.cout(\dimmer|Add4~10 ));
// synopsys translate_off
defparam \dimmer|Add4~9 .lut_mask = 16'hC3CF;
defparam \dimmer|Add4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cycloneive_lcell_comb \dimmer|Add4~11 (
// Equation(s):
// \dimmer|Add4~11_combout  = (\dimmer|state_q.WAIT~q  & ((!\dimmer|Add4~9_combout ))) # (!\dimmer|state_q.WAIT~q  & (!\dimmer|Add1~0_combout ))

	.dataa(\dimmer|state_q.WAIT~q ),
	.datab(\dimmer|Add1~0_combout ),
	.datac(gnd),
	.datad(\dimmer|Add4~9_combout ),
	.cin(gnd),
	.combout(\dimmer|Add4~11_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add4~11 .lut_mask = 16'h11BB;
defparam \dimmer|Add4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N27
dffeas \dimmer|wr_blue[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add4~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|Selector20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_blue[3] .is_wysiwyg = "true";
defparam \dimmer|wr_blue[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneive_lcell_comb \dimmer|color_pattern_q[0]~7 (
// Equation(s):
// \dimmer|color_pattern_q[0]~7_combout  = (!\dimmer|wr_blue [2] & (!\dimmer|wr_blue [0] & (\dimmer|wr_blue [3] & \dimmer|wr_blue [1])))

	.dataa(\dimmer|wr_blue [2]),
	.datab(\dimmer|wr_blue [0]),
	.datac(\dimmer|wr_blue [3]),
	.datad(\dimmer|wr_blue [1]),
	.cin(gnd),
	.combout(\dimmer|color_pattern_q[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|color_pattern_q[0]~7 .lut_mask = 16'h1000;
defparam \dimmer|color_pattern_q[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \dimmer|Add4~12 (
// Equation(s):
// \dimmer|Add4~12_combout  = (\dimmer|wr_blue [4] & (\dimmer|Add4~10  $ (GND))) # (!\dimmer|wr_blue [4] & (!\dimmer|Add4~10  & VCC))
// \dimmer|Add4~13  = CARRY((\dimmer|wr_blue [4] & !\dimmer|Add4~10 ))

	.dataa(gnd),
	.datab(\dimmer|wr_blue [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add4~10 ),
	.combout(\dimmer|Add4~12_combout ),
	.cout(\dimmer|Add4~13 ));
// synopsys translate_off
defparam \dimmer|Add4~12 .lut_mask = 16'hC30C;
defparam \dimmer|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \dimmer|Add4~14 (
// Equation(s):
// \dimmer|Add4~14_combout  = (\dimmer|state_q.WAIT~q  & (\dimmer|Add4~12_combout )) # (!\dimmer|state_q.WAIT~q  & ((\dimmer|Add1~2_combout )))

	.dataa(\dimmer|state_q.WAIT~q ),
	.datab(gnd),
	.datac(\dimmer|Add4~12_combout ),
	.datad(\dimmer|Add1~2_combout ),
	.cin(gnd),
	.combout(\dimmer|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add4~14 .lut_mask = 16'hF5A0;
defparam \dimmer|Add4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N29
dffeas \dimmer|wr_blue[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add4~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_blue[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_blue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_blue[4] .is_wysiwyg = "true";
defparam \dimmer|wr_blue[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \dimmer|Add4~15 (
// Equation(s):
// \dimmer|Add4~15_combout  = (\dimmer|wr_blue [5] & (!\dimmer|Add4~13 )) # (!\dimmer|wr_blue [5] & ((\dimmer|Add4~13 ) # (GND)))
// \dimmer|Add4~16  = CARRY((!\dimmer|Add4~13 ) # (!\dimmer|wr_blue [5]))

	.dataa(\dimmer|wr_blue [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add4~13 ),
	.combout(\dimmer|Add4~15_combout ),
	.cout(\dimmer|Add4~16 ));
// synopsys translate_off
defparam \dimmer|Add4~15 .lut_mask = 16'h5A5F;
defparam \dimmer|Add4~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \dimmer|Add4~17 (
// Equation(s):
// \dimmer|Add4~17_combout  = (\dimmer|state_q.WAIT~q  & (\dimmer|Add4~15_combout )) # (!\dimmer|state_q.WAIT~q  & ((\dimmer|Add1~4_combout )))

	.dataa(\dimmer|Add4~15_combout ),
	.datab(gnd),
	.datac(\dimmer|state_q.WAIT~q ),
	.datad(\dimmer|Add1~4_combout ),
	.cin(gnd),
	.combout(\dimmer|Add4~17_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add4~17 .lut_mask = 16'hAFA0;
defparam \dimmer|Add4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N23
dffeas \dimmer|wr_blue[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add4~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_blue[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_blue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_blue[5] .is_wysiwyg = "true";
defparam \dimmer|wr_blue[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \dimmer|Add4~18 (
// Equation(s):
// \dimmer|Add4~18_combout  = (\dimmer|wr_blue [6] & (\dimmer|Add4~16  $ (GND))) # (!\dimmer|wr_blue [6] & (!\dimmer|Add4~16  & VCC))
// \dimmer|Add4~19  = CARRY((\dimmer|wr_blue [6] & !\dimmer|Add4~16 ))

	.dataa(gnd),
	.datab(\dimmer|wr_blue [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add4~16 ),
	.combout(\dimmer|Add4~18_combout ),
	.cout(\dimmer|Add4~19 ));
// synopsys translate_off
defparam \dimmer|Add4~18 .lut_mask = 16'hC30C;
defparam \dimmer|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \dimmer|Add4~20 (
// Equation(s):
// \dimmer|Add4~20_combout  = (\dimmer|state_q.WAIT~q  & (\dimmer|Add4~18_combout )) # (!\dimmer|state_q.WAIT~q  & ((\dimmer|Add1~6_combout )))

	.dataa(\dimmer|Add4~18_combout ),
	.datab(gnd),
	.datac(\dimmer|Add1~6_combout ),
	.datad(\dimmer|state_q.WAIT~q ),
	.cin(gnd),
	.combout(\dimmer|Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add4~20 .lut_mask = 16'hAAF0;
defparam \dimmer|Add4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \dimmer|wr_blue[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add4~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_blue[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_blue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_blue[6] .is_wysiwyg = "true";
defparam \dimmer|wr_blue[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \dimmer|Add4~21 (
// Equation(s):
// \dimmer|Add4~21_combout  = \dimmer|wr_blue [7] $ (\dimmer|Add4~19 )

	.dataa(\dimmer|wr_blue [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dimmer|Add4~19 ),
	.combout(\dimmer|Add4~21_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add4~21 .lut_mask = 16'h5A5A;
defparam \dimmer|Add4~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \dimmer|Add4~23 (
// Equation(s):
// \dimmer|Add4~23_combout  = (\dimmer|state_q.WAIT~q  & (\dimmer|Add4~21_combout )) # (!\dimmer|state_q.WAIT~q  & ((\dimmer|Add1~8_combout )))

	.dataa(gnd),
	.datab(\dimmer|Add4~21_combout ),
	.datac(\dimmer|Add1~8_combout ),
	.datad(\dimmer|state_q.WAIT~q ),
	.cin(gnd),
	.combout(\dimmer|Add4~23_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add4~23 .lut_mask = 16'hCCF0;
defparam \dimmer|Add4~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N27
dffeas \dimmer|wr_blue[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add4~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_blue[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_blue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_blue[7] .is_wysiwyg = "true";
defparam \dimmer|wr_blue[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneive_lcell_comb \dimmer|color_pattern_q[0]~6 (
// Equation(s):
// \dimmer|color_pattern_q[0]~6_combout  = (!\dimmer|wr_blue [4] & (!\dimmer|wr_blue [7] & (!\dimmer|wr_blue [5] & !\dimmer|wr_blue [6])))

	.dataa(\dimmer|wr_blue [4]),
	.datab(\dimmer|wr_blue [7]),
	.datac(\dimmer|wr_blue [5]),
	.datad(\dimmer|wr_blue [6]),
	.cin(gnd),
	.combout(\dimmer|color_pattern_q[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|color_pattern_q[0]~6 .lut_mask = 16'h0001;
defparam \dimmer|color_pattern_q[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cycloneive_lcell_comb \dimmer|color_pattern_q[0]~8 (
// Equation(s):
// \dimmer|color_pattern_q[0]~8_combout  = (\dimmer|color_pattern_q[0]~7_combout  & (\dimmer|color_pattern_q [0] & \dimmer|color_pattern_q[0]~6_combout ))

	.dataa(\dimmer|color_pattern_q[0]~7_combout ),
	.datab(\dimmer|color_pattern_q [0]),
	.datac(gnd),
	.datad(\dimmer|color_pattern_q[0]~6_combout ),
	.cin(gnd),
	.combout(\dimmer|color_pattern_q[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|color_pattern_q[0]~8 .lut_mask = 16'h8800;
defparam \dimmer|color_pattern_q[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneive_lcell_comb \dimmer|Add3~15 (
// Equation(s):
// \dimmer|Add3~15_combout  = (!\dimmer|state_q.WAIT~q  & (\dimmer|wr_col [2] $ (((\dimmer|wr_col [0] & \dimmer|wr_col [1])))))

	.dataa(\dimmer|state_q.WAIT~q ),
	.datab(\dimmer|wr_col [2]),
	.datac(\dimmer|wr_col [0]),
	.datad(\dimmer|wr_col [1]),
	.cin(gnd),
	.combout(\dimmer|Add3~15_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add3~15 .lut_mask = 16'h1444;
defparam \dimmer|Add3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \dimmer|Add3~12 (
// Equation(s):
// \dimmer|Add3~12_combout  = (\dimmer|wr_red [4] & (\dimmer|Add3~10  $ (GND))) # (!\dimmer|wr_red [4] & (!\dimmer|Add3~10  & VCC))
// \dimmer|Add3~13  = CARRY((\dimmer|wr_red [4] & !\dimmer|Add3~10 ))

	.dataa(gnd),
	.datab(\dimmer|wr_red [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add3~10 ),
	.combout(\dimmer|Add3~12_combout ),
	.cout(\dimmer|Add3~13 ));
// synopsys translate_off
defparam \dimmer|Add3~12 .lut_mask = 16'hC30C;
defparam \dimmer|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneive_lcell_comb \dimmer|Add3~14 (
// Equation(s):
// \dimmer|Add3~14_combout  = (\dimmer|state_q.WAIT~q  & (((\dimmer|Add3~12_combout )))) # (!\dimmer|state_q.WAIT~q  & (\dimmer|wr_col [1] $ ((\dimmer|wr_col [0]))))

	.dataa(\dimmer|wr_col [1]),
	.datab(\dimmer|state_q.WAIT~q ),
	.datac(\dimmer|wr_col [0]),
	.datad(\dimmer|Add3~12_combout ),
	.cin(gnd),
	.combout(\dimmer|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add3~14 .lut_mask = 16'hDE12;
defparam \dimmer|Add3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N25
dffeas \dimmer|wr_red[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add3~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_red [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_red[4] .is_wysiwyg = "true";
defparam \dimmer|wr_red[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \dimmer|Add3~16 (
// Equation(s):
// \dimmer|Add3~16_combout  = (\dimmer|wr_red [5] & (!\dimmer|Add3~13 )) # (!\dimmer|wr_red [5] & ((\dimmer|Add3~13 ) # (GND)))
// \dimmer|Add3~17  = CARRY((!\dimmer|Add3~13 ) # (!\dimmer|wr_red [5]))

	.dataa(\dimmer|wr_red [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add3~13 ),
	.combout(\dimmer|Add3~16_combout ),
	.cout(\dimmer|Add3~17 ));
// synopsys translate_off
defparam \dimmer|Add3~16 .lut_mask = 16'h5A5F;
defparam \dimmer|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneive_lcell_comb \dimmer|Add3~18 (
// Equation(s):
// \dimmer|Add3~18_combout  = (\dimmer|Add3~15_combout ) # ((\dimmer|state_q.WAIT~q  & \dimmer|Add3~16_combout ))

	.dataa(gnd),
	.datab(\dimmer|Add3~15_combout ),
	.datac(\dimmer|state_q.WAIT~q ),
	.datad(\dimmer|Add3~16_combout ),
	.cin(gnd),
	.combout(\dimmer|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add3~18 .lut_mask = 16'hFCCC;
defparam \dimmer|Add3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N27
dffeas \dimmer|wr_red[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add3~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_red [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_red[5] .is_wysiwyg = "true";
defparam \dimmer|wr_red[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneive_lcell_comb \dimmer|Add3~19 (
// Equation(s):
// \dimmer|Add3~19_combout  = (\dimmer|wr_red [6] & (\dimmer|Add3~17  $ (GND))) # (!\dimmer|wr_red [6] & (!\dimmer|Add3~17  & VCC))
// \dimmer|Add3~20  = CARRY((\dimmer|wr_red [6] & !\dimmer|Add3~17 ))

	.dataa(gnd),
	.datab(\dimmer|wr_red [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dimmer|Add3~17 ),
	.combout(\dimmer|Add3~19_combout ),
	.cout(\dimmer|Add3~20 ));
// synopsys translate_off
defparam \dimmer|Add3~19 .lut_mask = 16'hC30C;
defparam \dimmer|Add3~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneive_lcell_comb \dimmer|Add3~21 (
// Equation(s):
// \dimmer|Add3~21_combout  = (\dimmer|state_q.WAIT~q  & ((\dimmer|Add3~19_combout ))) # (!\dimmer|state_q.WAIT~q  & (\dimmer|Add2~0_combout ))

	.dataa(\dimmer|Add2~0_combout ),
	.datab(gnd),
	.datac(\dimmer|state_q.WAIT~q ),
	.datad(\dimmer|Add3~19_combout ),
	.cin(gnd),
	.combout(\dimmer|Add3~21_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add3~21 .lut_mask = 16'hFA0A;
defparam \dimmer|Add3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N5
dffeas \dimmer|wr_red[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add3~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_red [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_red[6] .is_wysiwyg = "true";
defparam \dimmer|wr_red[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneive_lcell_comb \dimmer|Add3~22 (
// Equation(s):
// \dimmer|Add3~22_combout  = \dimmer|Add3~20  $ (\dimmer|wr_red [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dimmer|wr_red [7]),
	.cin(\dimmer|Add3~20 ),
	.combout(\dimmer|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add3~22 .lut_mask = 16'h0FF0;
defparam \dimmer|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneive_lcell_comb \dimmer|Add3~24 (
// Equation(s):
// \dimmer|Add3~24_combout  = (\dimmer|state_q.WAIT~q  & (((\dimmer|Add3~22_combout )))) # (!\dimmer|state_q.WAIT~q  & (\dimmer|Equal0~0_combout  $ (((\dimmer|wr_col [4])))))

	.dataa(\dimmer|Equal0~0_combout ),
	.datab(\dimmer|state_q.WAIT~q ),
	.datac(\dimmer|Add3~22_combout ),
	.datad(\dimmer|wr_col [4]),
	.cin(gnd),
	.combout(\dimmer|Add3~24_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Add3~24 .lut_mask = 16'hD1E2;
defparam \dimmer|Add3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N7
dffeas \dimmer|wr_red[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add3~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_red[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_red [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_red[7] .is_wysiwyg = "true";
defparam \dimmer|wr_red[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneive_lcell_comb \dimmer|color_pattern_q[0]~9 (
// Equation(s):
// \dimmer|color_pattern_q[0]~9_combout  = (!\dimmer|wr_red [7] & (!\dimmer|wr_red [6] & (!\dimmer|wr_red [5] & !\dimmer|wr_red [4])))

	.dataa(\dimmer|wr_red [7]),
	.datab(\dimmer|wr_red [6]),
	.datac(\dimmer|wr_red [5]),
	.datad(\dimmer|wr_red [4]),
	.cin(gnd),
	.combout(\dimmer|color_pattern_q[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|color_pattern_q[0]~9 .lut_mask = 16'h0001;
defparam \dimmer|color_pattern_q[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneive_lcell_comb \dimmer|color_pattern_q[0]~11 (
// Equation(s):
// \dimmer|color_pattern_q[0]~11_combout  = (\dimmer|color_pattern_q[0]~8_combout ) # ((\dimmer|color_pattern_q[0]~10_combout  & (!\dimmer|color_pattern_q [0] & \dimmer|color_pattern_q[0]~9_combout )))

	.dataa(\dimmer|color_pattern_q[0]~10_combout ),
	.datab(\dimmer|color_pattern_q [0]),
	.datac(\dimmer|color_pattern_q[0]~8_combout ),
	.datad(\dimmer|color_pattern_q[0]~9_combout ),
	.cin(gnd),
	.combout(\dimmer|color_pattern_q[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|color_pattern_q[0]~11 .lut_mask = 16'hF2F0;
defparam \dimmer|color_pattern_q[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cycloneive_lcell_comb \dimmer|color_pattern_q[0]~12 (
// Equation(s):
// \dimmer|color_pattern_q[0]~12_combout  = (\dimmer|color_pattern_q [1] & (\dimmer|color_pattern_q[0]~5_combout  & (\dimmer|color_pattern_q[0]~4_combout ))) # (!\dimmer|color_pattern_q [1] & (((\dimmer|color_pattern_q[0]~11_combout ))))

	.dataa(\dimmer|color_pattern_q[0]~5_combout ),
	.datab(\dimmer|color_pattern_q[0]~4_combout ),
	.datac(\dimmer|color_pattern_q [1]),
	.datad(\dimmer|color_pattern_q[0]~11_combout ),
	.cin(gnd),
	.combout(\dimmer|color_pattern_q[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|color_pattern_q[0]~12 .lut_mask = 16'h8F80;
defparam \dimmer|color_pattern_q[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N2
cycloneive_lcell_comb \dimmer|LED[0]~1 (
// Equation(s):
// \dimmer|LED[0]~1_combout  = (\KEY[0]~input_o  & (\dimmer|LED[0]~0_combout  & ((!\dimmer|color_pattern_q [0]) # (!\dimmer|color_pattern_q [1]))))

	.dataa(\KEY[0]~input_o ),
	.datab(\dimmer|color_pattern_q [1]),
	.datac(\dimmer|LED[0]~0_combout ),
	.datad(\dimmer|color_pattern_q [0]),
	.cin(gnd),
	.combout(\dimmer|LED[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|LED[0]~1 .lut_mask = 16'h20A0;
defparam \dimmer|LED[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
cycloneive_lcell_comb \dimmer|color_pattern_q[0]~13 (
// Equation(s):
// \dimmer|color_pattern_q[0]~13_combout  = (\dimmer|color_pattern_q[0]~3_combout ) # ((\dimmer|color_pattern_q[0]~12_combout  & (\KEY[1]~input_o  & \dimmer|LED[0]~1_combout )))

	.dataa(\dimmer|color_pattern_q[0]~3_combout ),
	.datab(\dimmer|color_pattern_q[0]~12_combout ),
	.datac(\KEY[1]~input_o ),
	.datad(\dimmer|LED[0]~1_combout ),
	.cin(gnd),
	.combout(\dimmer|color_pattern_q[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|color_pattern_q[0]~13 .lut_mask = 16'hEAAA;
defparam \dimmer|color_pattern_q[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N17
dffeas \dimmer|color_pattern_q[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dimmer|color_pattern_d [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dimmer|color_pattern_q[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|color_pattern_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|color_pattern_q[0] .is_wysiwyg = "true";
defparam \dimmer|color_pattern_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cycloneive_lcell_comb \dimmer|wr_blue[0]~0 (
// Equation(s):
// \dimmer|wr_blue[0]~0_combout  = (\dimmer|color_pattern_q [0] & ((\dimmer|color_pattern_q [1] & (\dimmer|state_q.FILL_N1~q )) # (!\dimmer|color_pattern_q [1] & ((\dimmer|LED[0]~0_combout )))))

	.dataa(\dimmer|state_q.FILL_N1~q ),
	.datab(\dimmer|color_pattern_q [0]),
	.datac(\dimmer|color_pattern_q [1]),
	.datad(\dimmer|LED[0]~0_combout ),
	.cin(gnd),
	.combout(\dimmer|wr_blue[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|wr_blue[0]~0 .lut_mask = 16'h8C80;
defparam \dimmer|wr_blue[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \dimmer|wr_blue[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Add4~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|wr_blue[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_blue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_blue[0] .is_wysiwyg = "true";
defparam \dimmer|wr_blue[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cycloneive_lcell_comb \dimmer|Mux17~0 (
// Equation(s):
// \dimmer|Mux17~0_combout  = (\dimmer|color_pattern_q [0] & (\dimmer|wr_blue [0])) # (!\dimmer|color_pattern_q [0] & ((\dimmer|wr_red [0])))

	.dataa(\dimmer|wr_blue [0]),
	.datab(\dimmer|color_pattern_q [0]),
	.datac(gnd),
	.datad(\dimmer|wr_red [0]),
	.cin(gnd),
	.combout(\dimmer|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Mux17~0 .lut_mask = 16'hBB88;
defparam \dimmer|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N1
dffeas \dimmer|LED[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|LED[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|LED [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|LED[0] .is_wysiwyg = "true";
defparam \dimmer|LED[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneive_lcell_comb \dimmer|Mux16~0 (
// Equation(s):
// \dimmer|Mux16~0_combout  = (\dimmer|color_pattern_q [0] & (!\dimmer|wr_blue [1])) # (!\dimmer|color_pattern_q [0] & ((!\dimmer|wr_red [1])))

	.dataa(\dimmer|wr_blue [1]),
	.datab(\dimmer|color_pattern_q [0]),
	.datac(\dimmer|wr_red [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dimmer|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Mux16~0 .lut_mask = 16'h4747;
defparam \dimmer|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N3
dffeas \dimmer|LED[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|LED[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|LED [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|LED[1] .is_wysiwyg = "true";
defparam \dimmer|LED[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneive_lcell_comb \dimmer|Mux15~0 (
// Equation(s):
// \dimmer|Mux15~0_combout  = (\dimmer|color_pattern_q [0] & ((\dimmer|wr_blue [2]))) # (!\dimmer|color_pattern_q [0] & (\dimmer|wr_red [2]))

	.dataa(\dimmer|wr_red [2]),
	.datab(\dimmer|color_pattern_q [0]),
	.datac(\dimmer|wr_blue [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dimmer|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Mux15~0 .lut_mask = 16'hE2E2;
defparam \dimmer|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N13
dffeas \dimmer|LED[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|LED[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|LED [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|LED[2] .is_wysiwyg = "true";
defparam \dimmer|LED[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cycloneive_lcell_comb \dimmer|Mux14~0 (
// Equation(s):
// \dimmer|Mux14~0_combout  = (\dimmer|color_pattern_q [0] & (!\dimmer|wr_blue [3])) # (!\dimmer|color_pattern_q [0] & ((!\dimmer|wr_red [3])))

	.dataa(gnd),
	.datab(\dimmer|color_pattern_q [0]),
	.datac(\dimmer|wr_blue [3]),
	.datad(\dimmer|wr_red [3]),
	.cin(gnd),
	.combout(\dimmer|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Mux14~0 .lut_mask = 16'h0C3F;
defparam \dimmer|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N15
dffeas \dimmer|LED[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|LED[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|LED [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|LED[3] .is_wysiwyg = "true";
defparam \dimmer|LED[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneive_lcell_comb \dimmer|Mux13~0 (
// Equation(s):
// \dimmer|Mux13~0_combout  = (\dimmer|color_pattern_q [0] & (\dimmer|wr_blue [4])) # (!\dimmer|color_pattern_q [0] & ((\dimmer|wr_red [4])))

	.dataa(gnd),
	.datab(\dimmer|color_pattern_q [0]),
	.datac(\dimmer|wr_blue [4]),
	.datad(\dimmer|wr_red [4]),
	.cin(gnd),
	.combout(\dimmer|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Mux13~0 .lut_mask = 16'hF3C0;
defparam \dimmer|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N25
dffeas \dimmer|LED[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|LED[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|LED [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|LED[4] .is_wysiwyg = "true";
defparam \dimmer|LED[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneive_lcell_comb \dimmer|Mux12~0 (
// Equation(s):
// \dimmer|Mux12~0_combout  = (\dimmer|color_pattern_q [0] & (\dimmer|wr_blue [5])) # (!\dimmer|color_pattern_q [0] & ((\dimmer|wr_red [5])))

	.dataa(gnd),
	.datab(\dimmer|wr_blue [5]),
	.datac(\dimmer|wr_red [5]),
	.datad(\dimmer|color_pattern_q [0]),
	.cin(gnd),
	.combout(\dimmer|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Mux12~0 .lut_mask = 16'hCCF0;
defparam \dimmer|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N11
dffeas \dimmer|LED[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|LED[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|LED [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|LED[5] .is_wysiwyg = "true";
defparam \dimmer|LED[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneive_lcell_comb \dimmer|Mux11~0 (
// Equation(s):
// \dimmer|Mux11~0_combout  = (\dimmer|color_pattern_q [0] & ((\dimmer|wr_blue [6]))) # (!\dimmer|color_pattern_q [0] & (\dimmer|wr_red [6]))

	.dataa(gnd),
	.datab(\dimmer|color_pattern_q [0]),
	.datac(\dimmer|wr_red [6]),
	.datad(\dimmer|wr_blue [6]),
	.cin(gnd),
	.combout(\dimmer|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Mux11~0 .lut_mask = 16'hFC30;
defparam \dimmer|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N5
dffeas \dimmer|LED[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|LED[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|LED [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|LED[6] .is_wysiwyg = "true";
defparam \dimmer|LED[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneive_lcell_comb \dimmer|Mux10~0 (
// Equation(s):
// \dimmer|Mux10~0_combout  = (\dimmer|color_pattern_q [0] & (\dimmer|wr_blue [7])) # (!\dimmer|color_pattern_q [0] & ((\dimmer|wr_red [7])))

	.dataa(gnd),
	.datab(\dimmer|color_pattern_q [0]),
	.datac(\dimmer|wr_blue [7]),
	.datad(\dimmer|wr_red [7]),
	.cin(gnd),
	.combout(\dimmer|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Mux10~0 .lut_mask = 16'hF3C0;
defparam \dimmer|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N23
dffeas \dimmer|LED[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dimmer|LED[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|LED [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|LED[7] .is_wysiwyg = "true";
defparam \dimmer|LED[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneive_lcell_comb \led_panel|frame_start~1 (
// Equation(s):
// \led_panel|frame_start~1_combout  = (\led_panel|frame_start~0_combout  & (!\led_panel|row [4] & (!\led_panel|Equal3~0_combout ))) # (!\led_panel|frame_start~0_combout  & (((\led_panel|frame_start~q ))))

	.dataa(\led_panel|row [4]),
	.datab(\led_panel|Equal3~0_combout ),
	.datac(\led_panel|frame_start~q ),
	.datad(\led_panel|frame_start~0_combout ),
	.cin(gnd),
	.combout(\led_panel|frame_start~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|frame_start~1 .lut_mask = 16'h11F0;
defparam \led_panel|frame_start~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N9
dffeas \led_panel|frame_start (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|frame_start~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|frame_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|frame_start .is_wysiwyg = "true";
defparam \led_panel|frame_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneive_lcell_comb \led_panel|Selector5~0 (
// Equation(s):
// \led_panel|Selector5~0_combout  = (\led_panel|state_q.UNBLANK~q  & (\led_panel|state_q.IDLE~q  & !\led_panel|state_q.SHIFT~q ))

	.dataa(\led_panel|state_q.UNBLANK~q ),
	.datab(gnd),
	.datac(\led_panel|state_q.IDLE~q ),
	.datad(\led_panel|state_q.SHIFT~q ),
	.cin(gnd),
	.combout(\led_panel|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Selector5~0 .lut_mask = 16'h00A0;
defparam \led_panel|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneive_lcell_comb \led_panel|Selector5~1 (
// Equation(s):
// \led_panel|Selector5~1_combout  = (\led_panel|Selector5~0_combout ) # ((\led_panel|col_start~q  & ((\led_panel|Equal4~1_combout ) # (!\led_panel|state_q.SHIFT~q ))))

	.dataa(\led_panel|state_q.SHIFT~q ),
	.datab(\led_panel|Equal4~1_combout ),
	.datac(\led_panel|col_start~q ),
	.datad(\led_panel|Selector5~0_combout ),
	.cin(gnd),
	.combout(\led_panel|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Selector5~1 .lut_mask = 16'hFFD0;
defparam \led_panel|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N19
dffeas \led_panel|col_start (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|col_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|col_start .is_wysiwyg = "true";
defparam \led_panel|col_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N28
cycloneive_lcell_comb \dimmer|Selector13~0 (
// Equation(s):
// \dimmer|Selector13~0_combout  = (\dimmer|state_q.FILL_START~q ) # ((\dimmer|wr_ena~q  & ((\dimmer|state_q.WAIT~q ) # (!\dimmer|state_q.IDLE~q ))))

	.dataa(\dimmer|state_q.FILL_START~q ),
	.datab(\dimmer|state_q.WAIT~q ),
	.datac(\dimmer|wr_ena~q ),
	.datad(\dimmer|state_q.IDLE~q ),
	.cin(gnd),
	.combout(\dimmer|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|Selector13~0 .lut_mask = 16'hEAFA;
defparam \dimmer|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N29
dffeas \dimmer|wr_ena (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dimmer|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dimmer|wr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dimmer|wr_ena .is_wysiwyg = "true";
defparam \dimmer|wr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \memory|we_hi (
// Equation(s):
// \memory|we_hi~combout  = (!\dimmer|wr_row [4] & \dimmer|wr_ena~q )

	.dataa(\dimmer|wr_row [4]),
	.datab(gnd),
	.datac(\dimmer|wr_ena~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|we_hi~combout ),
	.cout());
// synopsys translate_off
defparam \memory|we_hi .lut_mask = 16'h5050;
defparam \memory|we_hi .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneive_lcell_comb \dimmer|wr_red[1]~_wirecell (
// Equation(s):
// \dimmer|wr_red[1]~_wirecell_combout  = !\dimmer|wr_red [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dimmer|wr_red [1]),
	.cin(gnd),
	.combout(\dimmer|wr_red[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|wr_red[1]~_wirecell .lut_mask = 16'h00FF;
defparam \dimmer|wr_red[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneive_lcell_comb \dimmer|wr_red[3]~_wirecell (
// Equation(s):
// \dimmer|wr_red[3]~_wirecell_combout  = !\dimmer|wr_red [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dimmer|wr_red [3]),
	.cin(gnd),
	.combout(\dimmer|wr_red[3]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|wr_red[3]~_wirecell .lut_mask = 16'h00FF;
defparam \dimmer|wr_red[3]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
cycloneive_ram_block \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\memory|we_hi~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dimmer|wr_green [7],\dimmer|wr_red [7],\dimmer|wr_red [6],\dimmer|wr_red [5],\dimmer|wr_red [4],\dimmer|wr_red[3]~_wirecell_combout ,\dimmer|wr_red [2],\dimmer|wr_red[1]~_wirecell_combout ,\dimmer|wr_red [0]}),
	.portaaddr({\led_panel|actual_buffer~q ,\dimmer|wr_row [3],\dimmer|wr_row [2],\dimmer|wr_row [1],\dimmer|wr_row [0],\dimmer|wr_col [4],\dimmer|wr_col [3],\dimmer|wr_col [2],\dimmer|wr_col [1],\dimmer|wr_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\led_panel|row [3],\led_panel|row [2],\led_panel|row [1],\led_panel|row [0],\led_panel|col [5],\led_panel|col [4],\led_panel|col [3],\led_panel|col [2],\led_panel|col [1],\led_panel|col [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .init_file = "De0LEDPanel_mem_init.hex";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F800007F00000FE00001FC00003F800007F00000FE00001FC00007F80000FF00001FE00003FC00007F80000FF00001FE00003FC00000000000000000000000000000000000000000000000000000000000000000000000000008040201008040201008040201008040201008040201008040201008040201008040201007FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF;
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N2
cycloneive_lcell_comb \led_panel|LessThan0~4 (
// Equation(s):
// \led_panel|LessThan0~4_cout  = CARRY((!\led_panel|bit_plane [0] & \memory|ram_hi|altsyncram_component|auto_generated|q_b [0]))

	.dataa(\led_panel|bit_plane [0]),
	.datab(\memory|ram_hi|altsyncram_component|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\led_panel|LessThan0~4_cout ));
// synopsys translate_off
defparam \led_panel|LessThan0~4 .lut_mask = 16'h0044;
defparam \led_panel|LessThan0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N4
cycloneive_lcell_comb \led_panel|LessThan0~6 (
// Equation(s):
// \led_panel|LessThan0~6_cout  = CARRY((\memory|ram_hi|altsyncram_component|auto_generated|q_b [1] & (\led_panel|bit_plane [1] & !\led_panel|LessThan0~4_cout )) # (!\memory|ram_hi|altsyncram_component|auto_generated|q_b [1] & ((\led_panel|bit_plane [1]) # 
// (!\led_panel|LessThan0~4_cout ))))

	.dataa(\memory|ram_hi|altsyncram_component|auto_generated|q_b [1]),
	.datab(\led_panel|bit_plane [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan0~4_cout ),
	.combout(),
	.cout(\led_panel|LessThan0~6_cout ));
// synopsys translate_off
defparam \led_panel|LessThan0~6 .lut_mask = 16'h004D;
defparam \led_panel|LessThan0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N6
cycloneive_lcell_comb \led_panel|LessThan0~8 (
// Equation(s):
// \led_panel|LessThan0~8_cout  = CARRY((\memory|ram_hi|altsyncram_component|auto_generated|q_b [2] & ((!\led_panel|LessThan0~6_cout ) # (!\led_panel|bit_plane [2]))) # (!\memory|ram_hi|altsyncram_component|auto_generated|q_b [2] & (!\led_panel|bit_plane [2] 
// & !\led_panel|LessThan0~6_cout )))

	.dataa(\memory|ram_hi|altsyncram_component|auto_generated|q_b [2]),
	.datab(\led_panel|bit_plane [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan0~6_cout ),
	.combout(),
	.cout(\led_panel|LessThan0~8_cout ));
// synopsys translate_off
defparam \led_panel|LessThan0~8 .lut_mask = 16'h002B;
defparam \led_panel|LessThan0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N8
cycloneive_lcell_comb \led_panel|LessThan0~10 (
// Equation(s):
// \led_panel|LessThan0~10_cout  = CARRY((\led_panel|bit_plane [3] & ((!\led_panel|LessThan0~8_cout ) # (!\memory|ram_hi|altsyncram_component|auto_generated|q_b [3]))) # (!\led_panel|bit_plane [3] & (!\memory|ram_hi|altsyncram_component|auto_generated|q_b 
// [3] & !\led_panel|LessThan0~8_cout )))

	.dataa(\led_panel|bit_plane [3]),
	.datab(\memory|ram_hi|altsyncram_component|auto_generated|q_b [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan0~8_cout ),
	.combout(),
	.cout(\led_panel|LessThan0~10_cout ));
// synopsys translate_off
defparam \led_panel|LessThan0~10 .lut_mask = 16'h002B;
defparam \led_panel|LessThan0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N10
cycloneive_lcell_comb \led_panel|LessThan0~12 (
// Equation(s):
// \led_panel|LessThan0~12_cout  = CARRY((\memory|ram_hi|altsyncram_component|auto_generated|q_b [4] & ((!\led_panel|LessThan0~10_cout ) # (!\led_panel|bit_plane [4]))) # (!\memory|ram_hi|altsyncram_component|auto_generated|q_b [4] & (!\led_panel|bit_plane 
// [4] & !\led_panel|LessThan0~10_cout )))

	.dataa(\memory|ram_hi|altsyncram_component|auto_generated|q_b [4]),
	.datab(\led_panel|bit_plane [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan0~10_cout ),
	.combout(),
	.cout(\led_panel|LessThan0~12_cout ));
// synopsys translate_off
defparam \led_panel|LessThan0~12 .lut_mask = 16'h002B;
defparam \led_panel|LessThan0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N12
cycloneive_lcell_comb \led_panel|LessThan0~14 (
// Equation(s):
// \led_panel|LessThan0~14_cout  = CARRY((\led_panel|bit_plane [5] & ((!\led_panel|LessThan0~12_cout ) # (!\memory|ram_hi|altsyncram_component|auto_generated|q_b [5]))) # (!\led_panel|bit_plane [5] & (!\memory|ram_hi|altsyncram_component|auto_generated|q_b 
// [5] & !\led_panel|LessThan0~12_cout )))

	.dataa(\led_panel|bit_plane [5]),
	.datab(\memory|ram_hi|altsyncram_component|auto_generated|q_b [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan0~12_cout ),
	.combout(),
	.cout(\led_panel|LessThan0~14_cout ));
// synopsys translate_off
defparam \led_panel|LessThan0~14 .lut_mask = 16'h002B;
defparam \led_panel|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N14
cycloneive_lcell_comb \led_panel|LessThan0~16 (
// Equation(s):
// \led_panel|LessThan0~16_cout  = CARRY((\led_panel|bit_plane [6] & (\memory|ram_hi|altsyncram_component|auto_generated|q_b [6] & !\led_panel|LessThan0~14_cout )) # (!\led_panel|bit_plane [6] & ((\memory|ram_hi|altsyncram_component|auto_generated|q_b [6]) # 
// (!\led_panel|LessThan0~14_cout ))))

	.dataa(\led_panel|bit_plane [6]),
	.datab(\memory|ram_hi|altsyncram_component|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan0~14_cout ),
	.combout(),
	.cout(\led_panel|LessThan0~16_cout ));
// synopsys translate_off
defparam \led_panel|LessThan0~16 .lut_mask = 16'h004D;
defparam \led_panel|LessThan0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N16
cycloneive_lcell_comb \led_panel|LessThan0~17 (
// Equation(s):
// \led_panel|LessThan0~17_combout  = (\led_panel|bit_plane [7] & (\led_panel|LessThan0~16_cout  & \memory|ram_hi|altsyncram_component|auto_generated|q_b [7])) # (!\led_panel|bit_plane [7] & ((\led_panel|LessThan0~16_cout ) # 
// (\memory|ram_hi|altsyncram_component|auto_generated|q_b [7])))

	.dataa(gnd),
	.datab(\led_panel|bit_plane [7]),
	.datac(gnd),
	.datad(\memory|ram_hi|altsyncram_component|auto_generated|q_b [7]),
	.cin(\led_panel|LessThan0~16_cout ),
	.combout(\led_panel|LessThan0~17_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|LessThan0~17 .lut_mask = 16'hF330;
defparam \led_panel|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cycloneive_lcell_comb \led_panel|LessThan0~19 (
// Equation(s):
// \led_panel|LessThan0~19_combout  = (\led_panel|LessThan0~1_combout  & (\led_panel|LessThan0~0_combout  & \led_panel|LessThan0~17_combout ))

	.dataa(\led_panel|LessThan0~1_combout ),
	.datab(\led_panel|LessThan0~0_combout ),
	.datac(gnd),
	.datad(\led_panel|LessThan0~17_combout ),
	.cin(gnd),
	.combout(\led_panel|LessThan0~19_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|LessThan0~19 .lut_mask = 16'h8800;
defparam \led_panel|LessThan0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cycloneive_lcell_comb \led_panel|BLUE[1]~0 (
// Equation(s):
// \led_panel|BLUE[1]~0_combout  = (\led_panel|state_q.READ~q ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\led_panel|state_q.READ~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|BLUE[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|BLUE[1]~0 .lut_mask = 16'hF0FF;
defparam \led_panel|BLUE[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N25
dffeas \led_panel|RED[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|LessThan0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\led_panel|BLUE[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|RED [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|RED[0] .is_wysiwyg = "true";
defparam \led_panel|RED[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \memory|we_lo (
// Equation(s):
// \memory|we_lo~combout  = (\dimmer|wr_row [4] & \dimmer|wr_ena~q )

	.dataa(\dimmer|wr_row [4]),
	.datab(gnd),
	.datac(\dimmer|wr_ena~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|we_lo~combout ),
	.cout());
// synopsys translate_off
defparam \memory|we_lo .lut_mask = 16'hA0A0;
defparam \memory|we_lo .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cycloneive_ram_block \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\memory|we_lo~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dimmer|wr_green [7],\dimmer|wr_red [7],\dimmer|wr_red [6],\dimmer|wr_red [5],\dimmer|wr_red [4],\dimmer|wr_red[3]~_wirecell_combout ,\dimmer|wr_red [2],\dimmer|wr_red[1]~_wirecell_combout ,\dimmer|wr_red [0]}),
	.portaaddr({\led_panel|actual_buffer~q ,\dimmer|wr_row [3],\dimmer|wr_row [2],\dimmer|wr_row [1],\dimmer|wr_row [0],\dimmer|wr_col [4],\dimmer|wr_col [3],\dimmer|wr_col [2],\dimmer|wr_col [1],\dimmer|wr_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\led_panel|row [3],\led_panel|row [2],\led_panel|row [1],\led_panel|row [0],\led_panel|col [5],\led_panel|col [4],\led_panel|col [3],\led_panel|col [2],\led_panel|col [1],\led_panel|col [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .init_file = "De0LEDPanel_mem_init.hex";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F800007F00000FE00001FC00003F800007F00000FE00001FC00007F80000FF00001FE00003FC00007F80000FF00001FE00003FC00000000000000000000000000000000000000000000000000000000000000000000000000008040201008040201008040201008040201008040201008040201008040201008040201007FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF;
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneive_lcell_comb \led_panel|LessThan1~1 (
// Equation(s):
// \led_panel|LessThan1~1_cout  = CARRY((!\led_panel|bit_plane [0] & \memory|ram_lo|altsyncram_component|auto_generated|q_b [0]))

	.dataa(\led_panel|bit_plane [0]),
	.datab(\memory|ram_lo|altsyncram_component|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\led_panel|LessThan1~1_cout ));
// synopsys translate_off
defparam \led_panel|LessThan1~1 .lut_mask = 16'h0044;
defparam \led_panel|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cycloneive_lcell_comb \led_panel|LessThan1~3 (
// Equation(s):
// \led_panel|LessThan1~3_cout  = CARRY((\memory|ram_lo|altsyncram_component|auto_generated|q_b [1] & (\led_panel|bit_plane [1] & !\led_panel|LessThan1~1_cout )) # (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [1] & ((\led_panel|bit_plane [1]) # 
// (!\led_panel|LessThan1~1_cout ))))

	.dataa(\memory|ram_lo|altsyncram_component|auto_generated|q_b [1]),
	.datab(\led_panel|bit_plane [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan1~1_cout ),
	.combout(),
	.cout(\led_panel|LessThan1~3_cout ));
// synopsys translate_off
defparam \led_panel|LessThan1~3 .lut_mask = 16'h004D;
defparam \led_panel|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneive_lcell_comb \led_panel|LessThan1~5 (
// Equation(s):
// \led_panel|LessThan1~5_cout  = CARRY((\memory|ram_lo|altsyncram_component|auto_generated|q_b [2] & ((!\led_panel|LessThan1~3_cout ) # (!\led_panel|bit_plane [2]))) # (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [2] & (!\led_panel|bit_plane [2] 
// & !\led_panel|LessThan1~3_cout )))

	.dataa(\memory|ram_lo|altsyncram_component|auto_generated|q_b [2]),
	.datab(\led_panel|bit_plane [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan1~3_cout ),
	.combout(),
	.cout(\led_panel|LessThan1~5_cout ));
// synopsys translate_off
defparam \led_panel|LessThan1~5 .lut_mask = 16'h002B;
defparam \led_panel|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneive_lcell_comb \led_panel|LessThan1~7 (
// Equation(s):
// \led_panel|LessThan1~7_cout  = CARRY((\led_panel|bit_plane [3] & ((!\led_panel|LessThan1~5_cout ) # (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [3]))) # (!\led_panel|bit_plane [3] & (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [3] 
// & !\led_panel|LessThan1~5_cout )))

	.dataa(\led_panel|bit_plane [3]),
	.datab(\memory|ram_lo|altsyncram_component|auto_generated|q_b [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan1~5_cout ),
	.combout(),
	.cout(\led_panel|LessThan1~7_cout ));
// synopsys translate_off
defparam \led_panel|LessThan1~7 .lut_mask = 16'h002B;
defparam \led_panel|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneive_lcell_comb \led_panel|LessThan1~9 (
// Equation(s):
// \led_panel|LessThan1~9_cout  = CARRY((\memory|ram_lo|altsyncram_component|auto_generated|q_b [4] & ((!\led_panel|LessThan1~7_cout ) # (!\led_panel|bit_plane [4]))) # (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [4] & (!\led_panel|bit_plane [4] 
// & !\led_panel|LessThan1~7_cout )))

	.dataa(\memory|ram_lo|altsyncram_component|auto_generated|q_b [4]),
	.datab(\led_panel|bit_plane [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan1~7_cout ),
	.combout(),
	.cout(\led_panel|LessThan1~9_cout ));
// synopsys translate_off
defparam \led_panel|LessThan1~9 .lut_mask = 16'h002B;
defparam \led_panel|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneive_lcell_comb \led_panel|LessThan1~11 (
// Equation(s):
// \led_panel|LessThan1~11_cout  = CARRY((\led_panel|bit_plane [5] & ((!\led_panel|LessThan1~9_cout ) # (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [5]))) # (!\led_panel|bit_plane [5] & (!\memory|ram_lo|altsyncram_component|auto_generated|q_b 
// [5] & !\led_panel|LessThan1~9_cout )))

	.dataa(\led_panel|bit_plane [5]),
	.datab(\memory|ram_lo|altsyncram_component|auto_generated|q_b [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan1~9_cout ),
	.combout(),
	.cout(\led_panel|LessThan1~11_cout ));
// synopsys translate_off
defparam \led_panel|LessThan1~11 .lut_mask = 16'h002B;
defparam \led_panel|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneive_lcell_comb \led_panel|LessThan1~13 (
// Equation(s):
// \led_panel|LessThan1~13_cout  = CARRY((\led_panel|bit_plane [6] & (\memory|ram_lo|altsyncram_component|auto_generated|q_b [6] & !\led_panel|LessThan1~11_cout )) # (!\led_panel|bit_plane [6] & ((\memory|ram_lo|altsyncram_component|auto_generated|q_b [6]) # 
// (!\led_panel|LessThan1~11_cout ))))

	.dataa(\led_panel|bit_plane [6]),
	.datab(\memory|ram_lo|altsyncram_component|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan1~11_cout ),
	.combout(),
	.cout(\led_panel|LessThan1~13_cout ));
// synopsys translate_off
defparam \led_panel|LessThan1~13 .lut_mask = 16'h004D;
defparam \led_panel|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cycloneive_lcell_comb \led_panel|LessThan1~14 (
// Equation(s):
// \led_panel|LessThan1~14_combout  = (\memory|ram_lo|altsyncram_component|auto_generated|q_b [7] & ((\led_panel|LessThan1~13_cout ) # (!\led_panel|bit_plane [7]))) # (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [7] & 
// (\led_panel|LessThan1~13_cout  & !\led_panel|bit_plane [7]))

	.dataa(\memory|ram_lo|altsyncram_component|auto_generated|q_b [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\led_panel|bit_plane [7]),
	.cin(\led_panel|LessThan1~13_cout ),
	.combout(\led_panel|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|LessThan1~14 .lut_mask = 16'hA0FA;
defparam \led_panel|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N26
cycloneive_lcell_comb \led_panel|LessThan1~16 (
// Equation(s):
// \led_panel|LessThan1~16_combout  = (\led_panel|LessThan1~14_combout  & (\led_panel|LessThan0~0_combout  & \led_panel|LessThan0~1_combout ))

	.dataa(\led_panel|LessThan1~14_combout ),
	.datab(\led_panel|LessThan0~0_combout ),
	.datac(gnd),
	.datad(\led_panel|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\led_panel|LessThan1~16_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|LessThan1~16 .lut_mask = 16'h8800;
defparam \led_panel|LessThan1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N27
dffeas \led_panel|RED[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|LessThan1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\led_panel|BLUE[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|RED [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|RED[1] .is_wysiwyg = "true";
defparam \led_panel|RED[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneive_lcell_comb \dimmer|wr_green[1]~_wirecell (
// Equation(s):
// \dimmer|wr_green[1]~_wirecell_combout  = !\dimmer|wr_green [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dimmer|wr_green [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dimmer|wr_green[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|wr_green[1]~_wirecell .lut_mask = 16'h0F0F;
defparam \dimmer|wr_green[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cycloneive_lcell_comb \dimmer|wr_green[3]~_wirecell (
// Equation(s):
// \dimmer|wr_green[3]~_wirecell_combout  = !\dimmer|wr_green [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dimmer|wr_green [3]),
	.cin(gnd),
	.combout(\dimmer|wr_green[3]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|wr_green[3]~_wirecell .lut_mask = 16'h00FF;
defparam \dimmer|wr_green[3]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y27_N0
cycloneive_ram_block \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\memory|we_hi~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dimmer|wr_blue [7],\dimmer|wr_blue [6],\dimmer|wr_green [6],\dimmer|wr_green [5],\dimmer|wr_green [4],\dimmer|wr_green[3]~_wirecell_combout ,\dimmer|wr_green [2],\dimmer|wr_green[1]~_wirecell_combout ,\dimmer|wr_green [0]}),
	.portaaddr({\led_panel|actual_buffer~q ,\dimmer|wr_row [3],\dimmer|wr_row [2],\dimmer|wr_row [1],\dimmer|wr_row [0],\dimmer|wr_col [4],\dimmer|wr_col [3],\dimmer|wr_col [2],\dimmer|wr_col [1],\dimmer|wr_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\led_panel|row [3],\led_panel|row [2],\led_panel|row [1],\led_panel|row [0],\led_panel|col [5],\led_panel|col [4],\led_panel|col [3],\led_panel|col [2],\led_panel|col [1],\led_panel|col [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .init_file = "De0LEDPanel_mem_init.hex";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 9;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock0";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 9;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 1023;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 2048;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 24;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C06030180C06030180C06030180C06030180C06030180C06030180C06030180C060301803F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F000000000000000000000000000000000000C06030180C04020100802010080400000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cycloneive_lcell_comb \led_panel|LessThan2~1 (
// Equation(s):
// \led_panel|LessThan2~1_cout  = CARRY((\memory|ram_hi|altsyncram_component|auto_generated|q_b [8] & !\led_panel|bit_plane [0]))

	.dataa(\memory|ram_hi|altsyncram_component|auto_generated|q_b [8]),
	.datab(\led_panel|bit_plane [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\led_panel|LessThan2~1_cout ));
// synopsys translate_off
defparam \led_panel|LessThan2~1 .lut_mask = 16'h0022;
defparam \led_panel|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cycloneive_lcell_comb \led_panel|LessThan2~3 (
// Equation(s):
// \led_panel|LessThan2~3_cout  = CARRY((\memory|ram_hi|altsyncram_component|auto_generated|q_b [9] & (\led_panel|bit_plane [1] & !\led_panel|LessThan2~1_cout )) # (!\memory|ram_hi|altsyncram_component|auto_generated|q_b [9] & ((\led_panel|bit_plane [1]) # 
// (!\led_panel|LessThan2~1_cout ))))

	.dataa(\memory|ram_hi|altsyncram_component|auto_generated|q_b [9]),
	.datab(\led_panel|bit_plane [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan2~1_cout ),
	.combout(),
	.cout(\led_panel|LessThan2~3_cout ));
// synopsys translate_off
defparam \led_panel|LessThan2~3 .lut_mask = 16'h004D;
defparam \led_panel|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cycloneive_lcell_comb \led_panel|LessThan2~5 (
// Equation(s):
// \led_panel|LessThan2~5_cout  = CARRY((\memory|ram_hi|altsyncram_component|auto_generated|q_b [10] & ((!\led_panel|LessThan2~3_cout ) # (!\led_panel|bit_plane [2]))) # (!\memory|ram_hi|altsyncram_component|auto_generated|q_b [10] & (!\led_panel|bit_plane 
// [2] & !\led_panel|LessThan2~3_cout )))

	.dataa(\memory|ram_hi|altsyncram_component|auto_generated|q_b [10]),
	.datab(\led_panel|bit_plane [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan2~3_cout ),
	.combout(),
	.cout(\led_panel|LessThan2~5_cout ));
// synopsys translate_off
defparam \led_panel|LessThan2~5 .lut_mask = 16'h002B;
defparam \led_panel|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cycloneive_lcell_comb \led_panel|LessThan2~7 (
// Equation(s):
// \led_panel|LessThan2~7_cout  = CARRY((\memory|ram_hi|altsyncram_component|auto_generated|q_b [11] & (\led_panel|bit_plane [3] & !\led_panel|LessThan2~5_cout )) # (!\memory|ram_hi|altsyncram_component|auto_generated|q_b [11] & ((\led_panel|bit_plane [3]) # 
// (!\led_panel|LessThan2~5_cout ))))

	.dataa(\memory|ram_hi|altsyncram_component|auto_generated|q_b [11]),
	.datab(\led_panel|bit_plane [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan2~5_cout ),
	.combout(),
	.cout(\led_panel|LessThan2~7_cout ));
// synopsys translate_off
defparam \led_panel|LessThan2~7 .lut_mask = 16'h004D;
defparam \led_panel|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cycloneive_lcell_comb \led_panel|LessThan2~9 (
// Equation(s):
// \led_panel|LessThan2~9_cout  = CARRY((\memory|ram_hi|altsyncram_component|auto_generated|q_b [12] & ((!\led_panel|LessThan2~7_cout ) # (!\led_panel|bit_plane [4]))) # (!\memory|ram_hi|altsyncram_component|auto_generated|q_b [12] & (!\led_panel|bit_plane 
// [4] & !\led_panel|LessThan2~7_cout )))

	.dataa(\memory|ram_hi|altsyncram_component|auto_generated|q_b [12]),
	.datab(\led_panel|bit_plane [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan2~7_cout ),
	.combout(),
	.cout(\led_panel|LessThan2~9_cout ));
// synopsys translate_off
defparam \led_panel|LessThan2~9 .lut_mask = 16'h002B;
defparam \led_panel|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cycloneive_lcell_comb \led_panel|LessThan2~11 (
// Equation(s):
// \led_panel|LessThan2~11_cout  = CARRY((\led_panel|bit_plane [5] & ((!\led_panel|LessThan2~9_cout ) # (!\memory|ram_hi|altsyncram_component|auto_generated|q_b [13]))) # (!\led_panel|bit_plane [5] & (!\memory|ram_hi|altsyncram_component|auto_generated|q_b 
// [13] & !\led_panel|LessThan2~9_cout )))

	.dataa(\led_panel|bit_plane [5]),
	.datab(\memory|ram_hi|altsyncram_component|auto_generated|q_b [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan2~9_cout ),
	.combout(),
	.cout(\led_panel|LessThan2~11_cout ));
// synopsys translate_off
defparam \led_panel|LessThan2~11 .lut_mask = 16'h002B;
defparam \led_panel|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cycloneive_lcell_comb \led_panel|LessThan2~13 (
// Equation(s):
// \led_panel|LessThan2~13_cout  = CARRY((\memory|ram_hi|altsyncram_component|auto_generated|q_b [14] & ((!\led_panel|LessThan2~11_cout ) # (!\led_panel|bit_plane [6]))) # (!\memory|ram_hi|altsyncram_component|auto_generated|q_b [14] & (!\led_panel|bit_plane 
// [6] & !\led_panel|LessThan2~11_cout )))

	.dataa(\memory|ram_hi|altsyncram_component|auto_generated|q_b [14]),
	.datab(\led_panel|bit_plane [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan2~11_cout ),
	.combout(),
	.cout(\led_panel|LessThan2~13_cout ));
// synopsys translate_off
defparam \led_panel|LessThan2~13 .lut_mask = 16'h002B;
defparam \led_panel|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cycloneive_lcell_comb \led_panel|LessThan2~14 (
// Equation(s):
// \led_panel|LessThan2~14_combout  = (\memory|ram_hi|altsyncram_component|auto_generated|q_b [15] & ((\led_panel|LessThan2~13_cout ) # (!\led_panel|bit_plane [7]))) # (!\memory|ram_hi|altsyncram_component|auto_generated|q_b [15] & 
// (\led_panel|LessThan2~13_cout  & !\led_panel|bit_plane [7]))

	.dataa(\memory|ram_hi|altsyncram_component|auto_generated|q_b [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\led_panel|bit_plane [7]),
	.cin(\led_panel|LessThan2~13_cout ),
	.combout(\led_panel|LessThan2~14_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|LessThan2~14 .lut_mask = 16'hA0FA;
defparam \led_panel|LessThan2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cycloneive_lcell_comb \led_panel|LessThan2~16 (
// Equation(s):
// \led_panel|LessThan2~16_combout  = (\led_panel|LessThan0~1_combout  & (\led_panel|LessThan0~0_combout  & \led_panel|LessThan2~14_combout ))

	.dataa(\led_panel|LessThan0~1_combout ),
	.datab(\led_panel|LessThan0~0_combout ),
	.datac(gnd),
	.datad(\led_panel|LessThan2~14_combout ),
	.cin(gnd),
	.combout(\led_panel|LessThan2~16_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|LessThan2~16 .lut_mask = 16'h8800;
defparam \led_panel|LessThan2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N5
dffeas \led_panel|GREEN[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|LessThan2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\led_panel|BLUE[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|GREEN [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|GREEN[0] .is_wysiwyg = "true";
defparam \led_panel|GREEN[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y25_N0
cycloneive_ram_block \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\memory|we_lo~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dimmer|wr_blue [7],\dimmer|wr_blue [6],\dimmer|wr_green [6],\dimmer|wr_green [5],\dimmer|wr_green [4],\dimmer|wr_green[3]~_wirecell_combout ,\dimmer|wr_green [2],\dimmer|wr_green[1]~_wirecell_combout ,\dimmer|wr_green [0]}),
	.portaaddr({\led_panel|actual_buffer~q ,\dimmer|wr_row [3],\dimmer|wr_row [2],\dimmer|wr_row [1],\dimmer|wr_row [0],\dimmer|wr_col [4],\dimmer|wr_col [3],\dimmer|wr_col [2],\dimmer|wr_col [1],\dimmer|wr_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\led_panel|row [3],\led_panel|row [2],\led_panel|row [1],\led_panel|row [0],\led_panel|col [5],\led_panel|col [4],\led_panel|col [3],\led_panel|col [2],\led_panel|col [1],\led_panel|col [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .init_file = "De0LEDPanel_mem_init.hex";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 9;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock0";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 9;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 1023;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 2048;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 24;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C06030180C06030180C06030180C06030180C06030180C06030180C06030180C060301803F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F000000000000000000000000000000000000C06030180C04020100802010080400000000;
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cycloneive_lcell_comb \led_panel|LessThan3~1 (
// Equation(s):
// \led_panel|LessThan3~1_cout  = CARRY((\memory|ram_lo|altsyncram_component|auto_generated|q_b [8] & !\led_panel|bit_plane [0]))

	.dataa(\memory|ram_lo|altsyncram_component|auto_generated|q_b [8]),
	.datab(\led_panel|bit_plane [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\led_panel|LessThan3~1_cout ));
// synopsys translate_off
defparam \led_panel|LessThan3~1 .lut_mask = 16'h0022;
defparam \led_panel|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cycloneive_lcell_comb \led_panel|LessThan3~3 (
// Equation(s):
// \led_panel|LessThan3~3_cout  = CARRY((\led_panel|bit_plane [1] & ((!\led_panel|LessThan3~1_cout ) # (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [9]))) # (!\led_panel|bit_plane [1] & (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [9] 
// & !\led_panel|LessThan3~1_cout )))

	.dataa(\led_panel|bit_plane [1]),
	.datab(\memory|ram_lo|altsyncram_component|auto_generated|q_b [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan3~1_cout ),
	.combout(),
	.cout(\led_panel|LessThan3~3_cout ));
// synopsys translate_off
defparam \led_panel|LessThan3~3 .lut_mask = 16'h002B;
defparam \led_panel|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cycloneive_lcell_comb \led_panel|LessThan3~5 (
// Equation(s):
// \led_panel|LessThan3~5_cout  = CARRY((\memory|ram_lo|altsyncram_component|auto_generated|q_b [10] & ((!\led_panel|LessThan3~3_cout ) # (!\led_panel|bit_plane [2]))) # (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [10] & (!\led_panel|bit_plane 
// [2] & !\led_panel|LessThan3~3_cout )))

	.dataa(\memory|ram_lo|altsyncram_component|auto_generated|q_b [10]),
	.datab(\led_panel|bit_plane [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan3~3_cout ),
	.combout(),
	.cout(\led_panel|LessThan3~5_cout ));
// synopsys translate_off
defparam \led_panel|LessThan3~5 .lut_mask = 16'h002B;
defparam \led_panel|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cycloneive_lcell_comb \led_panel|LessThan3~7 (
// Equation(s):
// \led_panel|LessThan3~7_cout  = CARRY((\led_panel|bit_plane [3] & ((!\led_panel|LessThan3~5_cout ) # (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [11]))) # (!\led_panel|bit_plane [3] & (!\memory|ram_lo|altsyncram_component|auto_generated|q_b 
// [11] & !\led_panel|LessThan3~5_cout )))

	.dataa(\led_panel|bit_plane [3]),
	.datab(\memory|ram_lo|altsyncram_component|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan3~5_cout ),
	.combout(),
	.cout(\led_panel|LessThan3~7_cout ));
// synopsys translate_off
defparam \led_panel|LessThan3~7 .lut_mask = 16'h002B;
defparam \led_panel|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneive_lcell_comb \led_panel|LessThan3~9 (
// Equation(s):
// \led_panel|LessThan3~9_cout  = CARRY((\memory|ram_lo|altsyncram_component|auto_generated|q_b [12] & ((!\led_panel|LessThan3~7_cout ) # (!\led_panel|bit_plane [4]))) # (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [12] & (!\led_panel|bit_plane 
// [4] & !\led_panel|LessThan3~7_cout )))

	.dataa(\memory|ram_lo|altsyncram_component|auto_generated|q_b [12]),
	.datab(\led_panel|bit_plane [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan3~7_cout ),
	.combout(),
	.cout(\led_panel|LessThan3~9_cout ));
// synopsys translate_off
defparam \led_panel|LessThan3~9 .lut_mask = 16'h002B;
defparam \led_panel|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N18
cycloneive_lcell_comb \led_panel|LessThan3~11 (
// Equation(s):
// \led_panel|LessThan3~11_cout  = CARRY((\memory|ram_lo|altsyncram_component|auto_generated|q_b [13] & (\led_panel|bit_plane [5] & !\led_panel|LessThan3~9_cout )) # (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [13] & ((\led_panel|bit_plane [5]) 
// # (!\led_panel|LessThan3~9_cout ))))

	.dataa(\memory|ram_lo|altsyncram_component|auto_generated|q_b [13]),
	.datab(\led_panel|bit_plane [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan3~9_cout ),
	.combout(),
	.cout(\led_panel|LessThan3~11_cout ));
// synopsys translate_off
defparam \led_panel|LessThan3~11 .lut_mask = 16'h004D;
defparam \led_panel|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cycloneive_lcell_comb \led_panel|LessThan3~13 (
// Equation(s):
// \led_panel|LessThan3~13_cout  = CARRY((\memory|ram_lo|altsyncram_component|auto_generated|q_b [14] & ((!\led_panel|LessThan3~11_cout ) # (!\led_panel|bit_plane [6]))) # (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [14] & (!\led_panel|bit_plane 
// [6] & !\led_panel|LessThan3~11_cout )))

	.dataa(\memory|ram_lo|altsyncram_component|auto_generated|q_b [14]),
	.datab(\led_panel|bit_plane [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan3~11_cout ),
	.combout(),
	.cout(\led_panel|LessThan3~13_cout ));
// synopsys translate_off
defparam \led_panel|LessThan3~13 .lut_mask = 16'h002B;
defparam \led_panel|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N22
cycloneive_lcell_comb \led_panel|LessThan3~14 (
// Equation(s):
// \led_panel|LessThan3~14_combout  = (\led_panel|bit_plane [7] & (\led_panel|LessThan3~13_cout  & \memory|ram_lo|altsyncram_component|auto_generated|q_b [15])) # (!\led_panel|bit_plane [7] & ((\led_panel|LessThan3~13_cout ) # 
// (\memory|ram_lo|altsyncram_component|auto_generated|q_b [15])))

	.dataa(\led_panel|bit_plane [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|ram_lo|altsyncram_component|auto_generated|q_b [15]),
	.cin(\led_panel|LessThan3~13_cout ),
	.combout(\led_panel|LessThan3~14_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|LessThan3~14 .lut_mask = 16'hF550;
defparam \led_panel|LessThan3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N22
cycloneive_lcell_comb \led_panel|LessThan3~16 (
// Equation(s):
// \led_panel|LessThan3~16_combout  = (\led_panel|LessThan3~14_combout  & (\led_panel|LessThan0~0_combout  & \led_panel|LessThan0~1_combout ))

	.dataa(\led_panel|LessThan3~14_combout ),
	.datab(\led_panel|LessThan0~0_combout ),
	.datac(gnd),
	.datad(\led_panel|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\led_panel|LessThan3~16_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|LessThan3~16 .lut_mask = 16'h8800;
defparam \led_panel|LessThan3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N23
dffeas \led_panel|GREEN[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|LessThan3~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\led_panel|BLUE[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|GREEN [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|GREEN[1] .is_wysiwyg = "true";
defparam \led_panel|GREEN[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneive_lcell_comb \dimmer|wr_blue[1]~_wirecell (
// Equation(s):
// \dimmer|wr_blue[1]~_wirecell_combout  = !\dimmer|wr_blue [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dimmer|wr_blue [1]),
	.cin(gnd),
	.combout(\dimmer|wr_blue[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|wr_blue[1]~_wirecell .lut_mask = 16'h00FF;
defparam \dimmer|wr_blue[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneive_lcell_comb \dimmer|wr_blue[3]~_wirecell (
// Equation(s):
// \dimmer|wr_blue[3]~_wirecell_combout  = !\dimmer|wr_blue [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dimmer|wr_blue [3]),
	.cin(gnd),
	.combout(\dimmer|wr_blue[3]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dimmer|wr_blue[3]~_wirecell .lut_mask = 16'h00FF;
defparam \dimmer|wr_blue[3]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneive_ram_block \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\memory|we_hi~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,\dimmer|wr_blue [5],\dimmer|wr_blue [4],\dimmer|wr_blue[3]~_wirecell_combout ,\dimmer|wr_blue [2],\dimmer|wr_blue[1]~_wirecell_combout ,\dimmer|wr_blue [0]}),
	.portaaddr({\led_panel|actual_buffer~q ,\dimmer|wr_row [3],\dimmer|wr_row [2],\dimmer|wr_row [1],\dimmer|wr_row [0],\dimmer|wr_col [4],\dimmer|wr_col [3],\dimmer|wr_col [2],\dimmer|wr_col [1],\dimmer|wr_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\led_panel|row [3],\led_panel|row [2],\led_panel|row [1],\led_panel|row [0],\led_panel|col [5],\led_panel|col [4],\led_panel|col [3],\led_panel|col [2],\led_panel|col [1],\led_panel|col [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .init_file = "De0LEDPanel_mem_init.hex";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 9;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 2048;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock0";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 9;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 1023;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 2048;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 24;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_hi|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F8C04010000C04010000C04010000C04010;
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneive_lcell_comb \led_panel|LessThan4~1 (
// Equation(s):
// \led_panel|LessThan4~1_cout  = CARRY((\memory|ram_hi|altsyncram_component|auto_generated|q_b [16] & !\led_panel|bit_plane [0]))

	.dataa(\memory|ram_hi|altsyncram_component|auto_generated|q_b [16]),
	.datab(\led_panel|bit_plane [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\led_panel|LessThan4~1_cout ));
// synopsys translate_off
defparam \led_panel|LessThan4~1 .lut_mask = 16'h0022;
defparam \led_panel|LessThan4~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneive_lcell_comb \led_panel|LessThan4~3 (
// Equation(s):
// \led_panel|LessThan4~3_cout  = CARRY((\led_panel|bit_plane [1] & ((!\led_panel|LessThan4~1_cout ) # (!\memory|ram_hi|altsyncram_component|auto_generated|q_b [17]))) # (!\led_panel|bit_plane [1] & (!\memory|ram_hi|altsyncram_component|auto_generated|q_b 
// [17] & !\led_panel|LessThan4~1_cout )))

	.dataa(\led_panel|bit_plane [1]),
	.datab(\memory|ram_hi|altsyncram_component|auto_generated|q_b [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan4~1_cout ),
	.combout(),
	.cout(\led_panel|LessThan4~3_cout ));
// synopsys translate_off
defparam \led_panel|LessThan4~3 .lut_mask = 16'h002B;
defparam \led_panel|LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneive_lcell_comb \led_panel|LessThan4~5 (
// Equation(s):
// \led_panel|LessThan4~5_cout  = CARRY((\memory|ram_hi|altsyncram_component|auto_generated|q_b [18] & ((!\led_panel|LessThan4~3_cout ) # (!\led_panel|bit_plane [2]))) # (!\memory|ram_hi|altsyncram_component|auto_generated|q_b [18] & (!\led_panel|bit_plane 
// [2] & !\led_panel|LessThan4~3_cout )))

	.dataa(\memory|ram_hi|altsyncram_component|auto_generated|q_b [18]),
	.datab(\led_panel|bit_plane [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan4~3_cout ),
	.combout(),
	.cout(\led_panel|LessThan4~5_cout ));
// synopsys translate_off
defparam \led_panel|LessThan4~5 .lut_mask = 16'h002B;
defparam \led_panel|LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneive_lcell_comb \led_panel|LessThan4~7 (
// Equation(s):
// \led_panel|LessThan4~7_cout  = CARRY((\memory|ram_hi|altsyncram_component|auto_generated|q_b [19] & (\led_panel|bit_plane [3] & !\led_panel|LessThan4~5_cout )) # (!\memory|ram_hi|altsyncram_component|auto_generated|q_b [19] & ((\led_panel|bit_plane [3]) # 
// (!\led_panel|LessThan4~5_cout ))))

	.dataa(\memory|ram_hi|altsyncram_component|auto_generated|q_b [19]),
	.datab(\led_panel|bit_plane [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan4~5_cout ),
	.combout(),
	.cout(\led_panel|LessThan4~7_cout ));
// synopsys translate_off
defparam \led_panel|LessThan4~7 .lut_mask = 16'h004D;
defparam \led_panel|LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneive_lcell_comb \led_panel|LessThan4~9 (
// Equation(s):
// \led_panel|LessThan4~9_cout  = CARRY((\led_panel|bit_plane [4] & (\memory|ram_hi|altsyncram_component|auto_generated|q_b [20] & !\led_panel|LessThan4~7_cout )) # (!\led_panel|bit_plane [4] & ((\memory|ram_hi|altsyncram_component|auto_generated|q_b [20]) # 
// (!\led_panel|LessThan4~7_cout ))))

	.dataa(\led_panel|bit_plane [4]),
	.datab(\memory|ram_hi|altsyncram_component|auto_generated|q_b [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan4~7_cout ),
	.combout(),
	.cout(\led_panel|LessThan4~9_cout ));
// synopsys translate_off
defparam \led_panel|LessThan4~9 .lut_mask = 16'h004D;
defparam \led_panel|LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneive_lcell_comb \led_panel|LessThan4~11 (
// Equation(s):
// \led_panel|LessThan4~11_cout  = CARRY((\led_panel|bit_plane [5] & ((!\led_panel|LessThan4~9_cout ) # (!\memory|ram_hi|altsyncram_component|auto_generated|q_b [21]))) # (!\led_panel|bit_plane [5] & (!\memory|ram_hi|altsyncram_component|auto_generated|q_b 
// [21] & !\led_panel|LessThan4~9_cout )))

	.dataa(\led_panel|bit_plane [5]),
	.datab(\memory|ram_hi|altsyncram_component|auto_generated|q_b [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan4~9_cout ),
	.combout(),
	.cout(\led_panel|LessThan4~11_cout ));
// synopsys translate_off
defparam \led_panel|LessThan4~11 .lut_mask = 16'h002B;
defparam \led_panel|LessThan4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneive_lcell_comb \led_panel|LessThan4~13 (
// Equation(s):
// \led_panel|LessThan4~13_cout  = CARRY((\led_panel|bit_plane [6] & (\memory|ram_hi|altsyncram_component|auto_generated|q_b [22] & !\led_panel|LessThan4~11_cout )) # (!\led_panel|bit_plane [6] & ((\memory|ram_hi|altsyncram_component|auto_generated|q_b [22]) 
// # (!\led_panel|LessThan4~11_cout ))))

	.dataa(\led_panel|bit_plane [6]),
	.datab(\memory|ram_hi|altsyncram_component|auto_generated|q_b [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan4~11_cout ),
	.combout(),
	.cout(\led_panel|LessThan4~13_cout ));
// synopsys translate_off
defparam \led_panel|LessThan4~13 .lut_mask = 16'h004D;
defparam \led_panel|LessThan4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneive_lcell_comb \led_panel|LessThan4~14 (
// Equation(s):
// \led_panel|LessThan4~14_combout  = (\memory|ram_hi|altsyncram_component|auto_generated|q_b [23] & ((\led_panel|LessThan4~13_cout ) # (!\led_panel|bit_plane [7]))) # (!\memory|ram_hi|altsyncram_component|auto_generated|q_b [23] & 
// (\led_panel|LessThan4~13_cout  & !\led_panel|bit_plane [7]))

	.dataa(gnd),
	.datab(\memory|ram_hi|altsyncram_component|auto_generated|q_b [23]),
	.datac(gnd),
	.datad(\led_panel|bit_plane [7]),
	.cin(\led_panel|LessThan4~13_cout ),
	.combout(\led_panel|LessThan4~14_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|LessThan4~14 .lut_mask = 16'hC0FC;
defparam \led_panel|LessThan4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N0
cycloneive_lcell_comb \led_panel|LessThan4~16 (
// Equation(s):
// \led_panel|LessThan4~16_combout  = (\led_panel|LessThan0~1_combout  & (\led_panel|LessThan0~0_combout  & \led_panel|LessThan4~14_combout ))

	.dataa(\led_panel|LessThan0~1_combout ),
	.datab(\led_panel|LessThan0~0_combout ),
	.datac(gnd),
	.datad(\led_panel|LessThan4~14_combout ),
	.cin(gnd),
	.combout(\led_panel|LessThan4~16_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|LessThan4~16 .lut_mask = 16'h8800;
defparam \led_panel|LessThan4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N1
dffeas \led_panel|BLUE[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|LessThan4~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\led_panel|BLUE[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|BLUE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|BLUE[0] .is_wysiwyg = "true";
defparam \led_panel|BLUE[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
cycloneive_ram_block \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\memory|we_lo~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,\dimmer|wr_blue [5],\dimmer|wr_blue [4],\dimmer|wr_blue[3]~_wirecell_combout ,\dimmer|wr_blue [2],\dimmer|wr_blue[1]~_wirecell_combout ,\dimmer|wr_blue [0]}),
	.portaaddr({\led_panel|actual_buffer~q ,\dimmer|wr_row [3],\dimmer|wr_row [2],\dimmer|wr_row [1],\dimmer|wr_row [0],\dimmer|wr_col [4],\dimmer|wr_col [3],\dimmer|wr_col [2],\dimmer|wr_col [1],\dimmer|wr_col [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\led_panel|row [3],\led_panel|row [2],\led_panel|row [1],\led_panel|row [0],\led_panel|col [5],\led_panel|col [4],\led_panel|col [3],\led_panel|col [2],\led_panel|col [1],\led_panel|col [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .init_file = "De0LEDPanel_mem_init.hex";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated|ALTSYNCRAM";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 9;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 2048;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock0";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 9;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 1023;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 2048;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 24;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|ram_lo|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F8C04010000C04010000C04010000C04010;
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneive_lcell_comb \led_panel|LessThan5~1 (
// Equation(s):
// \led_panel|LessThan5~1_cout  = CARRY((\memory|ram_lo|altsyncram_component|auto_generated|q_b [16] & !\led_panel|bit_plane [0]))

	.dataa(\memory|ram_lo|altsyncram_component|auto_generated|q_b [16]),
	.datab(\led_panel|bit_plane [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\led_panel|LessThan5~1_cout ));
// synopsys translate_off
defparam \led_panel|LessThan5~1 .lut_mask = 16'h0022;
defparam \led_panel|LessThan5~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneive_lcell_comb \led_panel|LessThan5~3 (
// Equation(s):
// \led_panel|LessThan5~3_cout  = CARRY((\led_panel|bit_plane [1] & ((!\led_panel|LessThan5~1_cout ) # (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [17]))) # (!\led_panel|bit_plane [1] & (!\memory|ram_lo|altsyncram_component|auto_generated|q_b 
// [17] & !\led_panel|LessThan5~1_cout )))

	.dataa(\led_panel|bit_plane [1]),
	.datab(\memory|ram_lo|altsyncram_component|auto_generated|q_b [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan5~1_cout ),
	.combout(),
	.cout(\led_panel|LessThan5~3_cout ));
// synopsys translate_off
defparam \led_panel|LessThan5~3 .lut_mask = 16'h002B;
defparam \led_panel|LessThan5~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneive_lcell_comb \led_panel|LessThan5~5 (
// Equation(s):
// \led_panel|LessThan5~5_cout  = CARRY((\memory|ram_lo|altsyncram_component|auto_generated|q_b [18] & ((!\led_panel|LessThan5~3_cout ) # (!\led_panel|bit_plane [2]))) # (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [18] & (!\led_panel|bit_plane 
// [2] & !\led_panel|LessThan5~3_cout )))

	.dataa(\memory|ram_lo|altsyncram_component|auto_generated|q_b [18]),
	.datab(\led_panel|bit_plane [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan5~3_cout ),
	.combout(),
	.cout(\led_panel|LessThan5~5_cout ));
// synopsys translate_off
defparam \led_panel|LessThan5~5 .lut_mask = 16'h002B;
defparam \led_panel|LessThan5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneive_lcell_comb \led_panel|LessThan5~7 (
// Equation(s):
// \led_panel|LessThan5~7_cout  = CARRY((\memory|ram_lo|altsyncram_component|auto_generated|q_b [19] & (\led_panel|bit_plane [3] & !\led_panel|LessThan5~5_cout )) # (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [19] & ((\led_panel|bit_plane [3]) # 
// (!\led_panel|LessThan5~5_cout ))))

	.dataa(\memory|ram_lo|altsyncram_component|auto_generated|q_b [19]),
	.datab(\led_panel|bit_plane [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan5~5_cout ),
	.combout(),
	.cout(\led_panel|LessThan5~7_cout ));
// synopsys translate_off
defparam \led_panel|LessThan5~7 .lut_mask = 16'h004D;
defparam \led_panel|LessThan5~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneive_lcell_comb \led_panel|LessThan5~9 (
// Equation(s):
// \led_panel|LessThan5~9_cout  = CARRY((\memory|ram_lo|altsyncram_component|auto_generated|q_b [20] & ((!\led_panel|LessThan5~7_cout ) # (!\led_panel|bit_plane [4]))) # (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [20] & (!\led_panel|bit_plane 
// [4] & !\led_panel|LessThan5~7_cout )))

	.dataa(\memory|ram_lo|altsyncram_component|auto_generated|q_b [20]),
	.datab(\led_panel|bit_plane [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan5~7_cout ),
	.combout(),
	.cout(\led_panel|LessThan5~9_cout ));
// synopsys translate_off
defparam \led_panel|LessThan5~9 .lut_mask = 16'h002B;
defparam \led_panel|LessThan5~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneive_lcell_comb \led_panel|LessThan5~11 (
// Equation(s):
// \led_panel|LessThan5~11_cout  = CARRY((\led_panel|bit_plane [5] & ((!\led_panel|LessThan5~9_cout ) # (!\memory|ram_lo|altsyncram_component|auto_generated|q_b [21]))) # (!\led_panel|bit_plane [5] & (!\memory|ram_lo|altsyncram_component|auto_generated|q_b 
// [21] & !\led_panel|LessThan5~9_cout )))

	.dataa(\led_panel|bit_plane [5]),
	.datab(\memory|ram_lo|altsyncram_component|auto_generated|q_b [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan5~9_cout ),
	.combout(),
	.cout(\led_panel|LessThan5~11_cout ));
// synopsys translate_off
defparam \led_panel|LessThan5~11 .lut_mask = 16'h002B;
defparam \led_panel|LessThan5~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneive_lcell_comb \led_panel|LessThan5~13 (
// Equation(s):
// \led_panel|LessThan5~13_cout  = CARRY((\led_panel|bit_plane [6] & (\memory|ram_lo|altsyncram_component|auto_generated|q_b [22] & !\led_panel|LessThan5~11_cout )) # (!\led_panel|bit_plane [6] & ((\memory|ram_lo|altsyncram_component|auto_generated|q_b [22]) 
// # (!\led_panel|LessThan5~11_cout ))))

	.dataa(\led_panel|bit_plane [6]),
	.datab(\memory|ram_lo|altsyncram_component|auto_generated|q_b [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_panel|LessThan5~11_cout ),
	.combout(),
	.cout(\led_panel|LessThan5~13_cout ));
// synopsys translate_off
defparam \led_panel|LessThan5~13 .lut_mask = 16'h004D;
defparam \led_panel|LessThan5~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneive_lcell_comb \led_panel|LessThan5~14 (
// Equation(s):
// \led_panel|LessThan5~14_combout  = (\led_panel|bit_plane [7] & (\led_panel|LessThan5~13_cout  & \memory|ram_lo|altsyncram_component|auto_generated|q_b [23])) # (!\led_panel|bit_plane [7] & ((\led_panel|LessThan5~13_cout ) # 
// (\memory|ram_lo|altsyncram_component|auto_generated|q_b [23])))

	.dataa(\led_panel|bit_plane [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|ram_lo|altsyncram_component|auto_generated|q_b [23]),
	.cin(\led_panel|LessThan5~13_cout ),
	.combout(\led_panel|LessThan5~14_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|LessThan5~14 .lut_mask = 16'hF550;
defparam \led_panel|LessThan5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N18
cycloneive_lcell_comb \led_panel|LessThan5~16 (
// Equation(s):
// \led_panel|LessThan5~16_combout  = (\led_panel|LessThan5~14_combout  & (\led_panel|LessThan0~0_combout  & \led_panel|LessThan0~1_combout ))

	.dataa(\led_panel|LessThan5~14_combout ),
	.datab(\led_panel|LessThan0~0_combout ),
	.datac(gnd),
	.datad(\led_panel|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\led_panel|LessThan5~16_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|LessThan5~16 .lut_mask = 16'h8800;
defparam \led_panel|LessThan5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N19
dffeas \led_panel|BLUE[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|LessThan5~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\led_panel|BLUE[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|BLUE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|BLUE[1] .is_wysiwyg = "true";
defparam \led_panel|BLUE[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneive_lcell_comb \led_panel|A~0 (
// Equation(s):
// \led_panel|A~0_combout  = (\led_panel|row [0] & \KEY[0]~input_o )

	.dataa(\led_panel|row [0]),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_panel|A~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|A~0 .lut_mask = 16'hA0A0;
defparam \led_panel|A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N25
dffeas \led_panel|A[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|A[0] .is_wysiwyg = "true";
defparam \led_panel|A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N12
cycloneive_lcell_comb \led_panel|A~2 (
// Equation(s):
// \led_panel|A~2_combout  = (\led_panel|row [1] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\led_panel|row [1]),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|A~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|A~2 .lut_mask = 16'hCC00;
defparam \led_panel|A~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N13
dffeas \led_panel|A[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|A~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|A[1] .is_wysiwyg = "true";
defparam \led_panel|A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N14
cycloneive_lcell_comb \led_panel|A~3 (
// Equation(s):
// \led_panel|A~3_combout  = (\led_panel|row [2] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\led_panel|row [2]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|A~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|A~3 .lut_mask = 16'hF000;
defparam \led_panel|A~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N15
dffeas \led_panel|A[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|A~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|A[2] .is_wysiwyg = "true";
defparam \led_panel|A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cycloneive_lcell_comb \led_panel|A~4 (
// Equation(s):
// \led_panel|A~4_combout  = (\led_panel|row [3] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\led_panel|row [3]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\led_panel|A~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|A~4 .lut_mask = 16'hF000;
defparam \led_panel|A~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N25
dffeas \led_panel|A[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|A~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_panel|A[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|A[3] .is_wysiwyg = "true";
defparam \led_panel|A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneive_lcell_comb \led_panel|Selector3~0 (
// Equation(s):
// \led_panel|Selector3~0_combout  = (\led_panel|state_q.BLANK~q ) # ((!\led_panel|state_q.UNBLANK~q  & \led_panel|OE_N~q ))

	.dataa(\led_panel|state_q.UNBLANK~q ),
	.datab(gnd),
	.datac(\led_panel|OE_N~q ),
	.datad(\led_panel|state_q.BLANK~q ),
	.cin(gnd),
	.combout(\led_panel|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Selector3~0 .lut_mask = 16'hFF50;
defparam \led_panel|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N25
dffeas \led_panel|OE_N (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|OE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|OE_N .is_wysiwyg = "true";
defparam \led_panel|OE_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cycloneive_lcell_comb \led_panel|Selector4~0 (
// Equation(s):
// \led_panel|Selector4~0_combout  = (\led_panel|state_q.LATCH~q ) # ((\led_panel|LE~q  & !\led_panel|state_q.UNBLANK~q ))

	.dataa(\led_panel|state_q.LATCH~q ),
	.datab(gnd),
	.datac(\led_panel|LE~q ),
	.datad(\led_panel|state_q.UNBLANK~q ),
	.cin(gnd),
	.combout(\led_panel|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Selector4~0 .lut_mask = 16'hAAFA;
defparam \led_panel|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N27
dffeas \led_panel|LE (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|LE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|LE .is_wysiwyg = "true";
defparam \led_panel|LE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
cycloneive_lcell_comb \led_panel|Selector0~0 (
// Equation(s):
// \led_panel|Selector0~0_combout  = (\led_panel|CLK~q  & ((\led_panel|state_q.LATCH~q ) # ((\led_panel|state_q.BLANK~q ) # (!\led_panel|state_q.IDLE~q ))))

	.dataa(\led_panel|state_q.LATCH~q ),
	.datab(\led_panel|CLK~q ),
	.datac(\led_panel|state_q.BLANK~q ),
	.datad(\led_panel|state_q.IDLE~q ),
	.cin(gnd),
	.combout(\led_panel|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Selector0~0 .lut_mask = 16'hC8CC;
defparam \led_panel|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneive_lcell_comb \led_panel|Selector0~1 (
// Equation(s):
// \led_panel|Selector0~1_combout  = (\led_panel|Selector0~0_combout ) # (\led_panel|state_q.SHIFT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\led_panel|Selector0~0_combout ),
	.datad(\led_panel|state_q.SHIFT~q ),
	.cin(gnd),
	.combout(\led_panel|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_panel|Selector0~1 .lut_mask = 16'hFFF0;
defparam \led_panel|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N25
dffeas \led_panel|CLK (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\led_panel|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_panel|CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_panel|CLK .is_wysiwyg = "true";
defparam \led_panel|CLK .power_up = "low";
// synopsys translate_on

endmodule
