// Generated by CIRCT unknown git version
module add12u_04U(	// file.cleaned.mlir:2:3
  input  [11:0] A,	// file.cleaned.mlir:2:28
                B,	// file.cleaned.mlir:2:41
  output [12:0] O	// file.cleaned.mlir:2:55
);

  wire        _GEN;	// file.cleaned.mlir:78:11
  wire        _A_9;	// file.cleaned.mlir:77:11
  wire        _B_8;	// file.cleaned.mlir:76:11
  wire        _A_7;	// file.cleaned.mlir:75:11
  wire        _A_5;	// file.cleaned.mlir:74:11
  wire        _B_6;	// file.cleaned.mlir:73:11
  wire        _GEN_0;	// file.cleaned.mlir:72:11
  wire        _GEN_1;	// file.cleaned.mlir:71:11
  wire        _GEN_2;	// file.cleaned.mlir:64:11
  wire        _B_9;	// file.cleaned.mlir:62:11
  wire [12:0] _GEN_3 =
    {_GEN_0, 12'h0}
    | ({1'h0, _GEN, 11'h0}
       | ({2'h0, _GEN_2, 10'h0}
          | ({3'h0, _A_9, 9'h0}
             | ({4'h0, _B_8, 8'h0}
                | ({5'h0, _A_7, 7'h0}
                   | ({6'h0, _A_7, 6'h0}
                      | (({8'h0, _GEN_1, 4'h0}
                          | ({9'h0, _B_9, 3'h0} | ({10'h0, _A_5, 2'h0} | {12'h0, _B_6})
                             & 13'h1FF7) & 13'h1FEF) & 13'h1FDF | 13'h20) & 13'h1FBF)
                   & 13'h1F7F) & 13'h1EFF) & 13'h1DFF) & 13'h1BFF) & 13'h17FF) & 13'hFFF;	// file.cleaned.mlir:3:14, :4:15, :5:14, :6:14, :7:14, :8:14, :9:14, :10:14, :11:14, :12:15, :13:14, :14:18, :15:19, :16:19, :17:18, :18:18, :19:18, :20:17, :21:16, :22:17, :23:17, :24:16, :25:15, :26:10, :27:10, :28:10, :29:10, :30:10, :31:10, :32:10, :33:10, :34:10, :35:10, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :62:11, :64:11, :71:11, :72:11, :73:11, :74:11, :75:11, :76:11, :77:11, :78:11
  wire        sig_71 = A[10] ^ B[10];	// file.cleaned.mlir:58:11, :59:11, :60:11
  assign _B_9 = B[9];	// file.cleaned.mlir:62:11
  assign _GEN_2 = sig_71 ^ _B_9;	// file.cleaned.mlir:60:11, :62:11, :64:11
  wire        sig_75 = A[10] & B[10] | sig_71 & _B_9;	// file.cleaned.mlir:58:11, :59:11, :60:11, :61:11, :62:11, :63:11, :65:11
  wire        sig_76 = A[11] ^ B[11];	// file.cleaned.mlir:66:11, :67:11, :68:11
  assign _GEN_1 = sig_76 ^ sig_75;	// file.cleaned.mlir:65:11, :68:11, :71:11
  assign _GEN_0 = A[11] & B[11] | sig_76 & sig_75;	// file.cleaned.mlir:65:11, :66:11, :67:11, :68:11, :69:11, :70:11, :72:11
  assign _B_6 = B[6];	// file.cleaned.mlir:73:11
  assign _A_5 = A[5];	// file.cleaned.mlir:74:11
  assign _A_7 = A[7];	// file.cleaned.mlir:75:11
  assign _B_8 = B[8];	// file.cleaned.mlir:76:11
  assign _A_9 = A[9];	// file.cleaned.mlir:77:11
  assign _GEN = _GEN_3[4];	// file.cleaned.mlir:57:11, :78:11
  assign O = _GEN_3;	// file.cleaned.mlir:57:11, :79:5
endmodule

