// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// PROGRAM		"Quartus Prime"
// VERSION		"Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"
// CREATED		"Sun Oct 14 18:09:29 2018"

module ukf(
	clock,
	reset,
	start,
	diag,
	lower1,
	lower2,
	lower3,
	lower4,
	matrix_size,
	parallel_units,
	diag_out
);


input wire	clock;
input wire	reset;
input wire	start;
input wire	[31:0] diag;
input wire	[31:0] lower1;
input wire	[31:0] lower2;
input wire	[31:0] lower3;
input wire	[31:0] lower4;
input wire	[3:0] matrix_size;
input wire	[3:0] parallel_units;
output wire	[31:0] diag_out;

wire	SYNTHESIZED_WIRE_0;
wire	SYNTHESIZED_WIRE_1;
wire	SYNTHESIZED_WIRE_33;
wire	[31:0] SYNTHESIZED_WIRE_34;
wire	[31:0] SYNTHESIZED_WIRE_4;
wire	SYNTHESIZED_WIRE_6;
wire	[31:0] SYNTHESIZED_WIRE_7;
wire	[31:0] SYNTHESIZED_WIRE_8;
wire	[31:0] SYNTHESIZED_WIRE_9;
wire	[31:0] SYNTHESIZED_WIRE_10;
wire	SYNTHESIZED_WIRE_11;
wire	SYNTHESIZED_WIRE_12;
wire	[31:0] SYNTHESIZED_WIRE_15;
wire	SYNTHESIZED_WIRE_16;
wire	SYNTHESIZED_WIRE_18;
wire	[31:0] SYNTHESIZED_WIRE_19;
wire	[31:0] SYNTHESIZED_WIRE_20;
wire	[3:0] SYNTHESIZED_WIRE_21;
wire	[3:0] SYNTHESIZED_WIRE_22;
wire	SYNTHESIZED_WIRE_23;
wire	SYNTHESIZED_WIRE_24;
wire	[31:0] SYNTHESIZED_WIRE_27;
wire	SYNTHESIZED_WIRE_28;
wire	SYNTHESIZED_WIRE_29;
wire	[31:0] SYNTHESIZED_WIRE_32;

assign	diag_out = SYNTHESIZED_WIRE_34;




bu_ukf	b2v_inst(
	.data_in_flag(SYNTHESIZED_WIRE_0),
	.clock(clock),
	.clk_en(SYNTHESIZED_WIRE_1),
	.ack(SYNTHESIZED_WIRE_33),
	.data_in_low_a_sum(lower1),
	.data_in_low_b_div(SYNTHESIZED_WIRE_34),
	.data_in_nlow_b_mul(SYNTHESIZED_WIRE_4),
	
	
	
	.lower_result(SYNTHESIZED_WIRE_27),
	.ndiag_result(SYNTHESIZED_WIRE_7)
	);


control_ndiag_in	b2v_inst1(
	.clock(clock),
	.areset(SYNTHESIZED_WIRE_33),
	.diag_done(SYNTHESIZED_WIRE_6),
	.bu1(SYNTHESIZED_WIRE_7),
	.bu2(SYNTHESIZED_WIRE_8),
	.bu3(SYNTHESIZED_WIRE_9),
	.bu4(SYNTHESIZED_WIRE_10),
	.ndiag_out(SYNTHESIZED_WIRE_19));
	defparam	b2v_inst1.sBU1 = 2'b00;
	defparam	b2v_inst1.sBU2 = 2'b01;
	defparam	b2v_inst1.sBU3 = 2'b10;
	defparam	b2v_inst1.sBU4 = 2'b11;


bu_ukf	b2v_inst10(
	.data_in_flag(SYNTHESIZED_WIRE_11),
	.clock(clock),
	.clk_en(SYNTHESIZED_WIRE_12),
	.ack(SYNTHESIZED_WIRE_33),
	.data_in_low_a_sum(lower4),
	.data_in_low_b_div(SYNTHESIZED_WIRE_34),
	.data_in_nlow_b_mul(SYNTHESIZED_WIRE_15),
	
	
	
	.lower_result(SYNTHESIZED_WIRE_20),
	.ndiag_result(SYNTHESIZED_WIRE_10)
	);


bu_diag	b2v_inst11(
	.clock(clock),
	.clk_en(SYNTHESIZED_WIRE_16),
	.aclr(SYNTHESIZED_WIRE_33),
	.data_in_flag(SYNTHESIZED_WIRE_18),
	.data_a_sum(diag),
	.data_b_sum(SYNTHESIZED_WIRE_19),
	
	
	
	
	.result(SYNTHESIZED_WIRE_34));


delay	b2v_inst12(
	.clk(clock),
	
	.a(SYNTHESIZED_WIRE_20),
	
	.b(SYNTHESIZED_WIRE_4));
	defparam	b2v_inst12.delay_size = 1;


div_int	b2v_inst2(
	.denom(parallel_units),
	.numer(matrix_size),
	.quotient(SYNTHESIZED_WIRE_22),
	.remain(SYNTHESIZED_WIRE_21));


control_ukf	b2v_inst3(
	.clock(clock),
	.areset(reset),
	.start_begin(start),
	.remain(SYNTHESIZED_WIRE_21),
	.size(SYNTHESIZED_WIRE_22),
	.data_in_1(SYNTHESIZED_WIRE_0),
	.data_in_2(SYNTHESIZED_WIRE_23),
	.data_in_3(SYNTHESIZED_WIRE_28),
	.data_in_4(SYNTHESIZED_WIRE_11),
	.data_available_diag(SYNTHESIZED_WIRE_18),
	.diag_done(SYNTHESIZED_WIRE_6),
	.clear(SYNTHESIZED_WIRE_33),
	.clock_en_diag(SYNTHESIZED_WIRE_16),
	.clock_en1(SYNTHESIZED_WIRE_1),
	.clock_en2(SYNTHESIZED_WIRE_24),
	.clock_en3(SYNTHESIZED_WIRE_29),
	.clock_en4(SYNTHESIZED_WIRE_12));
	defparam	b2v_inst3.diag = 3'b010;
	defparam	b2v_inst3.diag_start = 3'b001;
	defparam	b2v_inst3.lower = 3'b100;
	defparam	b2v_inst3.lower_start = 3'b011;
	defparam	b2v_inst3.start = 3'b000;


bu_ukf	b2v_inst8(
	.data_in_flag(SYNTHESIZED_WIRE_23),
	.clock(clock),
	.clk_en(SYNTHESIZED_WIRE_24),
	.ack(SYNTHESIZED_WIRE_33),
	.data_in_low_a_sum(lower2),
	.data_in_low_b_div(SYNTHESIZED_WIRE_34),
	.data_in_nlow_b_mul(SYNTHESIZED_WIRE_27),
	
	
	
	.lower_result(SYNTHESIZED_WIRE_32),
	.ndiag_result(SYNTHESIZED_WIRE_8)
	);


bu_ukf	b2v_inst9(
	.data_in_flag(SYNTHESIZED_WIRE_28),
	.clock(clock),
	.clk_en(SYNTHESIZED_WIRE_29),
	.ack(SYNTHESIZED_WIRE_33),
	.data_in_low_a_sum(lower3),
	.data_in_low_b_div(SYNTHESIZED_WIRE_34),
	.data_in_nlow_b_mul(SYNTHESIZED_WIRE_32),
	
	
	
	.lower_result(SYNTHESIZED_WIRE_15),
	.ndiag_result(SYNTHESIZED_WIRE_9)
	);


endmodule
