Synthesis report
Tue Feb 22 10:11:17 2022
Quartus Prime Version 21.1.0 Build 169 03/24/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Synthesis Source Files Read
  4. Synthesis Partition Summary
  5. Partition "root_partition" Resource Utilization by Entity
  6. General Register Statistics for Partition "root_partition"
  7. Multiplexer Restructuring Statistics (Restructuring Performed)
  8. Post-Synthesis Netlist Statistics for Partition "root_partition"
  9. Synthesis Resource Usage Summary for Partition "root_partition"
 10. Synthesis Messages



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Tue Feb 22 10:11:16 2022 ;
; Revision Name         ; exp_wrapper                           ;
; Top-level Entity Name ; exp_wrapper                           ;
; Family                ; Cyclone 10 GX                         ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                        ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 10CX085YF672E5G    ;                    ;
; Top-level entity name                                                           ; exp_wrapper        ; exp_wrapper        ;
; Family name                                                                     ; Cyclone 10 GX      ; Cyclone 10 GX      ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Design Assistant include IP blocks                                              ; Off                ; Off                ;
; High fanout net threshold for RAM inference                                     ; 15                 ; 15                 ;
; Design Assistant limit on reported violations per rule                          ; 5000               ; 5000               ;
; Optimization Mode                                                               ; Balanced           ; Balanced           ;
; Allow Register Merging                                                          ; On                 ; On                 ;
; Allow Register Duplication                                                      ; On                 ; On                 ;
; Allow Register Retiming                                                         ; On                 ; On                 ;
; Allow RAM Retiming                                                              ; Off                ; Off                ;
; Allow DSP Retiming                                                              ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Auto               ; Auto               ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                ; 100                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                ; Off                ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Parameter Settings to ASCII                                              ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Source Assignments to ASCII                                              ; On                 ; On                 ;
; Report Resource Utilization by Entity to ASCII                                  ; On                 ; On                 ;
; Size of the Latch Report                                                        ; 100                ; 100                ;
; Enable VHDL static assertion support                                            ; Off                ; Off                ;
; Enable SystemVerilog static assertion support                                   ; Off                ; Off                ;
; Enable State Machines Inference                                                 ; On                 ; On                 ;
; Enable formal verification support during compilation                           ; Off                ; Off                ;
; Size of the PR Initial Conditions Report                                        ; 100                ; 100                ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                ; 500                ;
; Report PR Initial Values as Errors                                              ; Off                ; Off                ;
; Fractal Synthesis                                                               ; Off                ; Off                ;
; Synthesis Available Resource Multiplier                                         ; 1                  ; 1                  ;
; Message Level for Unconnected Output Ports                                      ; Warning            ; Warning            ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto               ; Auto               ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                            ;
+----------------------------------+------------------------+-------------------------------------------------------------------------------+---------+----------------------------------+
; File Name with User-Entered Path ; File Type              ; File Name with Absolute Path                                                  ; Library ; MD5                              ;
+----------------------------------+------------------------+-------------------------------------------------------------------------------+---------+----------------------------------+
; Out6.v                           ; User Verilog HDL File  ; C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v        ;         ; af19dcaf86ad431b4b6d789abdf79556 ;
; exp_wrapper.v                    ; User Verilog HDL File  ; C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/exp_wrapper.v ;         ; fbb164ca0a5209be3e4c353ac4614293 ;
+----------------------------------+------------------------+-------------------------------------------------------------------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                                ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition ; |              ; Default ;              ;       ;                         ;
+----------------+----------------+---------+--------------+-------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                                                   ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+----------------------------------------------+--------------+--------------+
; Compilation Hierarchy Node   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                          ; Entity Name  ; Library Name ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+----------------------------------------------+--------------+--------------+
; |                            ; 55 (1)              ; 24 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; |                                            ; exp_wrapper  ; altera_work  ;
;    |exp|                     ; 54 (28)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp                                          ; New_Imp_Func ; altera_work  ;
;       |UUT1|                 ; 8 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT1                                     ; Encoder_6    ; altera_work  ;
;          |col|               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT1|col                                 ; Encoder_4    ; altera_work  ;
;          |row|               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT1|row                                 ; Encoder_2    ; altera_work  ;
;       |UUT6|                 ; 4 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT6                                     ; Decoder_5    ; altera_work  ;
;          |LowerDec|          ; 3 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT6|LowerDec                            ; Decoder_4    ; altera_work  ;
;             |LowerDec|       ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT6|LowerDec|LowerDec                   ; Decoder_3    ; altera_work  ;
;                |LowerDec|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT6|LowerDec|LowerDec|LowerDec          ; Decoder_2    ; altera_work  ;
;       |UUT7|                 ; 4 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT7                                     ; Decoder_6    ; altera_work  ;
;          |LowerDec|          ; 3 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT7|LowerDec                            ; Decoder_5    ; altera_work  ;
;             |LowerDec|       ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT7|LowerDec|LowerDec                   ; Decoder_4    ; altera_work  ;
;                |LowerDec|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT7|LowerDec|LowerDec|LowerDec          ; Decoder_3    ; altera_work  ;
;       |UUT8|                 ; 5 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT8                                     ; Decoder_6    ; altera_work  ;
;          |LowerDec|          ; 4 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT8|LowerDec                            ; Decoder_5    ; altera_work  ;
;             |LowerDec|       ; 3 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT8|LowerDec|LowerDec                   ; Decoder_4    ; altera_work  ;
;                |LowerDec|    ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT8|LowerDec|LowerDec|LowerDec          ; Decoder_3    ; altera_work  ;
;                   |LowerDec| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT8|LowerDec|LowerDec|LowerDec|LowerDec ; Decoder_2    ; altera_work  ;
;       |UUT9|                 ; 5 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT9                                     ; Decoder_6    ; altera_work  ;
;          |LowerDec|          ; 4 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT9|LowerDec                            ; Decoder_5    ; altera_work  ;
;             |LowerDec|       ; 3 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT9|LowerDec|LowerDec                   ; Decoder_4    ; altera_work  ;
;                |LowerDec|    ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT9|LowerDec|LowerDec|LowerDec          ; Decoder_3    ; altera_work  ;
;                   |LowerDec| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; exp|UUT9|LowerDec|LowerDec|LowerDec|LowerDec ; Decoder_2    ; altera_work  ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+----------------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 24          ;
; Number of registers using Synchronous Clear  ; 0           ;
; Number of registers using Synchronous Load   ; 0           ;
; Number of registers using Asynchronous Clear ; 0           ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 0           ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+-------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ; Restructuring Performed ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+-------------------------+
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; exp|bin_out[1]             ; Yes                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+-------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; boundary_port          ; 22                                      ;
; cyclone10gx_ff         ; 24                                      ;
;     plain              ; 24                                      ;
; cyclone10gx_lcell_comb ; 55                                      ;
;     extend             ; 5                                       ;
;         7 data inputs  ; 5                                       ;
;     normal             ; 50                                      ;
;         0 data inputs  ; 1                                       ;
;         2 data inputs  ; 4                                       ;
;         3 data inputs  ; 8                                       ;
;         4 data inputs  ; 8                                       ;
;         5 data inputs  ; 8                                       ;
;         6 data inputs  ; 21                                      ;
;                        ;                                         ;
; Number of carry chains ; 0                                       ;
; Max carry chain length ; 0                                       ;
;                        ;                                         ;
; Max LUT depth          ; 5.00                                    ;
; Average LUT depth      ; 2.49                                    ;
+------------------------+-----------------------------------------+


+-----------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition" ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 42                ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 55                ;
;     -- 7 input functions                    ; 5                 ;
;     -- 6 input functions                    ; 21                ;
;     -- 5 input functions                    ; 8                 ;
;     -- 4 input functions                    ; 8                 ;
;     -- <=3 input functions                  ; 13                ;
;                                             ;                   ;
; Dedicated logic registers                   ; 24                ;
;                                             ;                   ;
; I/O pins                                    ; 22                ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                 ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; exp|bin_in[3]     ;
; Maximum fan-out                             ; 28                ;
; Total fan-out                               ; 323               ;
; Average fan-out                             ; 3.20              ;
+---------------------------------------------+-------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 21.1.0 Build 169 03/24/2021 SC Pro Edition
    Info: Processing started: Tue Feb 22 10:11:09 2022
    Info: System process ID: 17244
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off HBUexp -c exp_wrapper
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis...
Info: Project = "HBUexp"
Info: Revision = "exp_wrapper"
Info: Analyzing source files
Info (16884): Verilog HDL info at exp_wrapper.v(1): analyzing included file Out6.v File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/exp_wrapper.v Line: 1
Warning (18455): Verilog HDL warning at Out6.v(53): module New_Imp_Func is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 53
Info (18437): Verilog HDL info at Out6.v(53): previous definition of module New_Imp_Func is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 53
Warning (18455): Verilog HDL warning at Out6.v(84): module SubFunc_1 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 84
Info (18437): Verilog HDL info at Out6.v(84): previous definition of module SubFunc_1 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 84
Warning (18455): Verilog HDL warning at Out6.v(123): module SubFunc_2 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 123
Info (18437): Verilog HDL info at Out6.v(123): previous definition of module SubFunc_2 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 123
Warning (18455): Verilog HDL warning at Out6.v(171): module SubFunc_3 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 171
Info (18437): Verilog HDL info at Out6.v(171): previous definition of module SubFunc_3 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 171
Warning (18455): Verilog HDL warning at Out6.v(232): module SubFunc_4 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 232
Info (18437): Verilog HDL info at Out6.v(232): previous definition of module SubFunc_4 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 232
Warning (18455): Verilog HDL warning at Out6.v(243): module Encoder_2 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 243
Info (18437): Verilog HDL info at Out6.v(243): previous definition of module Encoder_2 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 243
Warning (18455): Verilog HDL warning at Out6.v(258): module Encoder_3 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 258
Info (18437): Verilog HDL info at Out6.v(258): previous definition of module Encoder_3 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 258
Warning (18455): Verilog HDL warning at Out6.v(283): module Encoder_4 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 283
Info (18437): Verilog HDL info at Out6.v(283): previous definition of module Encoder_4 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 283
Warning (18455): Verilog HDL warning at Out6.v(300): module Encoder_5 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 300
Info (18437): Verilog HDL info at Out6.v(300): previous definition of module Encoder_5 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 300
Warning (18455): Verilog HDL warning at Out6.v(322): module Encoder_6 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 322
Info (18437): Verilog HDL info at Out6.v(322): previous definition of module Encoder_6 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 322
Warning (18455): Verilog HDL warning at Out6.v(347): module Encoder_7 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 347
Info (18437): Verilog HDL info at Out6.v(347): previous definition of module Encoder_7 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 347
Warning (18455): Verilog HDL warning at Out6.v(378): module Encoder_8 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 378
Info (18437): Verilog HDL info at Out6.v(378): previous definition of module Encoder_8 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 378
Warning (18455): Verilog HDL warning at Out6.v(393): module Encoder_9 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 393
Info (18437): Verilog HDL info at Out6.v(393): previous definition of module Encoder_9 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 393
Warning (18455): Verilog HDL warning at Out6.v(415): module Encoder_10 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 415
Info (18437): Verilog HDL info at Out6.v(415): previous definition of module Encoder_10 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 415
Warning (18455): Verilog HDL warning at Out6.v(430): module Encoder_11 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 430
Info (18437): Verilog HDL info at Out6.v(430): previous definition of module Encoder_11 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 430
Warning (18455): Verilog HDL warning at Out6.v(452): module Encoder_12 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 452
Info (18437): Verilog HDL info at Out6.v(452): previous definition of module Encoder_12 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 452
Warning (18455): Verilog HDL warning at Out6.v(467): module Encoder_13 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 467
Info (18437): Verilog HDL info at Out6.v(467): previous definition of module Encoder_13 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 467
Warning (18455): Verilog HDL warning at Out6.v(489): module Encoder_14 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 489
Info (18437): Verilog HDL info at Out6.v(489): previous definition of module Encoder_14 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 489
Warning (18455): Verilog HDL warning at Out6.v(504): module Encoder_15 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 504
Info (18437): Verilog HDL info at Out6.v(504): previous definition of module Encoder_15 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 504
Warning (18455): Verilog HDL warning at Out6.v(526): module Encoder_16 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 526
Info (18437): Verilog HDL info at Out6.v(526): previous definition of module Encoder_16 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 526
Warning (18455): Verilog HDL warning at Out6.v(534): module Decoder_0 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 534
Info (18437): Verilog HDL info at Out6.v(534): previous definition of module Decoder_0 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 534
Warning (18455): Verilog HDL warning at Out6.v(543): module Decoder_2 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 543
Info (18437): Verilog HDL info at Out6.v(543): previous definition of module Decoder_2 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 543
Warning (18455): Verilog HDL warning at Out6.v(556): module Decoder_3 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 556
Info (18437): Verilog HDL info at Out6.v(556): previous definition of module Decoder_3 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 556
Warning (18455): Verilog HDL warning at Out6.v(569): module Decoder_4 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 569
Info (18437): Verilog HDL info at Out6.v(569): previous definition of module Decoder_4 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 569
Warning (18455): Verilog HDL warning at Out6.v(582): module Decoder_5 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 582
Info (18437): Verilog HDL info at Out6.v(582): previous definition of module Decoder_5 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 582
Warning (18455): Verilog HDL warning at Out6.v(595): module Decoder_6 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 595
Info (18437): Verilog HDL info at Out6.v(595): previous definition of module Decoder_6 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 595
Warning (18455): Verilog HDL warning at Out6.v(608): module Decoder_7 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 608
Info (18437): Verilog HDL info at Out6.v(608): previous definition of module Decoder_7 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 608
Warning (18455): Verilog HDL warning at Out6.v(621): module Decoder_8 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 621
Info (18437): Verilog HDL info at Out6.v(621): previous definition of module Decoder_8 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 621
Warning (18455): Verilog HDL warning at Out6.v(634): module Decoder_9 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 634
Info (18437): Verilog HDL info at Out6.v(634): previous definition of module Decoder_9 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 634
Warning (18455): Verilog HDL warning at Out6.v(647): module Decoder_10 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 647
Info (18437): Verilog HDL info at Out6.v(647): previous definition of module Decoder_10 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 647
Warning (18455): Verilog HDL warning at Out6.v(660): module Decoder_11 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 660
Info (18437): Verilog HDL info at Out6.v(660): previous definition of module Decoder_11 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 660
Warning (18455): Verilog HDL warning at Out6.v(673): module Decoder_12 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 673
Info (18437): Verilog HDL info at Out6.v(673): previous definition of module Decoder_12 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 673
Warning (18455): Verilog HDL warning at Out6.v(686): module Decoder_13 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 686
Info (18437): Verilog HDL info at Out6.v(686): previous definition of module Decoder_13 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 686
Warning (18455): Verilog HDL warning at Out6.v(699): module Decoder_14 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 699
Info (18437): Verilog HDL info at Out6.v(699): previous definition of module Decoder_14 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 699
Warning (18455): Verilog HDL warning at Out6.v(712): module Decoder_15 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 712
Info (18437): Verilog HDL info at Out6.v(712): previous definition of module Decoder_15 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 712
Warning (18455): Verilog HDL warning at Out6.v(725): module Decoder_16 is previously defined, ignoring this definition File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 725
Info (18437): Verilog HDL info at Out6.v(725): previous definition of module Decoder_16 is here File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/Out6.v Line: 725
Info (19624): Verilog HDL info at exp_wrapper.v(1): back to file 'exp_wrapper.v' File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/exp_wrapper.v Line: 1
Info: Elaborating from top-level entity "exp_wrapper"
Info: Found 37 design entities
Info: There are 28 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info: found pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "root_partition"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ovalid" is stuck at VCC File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/exp_wrapper.v Line: 11
    Warning (13410): Pin "oready" is stuck at VCC File: C:/Users/hunto_efxy22i/OpenCL-HUBERT/OpenCL-HUBERT/component_ip/exp_wrapper.v Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (21057): Implemented 93 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 71 logic cells
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 487 megabytes
    Info: Processing ended: Tue Feb 22 10:11:17 2022
    Info: Elapsed time: 00:00:08
    Info: System process ID: 17244


