
Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ff28  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0005fb88  080100b8  080100b8  000110b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0806fc40  0806fc40  000711fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0806fc40  0806fc40  00070c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0806fc48  0806fc48  000711fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0806fc48  0806fc48  00070c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0806fc4c  0806fc4c  00070c4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001fc  20000000  0806fc50  00071000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000711fc  2**0
                  CONTENTS
 10 .bss          00005e78  200001fc  200001fc  000711fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20006074  20006074  000711fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000711fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a22a  00000000  00000000  0007122c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004123  00000000  00000000  0008b456  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001720  00000000  00000000  0008f580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001167  00000000  00000000  00090ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002802e  00000000  00000000  00091e07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000215a9  00000000  00000000  000b9e35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e542c  00000000  00000000  000db3de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001c080a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006ffc  00000000  00000000  001c0850  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  001c784c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080100a0 	.word	0x080100a0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	080100a0 	.word	0x080100a0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <Calculate_FFT>:
extern BackGroundTouchSignal Signal;

arm_rfft_fast_instance_f32 S;

void Calculate_FFT(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
	for (int i = 0 ; i < FFT_SIZE ; i++)
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
 8000f1e:	e010      	b.n	8000f42 <Calculate_FFT+0x2e>
	{
		fft_input[i] = (float)adc_buffer[i];
 8000f20:	4a32      	ldr	r2, [pc, #200]	@ (8000fec <Calculate_FFT+0xd8>)
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f28:	ee07 3a90 	vmov	s15, r3
 8000f2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f30:	4a2f      	ldr	r2, [pc, #188]	@ (8000ff0 <Calculate_FFT+0xdc>)
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	4413      	add	r3, r2
 8000f38:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0 ; i < FFT_SIZE ; i++)
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	3301      	adds	r3, #1
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000f48:	dbea      	blt.n	8000f20 <Calculate_FFT+0xc>
	}

	arm_rfft_fast_f32(&S, fft_input, fft_output, 0);
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	4a29      	ldr	r2, [pc, #164]	@ (8000ff4 <Calculate_FFT+0xe0>)
 8000f4e:	4928      	ldr	r1, [pc, #160]	@ (8000ff0 <Calculate_FFT+0xdc>)
 8000f50:	4829      	ldr	r0, [pc, #164]	@ (8000ff8 <Calculate_FFT+0xe4>)
 8000f52:	f006 fac8 	bl	80074e6 <arm_rfft_fast_f32>
	for (int i = 0; i < FFT_SIZE / 2; i++)
 8000f56:	2300      	movs	r3, #0
 8000f58:	60bb      	str	r3, [r7, #8]
 8000f5a:	e035      	b.n	8000fc8 <Calculate_FFT+0xb4>
	{
		float real = fft_output[2*i];
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	4a24      	ldr	r2, [pc, #144]	@ (8000ff4 <Calculate_FFT+0xe0>)
 8000f62:	009b      	lsls	r3, r3, #2
 8000f64:	4413      	add	r3, r2
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	607b      	str	r3, [r7, #4]
		float imag = fft_output[2*i + 1];
 8000f6a:	68bb      	ldr	r3, [r7, #8]
 8000f6c:	005b      	lsls	r3, r3, #1
 8000f6e:	3301      	adds	r3, #1
 8000f70:	4a20      	ldr	r2, [pc, #128]	@ (8000ff4 <Calculate_FFT+0xe0>)
 8000f72:	009b      	lsls	r3, r3, #2
 8000f74:	4413      	add	r3, r2
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	603b      	str	r3, [r7, #0]
		fft_output[i] = sqrtf(real * real + imag * imag);
 8000f7a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f7e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000f82:	edd7 7a00 	vldr	s15, [r7]
 8000f86:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000f8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f8e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f92:	f00d febf 	bl	800ed14 <sqrtf>
 8000f96:	eef0 7a40 	vmov.f32	s15, s0
 8000f9a:	4a16      	ldr	r2, [pc, #88]	@ (8000ff4 <Calculate_FFT+0xe0>)
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	4413      	add	r3, r2
 8000fa2:	edc3 7a00 	vstr	s15, [r3]
		fft_output_average += fft_output[i];
 8000fa6:	4a13      	ldr	r2, [pc, #76]	@ (8000ff4 <Calculate_FFT+0xe0>)
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	4413      	add	r3, r2
 8000fae:	ed93 7a00 	vldr	s14, [r3]
 8000fb2:	4b12      	ldr	r3, [pc, #72]	@ (8000ffc <Calculate_FFT+0xe8>)
 8000fb4:	edd3 7a00 	vldr	s15, [r3]
 8000fb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fbc:	4b0f      	ldr	r3, [pc, #60]	@ (8000ffc <Calculate_FFT+0xe8>)
 8000fbe:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < FFT_SIZE / 2; i++)
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	60bb      	str	r3, [r7, #8]
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	2bff      	cmp	r3, #255	@ 0xff
 8000fcc:	ddc6      	ble.n	8000f5c <Calculate_FFT+0x48>
	}
	fft_output_average /= (FFT_SIZE / 2 - 1);
 8000fce:	4b0b      	ldr	r3, [pc, #44]	@ (8000ffc <Calculate_FFT+0xe8>)
 8000fd0:	ed93 7a00 	vldr	s14, [r3]
 8000fd4:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001000 <Calculate_FFT+0xec>
 8000fd8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fdc:	4b07      	ldr	r3, [pc, #28]	@ (8000ffc <Calculate_FFT+0xe8>)
 8000fde:	edc3 7a00 	vstr	s15, [r3]
}
 8000fe2:	bf00      	nop
 8000fe4:	3710      	adds	r7, #16
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	20005714 	.word	0x20005714
 8000ff0:	20000218 	.word	0x20000218
 8000ff4:	20000a18 	.word	0x20000a18
 8000ff8:	20001230 	.word	0x20001230
 8000ffc:	20001218 	.word	0x20001218
 8001000:	437f0000 	.word	0x437f0000

08001004 <Analyze_Frequency_Bands>:

void Analyze_Frequency_Bands(float* bass, float* mid, float* treble)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b08a      	sub	sp, #40	@ 0x28
 8001008:	af00      	add	r7, sp, #0
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	60b9      	str	r1, [r7, #8]
 800100e:	607a      	str	r2, [r7, #4]
	*bass = *mid = *treble = 0;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	f04f 0200 	mov.w	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	601a      	str	r2, [r3, #0]

	float bin_freq = SAMPLING_FREQ / FFT_SIZE;
 8001028:	4b4f      	ldr	r3, [pc, #316]	@ (8001168 <Analyze_Frequency_Bands+0x164>)
 800102a:	623b      	str	r3, [r7, #32]
	float total_energy = 0.0f;
 800102c:	f04f 0300 	mov.w	r3, #0
 8001030:	61fb      	str	r3, [r7, #28]

	for (int i = 0; i < FFT_SIZE / 2; i++)
 8001032:	2300      	movs	r3, #0
 8001034:	627b      	str	r3, [r7, #36]	@ 0x24
 8001036:	e05b      	b.n	80010f0 <Analyze_Frequency_Bands+0xec>
	{
		float freq_output = i * bin_freq;
 8001038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800103a:	ee07 3a90 	vmov	s15, r3
 800103e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001042:	ed97 7a08 	vldr	s14, [r7, #32]
 8001046:	ee67 7a27 	vmul.f32	s15, s14, s15
 800104a:	edc7 7a06 	vstr	s15, [r7, #24]
		float magnitude = fft_output[i];
 800104e:	4a47      	ldr	r2, [pc, #284]	@ (800116c <Analyze_Frequency_Bands+0x168>)
 8001050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	4413      	add	r3, r2
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	617b      	str	r3, [r7, #20]
		float norm_mag = log10f(magnitude + 1.0f);
 800105a:	edd7 7a05 	vldr	s15, [r7, #20]
 800105e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001062:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001066:	eeb0 0a67 	vmov.f32	s0, s15
 800106a:	f00d fe25 	bl	800ecb8 <log10f>
 800106e:	ed87 0a04 	vstr	s0, [r7, #16]

		if (freq_output <= BASS_FREQ_MAX)
 8001072:	edd7 7a06 	vldr	s15, [r7, #24]
 8001076:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001170 <Analyze_Frequency_Bands+0x16c>
 800107a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800107e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001082:	d80a      	bhi.n	800109a <Analyze_Frequency_Bands+0x96>
			*bass += norm_mag;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	ed93 7a00 	vldr	s14, [r3]
 800108a:	edd7 7a04 	vldr	s15, [r7, #16]
 800108e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	edc3 7a00 	vstr	s15, [r3]
 8001098:	e027      	b.n	80010ea <Analyze_Frequency_Bands+0xe6>
		else if (freq_output <= MID_FREQ_MAX)
 800109a:	edd7 7a06 	vldr	s15, [r7, #24]
 800109e:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001174 <Analyze_Frequency_Bands+0x170>
 80010a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010aa:	d80a      	bhi.n	80010c2 <Analyze_Frequency_Bands+0xbe>
			*mid += norm_mag;
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	ed93 7a00 	vldr	s14, [r3]
 80010b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80010b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	edc3 7a00 	vstr	s15, [r3]
 80010c0:	e013      	b.n	80010ea <Analyze_Frequency_Bands+0xe6>
		else if (freq_output <= TREBLE_FREQ_MAX)
 80010c2:	edd7 7a06 	vldr	s15, [r7, #24]
 80010c6:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001178 <Analyze_Frequency_Bands+0x174>
 80010ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d2:	d900      	bls.n	80010d6 <Analyze_Frequency_Bands+0xd2>
			*treble += norm_mag;
		else
			break;
 80010d4:	e00f      	b.n	80010f6 <Analyze_Frequency_Bands+0xf2>
			*treble += norm_mag;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	ed93 7a00 	vldr	s14, [r3]
 80010dc:	edd7 7a04 	vldr	s15, [r7, #16]
 80010e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < FFT_SIZE / 2; i++)
 80010ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ec:	3301      	adds	r3, #1
 80010ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80010f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f2:	2bff      	cmp	r3, #255	@ 0xff
 80010f4:	dda0      	ble.n	8001038 <Analyze_Frequency_Bands+0x34>
	}

	total_energy = *bass + *mid + *treble;
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	ed93 7a00 	vldr	s14, [r3]
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	edd3 7a00 	vldr	s15, [r3]
 8001102:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	edd3 7a00 	vldr	s15, [r3]
 800110c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001110:	edc7 7a07 	vstr	s15, [r7, #28]
	if (total_energy > 0)
 8001114:	edd7 7a07 	vldr	s15, [r7, #28]
 8001118:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800111c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001120:	dc00      	bgt.n	8001124 <Analyze_Frequency_Bands+0x120>
	{
		*bass /= total_energy;
		*mid  /= total_energy;
		*treble /= total_energy;
	}
}
 8001122:	e01d      	b.n	8001160 <Analyze_Frequency_Bands+0x15c>
		*bass /= total_energy;
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	edd3 6a00 	vldr	s13, [r3]
 800112a:	ed97 7a07 	vldr	s14, [r7, #28]
 800112e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	edc3 7a00 	vstr	s15, [r3]
		*mid  /= total_energy;
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	edd3 6a00 	vldr	s13, [r3]
 800113e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001142:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	edc3 7a00 	vstr	s15, [r3]
		*treble /= total_energy;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	edd3 6a00 	vldr	s13, [r3]
 8001152:	ed97 7a07 	vldr	s14, [r7, #28]
 8001156:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	edc3 7a00 	vstr	s15, [r3]
}
 8001160:	bf00      	nop
 8001162:	3728      	adds	r7, #40	@ 0x28
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	419c4000 	.word	0x419c4000
 800116c:	20000a18 	.word	0x20000a18
 8001170:	43480000 	.word	0x43480000
 8001174:	44fa0000 	.word	0x44fa0000
 8001178:	45fa0000 	.word	0x45fa0000

0800117c <FFT_SETUP>:

void FFT_SETUP(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
	arm_rfft_fast_init_f32(&S, FFT_SIZE);
 8001180:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001184:	4805      	ldr	r0, [pc, #20]	@ (800119c <FFT_SETUP+0x20>)
 8001186:	f006 faff 	bl	8007788 <arm_rfft_fast_init_f32>

	Calculate_FFT();
 800118a:	f7ff fec3 	bl	8000f14 <Calculate_FFT>
	Analyze_Frequency_Bands(&bass, &mid, &treble);
 800118e:	4a04      	ldr	r2, [pc, #16]	@ (80011a0 <FFT_SETUP+0x24>)
 8001190:	4904      	ldr	r1, [pc, #16]	@ (80011a4 <FFT_SETUP+0x28>)
 8001192:	4805      	ldr	r0, [pc, #20]	@ (80011a8 <FFT_SETUP+0x2c>)
 8001194:	f7ff ff36 	bl	8001004 <Analyze_Frequency_Bands>
}
 8001198:	bf00      	nop
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20001230 	.word	0x20001230
 80011a0:	20001224 	.word	0x20001224
 80011a4:	20001220 	.word	0x20001220
 80011a8:	2000121c 	.word	0x2000121c

080011ac <Light_Bar>:
//	}
}

// dng light_bar  thay th hiu ng
void Light_Bar(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af00      	add	r7, sp, #0
	Reset_All_LED();
 80011b2:	f001 f80d 	bl	80021d0 <Reset_All_LED>

	float intensity = fft_output_average - SOUND_BASE;
 80011b6:	4b30      	ldr	r3, [pc, #192]	@ (8001278 <Light_Bar+0xcc>)
 80011b8:	edd3 7a00 	vldr	s15, [r3]
 80011bc:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800127c <Light_Bar+0xd0>
 80011c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80011c4:	edc7 7a03 	vstr	s15, [r7, #12]
	if (intensity > SOUND_MAX) intensity = SOUND_MAX;
 80011c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80011cc:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001280 <Light_Bar+0xd4>
 80011d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011d8:	dd01      	ble.n	80011de <Light_Bar+0x32>
 80011da:	4b2a      	ldr	r3, [pc, #168]	@ (8001284 <Light_Bar+0xd8>)
 80011dc:	60fb      	str	r3, [r7, #12]
	if (intensity < 0.0f) intensity = 0.0f;
 80011de:	edd7 7a03 	vldr	s15, [r7, #12]
 80011e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ea:	d502      	bpl.n	80011f2 <Light_Bar+0x46>
 80011ec:	f04f 0300 	mov.w	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]

	uint16_t led_on_count = (uint16_t)((intensity / SOUND_MAX) * MAX_LED);
 80011f2:	ed97 7a03 	vldr	s14, [r7, #12]
 80011f6:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001280 <Light_Bar+0xd4>
 80011fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011fe:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001288 <Light_Bar+0xdc>
 8001202:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001206:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800120a:	ee17 3a90 	vmov	r3, s15
 800120e:	817b      	strh	r3, [r7, #10]
	if (led_on_count > MAX_LED) led_on_count = MAX_LED;
 8001210:	897b      	ldrh	r3, [r7, #10]
 8001212:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001216:	d902      	bls.n	800121e <Light_Bar+0x72>
 8001218:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800121c:	817b      	strh	r3, [r7, #10]

	int Color_Steps = fmax(255 / MAX_LED, 1);
 800121e:	2301      	movs	r3, #1
 8001220:	603b      	str	r3, [r7, #0]
	for (int i = 0 ; i < led_on_count ; i++)
 8001222:	2300      	movs	r3, #0
 8001224:	607b      	str	r3, [r7, #4]
 8001226:	e017      	b.n	8001258 <Light_Bar+0xac>
	{
		readtouch();
 8001228:	f002 fd14 	bl	8003c54 <readtouch>
		if (Signal.End_Flag) {
 800122c:	4b17      	ldr	r3, [pc, #92]	@ (800128c <Light_Bar+0xe0>)
 800122e:	7a5b      	ldrb	r3, [r3, #9]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d005      	beq.n	8001240 <Light_Bar+0x94>
			Reset_All_LED();
 8001234:	f000 ffcc 	bl	80021d0 <Reset_All_LED>
			Signal.End_Flag = 0;
 8001238:	4b14      	ldr	r3, [pc, #80]	@ (800128c <Light_Bar+0xe0>)
 800123a:	2200      	movs	r2, #0
 800123c:	725a      	strb	r2, [r3, #9]
			return;
 800123e:	e017      	b.n	8001270 <Light_Bar+0xc4>
		}

		Set_LED(i, Color_Steps * i, 0, 255);
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	687a      	ldr	r2, [r7, #4]
 8001244:	fb02 f103 	mul.w	r1, r2, r3
 8001248:	23ff      	movs	r3, #255	@ 0xff
 800124a:	2200      	movs	r2, #0
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f000 ff91 	bl	8002174 <Set_LED>
	for (int i = 0 ; i < led_on_count ; i++)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	3301      	adds	r3, #1
 8001256:	607b      	str	r3, [r7, #4]
 8001258:	897b      	ldrh	r3, [r7, #10]
 800125a:	687a      	ldr	r2, [r7, #4]
 800125c:	429a      	cmp	r2, r3
 800125e:	dbe3      	blt.n	8001228 <Light_Bar+0x7c>
//		Set_Brightness(13);
//		WS2812_Send();
	}
	Set_Brightness(13);
 8001260:	200d      	movs	r0, #13
 8001262:	f000 ffd1 	bl	8002208 <Set_Brightness>
	WS2812_Send();
 8001266:	f001 f841 	bl	80022ec <WS2812_Send>
	HAL_Delay(20);
 800126a:	2014      	movs	r0, #20
 800126c:	f006 fb66 	bl	800793c <HAL_Delay>
}
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20001218 	.word	0x20001218
 800127c:	44e10000 	.word	0x44e10000
 8001280:	453b8000 	.word	0x453b8000
 8001284:	453b8000 	.word	0x453b8000
 8001288:	43960000 	.word	0x43960000
 800128c:	20005480 	.word	0x20005480

08001290 <Alternating_Flash>:
    WS2812_Send();
    HAL_Delay(20);
}

void Alternating_Flash(uint32_t MIN_DELAY, uint32_t MAX_DELAY)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
 8001298:	6039      	str	r1, [r7, #0]
    Reset_All_LED();
 800129a:	f000 ff99 	bl	80021d0 <Reset_All_LED>

    // Gii hn u vo
    if (fft_output_average < SOUND_BASE) fft_output_average = SOUND_BASE;
 800129e:	4b51      	ldr	r3, [pc, #324]	@ (80013e4 <Alternating_Flash+0x154>)
 80012a0:	edd3 7a00 	vldr	s15, [r3]
 80012a4:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 80013e8 <Alternating_Flash+0x158>
 80012a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b0:	d502      	bpl.n	80012b8 <Alternating_Flash+0x28>
 80012b2:	4b4c      	ldr	r3, [pc, #304]	@ (80013e4 <Alternating_Flash+0x154>)
 80012b4:	4a4d      	ldr	r2, [pc, #308]	@ (80013ec <Alternating_Flash+0x15c>)
 80012b6:	601a      	str	r2, [r3, #0]
    if (fft_output_average > SOUND_MAX) fft_output_average = SOUND_MAX;
 80012b8:	4b4a      	ldr	r3, [pc, #296]	@ (80013e4 <Alternating_Flash+0x154>)
 80012ba:	edd3 7a00 	vldr	s15, [r3]
 80012be:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 80013f0 <Alternating_Flash+0x160>
 80012c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ca:	dd02      	ble.n	80012d2 <Alternating_Flash+0x42>
 80012cc:	4b45      	ldr	r3, [pc, #276]	@ (80013e4 <Alternating_Flash+0x154>)
 80012ce:	4a49      	ldr	r2, [pc, #292]	@ (80013f4 <Alternating_Flash+0x164>)
 80012d0:	601a      	str	r2, [r3, #0]

    // Bnh thng: norm t 0.0 n 1.0
    float norm = (fft_output_average - SOUND_BASE) / (SOUND_MAX - SOUND_BASE);
 80012d2:	4b44      	ldr	r3, [pc, #272]	@ (80013e4 <Alternating_Flash+0x154>)
 80012d4:	edd3 7a00 	vldr	s15, [r3]
 80012d8:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80013e8 <Alternating_Flash+0x158>
 80012dc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80012e0:	eddf 6a45 	vldr	s13, [pc, #276]	@ 80013f8 <Alternating_Flash+0x168>
 80012e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012e8:	edc7 7a05 	vstr	s15, [r7, #20]
    if (norm < 0.0f) norm = 0.0f;
 80012ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80012f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f8:	d502      	bpl.n	8001300 <Alternating_Flash+0x70>
 80012fa:	f04f 0300 	mov.w	r3, #0
 80012fe:	617b      	str	r3, [r7, #20]
    if (norm > 1.0f) norm = 1.0f;
 8001300:	edd7 7a05 	vldr	s15, [r7, #20]
 8001304:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001308:	eef4 7ac7 	vcmpe.f32	s15, s14
 800130c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001310:	dd02      	ble.n	8001318 <Alternating_Flash+0x88>
 8001312:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001316:	617b      	str	r3, [r7, #20]

    //  Tng  phn ng bng bnh phng (cho tng tc mnh hn)
    delayrate = (uint32_t)(MAX_DELAY - (norm * norm * (MAX_DELAY - MIN_DELAY)));
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	ee07 3a90 	vmov	s15, r3
 800131e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001322:	edd7 7a05 	vldr	s15, [r7, #20]
 8001326:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800132a:	683a      	ldr	r2, [r7, #0]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	1ad3      	subs	r3, r2, r3
 8001330:	ee07 3a90 	vmov	s15, r3
 8001334:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001338:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800133c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001340:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001344:	ee17 2a90 	vmov	r2, s15
 8001348:	4b2c      	ldr	r3, [pc, #176]	@ (80013fc <Alternating_Flash+0x16c>)
 800134a:	601a      	str	r2, [r3, #0]

    //  Gim delay min/max  tng tc tng th
    if (delayrate < 10) delayrate = 10;   // trnh delay qu nh gy li
 800134c:	4b2b      	ldr	r3, [pc, #172]	@ (80013fc <Alternating_Flash+0x16c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2b09      	cmp	r3, #9
 8001352:	d802      	bhi.n	800135a <Alternating_Flash+0xca>
 8001354:	4b29      	ldr	r3, [pc, #164]	@ (80013fc <Alternating_Flash+0x16c>)
 8001356:	220a      	movs	r2, #10
 8001358:	601a      	str	r2, [r3, #0]
    if (delayrate > MAX_DELAY) delayrate = MAX_DELAY;
 800135a:	4b28      	ldr	r3, [pc, #160]	@ (80013fc <Alternating_Flash+0x16c>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	683a      	ldr	r2, [r7, #0]
 8001360:	429a      	cmp	r2, r3
 8001362:	d202      	bcs.n	800136a <Alternating_Flash+0xda>
 8001364:	4a25      	ldr	r2, [pc, #148]	@ (80013fc <Alternating_Flash+0x16c>)
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	6013      	str	r3, [r2, #0]

    // LED chn: mu tm hng
    for (int i = 0 ; i < MAX_LED; i += 2)
 800136a:	2300      	movs	r3, #0
 800136c:	613b      	str	r3, [r7, #16]
 800136e:	e008      	b.n	8001382 <Alternating_Flash+0xf2>
    {
        Set_LED(i, 255, 0, 150);
 8001370:	2396      	movs	r3, #150	@ 0x96
 8001372:	2200      	movs	r2, #0
 8001374:	21ff      	movs	r1, #255	@ 0xff
 8001376:	6938      	ldr	r0, [r7, #16]
 8001378:	f000 fefc 	bl	8002174 <Set_LED>
    for (int i = 0 ; i < MAX_LED; i += 2)
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	3302      	adds	r3, #2
 8001380:	613b      	str	r3, [r7, #16]
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001388:	dbf2      	blt.n	8001370 <Alternating_Flash+0xe0>
    }
    Set_Brightness(13);
 800138a:	200d      	movs	r0, #13
 800138c:	f000 ff3c 	bl	8002208 <Set_Brightness>
    WS2812_Send();
 8001390:	f000 ffac 	bl	80022ec <WS2812_Send>
    HAL_Delay(delayrate);
 8001394:	4b19      	ldr	r3, [pc, #100]	@ (80013fc <Alternating_Flash+0x16c>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4618      	mov	r0, r3
 800139a:	f006 facf 	bl	800793c <HAL_Delay>

    Reset_All_LED();
 800139e:	f000 ff17 	bl	80021d0 <Reset_All_LED>

    // LED l: mu xanh dng nht
    for (int i = 1 ; i < MAX_LED ; i += 2)
 80013a2:	2301      	movs	r3, #1
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	e008      	b.n	80013ba <Alternating_Flash+0x12a>
    {
        Set_LED(i, 0, 150, 255);
 80013a8:	23ff      	movs	r3, #255	@ 0xff
 80013aa:	2296      	movs	r2, #150	@ 0x96
 80013ac:	2100      	movs	r1, #0
 80013ae:	68f8      	ldr	r0, [r7, #12]
 80013b0:	f000 fee0 	bl	8002174 <Set_LED>
    for (int i = 1 ; i < MAX_LED ; i += 2)
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	3302      	adds	r3, #2
 80013b8:	60fb      	str	r3, [r7, #12]
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80013c0:	dbf2      	blt.n	80013a8 <Alternating_Flash+0x118>
    }
    Set_Brightness(13);
 80013c2:	200d      	movs	r0, #13
 80013c4:	f000 ff20 	bl	8002208 <Set_Brightness>
    WS2812_Send();
 80013c8:	f000 ff90 	bl	80022ec <WS2812_Send>
    HAL_Delay(delayrate);
 80013cc:	4b0b      	ldr	r3, [pc, #44]	@ (80013fc <Alternating_Flash+0x16c>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f006 fab3 	bl	800793c <HAL_Delay>

    Reset_All_LED();
 80013d6:	f000 fefb 	bl	80021d0 <Reset_All_LED>
}
 80013da:	bf00      	nop
 80013dc:	3718      	adds	r7, #24
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20001218 	.word	0x20001218
 80013e8:	44e10000 	.word	0x44e10000
 80013ec:	44e10000 	.word	0x44e10000
 80013f0:	453b8000 	.word	0x453b8000
 80013f4:	453b8000 	.word	0x453b8000
 80013f8:	44960000 	.word	0x44960000
 80013fc:	20001228 	.word	0x20001228

08001400 <EchoSplit>:


void EchoSplit()
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b08c      	sub	sp, #48	@ 0x30
 8001404:	af00      	add	r7, sp, #0
	Reset_All_LED();
 8001406:	f000 fee3 	bl	80021d0 <Reset_All_LED>

	if (fft_output_average < SOUND_BASE) fft_output_average = SOUND_BASE;
 800140a:	4ba7      	ldr	r3, [pc, #668]	@ (80016a8 <EchoSplit+0x2a8>)
 800140c:	edd3 7a00 	vldr	s15, [r3]
 8001410:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 80016ac <EchoSplit+0x2ac>
 8001414:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800141c:	d502      	bpl.n	8001424 <EchoSplit+0x24>
 800141e:	4ba2      	ldr	r3, [pc, #648]	@ (80016a8 <EchoSplit+0x2a8>)
 8001420:	4aa3      	ldr	r2, [pc, #652]	@ (80016b0 <EchoSplit+0x2b0>)
 8001422:	601a      	str	r2, [r3, #0]
	if (fft_output_average > SOUND_MAX) fft_output_average = SOUND_MAX;
 8001424:	4ba0      	ldr	r3, [pc, #640]	@ (80016a8 <EchoSplit+0x2a8>)
 8001426:	edd3 7a00 	vldr	s15, [r3]
 800142a:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 80016b4 <EchoSplit+0x2b4>
 800142e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001436:	dd02      	ble.n	800143e <EchoSplit+0x3e>
 8001438:	4b9b      	ldr	r3, [pc, #620]	@ (80016a8 <EchoSplit+0x2a8>)
 800143a:	4a9f      	ldr	r2, [pc, #636]	@ (80016b8 <EchoSplit+0x2b8>)
 800143c:	601a      	str	r2, [r3, #0]

	const int blockSize = 5;
 800143e:	2305      	movs	r3, #5
 8001440:	617b      	str	r3, [r7, #20]

	// ===== Giai on 1: T NGOI VO GIA =====
	for (int i = 0; i <= (MAX_LED / 2) - blockSize; i++)
 8001442:	2300      	movs	r3, #0
 8001444:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001446:	e0b4      	b.n	80015b2 <EchoSplit+0x1b2>
	{
		Reset_All_LED();
 8001448:	f000 fec2 	bl	80021d0 <Reset_All_LED>
		readtouch();
 800144c:	f002 fc02 	bl	8003c54 <readtouch>
		if (Signal.End_Flag) {
 8001450:	4b9a      	ldr	r3, [pc, #616]	@ (80016bc <EchoSplit+0x2bc>)
 8001452:	7a5b      	ldrb	r3, [r3, #9]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d005      	beq.n	8001464 <EchoSplit+0x64>
			Reset_All_LED();
 8001458:	f000 feba 	bl	80021d0 <Reset_All_LED>
			Signal.End_Flag = 0;
 800145c:	4b97      	ldr	r3, [pc, #604]	@ (80016bc <EchoSplit+0x2bc>)
 800145e:	2200      	movs	r2, #0
 8001460:	725a      	strb	r2, [r3, #9]
			return;
 8001462:	e182      	b.n	800176a <EchoSplit+0x36a>
		}

		FFT_SETUP();
 8001464:	f7ff fe8a 	bl	800117c <FFT_SETUP>
		if (fft_output_average < SOUND_BASE) fft_output_average = SOUND_BASE;
 8001468:	4b8f      	ldr	r3, [pc, #572]	@ (80016a8 <EchoSplit+0x2a8>)
 800146a:	edd3 7a00 	vldr	s15, [r3]
 800146e:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 80016ac <EchoSplit+0x2ac>
 8001472:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800147a:	d502      	bpl.n	8001482 <EchoSplit+0x82>
 800147c:	4b8a      	ldr	r3, [pc, #552]	@ (80016a8 <EchoSplit+0x2a8>)
 800147e:	4a8c      	ldr	r2, [pc, #560]	@ (80016b0 <EchoSplit+0x2b0>)
 8001480:	601a      	str	r2, [r3, #0]
		if (fft_output_average > SOUND_MAX) fft_output_average = SOUND_MAX;
 8001482:	4b89      	ldr	r3, [pc, #548]	@ (80016a8 <EchoSplit+0x2a8>)
 8001484:	edd3 7a00 	vldr	s15, [r3]
 8001488:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 80016b4 <EchoSplit+0x2b4>
 800148c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001494:	dd02      	ble.n	800149c <EchoSplit+0x9c>
 8001496:	4b84      	ldr	r3, [pc, #528]	@ (80016a8 <EchoSplit+0x2a8>)
 8001498:	4a87      	ldr	r2, [pc, #540]	@ (80016b8 <EchoSplit+0x2b8>)
 800149a:	601a      	str	r2, [r3, #0]


		// Tri -> vo gia
		for (int j = 0; j < blockSize; j++)
 800149c:	2300      	movs	r3, #0
 800149e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80014a0:	e038      	b.n	8001514 <EchoSplit+0x114>
		{
			int idx = i + j;
 80014a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80014a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014a6:	4413      	add	r3, r2
 80014a8:	607b      	str	r3, [r7, #4]
			if (fft_output_average < 2000.0f)
 80014aa:	4b7f      	ldr	r3, [pc, #508]	@ (80016a8 <EchoSplit+0x2a8>)
 80014ac:	edd3 7a00 	vldr	s15, [r3]
 80014b0:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 80016c0 <EchoSplit+0x2c0>
 80014b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014bc:	d506      	bpl.n	80014cc <EchoSplit+0xcc>
				Set_LED(idx, 8, 247, 254);
 80014be:	23fe      	movs	r3, #254	@ 0xfe
 80014c0:	22f7      	movs	r2, #247	@ 0xf7
 80014c2:	2108      	movs	r1, #8
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f000 fe55 	bl	8002174 <Set_LED>
 80014ca:	e020      	b.n	800150e <EchoSplit+0x10e>
			else if (fft_output_average >2000.0f && fft_output_average < 2800.0f)
 80014cc:	4b76      	ldr	r3, [pc, #472]	@ (80016a8 <EchoSplit+0x2a8>)
 80014ce:	edd3 7a00 	vldr	s15, [r3]
 80014d2:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 80016c0 <EchoSplit+0x2c0>
 80014d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014de:	dd10      	ble.n	8001502 <EchoSplit+0x102>
 80014e0:	4b71      	ldr	r3, [pc, #452]	@ (80016a8 <EchoSplit+0x2a8>)
 80014e2:	edd3 7a00 	vldr	s15, [r3]
 80014e6:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 80016c4 <EchoSplit+0x2c4>
 80014ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f2:	d506      	bpl.n	8001502 <EchoSplit+0x102>
				Set_LED(idx, 9, 251, 211);
 80014f4:	23d3      	movs	r3, #211	@ 0xd3
 80014f6:	22fb      	movs	r2, #251	@ 0xfb
 80014f8:	2109      	movs	r1, #9
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f000 fe3a 	bl	8002174 <Set_LED>
 8001500:	e005      	b.n	800150e <EchoSplit+0x10e>
			else
				Set_LED(idx, 254, 83, 187);
 8001502:	23bb      	movs	r3, #187	@ 0xbb
 8001504:	2253      	movs	r2, #83	@ 0x53
 8001506:	21fe      	movs	r1, #254	@ 0xfe
 8001508:	6878      	ldr	r0, [r7, #4]
 800150a:	f000 fe33 	bl	8002174 <Set_LED>
		for (int j = 0; j < blockSize; j++)
 800150e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001510:	3301      	adds	r3, #1
 8001512:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001514:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	429a      	cmp	r2, r3
 800151a:	dbc2      	blt.n	80014a2 <EchoSplit+0xa2>
		}

		// Phi -> vo gia
		for (int j = 0; j < blockSize; j++)
 800151c:	2300      	movs	r3, #0
 800151e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001520:	e03b      	b.n	800159a <EchoSplit+0x19a>
		{
			int idx = MAX_LED - 1 - i - j;
 8001522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001524:	f5c3 7395 	rsb	r3, r3, #298	@ 0x12a
 8001528:	3301      	adds	r3, #1
 800152a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800152c:	1a9b      	subs	r3, r3, r2
 800152e:	60bb      	str	r3, [r7, #8]
			if (fft_output_average < 2000.0f)
 8001530:	4b5d      	ldr	r3, [pc, #372]	@ (80016a8 <EchoSplit+0x2a8>)
 8001532:	edd3 7a00 	vldr	s15, [r3]
 8001536:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 80016c0 <EchoSplit+0x2c0>
 800153a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800153e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001542:	d506      	bpl.n	8001552 <EchoSplit+0x152>
				Set_LED(idx, 8, 247, 254);
 8001544:	23fe      	movs	r3, #254	@ 0xfe
 8001546:	22f7      	movs	r2, #247	@ 0xf7
 8001548:	2108      	movs	r1, #8
 800154a:	68b8      	ldr	r0, [r7, #8]
 800154c:	f000 fe12 	bl	8002174 <Set_LED>
 8001550:	e020      	b.n	8001594 <EchoSplit+0x194>
			else if (fft_output_average >2000.0f && fft_output_average < 2800.0f)
 8001552:	4b55      	ldr	r3, [pc, #340]	@ (80016a8 <EchoSplit+0x2a8>)
 8001554:	edd3 7a00 	vldr	s15, [r3]
 8001558:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 80016c0 <EchoSplit+0x2c0>
 800155c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001564:	dd10      	ble.n	8001588 <EchoSplit+0x188>
 8001566:	4b50      	ldr	r3, [pc, #320]	@ (80016a8 <EchoSplit+0x2a8>)
 8001568:	edd3 7a00 	vldr	s15, [r3]
 800156c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 80016c4 <EchoSplit+0x2c4>
 8001570:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001578:	d506      	bpl.n	8001588 <EchoSplit+0x188>
				Set_LED(idx, 9, 251, 211);
 800157a:	23d3      	movs	r3, #211	@ 0xd3
 800157c:	22fb      	movs	r2, #251	@ 0xfb
 800157e:	2109      	movs	r1, #9
 8001580:	68b8      	ldr	r0, [r7, #8]
 8001582:	f000 fdf7 	bl	8002174 <Set_LED>
 8001586:	e005      	b.n	8001594 <EchoSplit+0x194>
			else
				Set_LED(idx, 254, 83, 187);
 8001588:	23bb      	movs	r3, #187	@ 0xbb
 800158a:	2253      	movs	r2, #83	@ 0x53
 800158c:	21fe      	movs	r1, #254	@ 0xfe
 800158e:	68b8      	ldr	r0, [r7, #8]
 8001590:	f000 fdf0 	bl	8002174 <Set_LED>
		for (int j = 0; j < blockSize; j++)
 8001594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001596:	3301      	adds	r3, #1
 8001598:	627b      	str	r3, [r7, #36]	@ 0x24
 800159a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	429a      	cmp	r2, r3
 80015a0:	dbbf      	blt.n	8001522 <EchoSplit+0x122>
		}

		Set_Brightness(45);
 80015a2:	202d      	movs	r0, #45	@ 0x2d
 80015a4:	f000 fe30 	bl	8002208 <Set_Brightness>
		WS2812_Send();
 80015a8:	f000 fea0 	bl	80022ec <WS2812_Send>
	for (int i = 0; i <= (MAX_LED / 2) - blockSize; i++)
 80015ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015ae:	3301      	adds	r3, #1
 80015b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 80015b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80015ba:	429a      	cmp	r2, r3
 80015bc:	f77f af44 	ble.w	8001448 <EchoSplit+0x48>
	}

	// ===== Giai on 2: T GIA RA NGOI =====
	for (int i = 0; i <= (MAX_LED / 2) - blockSize; i++)
 80015c0:	2300      	movs	r3, #0
 80015c2:	623b      	str	r3, [r7, #32]
 80015c4:	e0ca      	b.n	800175c <EchoSplit+0x35c>
	{
//		Reset_All_LED();
		readtouch();
 80015c6:	f002 fb45 	bl	8003c54 <readtouch>
		if (Signal.End_Flag) {
 80015ca:	4b3c      	ldr	r3, [pc, #240]	@ (80016bc <EchoSplit+0x2bc>)
 80015cc:	7a5b      	ldrb	r3, [r3, #9]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d005      	beq.n	80015de <EchoSplit+0x1de>
			Reset_All_LED();
 80015d2:	f000 fdfd 	bl	80021d0 <Reset_All_LED>
			Signal.End_Flag = 0;
 80015d6:	4b39      	ldr	r3, [pc, #228]	@ (80016bc <EchoSplit+0x2bc>)
 80015d8:	2200      	movs	r2, #0
 80015da:	725a      	strb	r2, [r3, #9]
			return;
 80015dc:	e0c5      	b.n	800176a <EchoSplit+0x36a>
		}

		FFT_SETUP();
 80015de:	f7ff fdcd 	bl	800117c <FFT_SETUP>
		if (fft_output_average < SOUND_BASE) fft_output_average = SOUND_BASE;
 80015e2:	4b31      	ldr	r3, [pc, #196]	@ (80016a8 <EchoSplit+0x2a8>)
 80015e4:	edd3 7a00 	vldr	s15, [r3]
 80015e8:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80016ac <EchoSplit+0x2ac>
 80015ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f4:	d502      	bpl.n	80015fc <EchoSplit+0x1fc>
 80015f6:	4b2c      	ldr	r3, [pc, #176]	@ (80016a8 <EchoSplit+0x2a8>)
 80015f8:	4a2d      	ldr	r2, [pc, #180]	@ (80016b0 <EchoSplit+0x2b0>)
 80015fa:	601a      	str	r2, [r3, #0]
		if (fft_output_average > SOUND_MAX) fft_output_average = SOUND_MAX;
 80015fc:	4b2a      	ldr	r3, [pc, #168]	@ (80016a8 <EchoSplit+0x2a8>)
 80015fe:	edd3 7a00 	vldr	s15, [r3]
 8001602:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80016b4 <EchoSplit+0x2b4>
 8001606:	eef4 7ac7 	vcmpe.f32	s15, s14
 800160a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800160e:	dd02      	ble.n	8001616 <EchoSplit+0x216>
 8001610:	4b25      	ldr	r3, [pc, #148]	@ (80016a8 <EchoSplit+0x2a8>)
 8001612:	4a29      	ldr	r2, [pc, #164]	@ (80016b8 <EchoSplit+0x2b8>)
 8001614:	601a      	str	r2, [r3, #0]

		// T gia ra tri
		for (int j = 0; j < blockSize; j++)
 8001616:	2300      	movs	r3, #0
 8001618:	61fb      	str	r3, [r7, #28]
 800161a:	e03d      	b.n	8001698 <EchoSplit+0x298>
		{
			int idx = (MAX_LED / 2 - 1) - i - j;
 800161c:	6a3b      	ldr	r3, [r7, #32]
 800161e:	f1c3 0295 	rsb	r2, r3, #149	@ 0x95
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	60fb      	str	r3, [r7, #12]
			if (idx >= 0) {
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	2b00      	cmp	r3, #0
 800162c:	db31      	blt.n	8001692 <EchoSplit+0x292>
				if (fft_output_average < 2000.0f)
 800162e:	4b1e      	ldr	r3, [pc, #120]	@ (80016a8 <EchoSplit+0x2a8>)
 8001630:	edd3 7a00 	vldr	s15, [r3]
 8001634:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80016c0 <EchoSplit+0x2c0>
 8001638:	eef4 7ac7 	vcmpe.f32	s15, s14
 800163c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001640:	d506      	bpl.n	8001650 <EchoSplit+0x250>
					Set_LED(idx, 8, 247, 254);
 8001642:	23fe      	movs	r3, #254	@ 0xfe
 8001644:	22f7      	movs	r2, #247	@ 0xf7
 8001646:	2108      	movs	r1, #8
 8001648:	68f8      	ldr	r0, [r7, #12]
 800164a:	f000 fd93 	bl	8002174 <Set_LED>
 800164e:	e020      	b.n	8001692 <EchoSplit+0x292>
				else if (fft_output_average >2000.0f && fft_output_average < 2800.0f)
 8001650:	4b15      	ldr	r3, [pc, #84]	@ (80016a8 <EchoSplit+0x2a8>)
 8001652:	edd3 7a00 	vldr	s15, [r3]
 8001656:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80016c0 <EchoSplit+0x2c0>
 800165a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800165e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001662:	dd10      	ble.n	8001686 <EchoSplit+0x286>
 8001664:	4b10      	ldr	r3, [pc, #64]	@ (80016a8 <EchoSplit+0x2a8>)
 8001666:	edd3 7a00 	vldr	s15, [r3]
 800166a:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80016c4 <EchoSplit+0x2c4>
 800166e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001676:	d506      	bpl.n	8001686 <EchoSplit+0x286>
					Set_LED(idx, 9, 251, 211);
 8001678:	23d3      	movs	r3, #211	@ 0xd3
 800167a:	22fb      	movs	r2, #251	@ 0xfb
 800167c:	2109      	movs	r1, #9
 800167e:	68f8      	ldr	r0, [r7, #12]
 8001680:	f000 fd78 	bl	8002174 <Set_LED>
 8001684:	e005      	b.n	8001692 <EchoSplit+0x292>
				else
					Set_LED(idx, 254, 83, 187);
 8001686:	23bb      	movs	r3, #187	@ 0xbb
 8001688:	2253      	movs	r2, #83	@ 0x53
 800168a:	21fe      	movs	r1, #254	@ 0xfe
 800168c:	68f8      	ldr	r0, [r7, #12]
 800168e:	f000 fd71 	bl	8002174 <Set_LED>
		for (int j = 0; j < blockSize; j++)
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	3301      	adds	r3, #1
 8001696:	61fb      	str	r3, [r7, #28]
 8001698:	69fa      	ldr	r2, [r7, #28]
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	429a      	cmp	r2, r3
 800169e:	dbbd      	blt.n	800161c <EchoSplit+0x21c>
			}
		}

		// T gia ra phi
		for (int j = 0; j < blockSize; j++)
 80016a0:	2300      	movs	r3, #0
 80016a2:	61bb      	str	r3, [r7, #24]
 80016a4:	e04e      	b.n	8001744 <EchoSplit+0x344>
 80016a6:	bf00      	nop
 80016a8:	20001218 	.word	0x20001218
 80016ac:	44e10000 	.word	0x44e10000
 80016b0:	44e10000 	.word	0x44e10000
 80016b4:	453b8000 	.word	0x453b8000
 80016b8:	453b8000 	.word	0x453b8000
 80016bc:	20005480 	.word	0x20005480
 80016c0:	44fa0000 	.word	0x44fa0000
 80016c4:	452f0000 	.word	0x452f0000
		{
			int idx = (MAX_LED / 2) + i + j;
 80016c8:	6a3b      	ldr	r3, [r7, #32]
 80016ca:	3396      	adds	r3, #150	@ 0x96
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	4413      	add	r3, r2
 80016d0:	613b      	str	r3, [r7, #16]
			if (idx < MAX_LED) {
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80016d8:	da31      	bge.n	800173e <EchoSplit+0x33e>
				if (fft_output_average < 2000.0f)
 80016da:	4b25      	ldr	r3, [pc, #148]	@ (8001770 <EchoSplit+0x370>)
 80016dc:	edd3 7a00 	vldr	s15, [r3]
 80016e0:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001774 <EchoSplit+0x374>
 80016e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ec:	d506      	bpl.n	80016fc <EchoSplit+0x2fc>
					Set_LED(idx, 8, 247, 254);
 80016ee:	23fe      	movs	r3, #254	@ 0xfe
 80016f0:	22f7      	movs	r2, #247	@ 0xf7
 80016f2:	2108      	movs	r1, #8
 80016f4:	6938      	ldr	r0, [r7, #16]
 80016f6:	f000 fd3d 	bl	8002174 <Set_LED>
 80016fa:	e020      	b.n	800173e <EchoSplit+0x33e>
				else if (fft_output_average >2000.0f && fft_output_average < 2800.0f)
 80016fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001770 <EchoSplit+0x370>)
 80016fe:	edd3 7a00 	vldr	s15, [r3]
 8001702:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001774 <EchoSplit+0x374>
 8001706:	eef4 7ac7 	vcmpe.f32	s15, s14
 800170a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800170e:	dd10      	ble.n	8001732 <EchoSplit+0x332>
 8001710:	4b17      	ldr	r3, [pc, #92]	@ (8001770 <EchoSplit+0x370>)
 8001712:	edd3 7a00 	vldr	s15, [r3]
 8001716:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001778 <EchoSplit+0x378>
 800171a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800171e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001722:	d506      	bpl.n	8001732 <EchoSplit+0x332>
					Set_LED(idx, 9, 251, 211);
 8001724:	23d3      	movs	r3, #211	@ 0xd3
 8001726:	22fb      	movs	r2, #251	@ 0xfb
 8001728:	2109      	movs	r1, #9
 800172a:	6938      	ldr	r0, [r7, #16]
 800172c:	f000 fd22 	bl	8002174 <Set_LED>
 8001730:	e005      	b.n	800173e <EchoSplit+0x33e>
				else
					Set_LED(idx, 254, 83, 187);
 8001732:	23bb      	movs	r3, #187	@ 0xbb
 8001734:	2253      	movs	r2, #83	@ 0x53
 8001736:	21fe      	movs	r1, #254	@ 0xfe
 8001738:	6938      	ldr	r0, [r7, #16]
 800173a:	f000 fd1b 	bl	8002174 <Set_LED>
		for (int j = 0; j < blockSize; j++)
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	3301      	adds	r3, #1
 8001742:	61bb      	str	r3, [r7, #24]
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	429a      	cmp	r2, r3
 800174a:	dbbd      	blt.n	80016c8 <EchoSplit+0x2c8>
			}
		}
		Set_Brightness(45);
 800174c:	202d      	movs	r0, #45	@ 0x2d
 800174e:	f000 fd5b 	bl	8002208 <Set_Brightness>
		WS2812_Send();
 8001752:	f000 fdcb 	bl	80022ec <WS2812_Send>
	for (int i = 0; i <= (MAX_LED / 2) - blockSize; i++)
 8001756:	6a3b      	ldr	r3, [r7, #32]
 8001758:	3301      	adds	r3, #1
 800175a:	623b      	str	r3, [r7, #32]
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8001762:	6a3a      	ldr	r2, [r7, #32]
 8001764:	429a      	cmp	r2, r3
 8001766:	f77f af2e 	ble.w	80015c6 <EchoSplit+0x1c6>
	}
}
 800176a:	3730      	adds	r7, #48	@ 0x30
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20001218 	.word	0x20001218
 8001774:	44fa0000 	.word	0x44fa0000
 8001778:	452f0000 	.word	0x452f0000

0800177c <Sparkle>:

void Sparkle(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b086      	sub	sp, #24
 8001780:	af00      	add	r7, sp, #0
	Reset_All_LED();
 8001782:	f000 fd25 	bl	80021d0 <Reset_All_LED>

	float normalized = (fft_output_average - SOUND_BASE) / (SOUND_MAX - SOUND_BASE);
 8001786:	4b35      	ldr	r3, [pc, #212]	@ (800185c <Sparkle+0xe0>)
 8001788:	edd3 7a00 	vldr	s15, [r3]
 800178c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8001860 <Sparkle+0xe4>
 8001790:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001794:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8001864 <Sparkle+0xe8>
 8001798:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800179c:	edc7 7a05 	vstr	s15, [r7, #20]
	if (normalized > 1.0f) normalized = 1.0f;
 80017a0:	edd7 7a05 	vldr	s15, [r7, #20]
 80017a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80017a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b0:	dd02      	ble.n	80017b8 <Sparkle+0x3c>
 80017b2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80017b6:	617b      	str	r3, [r7, #20]
	if (normalized < 0.0f) normalized = 0.0f;
 80017b8:	edd7 7a05 	vldr	s15, [r7, #20]
 80017bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c4:	d502      	bpl.n	80017cc <Sparkle+0x50>
 80017c6:	f04f 0300 	mov.w	r3, #0
 80017ca:	617b      	str	r3, [r7, #20]

	brightness = (uint8_t)(normalized * 45.0f);
 80017cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80017d0:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001868 <Sparkle+0xec>
 80017d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017dc:	edc7 7a01 	vstr	s15, [r7, #4]
 80017e0:	793b      	ldrb	r3, [r7, #4]
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	461a      	mov	r2, r3
 80017e6:	4b21      	ldr	r3, [pc, #132]	@ (800186c <Sparkle+0xf0>)
 80017e8:	601a      	str	r2, [r3, #0]

	for (int i = 0 ; i < MAX_LED ; i++)
 80017ea:	2300      	movs	r3, #0
 80017ec:	613b      	str	r3, [r7, #16]
 80017ee:	e023      	b.n	8001838 <Sparkle+0xbc>
	{
		uint8_t R = rand() % 256;
 80017f0:	f00a fd6c 	bl	800c2cc <rand>
 80017f4:	4603      	mov	r3, r0
 80017f6:	425a      	negs	r2, r3
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	b2d2      	uxtb	r2, r2
 80017fc:	bf58      	it	pl
 80017fe:	4253      	negpl	r3, r2
 8001800:	73fb      	strb	r3, [r7, #15]
		uint8_t G = rand() % 256;
 8001802:	f00a fd63 	bl	800c2cc <rand>
 8001806:	4603      	mov	r3, r0
 8001808:	425a      	negs	r2, r3
 800180a:	b2db      	uxtb	r3, r3
 800180c:	b2d2      	uxtb	r2, r2
 800180e:	bf58      	it	pl
 8001810:	4253      	negpl	r3, r2
 8001812:	73bb      	strb	r3, [r7, #14]
		uint8_t B = rand() % 256;
 8001814:	f00a fd5a 	bl	800c2cc <rand>
 8001818:	4603      	mov	r3, r0
 800181a:	425a      	negs	r2, r3
 800181c:	b2db      	uxtb	r3, r3
 800181e:	b2d2      	uxtb	r2, r2
 8001820:	bf58      	it	pl
 8001822:	4253      	negpl	r3, r2
 8001824:	737b      	strb	r3, [r7, #13]

		Set_LED(i, R, G, B);
 8001826:	7bf9      	ldrb	r1, [r7, #15]
 8001828:	7bba      	ldrb	r2, [r7, #14]
 800182a:	7b7b      	ldrb	r3, [r7, #13]
 800182c:	6938      	ldr	r0, [r7, #16]
 800182e:	f000 fca1 	bl	8002174 <Set_LED>
	for (int i = 0 ; i < MAX_LED ; i++)
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	3301      	adds	r3, #1
 8001836:	613b      	str	r3, [r7, #16]
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800183e:	dbd7      	blt.n	80017f0 <Sparkle+0x74>
	}
	Set_Brightness(brightness);
 8001840:	4b0a      	ldr	r3, [pc, #40]	@ (800186c <Sparkle+0xf0>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4618      	mov	r0, r3
 8001846:	f000 fcdf 	bl	8002208 <Set_Brightness>
	WS2812_Send();
 800184a:	f000 fd4f 	bl	80022ec <WS2812_Send>
	HAL_Delay(50);
 800184e:	2032      	movs	r0, #50	@ 0x32
 8001850:	f006 f874 	bl	800793c <HAL_Delay>
}
 8001854:	bf00      	nop
 8001856:	3718      	adds	r7, #24
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20001218 	.word	0x20001218
 8001860:	44e10000 	.word	0x44e10000
 8001864:	44960000 	.word	0x44960000
 8001868:	42340000 	.word	0x42340000
 800186c:	2000122c 	.word	0x2000122c

08001870 <SpiTransfer>:
static uint8_t SpiTransfer(uint8_t byte);
static bool GetPointRaw(uint16_t* x, uint16_t* y);
static bool GetPointRaw(uint16_t* x, uint16_t* y);

static uint8_t SpiTransfer(uint8_t byte)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b086      	sub	sp, #24
 8001874:	af02      	add	r7, sp, #8
 8001876:	4603      	mov	r3, r0
 8001878:	71fb      	strb	r3, [r7, #7]
	uint8_t result;

	(void)HAL_SPI_TransmitReceive(&hspi2, &byte, &result, 1U, 1000U);
 800187a:	f107 020f 	add.w	r2, r7, #15
 800187e:	1df9      	adds	r1, r7, #7
 8001880:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001884:	9300      	str	r3, [sp, #0]
 8001886:	2301      	movs	r3, #1
 8001888:	4803      	ldr	r0, [pc, #12]	@ (8001898 <SpiTransfer+0x28>)
 800188a:	f008 f8a4 	bl	80099d6 <HAL_SPI_TransmitReceive>

	return (result);
 800188e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3710      	adds	r7, #16
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	20005534 	.word	0x20005534

0800189c <GetPointRaw>:
//    lcdSetCursor(50,150);
//	lcdPrintf("Touch centre of cross");
//}

static bool GetPointRaw(uint16_t* x, uint16_t* y)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b090      	sub	sp, #64	@ 0x40
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
	uint16_t x_raw;
	uint16_t y_raw;
	uint16_t databuffer[2][MW_HAL_TOUCH_READ_POINTS_COUNT];
	uint8_t touch_count;

	if (!TouchIsTouched())
 80018a6:	f000 f921 	bl	8001aec <TouchIsTouched>
 80018aa:	4603      	mov	r3, r0
 80018ac:	f083 0301 	eor.w	r3, r3, #1
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <GetPointRaw+0x1e>
	{
		return false;
 80018b6:	2300      	movs	r3, #0
 80018b8:	e111      	b.n	8001ade <GetPointRaw+0x242>
	}

	// get set of readings
	CS_ON;
 80018ba:	2200      	movs	r2, #0
 80018bc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018c0:	4889      	ldr	r0, [pc, #548]	@ (8001ae8 <GetPointRaw+0x24c>)
 80018c2:	f007 fb33 	bl	8008f2c <HAL_GPIO_WritePin>
	touch_count = 0U;
 80018c6:	2300      	movs	r3, #0
 80018c8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	do
	{
		SpiTransfer(COMMAND_READ_X);
 80018cc:	20d0      	movs	r0, #208	@ 0xd0
 80018ce:	f7ff ffcf 	bl	8001870 <SpiTransfer>
		x_raw = (uint16_t)SpiTransfer(0U) << 8;
 80018d2:	2000      	movs	r0, #0
 80018d4:	f7ff ffcc 	bl	8001870 <SpiTransfer>
 80018d8:	4603      	mov	r3, r0
 80018da:	021b      	lsls	r3, r3, #8
 80018dc:	877b      	strh	r3, [r7, #58]	@ 0x3a
		x_raw |= (uint16_t)SpiTransfer(0U);
 80018de:	2000      	movs	r0, #0
 80018e0:	f7ff ffc6 	bl	8001870 <SpiTransfer>
 80018e4:	4603      	mov	r3, r0
 80018e6:	461a      	mov	r2, r3
 80018e8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80018ea:	4313      	orrs	r3, r2
 80018ec:	877b      	strh	r3, [r7, #58]	@ 0x3a
		x_raw >>= 3;
 80018ee:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80018f0:	08db      	lsrs	r3, r3, #3
 80018f2:	877b      	strh	r3, [r7, #58]	@ 0x3a

		SpiTransfer(COMMAND_READ_Y);
 80018f4:	2090      	movs	r0, #144	@ 0x90
 80018f6:	f7ff ffbb 	bl	8001870 <SpiTransfer>
		y_raw = (uint16_t)SpiTransfer(0U) << 8;
 80018fa:	2000      	movs	r0, #0
 80018fc:	f7ff ffb8 	bl	8001870 <SpiTransfer>
 8001900:	4603      	mov	r3, r0
 8001902:	021b      	lsls	r3, r3, #8
 8001904:	873b      	strh	r3, [r7, #56]	@ 0x38
		y_raw |= (uint16_t)SpiTransfer(0U);
 8001906:	2000      	movs	r0, #0
 8001908:	f7ff ffb2 	bl	8001870 <SpiTransfer>
 800190c:	4603      	mov	r3, r0
 800190e:	461a      	mov	r2, r3
 8001910:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001912:	4313      	orrs	r3, r2
 8001914:	873b      	strh	r3, [r7, #56]	@ 0x38
		y_raw >>= 3;
 8001916:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001918:	08db      	lsrs	r3, r3, #3
 800191a:	873b      	strh	r3, [r7, #56]	@ 0x38

		databuffer[0][touch_count] = x_raw;
 800191c:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	3340      	adds	r3, #64	@ 0x40
 8001924:	443b      	add	r3, r7
 8001926:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8001928:	f823 2c34 	strh.w	r2, [r3, #-52]
		databuffer[1][touch_count] = y_raw;
 800192c:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001930:	330a      	adds	r3, #10
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	3340      	adds	r3, #64	@ 0x40
 8001936:	443b      	add	r3, r7
 8001938:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800193a:	f823 2c34 	strh.w	r2, [r3, #-52]
		touch_count++;
 800193e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001942:	3301      	adds	r3, #1
 8001944:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	}
	while (TouchIsTouched() == true && touch_count < MW_HAL_TOUCH_READ_POINTS_COUNT);
 8001948:	f000 f8d0 	bl	8001aec <TouchIsTouched>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d003      	beq.n	800195a <GetPointRaw+0xbe>
 8001952:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001956:	2b09      	cmp	r3, #9
 8001958:	d9b8      	bls.n	80018cc <GetPointRaw+0x30>
	CS_OFF;
 800195a:	2201      	movs	r2, #1
 800195c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001960:	4861      	ldr	r0, [pc, #388]	@ (8001ae8 <GetPointRaw+0x24c>)
 8001962:	f007 fae3 	bl	8008f2c <HAL_GPIO_WritePin>

	// check that the touch was held down during all the readings
	if (touch_count != MW_HAL_TOUCH_READ_POINTS_COUNT)
 8001966:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800196a:	2b0a      	cmp	r3, #10
 800196c:	d001      	beq.n	8001972 <GetPointRaw+0xd6>
	{
		return (false);
 800196e:	2300      	movs	r3, #0
 8001970:	e0b5      	b.n	8001ade <GetPointRaw+0x242>
	}

	// sort the x readings
	do
	{
		sorted = true;
 8001972:	2301      	movs	r3, #1
 8001974:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
		for (i = 0U; i < touch_count - 1U; i++)
 8001978:	2300      	movs	r3, #0
 800197a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800197e:	e039      	b.n	80019f4 <GetPointRaw+0x158>
		{
			if(databuffer[0][i] > databuffer[0][i + 1U])
 8001980:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	3340      	adds	r3, #64	@ 0x40
 8001988:	443b      	add	r3, r7
 800198a:	f833 2c34 	ldrh.w	r2, [r3, #-52]
 800198e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001992:	3301      	adds	r3, #1
 8001994:	005b      	lsls	r3, r3, #1
 8001996:	3340      	adds	r3, #64	@ 0x40
 8001998:	443b      	add	r3, r7
 800199a:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 800199e:	429a      	cmp	r2, r3
 80019a0:	d923      	bls.n	80019ea <GetPointRaw+0x14e>
			{
				swap_value = databuffer[0][i + 1U];
 80019a2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80019a6:	3301      	adds	r3, #1
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	3340      	adds	r3, #64	@ 0x40
 80019ac:	443b      	add	r3, r7
 80019ae:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80019b2:	86fb      	strh	r3, [r7, #54]	@ 0x36
				databuffer[0][i + 1U] = databuffer[0][i];
 80019b4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80019b8:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80019bc:	3201      	adds	r2, #1
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	3340      	adds	r3, #64	@ 0x40
 80019c2:	443b      	add	r3, r7
 80019c4:	f833 1c34 	ldrh.w	r1, [r3, #-52]
 80019c8:	0053      	lsls	r3, r2, #1
 80019ca:	3340      	adds	r3, #64	@ 0x40
 80019cc:	443b      	add	r3, r7
 80019ce:	460a      	mov	r2, r1
 80019d0:	f823 2c34 	strh.w	r2, [r3, #-52]
				databuffer[0][i] = swap_value;
 80019d4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	3340      	adds	r3, #64	@ 0x40
 80019dc:	443b      	add	r3, r7
 80019de:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80019e0:	f823 2c34 	strh.w	r2, [r3, #-52]
				sorted = false;
 80019e4:	2300      	movs	r3, #0
 80019e6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
		for (i = 0U; i < touch_count - 1U; i++)
 80019ea:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80019ee:	3301      	adds	r3, #1
 80019f0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80019f4:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80019f8:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80019fc:	3b01      	subs	r3, #1
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d3be      	bcc.n	8001980 <GetPointRaw+0xe4>
			}
		}
	}
	while (!sorted);
 8001a02:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001a06:	f083 0301 	eor.w	r3, r3, #1
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d1b0      	bne.n	8001972 <GetPointRaw+0xd6>

	// sort the y readings
	do
	{
		sorted = true;
 8001a10:	2301      	movs	r3, #1
 8001a12:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
		for (i = 0U; i < touch_count - 1U; i++)
 8001a16:	2300      	movs	r3, #0
 8001a18:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8001a1c:	e040      	b.n	8001aa0 <GetPointRaw+0x204>
		{
			if (databuffer[1][i] > databuffer[1][i + 1U])
 8001a1e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001a22:	330a      	adds	r3, #10
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	3340      	adds	r3, #64	@ 0x40
 8001a28:	443b      	add	r3, r7
 8001a2a:	f833 2c34 	ldrh.w	r2, [r3, #-52]
 8001a2e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001a32:	3301      	adds	r3, #1
 8001a34:	330a      	adds	r3, #10
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	3340      	adds	r3, #64	@ 0x40
 8001a3a:	443b      	add	r3, r7
 8001a3c:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d928      	bls.n	8001a96 <GetPointRaw+0x1fa>
			{
				swap_value = databuffer[1][i + 1U];
 8001a44:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001a48:	3301      	adds	r3, #1
 8001a4a:	330a      	adds	r3, #10
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	3340      	adds	r3, #64	@ 0x40
 8001a50:	443b      	add	r3, r7
 8001a52:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8001a56:	86fb      	strh	r3, [r7, #54]	@ 0x36
				databuffer[1][i + 1U] = databuffer[1][i];
 8001a58:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001a5c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001a60:	3201      	adds	r2, #1
 8001a62:	330a      	adds	r3, #10
 8001a64:	005b      	lsls	r3, r3, #1
 8001a66:	3340      	adds	r3, #64	@ 0x40
 8001a68:	443b      	add	r3, r7
 8001a6a:	f833 1c34 	ldrh.w	r1, [r3, #-52]
 8001a6e:	f102 030a 	add.w	r3, r2, #10
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	3340      	adds	r3, #64	@ 0x40
 8001a76:	443b      	add	r3, r7
 8001a78:	460a      	mov	r2, r1
 8001a7a:	f823 2c34 	strh.w	r2, [r3, #-52]
				databuffer[1][i] = swap_value;
 8001a7e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001a82:	330a      	adds	r3, #10
 8001a84:	005b      	lsls	r3, r3, #1
 8001a86:	3340      	adds	r3, #64	@ 0x40
 8001a88:	443b      	add	r3, r7
 8001a8a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8001a8c:	f823 2c34 	strh.w	r2, [r3, #-52]
				sorted = false;
 8001a90:	2300      	movs	r3, #0
 8001a92:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
		for (i = 0U; i < touch_count - 1U; i++)
 8001a96:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8001aa0:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001aa4:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001aa8:	3b01      	subs	r3, #1
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d3b7      	bcc.n	8001a1e <GetPointRaw+0x182>
			}
		}
	}
	while (!sorted);
 8001aae:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001ab2:	f083 0301 	eor.w	r3, r3, #1
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d1a9      	bne.n	8001a10 <GetPointRaw+0x174>

	// take averaged middle 2 readings
	*x = (databuffer[0][4] + databuffer[0][5]) / 2U;
 8001abc:	8abb      	ldrh	r3, [r7, #20]
 8001abe:	461a      	mov	r2, r3
 8001ac0:	8afb      	ldrh	r3, [r7, #22]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	085b      	lsrs	r3, r3, #1
 8001ac6:	b29a      	uxth	r2, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	801a      	strh	r2, [r3, #0]
	*y = (databuffer[1][4] + databuffer[1][5]) / 2U;
 8001acc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001ace:	461a      	mov	r2, r3
 8001ad0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001ad2:	4413      	add	r3, r2
 8001ad4:	085b      	lsrs	r3, r3, #1
 8001ad6:	b29a      	uxth	r2, r3
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	801a      	strh	r2, [r3, #0]

	return (true);
 8001adc:	2301      	movs	r3, #1
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3740      	adds	r7, #64	@ 0x40
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40020400 	.word	0x40020400

08001aec <TouchIsTouched>:

bool TouchIsTouched(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
	GPIO_PinState pin_state = HAL_GPIO_ReadPin(TOUCH_IRQ_PORT, TOUCH_IRQ_PIN);
 8001af2:	2120      	movs	r1, #32
 8001af4:	4807      	ldr	r0, [pc, #28]	@ (8001b14 <TouchIsTouched+0x28>)
 8001af6:	f007 fa01 	bl	8008efc <HAL_GPIO_ReadPin>
 8001afa:	4603      	mov	r3, r0
 8001afc:	71fb      	strb	r3, [r7, #7]
	return pin_state == GPIO_PIN_RESET;
 8001afe:	79fb      	ldrb	r3, [r7, #7]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	bf0c      	ite	eq
 8001b04:	2301      	moveq	r3, #1
 8001b06:	2300      	movne	r3, #0
 8001b08:	b2db      	uxtb	r3, r3
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40020800 	.word	0x40020800

08001b18 <TouchGetCalibratedPoint>:

bool TouchGetCalibratedPoint(int16_t* x, int16_t* y)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b088      	sub	sp, #32
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	6039      	str	r1, [r7, #0]
	POINT_T raw_point;
	POINT_T display_point;
	uint16_t raw_x;
	uint16_t raw_y;
	// get raw reading
	if (GetPointRaw(&raw_x, &raw_y) == false)
 8001b22:	f107 020c 	add.w	r2, r7, #12
 8001b26:	f107 030e 	add.w	r3, r7, #14
 8001b2a:	4611      	mov	r1, r2
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7ff feb5 	bl	800189c <GetPointRaw>
 8001b32:	4603      	mov	r3, r0
 8001b34:	f083 0301 	eor.w	r3, r3, #1
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <TouchGetCalibratedPoint+0x2a>
	{
		return false;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	e02a      	b.n	8001b98 <TouchGetCalibratedPoint+0x80>
	}
	raw_point.x = (INT_32)raw_x;
 8001b42:	89fb      	ldrh	r3, [r7, #14]
 8001b44:	61bb      	str	r3, [r7, #24]
	raw_point.y = (INT_32)raw_y;
 8001b46:	89bb      	ldrh	r3, [r7, #12]
 8001b48:	61fb      	str	r3, [r7, #28]
	// apply calibration matrix
	(void)getDisplayPoint(&display_point, &raw_point, &matrix);
 8001b4a:	f107 0118 	add.w	r1, r7, #24
 8001b4e:	f107 0310 	add.w	r3, r7, #16
 8001b52:	4a13      	ldr	r2, [pc, #76]	@ (8001ba0 <TouchGetCalibratedPoint+0x88>)
 8001b54:	4618      	mov	r0, r3
 8001b56:	f000 fd77 	bl	8002648 <getDisplayPoint>
	// range check results
	if (display_point.x > 319)
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001b60:	db02      	blt.n	8001b68 <TouchGetCalibratedPoint+0x50>
	{
		display_point.x = 319;
 8001b62:	f240 133f 	movw	r3, #319	@ 0x13f
 8001b66:	613b      	str	r3, [r7, #16]
	}
	if (display_point.y > 239)
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	2bef      	cmp	r3, #239	@ 0xef
 8001b6c:	dd01      	ble.n	8001b72 <TouchGetCalibratedPoint+0x5a>
	{
		display_point.y = 239;
 8001b6e:	23ef      	movs	r3, #239	@ 0xef
 8001b70:	617b      	str	r3, [r7, #20]
	}

	if (display_point.x < 0)
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	da01      	bge.n	8001b7c <TouchGetCalibratedPoint+0x64>
	{
		display_point.x = 0;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	613b      	str	r3, [r7, #16]
	}
	if (display_point.y < 0)
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	da01      	bge.n	8001b86 <TouchGetCalibratedPoint+0x6e>
	{
		display_point.y = 0;
 8001b82:	2300      	movs	r3, #0
 8001b84:	617b      	str	r3, [r7, #20]
	}
	*x = (int16_t)display_point.x;
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	b21a      	sxth	r2, r3
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	801a      	strh	r2, [r3, #0]
	*y =(int16_t)display_point.y;
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	b21a      	sxth	r2, r3
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	801a      	strh	r2, [r3, #0]
	return true;
 8001b96:	2301      	movs	r3, #1
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3720      	adds	r7, #32
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	20001248 	.word	0x20001248

08001ba4 <TouchCalibrate>:

void TouchCalibrate(void)
{
 8001ba4:	b5b0      	push	{r4, r5, r7, lr}
 8001ba6:	b08c      	sub	sp, #48	@ 0x30
 8001ba8:	af00      	add	r7, sp, #0
//	uint16_t x;
//	uint16_t y;
	POINT_T raw_points[3];
	POINT_T display_points[3] = {{40, 40}, {280, 40}, {280, 200}};
 8001baa:	4b13      	ldr	r3, [pc, #76]	@ (8001bf8 <TouchCalibrate+0x54>)
 8001bac:	463c      	mov	r4, r7
 8001bae:	461d      	mov	r5, r3
 8001bb0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001bb2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001bb4:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001bb8:	e884 0003 	stmia.w	r4, {r0, r1}

	raw_points[0].x = 2970;
 8001bbc:	f640 339a 	movw	r3, #2970	@ 0xb9a
 8001bc0:	61bb      	str	r3, [r7, #24]
	raw_points[0].y = 670;
 8001bc2:	f240 239e 	movw	r3, #670	@ 0x29e
 8001bc6:	61fb      	str	r3, [r7, #28]



    /* second point */

	raw_points[1].x = 865;
 8001bc8:	f240 3361 	movw	r3, #865	@ 0x361
 8001bcc:	623b      	str	r3, [r7, #32]
	raw_points[1].y = 711;
 8001bce:	f240 23c7 	movw	r3, #711	@ 0x2c7
 8001bd2:	627b      	str	r3, [r7, #36]	@ 0x24




	raw_points[2].x = 789;
 8001bd4:	f240 3315 	movw	r3, #789	@ 0x315
 8001bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
	raw_points[2].y = 3239;
 8001bda:	f640 43a7 	movw	r3, #3239	@ 0xca7
 8001bde:	62fb      	str	r3, [r7, #44]	@ 0x2c



	(void)setCalibrationMatrix(display_points, raw_points, &matrix);
 8001be0:	f107 0118 	add.w	r1, r7, #24
 8001be4:	463b      	mov	r3, r7
 8001be6:	4a05      	ldr	r2, [pc, #20]	@ (8001bfc <TouchCalibrate+0x58>)
 8001be8:	4618      	mov	r0, r3
 8001bea:	f000 fbef 	bl	80023cc <setCalibrationMatrix>
}
 8001bee:	bf00      	nop
 8001bf0:	3730      	adds	r7, #48	@ 0x30
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bdb0      	pop	{r4, r5, r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	080100b8 	.word	0x080100b8
 8001bfc:	20001248 	.word	0x20001248

08001c00 <tetrisDrawStatus>:
uint16_t ef3color;
uint16_t ef4color;

uint16_t startButtonColor;
void tetrisDrawStatus()
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
	boardColor = COLOR_DARKGREY;
 8001c04:	4b08      	ldr	r3, [pc, #32]	@ (8001c28 <tetrisDrawStatus+0x28>)
 8001c06:	f647 32ef 	movw	r2, #31727	@ 0x7bef
 8001c0a:	801a      	strh	r2, [r3, #0]
	downButtonColor = DOWN_BUTTON_COLOR;
 8001c0c:	4b07      	ldr	r3, [pc, #28]	@ (8001c2c <tetrisDrawStatus+0x2c>)
 8001c0e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c12:	801a      	strh	r2, [r3, #0]
//	startButtonColor = START_BUTTON_COLOR;
	tetrisDrawDownButton(DOWN_BUTTON_X, DOWN_BUTTON_Y, downButtonColor);
 8001c14:	4b05      	ldr	r3, [pc, #20]	@ (8001c2c <tetrisDrawStatus+0x2c>)
 8001c16:	881b      	ldrh	r3, [r3, #0]
 8001c18:	461a      	mov	r2, r3
 8001c1a:	21d2      	movs	r1, #210	@ 0xd2
 8001c1c:	201e      	movs	r0, #30
 8001c1e:	f000 f807 	bl	8001c30 <tetrisDrawDownButton>

}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	20001264 	.word	0x20001264
 8001c2c:	20001266 	.word	0x20001266

08001c30 <tetrisDrawDownButton>:
void tetrisDrawDownButton(uint16_t x, uint16_t y, uint16_t color)
{
 8001c30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c32:	b087      	sub	sp, #28
 8001c34:	af04      	add	r7, sp, #16
 8001c36:	4603      	mov	r3, r0
 8001c38:	80fb      	strh	r3, [r7, #6]
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	80bb      	strh	r3, [r7, #4]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	807b      	strh	r3, [r7, #2]

	lcdDrawCircle(x,y,DOWN_BUTTON_RADIUS-3,color);
 8001c42:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001c46:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001c4a:	887b      	ldrh	r3, [r7, #2]
 8001c4c:	220f      	movs	r2, #15
 8001c4e:	f001 f9c0 	bl	8002fd2 <lcdDrawCircle>
	lcdDrawCircle(x,y,DOWN_BUTTON_RADIUS,color);
 8001c52:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001c56:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001c5a:	887b      	ldrh	r3, [r7, #2]
 8001c5c:	2212      	movs	r2, #18
 8001c5e:	f001 f9b8 	bl	8002fd2 <lcdDrawCircle>
	lcdDrawTriangle(x+5,y-10,x+5,y+10,x-5,y,color);
 8001c62:	88fb      	ldrh	r3, [r7, #6]
 8001c64:	3305      	adds	r3, #5
 8001c66:	b29b      	uxth	r3, r3
 8001c68:	b218      	sxth	r0, r3
 8001c6a:	88bb      	ldrh	r3, [r7, #4]
 8001c6c:	3b0a      	subs	r3, #10
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	b21c      	sxth	r4, r3
 8001c72:	88fb      	ldrh	r3, [r7, #6]
 8001c74:	3305      	adds	r3, #5
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	b21d      	sxth	r5, r3
 8001c7a:	88bb      	ldrh	r3, [r7, #4]
 8001c7c:	330a      	adds	r3, #10
 8001c7e:	b29b      	uxth	r3, r3
 8001c80:	b21e      	sxth	r6, r3
 8001c82:	88fb      	ldrh	r3, [r7, #6]
 8001c84:	3b05      	subs	r3, #5
 8001c86:	b29b      	uxth	r3, r3
 8001c88:	b21b      	sxth	r3, r3
 8001c8a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001c8e:	8879      	ldrh	r1, [r7, #2]
 8001c90:	9102      	str	r1, [sp, #8]
 8001c92:	9201      	str	r2, [sp, #4]
 8001c94:	9300      	str	r3, [sp, #0]
 8001c96:	4633      	mov	r3, r6
 8001c98:	462a      	mov	r2, r5
 8001c9a:	4621      	mov	r1, r4
 8001c9c:	f001 fa6d 	bl	800317a <lcdDrawTriangle>

}
 8001ca0:	bf00      	nop
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001ca8 <tetrisUpdateDownButton>:
void tetrisUpdateDownButton(uint16_t color)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	4603      	mov	r3, r0
 8001cb0:	80fb      	strh	r3, [r7, #6]
	if(downButtonColor != color)
 8001cb2:	4b09      	ldr	r3, [pc, #36]	@ (8001cd8 <tetrisUpdateDownButton+0x30>)
 8001cb4:	881b      	ldrh	r3, [r3, #0]
 8001cb6:	88fa      	ldrh	r2, [r7, #6]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d009      	beq.n	8001cd0 <tetrisUpdateDownButton+0x28>
	{
		downButtonColor = color;
 8001cbc:	4a06      	ldr	r2, [pc, #24]	@ (8001cd8 <tetrisUpdateDownButton+0x30>)
 8001cbe:	88fb      	ldrh	r3, [r7, #6]
 8001cc0:	8013      	strh	r3, [r2, #0]
		tetrisDrawDownButton(DOWN_BUTTON_X,DOWN_BUTTON_Y,downButtonColor);
 8001cc2:	4b05      	ldr	r3, [pc, #20]	@ (8001cd8 <tetrisUpdateDownButton+0x30>)
 8001cc4:	881b      	ldrh	r3, [r3, #0]
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	21d2      	movs	r1, #210	@ 0xd2
 8001cca:	201e      	movs	r0, #30
 8001ccc:	f7ff ffb0 	bl	8001c30 <tetrisDrawDownButton>
	}
}
 8001cd0:	bf00      	nop
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	20001266 	.word	0x20001266

08001cdc <UpdateFFTButton>:
void UpdateFFTButton(uint16_t color, uint16_t color2)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b088      	sub	sp, #32
 8001ce0:	af06      	add	r7, sp, #24
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	460a      	mov	r2, r1
 8001ce6:	80fb      	strh	r3, [r7, #6]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	80bb      	strh	r3, [r7, #4]
	if(fftcolor != color)
 8001cec:	4b0e      	ldr	r3, [pc, #56]	@ (8001d28 <UpdateFFTButton+0x4c>)
 8001cee:	881b      	ldrh	r3, [r3, #0]
 8001cf0:	88fa      	ldrh	r2, [r7, #6]
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d014      	beq.n	8001d20 <UpdateFFTButton+0x44>
		{
		fftcolor = color;
 8001cf6:	4a0c      	ldr	r2, [pc, #48]	@ (8001d28 <UpdateFFTButton+0x4c>)
 8001cf8:	88fb      	ldrh	r3, [r7, #6]
 8001cfa:	8013      	strh	r3, [r2, #0]
			LCD_DrawRoundIcon(100, 100, 120, 40, 10, "O_N F_F_T",fftcolor,color2, COLOR_WHITE);
 8001cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8001d28 <UpdateFFTButton+0x4c>)
 8001cfe:	881b      	ldrh	r3, [r3, #0]
 8001d00:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d04:	9204      	str	r2, [sp, #16]
 8001d06:	88ba      	ldrh	r2, [r7, #4]
 8001d08:	9203      	str	r2, [sp, #12]
 8001d0a:	9302      	str	r3, [sp, #8]
 8001d0c:	4b07      	ldr	r3, [pc, #28]	@ (8001d2c <UpdateFFTButton+0x50>)
 8001d0e:	9301      	str	r3, [sp, #4]
 8001d10:	230a      	movs	r3, #10
 8001d12:	9300      	str	r3, [sp, #0]
 8001d14:	2328      	movs	r3, #40	@ 0x28
 8001d16:	2278      	movs	r2, #120	@ 0x78
 8001d18:	2164      	movs	r1, #100	@ 0x64
 8001d1a:	2064      	movs	r0, #100	@ 0x64
 8001d1c:	f000 f942 	bl	8001fa4 <LCD_DrawRoundIcon>
		}
}
 8001d20:	bf00      	nop
 8001d22:	3708      	adds	r7, #8
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	20001268 	.word	0x20001268
 8001d2c:	080100d0 	.word	0x080100d0

08001d30 <UpdateEF1Button>:
//			normalcolor = color;
//			LCD_DrawRoundIcon(90, 120, 120, 40, 10, "N-O-R-M-A-L", normalcolor , color2 , COLOR_WHITE);
//		}
//}

void UpdateEF1Button(uint16_t color1 , uint16_t color2){
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b088      	sub	sp, #32
 8001d34:	af06      	add	r7, sp, #24
 8001d36:	4603      	mov	r3, r0
 8001d38:	460a      	mov	r2, r1
 8001d3a:	80fb      	strh	r3, [r7, #6]
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	80bb      	strh	r3, [r7, #4]
	if(ef1color != color1){
 8001d40:	4b0e      	ldr	r3, [pc, #56]	@ (8001d7c <UpdateEF1Button+0x4c>)
 8001d42:	881b      	ldrh	r3, [r3, #0]
 8001d44:	88fa      	ldrh	r2, [r7, #6]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d014      	beq.n	8001d74 <UpdateEF1Button+0x44>
		ef1color = color1;
 8001d4a:	4a0c      	ldr	r2, [pc, #48]	@ (8001d7c <UpdateEF1Button+0x4c>)
 8001d4c:	88fb      	ldrh	r3, [r7, #6]
 8001d4e:	8013      	strh	r3, [r2, #0]
		LCD_DrawRoundIcon(30, 50, 120, 40, 10, "Light_Bar",ef1color, color2, COLOR_WHITE);
 8001d50:	4b0a      	ldr	r3, [pc, #40]	@ (8001d7c <UpdateEF1Button+0x4c>)
 8001d52:	881b      	ldrh	r3, [r3, #0]
 8001d54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d58:	9204      	str	r2, [sp, #16]
 8001d5a:	88ba      	ldrh	r2, [r7, #4]
 8001d5c:	9203      	str	r2, [sp, #12]
 8001d5e:	9302      	str	r3, [sp, #8]
 8001d60:	4b07      	ldr	r3, [pc, #28]	@ (8001d80 <UpdateEF1Button+0x50>)
 8001d62:	9301      	str	r3, [sp, #4]
 8001d64:	230a      	movs	r3, #10
 8001d66:	9300      	str	r3, [sp, #0]
 8001d68:	2328      	movs	r3, #40	@ 0x28
 8001d6a:	2278      	movs	r2, #120	@ 0x78
 8001d6c:	2132      	movs	r1, #50	@ 0x32
 8001d6e:	201e      	movs	r0, #30
 8001d70:	f000 f918 	bl	8001fa4 <LCD_DrawRoundIcon>
	}
}
 8001d74:	bf00      	nop
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	2000126a 	.word	0x2000126a
 8001d80:	080100dc 	.word	0x080100dc

08001d84 <UpdateEF2Button>:
void UpdateEF2Button(uint16_t color1 , uint16_t color2){
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b088      	sub	sp, #32
 8001d88:	af06      	add	r7, sp, #24
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	460a      	mov	r2, r1
 8001d8e:	80fb      	strh	r3, [r7, #6]
 8001d90:	4613      	mov	r3, r2
 8001d92:	80bb      	strh	r3, [r7, #4]
	if(ef2color != color1){
 8001d94:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd0 <UpdateEF2Button+0x4c>)
 8001d96:	881b      	ldrh	r3, [r3, #0]
 8001d98:	88fa      	ldrh	r2, [r7, #6]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d014      	beq.n	8001dc8 <UpdateEF2Button+0x44>
		ef2color = color1;
 8001d9e:	4a0c      	ldr	r2, [pc, #48]	@ (8001dd0 <UpdateEF2Button+0x4c>)
 8001da0:	88fb      	ldrh	r3, [r7, #6]
 8001da2:	8013      	strh	r3, [r2, #0]
		LCD_DrawRoundIcon(180,50, 120, 40, 10, "Sparkle", ef2color, color2, COLOR_WHITE);
 8001da4:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd0 <UpdateEF2Button+0x4c>)
 8001da6:	881b      	ldrh	r3, [r3, #0]
 8001da8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001dac:	9204      	str	r2, [sp, #16]
 8001dae:	88ba      	ldrh	r2, [r7, #4]
 8001db0:	9203      	str	r2, [sp, #12]
 8001db2:	9302      	str	r3, [sp, #8]
 8001db4:	4b07      	ldr	r3, [pc, #28]	@ (8001dd4 <UpdateEF2Button+0x50>)
 8001db6:	9301      	str	r3, [sp, #4]
 8001db8:	230a      	movs	r3, #10
 8001dba:	9300      	str	r3, [sp, #0]
 8001dbc:	2328      	movs	r3, #40	@ 0x28
 8001dbe:	2278      	movs	r2, #120	@ 0x78
 8001dc0:	2132      	movs	r1, #50	@ 0x32
 8001dc2:	20b4      	movs	r0, #180	@ 0xb4
 8001dc4:	f000 f8ee 	bl	8001fa4 <LCD_DrawRoundIcon>
	}
}
 8001dc8:	bf00      	nop
 8001dca:	3708      	adds	r7, #8
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	2000126c 	.word	0x2000126c
 8001dd4:	080100e8 	.word	0x080100e8

08001dd8 <UpdateEF3Button>:
void UpdateEF3Button(uint16_t color1 , uint16_t color2){
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b088      	sub	sp, #32
 8001ddc:	af06      	add	r7, sp, #24
 8001dde:	4603      	mov	r3, r0
 8001de0:	460a      	mov	r2, r1
 8001de2:	80fb      	strh	r3, [r7, #6]
 8001de4:	4613      	mov	r3, r2
 8001de6:	80bb      	strh	r3, [r7, #4]
	if(ef3color != color1){
 8001de8:	4b0e      	ldr	r3, [pc, #56]	@ (8001e24 <UpdateEF3Button+0x4c>)
 8001dea:	881b      	ldrh	r3, [r3, #0]
 8001dec:	88fa      	ldrh	r2, [r7, #6]
 8001dee:	429a      	cmp	r2, r3
 8001df0:	d014      	beq.n	8001e1c <UpdateEF3Button+0x44>
		ef3color = color1;
 8001df2:	4a0c      	ldr	r2, [pc, #48]	@ (8001e24 <UpdateEF3Button+0x4c>)
 8001df4:	88fb      	ldrh	r3, [r7, #6]
 8001df6:	8013      	strh	r3, [r2, #0]
		LCD_DrawRoundIcon(30, 120, 120, 40, 10, "Flash",ef3color, color2, COLOR_WHITE);
 8001df8:	4b0a      	ldr	r3, [pc, #40]	@ (8001e24 <UpdateEF3Button+0x4c>)
 8001dfa:	881b      	ldrh	r3, [r3, #0]
 8001dfc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e00:	9204      	str	r2, [sp, #16]
 8001e02:	88ba      	ldrh	r2, [r7, #4]
 8001e04:	9203      	str	r2, [sp, #12]
 8001e06:	9302      	str	r3, [sp, #8]
 8001e08:	4b07      	ldr	r3, [pc, #28]	@ (8001e28 <UpdateEF3Button+0x50>)
 8001e0a:	9301      	str	r3, [sp, #4]
 8001e0c:	230a      	movs	r3, #10
 8001e0e:	9300      	str	r3, [sp, #0]
 8001e10:	2328      	movs	r3, #40	@ 0x28
 8001e12:	2278      	movs	r2, #120	@ 0x78
 8001e14:	2178      	movs	r1, #120	@ 0x78
 8001e16:	201e      	movs	r0, #30
 8001e18:	f000 f8c4 	bl	8001fa4 <LCD_DrawRoundIcon>
	}
}
 8001e1c:	bf00      	nop
 8001e1e:	3708      	adds	r7, #8
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	2000126e 	.word	0x2000126e
 8001e28:	080100f0 	.word	0x080100f0

08001e2c <UpdateEF4Button>:
void UpdateEF4Button(uint16_t color1 , uint16_t color2){
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b088      	sub	sp, #32
 8001e30:	af06      	add	r7, sp, #24
 8001e32:	4603      	mov	r3, r0
 8001e34:	460a      	mov	r2, r1
 8001e36:	80fb      	strh	r3, [r7, #6]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	80bb      	strh	r3, [r7, #4]
	if(ef4color != color1){
 8001e3c:	4b0e      	ldr	r3, [pc, #56]	@ (8001e78 <UpdateEF4Button+0x4c>)
 8001e3e:	881b      	ldrh	r3, [r3, #0]
 8001e40:	88fa      	ldrh	r2, [r7, #6]
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d014      	beq.n	8001e70 <UpdateEF4Button+0x44>
		ef4color = color1;
 8001e46:	4a0c      	ldr	r2, [pc, #48]	@ (8001e78 <UpdateEF4Button+0x4c>)
 8001e48:	88fb      	ldrh	r3, [r7, #6]
 8001e4a:	8013      	strh	r3, [r2, #0]
		LCD_DrawRoundIcon(180, 120, 120, 40, 10, "EchoSplit",ef4color, color2 ,COLOR_WHITE);
 8001e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8001e78 <UpdateEF4Button+0x4c>)
 8001e4e:	881b      	ldrh	r3, [r3, #0]
 8001e50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e54:	9204      	str	r2, [sp, #16]
 8001e56:	88ba      	ldrh	r2, [r7, #4]
 8001e58:	9203      	str	r2, [sp, #12]
 8001e5a:	9302      	str	r3, [sp, #8]
 8001e5c:	4b07      	ldr	r3, [pc, #28]	@ (8001e7c <UpdateEF4Button+0x50>)
 8001e5e:	9301      	str	r3, [sp, #4]
 8001e60:	230a      	movs	r3, #10
 8001e62:	9300      	str	r3, [sp, #0]
 8001e64:	2328      	movs	r3, #40	@ 0x28
 8001e66:	2278      	movs	r2, #120	@ 0x78
 8001e68:	2178      	movs	r1, #120	@ 0x78
 8001e6a:	20b4      	movs	r0, #180	@ 0xb4
 8001e6c:	f000 f89a 	bl	8001fa4 <LCD_DrawRoundIcon>
	}
}
 8001e70:	bf00      	nop
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	20001270 	.word	0x20001270
 8001e7c:	080100f8 	.word	0x080100f8

08001e80 <giao_dien_batdau>:





void giao_dien_batdau(){
 8001e80:	b598      	push	{r3, r4, r7, lr}
 8001e82:	af00      	add	r7, sp, #0
		lcdSetTextFont(&Font16);
 8001e84:	480d      	ldr	r0, [pc, #52]	@ (8001ebc <giao_dien_batdau+0x3c>)
 8001e86:	f001 fc45 	bl	8003714 <lcdSetTextFont>
		lcdSetCursor(0, lcdGetHeight() - lcdGetTextFont()->Height - 1);
 8001e8a:	f001 fd45 	bl	8003918 <lcdGetHeight>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	461c      	mov	r4, r3
 8001e92:	f001 fd59 	bl	8003948 <lcdGetTextFont>
 8001e96:	4603      	mov	r3, r0
 8001e98:	88db      	ldrh	r3, [r3, #6]
 8001e9a:	1ae3      	subs	r3, r4, r3
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	2000      	movs	r0, #0
 8001ea6:	f001 fcc5 	bl	8003834 <lcdSetCursor>
		lcdSetTextColor(COLOR_WHITE, COLOR_BLACK);
 8001eaa:	2100      	movs	r1, #0
 8001eac:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001eb0:	f001 fc40 	bl	8003734 <lcdSetTextColor>
		testDrawImage();
 8001eb4:	f000 f824 	bl	8001f00 <testDrawImage>
}
 8001eb8:	bf00      	nop
 8001eba:	bd98      	pop	{r3, r4, r7, pc}
 8001ebc:	20000008 	.word	0x20000008

08001ec0 <giao_dien_1>:
void giao_dien_1(){
 8001ec0:	b598      	push	{r3, r4, r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
	 	lcdSetTextFont(&Font16);
 8001ec4:	480d      	ldr	r0, [pc, #52]	@ (8001efc <giao_dien_1+0x3c>)
 8001ec6:	f001 fc25 	bl	8003714 <lcdSetTextFont>
	 	lcdSetCursor(0, lcdGetHeight() - lcdGetTextFont()->Height - 1);
 8001eca:	f001 fd25 	bl	8003918 <lcdGetHeight>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	461c      	mov	r4, r3
 8001ed2:	f001 fd39 	bl	8003948 <lcdGetTextFont>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	88db      	ldrh	r3, [r3, #6]
 8001eda:	1ae3      	subs	r3, r4, r3
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	3b01      	subs	r3, #1
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	2000      	movs	r0, #0
 8001ee6:	f001 fca5 	bl	8003834 <lcdSetCursor>
		lcdSetTextColor(COLOR_WHITE, COLOR_BLACK);
 8001eea:	2100      	movs	r1, #0
 8001eec:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001ef0:	f001 fc20 	bl	8003734 <lcdSetTextColor>
		testDrawImage1();
 8001ef4:	f000 f8ac 	bl	8002050 <testDrawImage1>
}
 8001ef8:	bf00      	nop
 8001efa:	bd98      	pop	{r3, r4, r7, pc}
 8001efc:	20000008 	.word	0x20000008

08001f00 <testDrawImage>:
 	lcdSetCursor(0, lcdGetHeight() - lcdGetTextFont()->Height - 1);
	lcdSetTextColor(COLOR_WHITE, COLOR_BLACK);
	testDrawImage2();
}
unsigned long testDrawImage()
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b088      	sub	sp, #32
 8001f04:	af06      	add	r7, sp, #24
	unsigned long start;

	lcdFillRGB(COLOR_BLACK);
 8001f06:	2000      	movs	r0, #0
 8001f08:	f000 fd64 	bl	80029d4 <lcdFillRGB>
	start = HAL_GetTick();
 8001f0c:	f005 fd0a 	bl	8007924 <HAL_GetTick>
 8001f10:	6078      	str	r0, [r7, #4]
	if (lcdGetOrientation() == LCD_ORIENTATION_LANDSCAPE || lcdGetOrientation() == LCD_ORIENTATION_LANDSCAPE_MIRROR)
 8001f12:	f001 fd0d 	bl	8003930 <lcdGetOrientation>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	d004      	beq.n	8001f26 <testDrawImage+0x26>
 8001f1c:	f001 fd08 	bl	8003930 <lcdGetOrientation>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b03      	cmp	r3, #3
 8001f24:	d110      	bne.n	8001f48 <testDrawImage+0x48>
	{
		lcdDrawImage((lcdGetWidth() - bmSTLogo.xSize) / 2, 0, &bmSTLogo);
 8001f26:	f001 fceb 	bl	8003900 <lcdGetWidth>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	4b1b      	ldr	r3, [pc, #108]	@ (8001f9c <testDrawImage+0x9c>)
 8001f30:	881b      	ldrh	r3, [r3, #0]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	0fda      	lsrs	r2, r3, #31
 8001f36:	4413      	add	r3, r2
 8001f38:	105b      	asrs	r3, r3, #1
 8001f3a:	b29b      	uxth	r3, r3
 8001f3c:	4a17      	ldr	r2, [pc, #92]	@ (8001f9c <testDrawImage+0x9c>)
 8001f3e:	2100      	movs	r1, #0
 8001f40:	4618      	mov	r0, r3
 8001f42:	f001 fae9 	bl	8003518 <lcdDrawImage>
 8001f46:	e00f      	b.n	8001f68 <testDrawImage+0x68>
	}
	else
	{
		lcdDrawImage(0, (lcdGetHeight() - bmSTLogo.ySize) / 2, &bmSTLogo);
 8001f48:	f001 fce6 	bl	8003918 <lcdGetHeight>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	461a      	mov	r2, r3
 8001f50:	4b12      	ldr	r3, [pc, #72]	@ (8001f9c <testDrawImage+0x9c>)
 8001f52:	885b      	ldrh	r3, [r3, #2]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	0fda      	lsrs	r2, r3, #31
 8001f58:	4413      	add	r3, r2
 8001f5a:	105b      	asrs	r3, r3, #1
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	4a0f      	ldr	r2, [pc, #60]	@ (8001f9c <testDrawImage+0x9c>)
 8001f60:	4619      	mov	r1, r3
 8001f62:	2000      	movs	r0, #0
 8001f64:	f001 fad8 	bl	8003518 <lcdDrawImage>
	}

	//in cac icon
	 LCD_DrawRoundIcon(100, 100, 120, 40, 10, "O_N F_F_T", COLOR_BLUE, COLOR_BLACK , COLOR_WHITE);
 8001f68:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f6c:	9304      	str	r3, [sp, #16]
 8001f6e:	2300      	movs	r3, #0
 8001f70:	9303      	str	r3, [sp, #12]
 8001f72:	231f      	movs	r3, #31
 8001f74:	9302      	str	r3, [sp, #8]
 8001f76:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa0 <testDrawImage+0xa0>)
 8001f78:	9301      	str	r3, [sp, #4]
 8001f7a:	230a      	movs	r3, #10
 8001f7c:	9300      	str	r3, [sp, #0]
 8001f7e:	2328      	movs	r3, #40	@ 0x28
 8001f80:	2278      	movs	r2, #120	@ 0x78
 8001f82:	2164      	movs	r1, #100	@ 0x64
 8001f84:	2064      	movs	r0, #100	@ 0x64
 8001f86:	f000 f80d 	bl	8001fa4 <LCD_DrawRoundIcon>
	 //LCD_DrawRoundIcon(90, 120, 120, 40, 10, "N-O-R-M-A-L", COLOR_BLUE, COLOR_BLACK, COLOR_WHITE);
//	lcdDrawImage(20, 20, &bmSTIcon1 );

	return HAL_GetTick() - start;
 8001f8a:	f005 fccb 	bl	8007924 <HAL_GetTick>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	1ad3      	subs	r3, r2, r3

}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3708      	adds	r7, #8
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	08035934 	.word	0x08035934
 8001fa0:	080100d0 	.word	0x080100d0

08001fa4 <LCD_DrawRoundIcon>:
void LCD_DrawRoundIcon(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t radius,
                       const char *text, uint16_t frameColor, uint16_t textColor, uint16_t bgColor)
{
 8001fa4:	b5b0      	push	{r4, r5, r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af02      	add	r7, sp, #8
 8001faa:	4604      	mov	r4, r0
 8001fac:	4608      	mov	r0, r1
 8001fae:	4611      	mov	r1, r2
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	4623      	mov	r3, r4
 8001fb4:	80fb      	strh	r3, [r7, #6]
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	80bb      	strh	r3, [r7, #4]
 8001fba:	460b      	mov	r3, r1
 8001fbc:	807b      	strh	r3, [r7, #2]
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	803b      	strh	r3, [r7, #0]
    // 1. V nn bo gc trn
    lcdFillRoundRect(x, y, width, height, radius, bgColor);
 8001fc2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001fc6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001fca:	f9b7 4002 	ldrsh.w	r4, [r7, #2]
 8001fce:	f9b7 5000 	ldrsh.w	r5, [r7]
 8001fd2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001fd6:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001fd8:	9201      	str	r2, [sp, #4]
 8001fda:	9300      	str	r3, [sp, #0]
 8001fdc:	462b      	mov	r3, r5
 8001fde:	4622      	mov	r2, r4
 8001fe0:	f001 fa35 	bl	800344e <lcdFillRoundRect>
	// V khung bo gc trn
	    lcdDrawRoundRect(x, y, width, height, radius, frameColor);
 8001fe4:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001fe8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001fec:	f9b7 4002 	ldrsh.w	r4, [r7, #2]
 8001ff0:	f9b7 5000 	ldrsh.w	r5, [r7]
 8001ff4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001ff8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001ffa:	9201      	str	r2, [sp, #4]
 8001ffc:	9300      	str	r3, [sp, #0]
 8001ffe:	462b      	mov	r3, r5
 8002000:	4622      	mov	r2, r4
 8002002:	f000 fe71 	bl	8002ce8 <lcdDrawRoundRect>

	    // Tnh ton v tr ch  cn gia
	    uint16_t textX = x + (width / 2) - (strlen(text) * 4);  // Mi k t rng ~8px
 8002006:	887b      	ldrh	r3, [r7, #2]
 8002008:	085b      	lsrs	r3, r3, #1
 800200a:	b29a      	uxth	r2, r3
 800200c:	88fb      	ldrh	r3, [r7, #6]
 800200e:	4413      	add	r3, r2
 8002010:	b29c      	uxth	r4, r3
 8002012:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002014:	f7fe f92c 	bl	8000270 <strlen>
 8002018:	4603      	mov	r3, r0
 800201a:	b29b      	uxth	r3, r3
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	b29b      	uxth	r3, r3
 8002020:	1ae3      	subs	r3, r4, r3
 8002022:	81fb      	strh	r3, [r7, #14]
	    uint16_t textY = y + (height / 2) - 8;                  // Mi k t cao ~16px
 8002024:	883b      	ldrh	r3, [r7, #0]
 8002026:	085b      	lsrs	r3, r3, #1
 8002028:	b29a      	uxth	r2, r3
 800202a:	88bb      	ldrh	r3, [r7, #4]
 800202c:	4413      	add	r3, r2
 800202e:	b29b      	uxth	r3, r3
 8002030:	3b08      	subs	r3, #8
 8002032:	81bb      	strh	r3, [r7, #12]

	    // In ch vo gia khung m khng c nn
	    LCD_Print(textX, textY, (char *)text, textColor, textColor);
 8002034:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8002036:	89b9      	ldrh	r1, [r7, #12]
 8002038:	89f8      	ldrh	r0, [r7, #14]
 800203a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800203c:	9300      	str	r3, [sp, #0]
 800203e:	4613      	mov	r3, r2
 8002040:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002042:	f001 f9db 	bl	80033fc <LCD_Print>
}
 8002046:	bf00      	nop
 8002048:	3710      	adds	r7, #16
 800204a:	46bd      	mov	sp, r7
 800204c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002050 <testDrawImage1>:

	return HAL_GetTick() - start;
}

unsigned long testDrawImage1()
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b088      	sub	sp, #32
 8002054:	af06      	add	r7, sp, #24
	unsigned long start;

	lcdFillRGB(COLOR_BLACK);
 8002056:	2000      	movs	r0, #0
 8002058:	f000 fcbc 	bl	80029d4 <lcdFillRGB>
	start = HAL_GetTick();
 800205c:	f005 fc62 	bl	8007924 <HAL_GetTick>
 8002060:	6078      	str	r0, [r7, #4]
	if (lcdGetOrientation() == LCD_ORIENTATION_LANDSCAPE || lcdGetOrientation() == LCD_ORIENTATION_LANDSCAPE_MIRROR)
 8002062:	f001 fc65 	bl	8003930 <lcdGetOrientation>
 8002066:	4603      	mov	r3, r0
 8002068:	2b01      	cmp	r3, #1
 800206a:	d004      	beq.n	8002076 <testDrawImage1+0x26>
 800206c:	f001 fc60 	bl	8003930 <lcdGetOrientation>
 8002070:	4603      	mov	r3, r0
 8002072:	2b03      	cmp	r3, #3
 8002074:	d110      	bne.n	8002098 <testDrawImage1+0x48>
	{
		lcdDrawImage((lcdGetWidth() - bmSTLogo2.xSize) / 2, 0, &bmSTLogo2);
 8002076:	f001 fc43 	bl	8003900 <lcdGetWidth>
 800207a:	4603      	mov	r3, r0
 800207c:	461a      	mov	r2, r3
 800207e:	4b38      	ldr	r3, [pc, #224]	@ (8002160 <testDrawImage1+0x110>)
 8002080:	881b      	ldrh	r3, [r3, #0]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	0fda      	lsrs	r2, r3, #31
 8002086:	4413      	add	r3, r2
 8002088:	105b      	asrs	r3, r3, #1
 800208a:	b29b      	uxth	r3, r3
 800208c:	4a34      	ldr	r2, [pc, #208]	@ (8002160 <testDrawImage1+0x110>)
 800208e:	2100      	movs	r1, #0
 8002090:	4618      	mov	r0, r3
 8002092:	f001 fa41 	bl	8003518 <lcdDrawImage>
 8002096:	e00f      	b.n	80020b8 <testDrawImage1+0x68>
	}
	else
	{
		lcdDrawImage(0, (lcdGetHeight() - bmSTLogo2.ySize) / 2, &bmSTLogo2);
 8002098:	f001 fc3e 	bl	8003918 <lcdGetHeight>
 800209c:	4603      	mov	r3, r0
 800209e:	461a      	mov	r2, r3
 80020a0:	4b2f      	ldr	r3, [pc, #188]	@ (8002160 <testDrawImage1+0x110>)
 80020a2:	885b      	ldrh	r3, [r3, #2]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	0fda      	lsrs	r2, r3, #31
 80020a8:	4413      	add	r3, r2
 80020aa:	105b      	asrs	r3, r3, #1
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	4a2c      	ldr	r2, [pc, #176]	@ (8002160 <testDrawImage1+0x110>)
 80020b0:	4619      	mov	r1, r3
 80020b2:	2000      	movs	r0, #0
 80020b4:	f001 fa30 	bl	8003518 <lcdDrawImage>
	}


	 LCD_DrawRoundIcon(30, 50, 120, 40, 10, "Light_Bar", COLOR_BLUE, COLOR_BLACK, COLOR_WHITE);
 80020b8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020bc:	9304      	str	r3, [sp, #16]
 80020be:	2300      	movs	r3, #0
 80020c0:	9303      	str	r3, [sp, #12]
 80020c2:	231f      	movs	r3, #31
 80020c4:	9302      	str	r3, [sp, #8]
 80020c6:	4b27      	ldr	r3, [pc, #156]	@ (8002164 <testDrawImage1+0x114>)
 80020c8:	9301      	str	r3, [sp, #4]
 80020ca:	230a      	movs	r3, #10
 80020cc:	9300      	str	r3, [sp, #0]
 80020ce:	2328      	movs	r3, #40	@ 0x28
 80020d0:	2278      	movs	r2, #120	@ 0x78
 80020d2:	2132      	movs	r1, #50	@ 0x32
 80020d4:	201e      	movs	r0, #30
 80020d6:	f7ff ff65 	bl	8001fa4 <LCD_DrawRoundIcon>
	 LCD_DrawRoundIcon(180,50, 120, 40, 10, "Sparkle", COLOR_BLUE, COLOR_BLACK, COLOR_WHITE);
 80020da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020de:	9304      	str	r3, [sp, #16]
 80020e0:	2300      	movs	r3, #0
 80020e2:	9303      	str	r3, [sp, #12]
 80020e4:	231f      	movs	r3, #31
 80020e6:	9302      	str	r3, [sp, #8]
 80020e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002168 <testDrawImage1+0x118>)
 80020ea:	9301      	str	r3, [sp, #4]
 80020ec:	230a      	movs	r3, #10
 80020ee:	9300      	str	r3, [sp, #0]
 80020f0:	2328      	movs	r3, #40	@ 0x28
 80020f2:	2278      	movs	r2, #120	@ 0x78
 80020f4:	2132      	movs	r1, #50	@ 0x32
 80020f6:	20b4      	movs	r0, #180	@ 0xb4
 80020f8:	f7ff ff54 	bl	8001fa4 <LCD_DrawRoundIcon>
	 LCD_DrawRoundIcon(30, 120, 120, 40, 10, "Flash", COLOR_BLUE, COLOR_BLACK, COLOR_WHITE);
 80020fc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002100:	9304      	str	r3, [sp, #16]
 8002102:	2300      	movs	r3, #0
 8002104:	9303      	str	r3, [sp, #12]
 8002106:	231f      	movs	r3, #31
 8002108:	9302      	str	r3, [sp, #8]
 800210a:	4b18      	ldr	r3, [pc, #96]	@ (800216c <testDrawImage1+0x11c>)
 800210c:	9301      	str	r3, [sp, #4]
 800210e:	230a      	movs	r3, #10
 8002110:	9300      	str	r3, [sp, #0]
 8002112:	2328      	movs	r3, #40	@ 0x28
 8002114:	2278      	movs	r2, #120	@ 0x78
 8002116:	2178      	movs	r1, #120	@ 0x78
 8002118:	201e      	movs	r0, #30
 800211a:	f7ff ff43 	bl	8001fa4 <LCD_DrawRoundIcon>
	 LCD_DrawRoundIcon(180, 120, 120, 40, 10, "EchoSplit", COLOR_BLUE, COLOR_BLACK, COLOR_WHITE);
 800211e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002122:	9304      	str	r3, [sp, #16]
 8002124:	2300      	movs	r3, #0
 8002126:	9303      	str	r3, [sp, #12]
 8002128:	231f      	movs	r3, #31
 800212a:	9302      	str	r3, [sp, #8]
 800212c:	4b10      	ldr	r3, [pc, #64]	@ (8002170 <testDrawImage1+0x120>)
 800212e:	9301      	str	r3, [sp, #4]
 8002130:	230a      	movs	r3, #10
 8002132:	9300      	str	r3, [sp, #0]
 8002134:	2328      	movs	r3, #40	@ 0x28
 8002136:	2278      	movs	r2, #120	@ 0x78
 8002138:	2178      	movs	r1, #120	@ 0x78
 800213a:	20b4      	movs	r0, #180	@ 0xb4
 800213c:	f7ff ff32 	bl	8001fa4 <LCD_DrawRoundIcon>

	 tetrisDrawDownButton(30, 210, COLOR_WHITE);
 8002140:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002144:	21d2      	movs	r1, #210	@ 0xd2
 8002146:	201e      	movs	r0, #30
 8002148:	f7ff fd72 	bl	8001c30 <tetrisDrawDownButton>



	return HAL_GetTick() - start;
 800214c:	f005 fbea 	bl	8007924 <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	1ad3      	subs	r3, r2, r3
}
 8002156:	4618      	mov	r0, r3
 8002158:	3708      	adds	r7, #8
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	0805b140 	.word	0x0805b140
 8002164:	080100dc 	.word	0x080100dc
 8002168:	080100e8 	.word	0x080100e8
 800216c:	080100f0 	.word	0x080100f0
 8002170:	080100f8 	.word	0x080100f8

08002174 <Set_LED>:
extern TIM_HandleTypeDef htim3;
extern int datasentflag;
extern int adc_average_value;

void Set_LED (int LEDnum, int Red, int Green, int Blue)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
 8002180:	603b      	str	r3, [r7, #0]
	LED_Data[LEDnum][0] = LEDnum;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	b2d9      	uxtb	r1, r3
 8002186:	4a11      	ldr	r2, [pc, #68]	@ (80021cc <Set_LED+0x58>)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
	LED_Data[LEDnum][1] = Green;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	b2d9      	uxtb	r1, r3
 8002192:	4a0e      	ldr	r2, [pc, #56]	@ (80021cc <Set_LED+0x58>)
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	4413      	add	r3, r2
 800219a:	460a      	mov	r2, r1
 800219c:	705a      	strb	r2, [r3, #1]
	LED_Data[LEDnum][2] = Red;
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	b2d9      	uxtb	r1, r3
 80021a2:	4a0a      	ldr	r2, [pc, #40]	@ (80021cc <Set_LED+0x58>)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	4413      	add	r3, r2
 80021aa:	460a      	mov	r2, r1
 80021ac:	709a      	strb	r2, [r3, #2]
	LED_Data[LEDnum][3] = Blue;
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	b2d9      	uxtb	r1, r3
 80021b2:	4a06      	ldr	r2, [pc, #24]	@ (80021cc <Set_LED+0x58>)
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	4413      	add	r3, r2
 80021ba:	460a      	mov	r2, r1
 80021bc:	70da      	strb	r2, [r3, #3]
}
 80021be:	bf00      	nop
 80021c0:	3714      	adds	r7, #20
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	20001274 	.word	0x20001274

080021d0 <Reset_All_LED>:
	*g = LED_Data[LEDnum][1];
	*b = LED_Data[LEDnum][3];
}

void Reset_All_LED()
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
	for (int i = 0 ; i < MAX_LED ; i++)
 80021d6:	2300      	movs	r3, #0
 80021d8:	607b      	str	r3, [r7, #4]
 80021da:	e008      	b.n	80021ee <Reset_All_LED+0x1e>
	{
		Set_LED(i, 0, 0, 0);
 80021dc:	2300      	movs	r3, #0
 80021de:	2200      	movs	r2, #0
 80021e0:	2100      	movs	r1, #0
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f7ff ffc6 	bl	8002174 <Set_LED>
	for (int i = 0 ; i < MAX_LED ; i++)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	3301      	adds	r3, #1
 80021ec:	607b      	str	r3, [r7, #4]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80021f4:	dbf2      	blt.n	80021dc <Reset_All_LED+0xc>
	}
	Set_Brightness(13);
 80021f6:	200d      	movs	r0, #13
 80021f8:	f000 f806 	bl	8002208 <Set_Brightness>
	WS2812_Send();
 80021fc:	f000 f876 	bl	80022ec <WS2812_Send>
}
 8002200:	bf00      	nop
 8002202:	3708      	adds	r7, #8
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <Set_Brightness>:

void Set_Brightness (int brightness)
{
 8002208:	b5b0      	push	{r4, r5, r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
	if (brightness > 45) brightness = 45;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2b2d      	cmp	r3, #45	@ 0x2d
 8002214:	dd01      	ble.n	800221a <Set_Brightness+0x12>
 8002216:	232d      	movs	r3, #45	@ 0x2d
 8002218:	607b      	str	r3, [r7, #4]
	for (int i=0; i<MAX_LED; i++)
 800221a:	2300      	movs	r3, #0
 800221c:	617b      	str	r3, [r7, #20]
 800221e:	e053      	b.n	80022c8 <Set_Brightness+0xc0>
	{
		LED_Mod[i][0] = LED_Data[i][0];
 8002220:	4a2e      	ldr	r2, [pc, #184]	@ (80022dc <Set_Brightness+0xd4>)
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
 8002228:	4a2d      	ldr	r2, [pc, #180]	@ (80022e0 <Set_Brightness+0xd8>)
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		for (int j=1; j<4; j++)
 8002230:	2301      	movs	r3, #1
 8002232:	613b      	str	r3, [r7, #16]
 8002234:	e042      	b.n	80022bc <Set_Brightness+0xb4>
		{
			float angle = 90-brightness;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	f1c3 035a 	rsb	r3, r3, #90	@ 0x5a
 800223c:	ee07 3a90 	vmov	s15, r3
 8002240:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002244:	edc7 7a03 	vstr	s15, [r7, #12]
			angle = angle*PI / 180;
 8002248:	edd7 7a03 	vldr	s15, [r7, #12]
 800224c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80022e4 <Set_Brightness+0xdc>
 8002250:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002254:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80022e8 <Set_Brightness+0xe0>
 8002258:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800225c:	edc7 7a03 	vstr	s15, [r7, #12]
			LED_Mod[i][j] = (LED_Data[i][j])/(tan(angle));
 8002260:	4a1e      	ldr	r2, [pc, #120]	@ (80022dc <Set_Brightness+0xd4>)
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	441a      	add	r2, r3
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	4413      	add	r3, r2
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	4618      	mov	r0, r3
 8002270:	f7fe f958 	bl	8000524 <__aeabi_i2d>
 8002274:	4604      	mov	r4, r0
 8002276:	460d      	mov	r5, r1
 8002278:	68f8      	ldr	r0, [r7, #12]
 800227a:	f7fe f965 	bl	8000548 <__aeabi_f2d>
 800227e:	4602      	mov	r2, r0
 8002280:	460b      	mov	r3, r1
 8002282:	ec43 2b10 	vmov	d0, r2, r3
 8002286:	f00c fce3 	bl	800ec50 <tan>
 800228a:	ec53 2b10 	vmov	r2, r3, d0
 800228e:	4620      	mov	r0, r4
 8002290:	4629      	mov	r1, r5
 8002292:	f7fe fadb 	bl	800084c <__aeabi_ddiv>
 8002296:	4602      	mov	r2, r0
 8002298:	460b      	mov	r3, r1
 800229a:	4610      	mov	r0, r2
 800229c:	4619      	mov	r1, r3
 800229e:	f7fe fc83 	bl	8000ba8 <__aeabi_d2uiz>
 80022a2:	4603      	mov	r3, r0
 80022a4:	b2d9      	uxtb	r1, r3
 80022a6:	4a0e      	ldr	r2, [pc, #56]	@ (80022e0 <Set_Brightness+0xd8>)
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	441a      	add	r2, r3
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	4413      	add	r3, r2
 80022b2:	460a      	mov	r2, r1
 80022b4:	701a      	strb	r2, [r3, #0]
		for (int j=1; j<4; j++)
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	3301      	adds	r3, #1
 80022ba:	613b      	str	r3, [r7, #16]
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	2b03      	cmp	r3, #3
 80022c0:	ddb9      	ble.n	8002236 <Set_Brightness+0x2e>
	for (int i=0; i<MAX_LED; i++)
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	3301      	adds	r3, #1
 80022c6:	617b      	str	r3, [r7, #20]
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80022ce:	dba7      	blt.n	8002220 <Set_Brightness+0x18>
		}
	}
}
 80022d0:	bf00      	nop
 80022d2:	bf00      	nop
 80022d4:	3718      	adds	r7, #24
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bdb0      	pop	{r4, r5, r7, pc}
 80022da:	bf00      	nop
 80022dc:	20001274 	.word	0x20001274
 80022e0:	20001724 	.word	0x20001724
 80022e4:	40490fdb 	.word	0x40490fdb
 80022e8:	43340000 	.word	0x43340000

080022ec <WS2812_Send>:

void WS2812_Send (void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b086      	sub	sp, #24
 80022f0:	af00      	add	r7, sp, #0
	uint32_t indx=0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	617b      	str	r3, [r7, #20]
	uint32_t color;
	for (int i= 0; i<MAX_LED; i++)
 80022f6:	2300      	movs	r3, #0
 80022f8:	613b      	str	r3, [r7, #16]
 80022fa:	e036      	b.n	800236a <WS2812_Send+0x7e>
	{
		#if USE_BRIGHTNESS
			color = ((LED_Mod[i][1]<<16) | (LED_Mod[i][2]<<8) | (LED_Mod[i][3]));
 80022fc:	4a2f      	ldr	r2, [pc, #188]	@ (80023bc <WS2812_Send+0xd0>)
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	4413      	add	r3, r2
 8002304:	785b      	ldrb	r3, [r3, #1]
 8002306:	041a      	lsls	r2, r3, #16
 8002308:	492c      	ldr	r1, [pc, #176]	@ (80023bc <WS2812_Send+0xd0>)
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	440b      	add	r3, r1
 8002310:	789b      	ldrb	r3, [r3, #2]
 8002312:	021b      	lsls	r3, r3, #8
 8002314:	431a      	orrs	r2, r3
 8002316:	4929      	ldr	r1, [pc, #164]	@ (80023bc <WS2812_Send+0xd0>)
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	440b      	add	r3, r1
 800231e:	78db      	ldrb	r3, [r3, #3]
 8002320:	4313      	orrs	r3, r2
 8002322:	607b      	str	r3, [r7, #4]
		#else
			color = ((LED_Data[i][1]<<16) | (LED_Data[i][2]<<8) | (LED_Data[i][3]));
		#endif

		for (int i=23; i>=0; i--)
 8002324:	2317      	movs	r3, #23
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	e019      	b.n	800235e <WS2812_Send+0x72>
		{
			if (color&(1<<i))
 800232a:	2201      	movs	r2, #1
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	fa02 f303 	lsl.w	r3, r2, r3
 8002332:	461a      	mov	r2, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4013      	ands	r3, r2
 8002338:	2b00      	cmp	r3, #0
 800233a:	d005      	beq.n	8002348 <WS2812_Send+0x5c>
			{
			pwmData[indx] = 60;
 800233c:	4a20      	ldr	r2, [pc, #128]	@ (80023c0 <WS2812_Send+0xd4>)
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	213c      	movs	r1, #60	@ 0x3c
 8002342:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002346:	e004      	b.n	8002352 <WS2812_Send+0x66>
			}
			else pwmData[indx] = 30;
 8002348:	4a1d      	ldr	r2, [pc, #116]	@ (80023c0 <WS2812_Send+0xd4>)
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	211e      	movs	r1, #30
 800234e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			indx++;
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	3301      	adds	r3, #1
 8002356:	617b      	str	r3, [r7, #20]
		for (int i=23; i>=0; i--)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	3b01      	subs	r3, #1
 800235c:	60fb      	str	r3, [r7, #12]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2b00      	cmp	r3, #0
 8002362:	dae2      	bge.n	800232a <WS2812_Send+0x3e>
	for (int i= 0; i<MAX_LED; i++)
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	3301      	adds	r3, #1
 8002368:	613b      	str	r3, [r7, #16]
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002370:	dbc4      	blt.n	80022fc <WS2812_Send+0x10>
		}
	}
	for (int i=0; i<50; i++)
 8002372:	2300      	movs	r3, #0
 8002374:	60bb      	str	r3, [r7, #8]
 8002376:	e00a      	b.n	800238e <WS2812_Send+0xa2>
	{
		pwmData[indx] = 0;
 8002378:	4a11      	ldr	r2, [pc, #68]	@ (80023c0 <WS2812_Send+0xd4>)
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	2100      	movs	r1, #0
 800237e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indx++;
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	3301      	adds	r3, #1
 8002386:	617b      	str	r3, [r7, #20]
	for (int i=0; i<50; i++)
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	3301      	adds	r3, #1
 800238c:	60bb      	str	r3, [r7, #8]
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	2b31      	cmp	r3, #49	@ 0x31
 8002392:	ddf1      	ble.n	8002378 <WS2812_Send+0x8c>
	}
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, (uint32_t *)pwmData, indx);
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	b29b      	uxth	r3, r3
 8002398:	4a09      	ldr	r2, [pc, #36]	@ (80023c0 <WS2812_Send+0xd4>)
 800239a:	2100      	movs	r1, #0
 800239c:	4809      	ldr	r0, [pc, #36]	@ (80023c4 <WS2812_Send+0xd8>)
 800239e:	f007 fef9 	bl	800a194 <HAL_TIM_PWM_Start_DMA>
	while (!datasentflag){};
 80023a2:	bf00      	nop
 80023a4:	4b08      	ldr	r3, [pc, #32]	@ (80023c8 <WS2812_Send+0xdc>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d0fb      	beq.n	80023a4 <WS2812_Send+0xb8>
	datasentflag = 0;
 80023ac:	4b06      	ldr	r3, [pc, #24]	@ (80023c8 <WS2812_Send+0xdc>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	601a      	str	r2, [r3, #0]
}
 80023b2:	bf00      	nop
 80023b4:	3718      	adds	r7, #24
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	20001724 	.word	0x20001724
 80023c0:	20001bd4 	.word	0x20001bd4
 80023c4:	200055d4 	.word	0x200055d4
 80023c8:	20005f18 	.word	0x20005f18

080023cc <setCalibrationMatrix>:
#include "calibrate.h"

int setCalibrationMatrix( POINT_T * displayPtr,
						  POINT_T * screenPtr,
                          MATRIX * matrixPtr)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b087      	sub	sp, #28
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
    int  retValue = OK ;
 80023d8:	2300      	movs	r3, #0
 80023da:	617b      	str	r3, [r7, #20]
    matrixPtr->Divider = ((screenPtr[0].x - screenPtr[2].x) * (screenPtr[1].y - screenPtr[2].y)) -
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	3310      	adds	r3, #16
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	68ba      	ldr	r2, [r7, #8]
 80023ea:	3208      	adds	r2, #8
 80023ec:	6851      	ldr	r1, [r2, #4]
 80023ee:	68ba      	ldr	r2, [r7, #8]
 80023f0:	3210      	adds	r2, #16
 80023f2:	6852      	ldr	r2, [r2, #4]
 80023f4:	1a8a      	subs	r2, r1, r2
 80023f6:	fb03 f202 	mul.w	r2, r3, r2
                         ((screenPtr[1].x - screenPtr[2].x) * (screenPtr[0].y - screenPtr[2].y)) ;
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	3308      	adds	r3, #8
 80023fe:	6819      	ldr	r1, [r3, #0]
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	3310      	adds	r3, #16
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	1acb      	subs	r3, r1, r3
 8002408:	68b9      	ldr	r1, [r7, #8]
 800240a:	6848      	ldr	r0, [r1, #4]
 800240c:	68b9      	ldr	r1, [r7, #8]
 800240e:	3110      	adds	r1, #16
 8002410:	6849      	ldr	r1, [r1, #4]
 8002412:	1a41      	subs	r1, r0, r1
 8002414:	fb01 f303 	mul.w	r3, r1, r3
    matrixPtr->Divider = ((screenPtr[0].x - screenPtr[2].x) * (screenPtr[1].y - screenPtr[2].y)) -
 8002418:	1ad2      	subs	r2, r2, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	619a      	str	r2, [r3, #24]
    if( matrixPtr->Divider == 0 )
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	699b      	ldr	r3, [r3, #24]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d103      	bne.n	800242e <setCalibrationMatrix+0x62>
    {
        retValue = NOT_OK ;
 8002426:	f04f 33ff 	mov.w	r3, #4294967295
 800242a:	617b      	str	r3, [r7, #20]
 800242c:	e105      	b.n	800263a <setCalibrationMatrix+0x26e>
    }
    else
    {
        matrixPtr->An = ((displayPtr[0].x - displayPtr[2].x) * (screenPtr[1].y - screenPtr[2].y)) -
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	3310      	adds	r3, #16
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	68ba      	ldr	r2, [r7, #8]
 800243c:	3208      	adds	r2, #8
 800243e:	6851      	ldr	r1, [r2, #4]
 8002440:	68ba      	ldr	r2, [r7, #8]
 8002442:	3210      	adds	r2, #16
 8002444:	6852      	ldr	r2, [r2, #4]
 8002446:	1a8a      	subs	r2, r1, r2
 8002448:	fb03 f202 	mul.w	r2, r3, r2
                        ((displayPtr[1].x - displayPtr[2].x) * (screenPtr[0].y - screenPtr[2].y)) ;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	3308      	adds	r3, #8
 8002450:	6819      	ldr	r1, [r3, #0]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	3310      	adds	r3, #16
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	1acb      	subs	r3, r1, r3
 800245a:	68b9      	ldr	r1, [r7, #8]
 800245c:	6848      	ldr	r0, [r1, #4]
 800245e:	68b9      	ldr	r1, [r7, #8]
 8002460:	3110      	adds	r1, #16
 8002462:	6849      	ldr	r1, [r1, #4]
 8002464:	1a41      	subs	r1, r0, r1
 8002466:	fb01 f303 	mul.w	r3, r1, r3
        matrixPtr->An = ((displayPtr[0].x - displayPtr[2].x) * (screenPtr[1].y - screenPtr[2].y)) -
 800246a:	1ad2      	subs	r2, r2, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	601a      	str	r2, [r3, #0]
        matrixPtr->Bn = ((screenPtr[0].x - screenPtr[2].x) * (displayPtr[1].x - displayPtr[2].x)) -
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	3310      	adds	r3, #16
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	68fa      	ldr	r2, [r7, #12]
 800247e:	3208      	adds	r2, #8
 8002480:	6811      	ldr	r1, [r2, #0]
 8002482:	68fa      	ldr	r2, [r7, #12]
 8002484:	3210      	adds	r2, #16
 8002486:	6812      	ldr	r2, [r2, #0]
 8002488:	1a8a      	subs	r2, r1, r2
 800248a:	fb03 f202 	mul.w	r2, r3, r2
                        ((displayPtr[0].x - displayPtr[2].x) * (screenPtr[1].x - screenPtr[2].x)) ;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	6819      	ldr	r1, [r3, #0]
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	3310      	adds	r3, #16
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	1acb      	subs	r3, r1, r3
 800249a:	68b9      	ldr	r1, [r7, #8]
 800249c:	3108      	adds	r1, #8
 800249e:	6808      	ldr	r0, [r1, #0]
 80024a0:	68b9      	ldr	r1, [r7, #8]
 80024a2:	3110      	adds	r1, #16
 80024a4:	6809      	ldr	r1, [r1, #0]
 80024a6:	1a41      	subs	r1, r0, r1
 80024a8:	fb01 f303 	mul.w	r3, r1, r3
        matrixPtr->Bn = ((screenPtr[0].x - screenPtr[2].x) * (displayPtr[1].x - displayPtr[2].x)) -
 80024ac:	1ad2      	subs	r2, r2, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	605a      	str	r2, [r3, #4]
        matrixPtr->Cn = (screenPtr[2].x * displayPtr[1].x - screenPtr[1].x * displayPtr[2].x) * screenPtr[0].y +
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	3310      	adds	r3, #16
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	68fa      	ldr	r2, [r7, #12]
 80024ba:	3208      	adds	r2, #8
 80024bc:	6812      	ldr	r2, [r2, #0]
 80024be:	fb03 f202 	mul.w	r2, r3, r2
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	3308      	adds	r3, #8
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	68f9      	ldr	r1, [r7, #12]
 80024ca:	3110      	adds	r1, #16
 80024cc:	6809      	ldr	r1, [r1, #0]
 80024ce:	fb01 f303 	mul.w	r3, r1, r3
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	68ba      	ldr	r2, [r7, #8]
 80024d6:	6852      	ldr	r2, [r2, #4]
 80024d8:	fb03 f202 	mul.w	r2, r3, r2
                        (screenPtr[0].x * displayPtr[2].x - screenPtr[2].x * displayPtr[0].x) * screenPtr[1].y +
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	68f9      	ldr	r1, [r7, #12]
 80024e2:	3110      	adds	r1, #16
 80024e4:	6809      	ldr	r1, [r1, #0]
 80024e6:	fb03 f101 	mul.w	r1, r3, r1
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	3310      	adds	r3, #16
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	68f8      	ldr	r0, [r7, #12]
 80024f2:	6800      	ldr	r0, [r0, #0]
 80024f4:	fb00 f303 	mul.w	r3, r0, r3
 80024f8:	1acb      	subs	r3, r1, r3
 80024fa:	68b9      	ldr	r1, [r7, #8]
 80024fc:	3108      	adds	r1, #8
 80024fe:	6849      	ldr	r1, [r1, #4]
 8002500:	fb01 f303 	mul.w	r3, r1, r3
        matrixPtr->Cn = (screenPtr[2].x * displayPtr[1].x - screenPtr[1].x * displayPtr[2].x) * screenPtr[0].y +
 8002504:	441a      	add	r2, r3
                        (screenPtr[1].x * displayPtr[0].x - screenPtr[0].x * displayPtr[1].x) * screenPtr[2].y ;
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	3308      	adds	r3, #8
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	68f9      	ldr	r1, [r7, #12]
 800250e:	6809      	ldr	r1, [r1, #0]
 8002510:	fb03 f101 	mul.w	r1, r3, r1
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	68f8      	ldr	r0, [r7, #12]
 800251a:	3008      	adds	r0, #8
 800251c:	6800      	ldr	r0, [r0, #0]
 800251e:	fb00 f303 	mul.w	r3, r0, r3
 8002522:	1acb      	subs	r3, r1, r3
 8002524:	68b9      	ldr	r1, [r7, #8]
 8002526:	3110      	adds	r1, #16
 8002528:	6849      	ldr	r1, [r1, #4]
 800252a:	fb01 f303 	mul.w	r3, r1, r3
                        (screenPtr[0].x * displayPtr[2].x - screenPtr[2].x * displayPtr[0].x) * screenPtr[1].y +
 800252e:	441a      	add	r2, r3
        matrixPtr->Cn = (screenPtr[2].x * displayPtr[1].x - screenPtr[1].x * displayPtr[2].x) * screenPtr[0].y +
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	609a      	str	r2, [r3, #8]
        matrixPtr->Dn = ((displayPtr[0].y - displayPtr[2].y) * (screenPtr[1].y - screenPtr[2].y)) -
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	685a      	ldr	r2, [r3, #4]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	3310      	adds	r3, #16
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	68ba      	ldr	r2, [r7, #8]
 8002542:	3208      	adds	r2, #8
 8002544:	6851      	ldr	r1, [r2, #4]
 8002546:	68ba      	ldr	r2, [r7, #8]
 8002548:	3210      	adds	r2, #16
 800254a:	6852      	ldr	r2, [r2, #4]
 800254c:	1a8a      	subs	r2, r1, r2
 800254e:	fb03 f202 	mul.w	r2, r3, r2
                        ((displayPtr[1].y - displayPtr[2].y) * (screenPtr[0].y - screenPtr[2].y)) ;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	3308      	adds	r3, #8
 8002556:	6859      	ldr	r1, [r3, #4]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	3310      	adds	r3, #16
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	1acb      	subs	r3, r1, r3
 8002560:	68b9      	ldr	r1, [r7, #8]
 8002562:	6848      	ldr	r0, [r1, #4]
 8002564:	68b9      	ldr	r1, [r7, #8]
 8002566:	3110      	adds	r1, #16
 8002568:	6849      	ldr	r1, [r1, #4]
 800256a:	1a41      	subs	r1, r0, r1
 800256c:	fb01 f303 	mul.w	r3, r1, r3
        matrixPtr->Dn = ((displayPtr[0].y - displayPtr[2].y) * (screenPtr[1].y - screenPtr[2].y)) -
 8002570:	1ad2      	subs	r2, r2, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	60da      	str	r2, [r3, #12]
        matrixPtr->En = ((screenPtr[0].x - screenPtr[2].x) * (displayPtr[1].y - displayPtr[2].y)) -
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	3310      	adds	r3, #16
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	68fa      	ldr	r2, [r7, #12]
 8002584:	3208      	adds	r2, #8
 8002586:	6851      	ldr	r1, [r2, #4]
 8002588:	68fa      	ldr	r2, [r7, #12]
 800258a:	3210      	adds	r2, #16
 800258c:	6852      	ldr	r2, [r2, #4]
 800258e:	1a8a      	subs	r2, r1, r2
 8002590:	fb03 f202 	mul.w	r2, r3, r2
                        ((displayPtr[0].y - displayPtr[2].y) * (screenPtr[1].x - screenPtr[2].x)) ;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	6859      	ldr	r1, [r3, #4]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	3310      	adds	r3, #16
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	1acb      	subs	r3, r1, r3
 80025a0:	68b9      	ldr	r1, [r7, #8]
 80025a2:	3108      	adds	r1, #8
 80025a4:	6808      	ldr	r0, [r1, #0]
 80025a6:	68b9      	ldr	r1, [r7, #8]
 80025a8:	3110      	adds	r1, #16
 80025aa:	6809      	ldr	r1, [r1, #0]
 80025ac:	1a41      	subs	r1, r0, r1
 80025ae:	fb01 f303 	mul.w	r3, r1, r3
        matrixPtr->En = ((screenPtr[0].x - screenPtr[2].x) * (displayPtr[1].y - displayPtr[2].y)) -
 80025b2:	1ad2      	subs	r2, r2, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	611a      	str	r2, [r3, #16]

        matrixPtr->Fn = (screenPtr[2].x * displayPtr[1].y - screenPtr[1].x * displayPtr[2].y) * screenPtr[0].y +
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	3310      	adds	r3, #16
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	68fa      	ldr	r2, [r7, #12]
 80025c0:	3208      	adds	r2, #8
 80025c2:	6852      	ldr	r2, [r2, #4]
 80025c4:	fb03 f202 	mul.w	r2, r3, r2
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	3308      	adds	r3, #8
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	68f9      	ldr	r1, [r7, #12]
 80025d0:	3110      	adds	r1, #16
 80025d2:	6849      	ldr	r1, [r1, #4]
 80025d4:	fb01 f303 	mul.w	r3, r1, r3
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	68ba      	ldr	r2, [r7, #8]
 80025dc:	6852      	ldr	r2, [r2, #4]
 80025de:	fb03 f202 	mul.w	r2, r3, r2
                        (screenPtr[0].x * displayPtr[2].y - screenPtr[2].x * displayPtr[0].y) * screenPtr[1].y +
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68f9      	ldr	r1, [r7, #12]
 80025e8:	3110      	adds	r1, #16
 80025ea:	6849      	ldr	r1, [r1, #4]
 80025ec:	fb03 f101 	mul.w	r1, r3, r1
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	3310      	adds	r3, #16
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	68f8      	ldr	r0, [r7, #12]
 80025f8:	6840      	ldr	r0, [r0, #4]
 80025fa:	fb00 f303 	mul.w	r3, r0, r3
 80025fe:	1acb      	subs	r3, r1, r3
 8002600:	68b9      	ldr	r1, [r7, #8]
 8002602:	3108      	adds	r1, #8
 8002604:	6849      	ldr	r1, [r1, #4]
 8002606:	fb01 f303 	mul.w	r3, r1, r3
        matrixPtr->Fn = (screenPtr[2].x * displayPtr[1].y - screenPtr[1].x * displayPtr[2].y) * screenPtr[0].y +
 800260a:	441a      	add	r2, r3
                        (screenPtr[1].x * displayPtr[0].y - screenPtr[0].x * displayPtr[1].y) * screenPtr[2].y ;
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	3308      	adds	r3, #8
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	68f9      	ldr	r1, [r7, #12]
 8002614:	6849      	ldr	r1, [r1, #4]
 8002616:	fb03 f101 	mul.w	r1, r3, r1
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	68f8      	ldr	r0, [r7, #12]
 8002620:	3008      	adds	r0, #8
 8002622:	6840      	ldr	r0, [r0, #4]
 8002624:	fb00 f303 	mul.w	r3, r0, r3
 8002628:	1acb      	subs	r3, r1, r3
 800262a:	68b9      	ldr	r1, [r7, #8]
 800262c:	3110      	adds	r1, #16
 800262e:	6849      	ldr	r1, [r1, #4]
 8002630:	fb01 f303 	mul.w	r3, r1, r3
                        (screenPtr[0].x * displayPtr[2].y - screenPtr[2].x * displayPtr[0].y) * screenPtr[1].y +
 8002634:	441a      	add	r2, r3
        matrixPtr->Fn = (screenPtr[2].x * displayPtr[1].y - screenPtr[1].x * displayPtr[2].y) * screenPtr[0].y +
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	615a      	str	r2, [r3, #20]
    }

    return( retValue ) ;
 800263a:	697b      	ldr	r3, [r7, #20]

} /* end of setCalibrationMatrix() */
 800263c:	4618      	mov	r0, r3
 800263e:	371c      	adds	r7, #28
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr

08002648 <getDisplayPoint>:
 *
 */
int getDisplayPoint( POINT_T * displayPtr,
					 POINT_T * screenPtr,
                     MATRIX * matrixPtr )
{
 8002648:	b480      	push	{r7}
 800264a:	b087      	sub	sp, #28
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
    int retValue = OK ;
 8002654:	2300      	movs	r3, #0
 8002656:	617b      	str	r3, [r7, #20]


    if( matrixPtr->Divider != 0 )
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d02c      	beq.n	80026ba <getDisplayPoint+0x72>
        /* Operation order is important since we are doing integer */
        /*  math. Make sure you add all terms together before      */
        /*  dividing, so that the remainder is not rounded off     */
        /*  prematurely.                                           */

        displayPtr->x = ( (matrixPtr->An * screenPtr->x) +
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	68ba      	ldr	r2, [r7, #8]
 8002666:	6812      	ldr	r2, [r2, #0]
 8002668:	fb03 f202 	mul.w	r2, r3, r2
                          (matrixPtr->Bn * screenPtr->y) +
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	68b9      	ldr	r1, [r7, #8]
 8002672:	6849      	ldr	r1, [r1, #4]
 8002674:	fb01 f303 	mul.w	r3, r1, r3
        displayPtr->x = ( (matrixPtr->An * screenPtr->x) +
 8002678:	441a      	add	r2, r3
                           matrixPtr->Cn
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	689b      	ldr	r3, [r3, #8]
                          (matrixPtr->Bn * screenPtr->y) +
 800267e:	441a      	add	r2, r3
                        ) / matrixPtr->Divider ;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	699b      	ldr	r3, [r3, #24]
 8002684:	fb92 f2f3 	sdiv	r2, r2, r3
        displayPtr->x = ( (matrixPtr->An * screenPtr->x) +
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	601a      	str	r2, [r3, #0]

        displayPtr->y = ( (matrixPtr->Dn * screenPtr->x) +
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	68ba      	ldr	r2, [r7, #8]
 8002692:	6812      	ldr	r2, [r2, #0]
 8002694:	fb03 f202 	mul.w	r2, r3, r2
                          (matrixPtr->En * screenPtr->y) +
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	691b      	ldr	r3, [r3, #16]
 800269c:	68b9      	ldr	r1, [r7, #8]
 800269e:	6849      	ldr	r1, [r1, #4]
 80026a0:	fb01 f303 	mul.w	r3, r1, r3
        displayPtr->y = ( (matrixPtr->Dn * screenPtr->x) +
 80026a4:	441a      	add	r2, r3
                           matrixPtr->Fn
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	695b      	ldr	r3, [r3, #20]
                          (matrixPtr->En * screenPtr->y) +
 80026aa:	441a      	add	r2, r3
                        ) / matrixPtr->Divider ;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	699b      	ldr	r3, [r3, #24]
 80026b0:	fb92 f2f3 	sdiv	r2, r2, r3
        displayPtr->y = ( (matrixPtr->Dn * screenPtr->x) +
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	605a      	str	r2, [r3, #4]
 80026b8:	e002      	b.n	80026c0 <getDisplayPoint+0x78>
    }
    else
    {
        retValue = NOT_OK;
 80026ba:	f04f 33ff 	mov.w	r3, #4294967295
 80026be:	617b      	str	r3, [r7, #20]
    }

    return (retValue);
 80026c0:	697b      	ldr	r3, [r7, #20]

} /* end of getDisplayPoint() */
 80026c2:	4618      	mov	r0, r3
 80026c4:	371c      	adds	r7, #28
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
	...

080026d0 <LCD_BL_ON>:
#include <stdarg.h>
#include <stdio.h>
#include "ili9341.h"

#include "main.h" // Nu bn  khai bo trong main.h
void LCD_BL_ON(void) {
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_SET);
 80026d4:	2201      	movs	r2, #1
 80026d6:	2102      	movs	r1, #2
 80026d8:	4802      	ldr	r0, [pc, #8]	@ (80026e4 <LCD_BL_ON+0x14>)
 80026da:	f006 fc27 	bl	8008f2c <HAL_GPIO_WritePin>
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	40020400 	.word	0x40020400

080026e8 <lcdInit>:
                                bool colorOrder,
                                bool horizontalRefreshOrder);


void lcdInit(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af02      	add	r7, sp, #8
  lcdPortraitConfig = lcdBuildMemoryAccessControlConfig(
 80026ee:	2300      	movs	r3, #0
 80026f0:	9301      	str	r3, [sp, #4]
 80026f2:	2301      	movs	r3, #1
 80026f4:	9300      	str	r3, [sp, #0]
 80026f6:	2300      	movs	r3, #0
 80026f8:	2200      	movs	r2, #0
 80026fa:	2101      	movs	r1, #1
 80026fc:	2000      	movs	r0, #0
 80026fe:	f001 f985 	bl	8003a0c <lcdBuildMemoryAccessControlConfig>
 8002702:	4603      	mov	r3, r0
 8002704:	461a      	mov	r2, r3
 8002706:	4baf      	ldr	r3, [pc, #700]	@ (80029c4 <lcdInit+0x2dc>)
 8002708:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlNormalOrder,		// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,		// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdLandscapeConfig = lcdBuildMemoryAccessControlConfig(
 800270a:	2300      	movs	r3, #0
 800270c:	9301      	str	r3, [sp, #4]
 800270e:	2301      	movs	r3, #1
 8002710:	9300      	str	r3, [sp, #0]
 8002712:	2300      	movs	r3, #0
 8002714:	2201      	movs	r2, #1
 8002716:	2100      	movs	r1, #0
 8002718:	2000      	movs	r0, #0
 800271a:	f001 f977 	bl	8003a0c <lcdBuildMemoryAccessControlConfig>
 800271e:	4603      	mov	r3, r0
 8002720:	461a      	mov	r2, r3
 8002722:	4ba9      	ldr	r3, [pc, #676]	@ (80029c8 <lcdInit+0x2e0>)
 8002724:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlReverseOrder,	// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,		// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdPortraitMirrorConfig = lcdBuildMemoryAccessControlConfig(
 8002726:	2300      	movs	r3, #0
 8002728:	9301      	str	r3, [sp, #4]
 800272a:	2301      	movs	r3, #1
 800272c:	9300      	str	r3, [sp, #0]
 800272e:	2300      	movs	r3, #0
 8002730:	2200      	movs	r2, #0
 8002732:	2100      	movs	r1, #0
 8002734:	2001      	movs	r0, #1
 8002736:	f001 f969 	bl	8003a0c <lcdBuildMemoryAccessControlConfig>
 800273a:	4603      	mov	r3, r0
 800273c:	461a      	mov	r2, r3
 800273e:	4ba3      	ldr	r3, [pc, #652]	@ (80029cc <lcdInit+0x2e4>)
 8002740:	701a      	strb	r2, [r3, #0]
		                                            MemoryAccessControlNormalOrder,		// rowColumnExchange
		                                            MemoryAccessControlNormalOrder,		// verticalRefreshOrder
		                                            MemoryAccessControlColorOrderBGR,	// colorOrder
		                                            MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdLandscapeMirrorConfig = lcdBuildMemoryAccessControlConfig(
 8002742:	2300      	movs	r3, #0
 8002744:	9301      	str	r3, [sp, #4]
 8002746:	2301      	movs	r3, #1
 8002748:	9300      	str	r3, [sp, #0]
 800274a:	2300      	movs	r3, #0
 800274c:	2201      	movs	r2, #1
 800274e:	2101      	movs	r1, #1
 8002750:	2001      	movs	r0, #1
 8002752:	f001 f95b 	bl	8003a0c <lcdBuildMemoryAccessControlConfig>
 8002756:	4603      	mov	r3, r0
 8002758:	461a      	mov	r2, r3
 800275a:	4b9d      	ldr	r3, [pc, #628]	@ (80029d0 <lcdInit+0x2e8>)
 800275c:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlReverseOrder,	// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,		// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  LCD_BL_ON(); // Bt n nn
 800275e:	f7ff ffb7 	bl	80026d0 <LCD_BL_ON>
  lcdReset();
 8002762:	f001 f929 	bl	80039b8 <lcdReset>
  lcdWriteCommand(ILI9341_DISPLAYOFF);
 8002766:	2028      	movs	r0, #40	@ 0x28
 8002768:	f001 f930 	bl	80039cc <lcdWriteCommand>

  lcdWriteCommand(0xCF);
 800276c:	20cf      	movs	r0, #207	@ 0xcf
 800276e:	f001 f92d 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x00);
 8002772:	2000      	movs	r0, #0
 8002774:	f001 f93a 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x83);
 8002778:	2083      	movs	r0, #131	@ 0x83
 800277a:	f001 f937 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x30);
 800277e:	2030      	movs	r0, #48	@ 0x30
 8002780:	f001 f934 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(0xED);
 8002784:	20ed      	movs	r0, #237	@ 0xed
 8002786:	f001 f921 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x64);
 800278a:	2064      	movs	r0, #100	@ 0x64
 800278c:	f001 f92e 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x03);
 8002790:	2003      	movs	r0, #3
 8002792:	f001 f92b 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x12);
 8002796:	2012      	movs	r0, #18
 8002798:	f001 f928 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x81);
 800279c:	2081      	movs	r0, #129	@ 0x81
 800279e:	f001 f925 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(0xE8);
 80027a2:	20e8      	movs	r0, #232	@ 0xe8
 80027a4:	f001 f912 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x85);
 80027a8:	2085      	movs	r0, #133	@ 0x85
 80027aa:	f001 f91f 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x01);
 80027ae:	2001      	movs	r0, #1
 80027b0:	f001 f91c 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x79);
 80027b4:	2079      	movs	r0, #121	@ 0x79
 80027b6:	f001 f919 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(0xCB);
 80027ba:	20cb      	movs	r0, #203	@ 0xcb
 80027bc:	f001 f906 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x39);
 80027c0:	2039      	movs	r0, #57	@ 0x39
 80027c2:	f001 f913 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x2C);
 80027c6:	202c      	movs	r0, #44	@ 0x2c
 80027c8:	f001 f910 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x00);
 80027cc:	2000      	movs	r0, #0
 80027ce:	f001 f90d 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x34);
 80027d2:	2034      	movs	r0, #52	@ 0x34
 80027d4:	f001 f90a 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x02);
 80027d8:	2002      	movs	r0, #2
 80027da:	f001 f907 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(0xF7);
 80027de:	20f7      	movs	r0, #247	@ 0xf7
 80027e0:	f001 f8f4 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x20);
 80027e4:	2020      	movs	r0, #32
 80027e6:	f001 f901 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(0xEA);
 80027ea:	20ea      	movs	r0, #234	@ 0xea
 80027ec:	f001 f8ee 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x00);
 80027f0:	2000      	movs	r0, #0
 80027f2:	f001 f8fb 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x00);
 80027f6:	2000      	movs	r0, #0
 80027f8:	f001 f8f8 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(ILI9341_POWERCONTROL1);
 80027fc:	20c0      	movs	r0, #192	@ 0xc0
 80027fe:	f001 f8e5 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x26);
 8002802:	2026      	movs	r0, #38	@ 0x26
 8002804:	f001 f8f2 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(ILI9341_POWERCONTROL2);
 8002808:	20c1      	movs	r0, #193	@ 0xc1
 800280a:	f001 f8df 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x11);
 800280e:	2011      	movs	r0, #17
 8002810:	f001 f8ec 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(ILI9341_VCOMCONTROL1);
 8002814:	20c5      	movs	r0, #197	@ 0xc5
 8002816:	f001 f8d9 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x35);
 800281a:	2035      	movs	r0, #53	@ 0x35
 800281c:	f001 f8e6 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x3E);
 8002820:	203e      	movs	r0, #62	@ 0x3e
 8002822:	f001 f8e3 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(ILI9341_VCOMCONTROL2);
 8002826:	20c7      	movs	r0, #199	@ 0xc7
 8002828:	f001 f8d0 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0xBE);
 800282c:	20be      	movs	r0, #190	@ 0xbe
 800282e:	f001 f8dd 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(ILI9341_MEMCONTROL);
 8002832:	2036      	movs	r0, #54	@ 0x36
 8002834:	f001 f8ca 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(lcdPortraitConfig);
 8002838:	4b62      	ldr	r3, [pc, #392]	@ (80029c4 <lcdInit+0x2dc>)
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	4618      	mov	r0, r3
 800283e:	f001 f8d5 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(ILI9341_PIXELFORMAT);
 8002842:	203a      	movs	r0, #58	@ 0x3a
 8002844:	f001 f8c2 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x55);
 8002848:	2055      	movs	r0, #85	@ 0x55
 800284a:	f001 f8cf 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(ILI9341_FRAMECONTROLNORMAL);
 800284e:	20b1      	movs	r0, #177	@ 0xb1
 8002850:	f001 f8bc 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x00);
 8002854:	2000      	movs	r0, #0
 8002856:	f001 f8c9 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x1B);
 800285a:	201b      	movs	r0, #27
 800285c:	f001 f8c6 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(0xF2);
 8002860:	20f2      	movs	r0, #242	@ 0xf2
 8002862:	f001 f8b3 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x08);
 8002866:	2008      	movs	r0, #8
 8002868:	f001 f8c0 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(ILI9341_GAMMASET);
 800286c:	2026      	movs	r0, #38	@ 0x26
 800286e:	f001 f8ad 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x01);
 8002872:	2001      	movs	r0, #1
 8002874:	f001 f8ba 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(ILI9341_POSITIVEGAMMCORR);
 8002878:	20e0      	movs	r0, #224	@ 0xe0
 800287a:	f001 f8a7 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x1F);
 800287e:	201f      	movs	r0, #31
 8002880:	f001 f8b4 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x1A);
 8002884:	201a      	movs	r0, #26
 8002886:	f001 f8b1 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x18);
 800288a:	2018      	movs	r0, #24
 800288c:	f001 f8ae 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x0A);
 8002890:	200a      	movs	r0, #10
 8002892:	f001 f8ab 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x0F);
 8002896:	200f      	movs	r0, #15
 8002898:	f001 f8a8 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x06);
 800289c:	2006      	movs	r0, #6
 800289e:	f001 f8a5 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x45);
 80028a2:	2045      	movs	r0, #69	@ 0x45
 80028a4:	f001 f8a2 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x87);
 80028a8:	2087      	movs	r0, #135	@ 0x87
 80028aa:	f001 f89f 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x32);
 80028ae:	2032      	movs	r0, #50	@ 0x32
 80028b0:	f001 f89c 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x0A);
 80028b4:	200a      	movs	r0, #10
 80028b6:	f001 f899 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x07);
 80028ba:	2007      	movs	r0, #7
 80028bc:	f001 f896 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x02);
 80028c0:	2002      	movs	r0, #2
 80028c2:	f001 f893 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x07);
 80028c6:	2007      	movs	r0, #7
 80028c8:	f001 f890 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x05);
 80028cc:	2005      	movs	r0, #5
 80028ce:	f001 f88d 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x00);
 80028d2:	2000      	movs	r0, #0
 80028d4:	f001 f88a 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(ILI9341_NEGATIVEGAMMCORR);
 80028d8:	20e1      	movs	r0, #225	@ 0xe1
 80028da:	f001 f877 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x00);
 80028de:	2000      	movs	r0, #0
 80028e0:	f001 f884 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x25);
 80028e4:	2025      	movs	r0, #37	@ 0x25
 80028e6:	f001 f881 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x27);
 80028ea:	2027      	movs	r0, #39	@ 0x27
 80028ec:	f001 f87e 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x05);
 80028f0:	2005      	movs	r0, #5
 80028f2:	f001 f87b 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x10);
 80028f6:	2010      	movs	r0, #16
 80028f8:	f001 f878 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x09);
 80028fc:	2009      	movs	r0, #9
 80028fe:	f001 f875 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x3A);
 8002902:	203a      	movs	r0, #58	@ 0x3a
 8002904:	f001 f872 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x78);
 8002908:	2078      	movs	r0, #120	@ 0x78
 800290a:	f001 f86f 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x4D);
 800290e:	204d      	movs	r0, #77	@ 0x4d
 8002910:	f001 f86c 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x05);
 8002914:	2005      	movs	r0, #5
 8002916:	f001 f869 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x18);
 800291a:	2018      	movs	r0, #24
 800291c:	f001 f866 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x0D);
 8002920:	200d      	movs	r0, #13
 8002922:	f001 f863 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x38);
 8002926:	2038      	movs	r0, #56	@ 0x38
 8002928:	f001 f860 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x3A);
 800292c:	203a      	movs	r0, #58	@ 0x3a
 800292e:	f001 f85d 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x1F);
 8002932:	201f      	movs	r0, #31
 8002934:	f001 f85a 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(ILI9341_COLADDRSET);
 8002938:	202a      	movs	r0, #42	@ 0x2a
 800293a:	f001 f847 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x00);
 800293e:	2000      	movs	r0, #0
 8002940:	f001 f854 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x00);
 8002944:	2000      	movs	r0, #0
 8002946:	f001 f851 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x00);
 800294a:	2000      	movs	r0, #0
 800294c:	f001 f84e 	bl	80039ec <lcdWriteData>
  lcdWriteData(0xEF);
 8002950:	20ef      	movs	r0, #239	@ 0xef
 8002952:	f001 f84b 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(ILI9341_PAGEADDRSET);
 8002956:	202b      	movs	r0, #43	@ 0x2b
 8002958:	f001 f838 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x00);
 800295c:	2000      	movs	r0, #0
 800295e:	f001 f845 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x00);
 8002962:	2000      	movs	r0, #0
 8002964:	f001 f842 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x01);
 8002968:	2001      	movs	r0, #1
 800296a:	f001 f83f 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x3F);
 800296e:	203f      	movs	r0, #63	@ 0x3f
 8002970:	f001 f83c 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(ILI9341_ENTRYMODE);
 8002974:	20b7      	movs	r0, #183	@ 0xb7
 8002976:	f001 f829 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x07);
 800297a:	2007      	movs	r0, #7
 800297c:	f001 f836 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(ILI9341_DISPLAYFUNC);
 8002980:	20b6      	movs	r0, #182	@ 0xb6
 8002982:	f001 f823 	bl	80039cc <lcdWriteCommand>
  lcdWriteData(0x0A);
 8002986:	200a      	movs	r0, #10
 8002988:	f001 f830 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x82);
 800298c:	2082      	movs	r0, #130	@ 0x82
 800298e:	f001 f82d 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x27);
 8002992:	2027      	movs	r0, #39	@ 0x27
 8002994:	f001 f82a 	bl	80039ec <lcdWriteData>
  lcdWriteData(0x00);
 8002998:	2000      	movs	r0, #0
 800299a:	f001 f827 	bl	80039ec <lcdWriteData>

  lcdWriteCommand(ILI9341_SLEEPOUT);
 800299e:	2011      	movs	r0, #17
 80029a0:	f001 f814 	bl	80039cc <lcdWriteCommand>
  HAL_Delay(100);
 80029a4:	2064      	movs	r0, #100	@ 0x64
 80029a6:	f004 ffc9 	bl	800793c <HAL_Delay>
  lcdWriteCommand(ILI9341_DISPLAYON);
 80029aa:	2029      	movs	r0, #41	@ 0x29
 80029ac:	f001 f80e 	bl	80039cc <lcdWriteCommand>
  HAL_Delay(100);
 80029b0:	2064      	movs	r0, #100	@ 0x64
 80029b2:	f004 ffc3 	bl	800793c <HAL_Delay>
  lcdWriteCommand(ILI9341_MEMORYWRITE);
 80029b6:	202c      	movs	r0, #44	@ 0x2c
 80029b8:	f001 f808 	bl	80039cc <lcdWriteCommand>
}
 80029bc:	bf00      	nop
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	2000547c 	.word	0x2000547c
 80029c8:	2000547d 	.word	0x2000547d
 80029cc:	2000547e 	.word	0x2000547e
 80029d0:	2000547f 	.word	0x2000547f

080029d4 <lcdFillRGB>:
 *
 * \return void
 */

void lcdFillRGB(uint16_t color)
{
 80029d4:	b590      	push	{r4, r7, lr}
 80029d6:	b085      	sub	sp, #20
 80029d8:	af00      	add	r7, sp, #0
 80029da:	4603      	mov	r3, r0
 80029dc:	80fb      	strh	r3, [r7, #6]
    uint32_t totalPixels = lcdGetWidth() * lcdGetHeight();
 80029de:	f000 ff8f 	bl	8003900 <lcdGetWidth>
 80029e2:	4603      	mov	r3, r0
 80029e4:	461c      	mov	r4, r3
 80029e6:	f000 ff97 	bl	8003918 <lcdGetHeight>
 80029ea:	4603      	mov	r3, r0
 80029ec:	fb04 f303 	mul.w	r3, r4, r3
 80029f0:	60bb      	str	r3, [r7, #8]
    lcdSetWindow(0, 0, lcdGetWidth() - 1, lcdGetHeight() - 1);
 80029f2:	f000 ff85 	bl	8003900 <lcdGetWidth>
 80029f6:	4603      	mov	r3, r0
 80029f8:	3b01      	subs	r3, #1
 80029fa:	b29c      	uxth	r4, r3
 80029fc:	f000 ff8c 	bl	8003918 <lcdGetHeight>
 8002a00:	4603      	mov	r3, r0
 8002a02:	3b01      	subs	r3, #1
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	4622      	mov	r2, r4
 8002a08:	2100      	movs	r1, #0
 8002a0a:	2000      	movs	r0, #0
 8002a0c:	f000 ff2c 	bl	8003868 <lcdSetWindow>
    for (uint32_t i = 0; i < totalPixels; i++) {
 8002a10:	2300      	movs	r3, #0
 8002a12:	60fb      	str	r3, [r7, #12]
 8002a14:	e006      	b.n	8002a24 <lcdFillRGB+0x50>
        lcdWriteData(color);
 8002a16:	88fb      	ldrh	r3, [r7, #6]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f000 ffe7 	bl	80039ec <lcdWriteData>
    for (uint32_t i = 0; i < totalPixels; i++) {
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	3301      	adds	r3, #1
 8002a22:	60fb      	str	r3, [r7, #12]
 8002a24:	68fa      	ldr	r2, [r7, #12]
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d3f4      	bcc.n	8002a16 <lcdFillRGB+0x42>
    }
}
 8002a2c:	bf00      	nop
 8002a2e:	bf00      	nop
 8002a30:	3714      	adds	r7, #20
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd90      	pop	{r4, r7, pc}
	...

08002a38 <lcdDrawPixel>:

void lcdDrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	4603      	mov	r3, r0
 8002a40:	80fb      	strh	r3, [r7, #6]
 8002a42:	460b      	mov	r3, r1
 8002a44:	80bb      	strh	r3, [r7, #4]
 8002a46:	4613      	mov	r3, r2
 8002a48:	807b      	strh	r3, [r7, #2]
    // Clip
    if ((x < 0) || (y < 0) || (x >= lcdProperties.width) || (y >= lcdProperties.height))
 8002a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002a7c <lcdDrawPixel+0x44>)
 8002a4c:	881b      	ldrh	r3, [r3, #0]
 8002a4e:	88fa      	ldrh	r2, [r7, #6]
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d20f      	bcs.n	8002a74 <lcdDrawPixel+0x3c>
 8002a54:	4b09      	ldr	r3, [pc, #36]	@ (8002a7c <lcdDrawPixel+0x44>)
 8002a56:	885b      	ldrh	r3, [r3, #2]
 8002a58:	88ba      	ldrh	r2, [r7, #4]
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d20a      	bcs.n	8002a74 <lcdDrawPixel+0x3c>
        return;

    lcdSetWindow(x, y, x, y);
 8002a5e:	88bb      	ldrh	r3, [r7, #4]
 8002a60:	88fa      	ldrh	r2, [r7, #6]
 8002a62:	88b9      	ldrh	r1, [r7, #4]
 8002a64:	88f8      	ldrh	r0, [r7, #6]
 8002a66:	f000 feff 	bl	8003868 <lcdSetWindow>
    lcdWriteData(color);
 8002a6a:	887b      	ldrh	r3, [r7, #2]
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f000 ffbd 	bl	80039ec <lcdWriteData>
 8002a72:	e000      	b.n	8002a76 <lcdDrawPixel+0x3e>
        return;
 8002a74:	bf00      	nop
}
 8002a76:	3708      	adds	r7, #8
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	20000020 	.word	0x20000020

08002a80 <lcdDrawHLine>:

void lcdDrawHLine(uint16_t x0, uint16_t x1, uint16_t y, uint16_t color)
{
 8002a80:	b590      	push	{r4, r7, lr}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4604      	mov	r4, r0
 8002a88:	4608      	mov	r0, r1
 8002a8a:	4611      	mov	r1, r2
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	4623      	mov	r3, r4
 8002a90:	80fb      	strh	r3, [r7, #6]
 8002a92:	4603      	mov	r3, r0
 8002a94:	80bb      	strh	r3, [r7, #4]
 8002a96:	460b      	mov	r3, r1
 8002a98:	807b      	strh	r3, [r7, #2]
 8002a9a:	4613      	mov	r3, r2
 8002a9c:	803b      	strh	r3, [r7, #0]
  // Allows for slightly better performance than setting individual pixels

	if (x1 < x0)
 8002a9e:	88ba      	ldrh	r2, [r7, #4]
 8002aa0:	88fb      	ldrh	r3, [r7, #6]
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	d205      	bcs.n	8002ab2 <lcdDrawHLine+0x32>
	{
		// Switch x1 and x0
		swap(x0, x1);
 8002aa6:	88fb      	ldrh	r3, [r7, #6]
 8002aa8:	817b      	strh	r3, [r7, #10]
 8002aaa:	88bb      	ldrh	r3, [r7, #4]
 8002aac:	80fb      	strh	r3, [r7, #6]
 8002aae:	897b      	ldrh	r3, [r7, #10]
 8002ab0:	80bb      	strh	r3, [r7, #4]
	}

	// Check limits
	if (x1 >= lcdProperties.width)
 8002ab2:	4b15      	ldr	r3, [pc, #84]	@ (8002b08 <lcdDrawHLine+0x88>)
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	88ba      	ldrh	r2, [r7, #4]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d303      	bcc.n	8002ac4 <lcdDrawHLine+0x44>
	{
		x1 = lcdProperties.width - 1;
 8002abc:	4b12      	ldr	r3, [pc, #72]	@ (8002b08 <lcdDrawHLine+0x88>)
 8002abe:	881b      	ldrh	r3, [r3, #0]
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	80bb      	strh	r3, [r7, #4]
	}

	if (x0 >= lcdProperties.width)
 8002ac4:	4b10      	ldr	r3, [pc, #64]	@ (8002b08 <lcdDrawHLine+0x88>)
 8002ac6:	881b      	ldrh	r3, [r3, #0]
 8002ac8:	88fa      	ldrh	r2, [r7, #6]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d303      	bcc.n	8002ad6 <lcdDrawHLine+0x56>
	{
		x0 = lcdProperties.width - 1;
 8002ace:	4b0e      	ldr	r3, [pc, #56]	@ (8002b08 <lcdDrawHLine+0x88>)
 8002ad0:	881b      	ldrh	r3, [r3, #0]
 8002ad2:	3b01      	subs	r3, #1
 8002ad4:	80fb      	strh	r3, [r7, #6]
	}

	lcdSetWindow(x0, y, x1, y);
 8002ad6:	887b      	ldrh	r3, [r7, #2]
 8002ad8:	88ba      	ldrh	r2, [r7, #4]
 8002ada:	8879      	ldrh	r1, [r7, #2]
 8002adc:	88f8      	ldrh	r0, [r7, #6]
 8002ade:	f000 fec3 	bl	8003868 <lcdSetWindow>

	for (int line = x0; line <= x1; line++)
 8002ae2:	88fb      	ldrh	r3, [r7, #6]
 8002ae4:	60fb      	str	r3, [r7, #12]
 8002ae6:	e006      	b.n	8002af6 <lcdDrawHLine+0x76>
	{
		lcdWriteData(color);
 8002ae8:	883b      	ldrh	r3, [r7, #0]
 8002aea:	4618      	mov	r0, r3
 8002aec:	f000 ff7e 	bl	80039ec <lcdWriteData>
	for (int line = x0; line <= x1; line++)
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	3301      	adds	r3, #1
 8002af4:	60fb      	str	r3, [r7, #12]
 8002af6:	88bb      	ldrh	r3, [r7, #4]
 8002af8:	68fa      	ldr	r2, [r7, #12]
 8002afa:	429a      	cmp	r2, r3
 8002afc:	ddf4      	ble.n	8002ae8 <lcdDrawHLine+0x68>
	}
}
 8002afe:	bf00      	nop
 8002b00:	bf00      	nop
 8002b02:	3714      	adds	r7, #20
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd90      	pop	{r4, r7, pc}
 8002b08:	20000020 	.word	0x20000020

08002b0c <lcdDrawVLine>:

void lcdDrawVLine(uint16_t x, uint16_t y0, uint16_t y1, uint16_t color)
{
 8002b0c:	b590      	push	{r4, r7, lr}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	4604      	mov	r4, r0
 8002b14:	4608      	mov	r0, r1
 8002b16:	4611      	mov	r1, r2
 8002b18:	461a      	mov	r2, r3
 8002b1a:	4623      	mov	r3, r4
 8002b1c:	80fb      	strh	r3, [r7, #6]
 8002b1e:	4603      	mov	r3, r0
 8002b20:	80bb      	strh	r3, [r7, #4]
 8002b22:	460b      	mov	r3, r1
 8002b24:	807b      	strh	r3, [r7, #2]
 8002b26:	4613      	mov	r3, r2
 8002b28:	803b      	strh	r3, [r7, #0]
  if (y1 < y0)
 8002b2a:	887a      	ldrh	r2, [r7, #2]
 8002b2c:	88bb      	ldrh	r3, [r7, #4]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d205      	bcs.n	8002b3e <lcdDrawVLine+0x32>
  {
	  swap(y0, y1);
 8002b32:	88bb      	ldrh	r3, [r7, #4]
 8002b34:	817b      	strh	r3, [r7, #10]
 8002b36:	887b      	ldrh	r3, [r7, #2]
 8002b38:	80bb      	strh	r3, [r7, #4]
 8002b3a:	897b      	ldrh	r3, [r7, #10]
 8002b3c:	807b      	strh	r3, [r7, #2]
  }

  if (x >= lcdProperties.width)
 8002b3e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ba8 <lcdDrawVLine+0x9c>)
 8002b40:	881b      	ldrh	r3, [r3, #0]
 8002b42:	88fa      	ldrh	r2, [r7, #6]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d303      	bcc.n	8002b50 <lcdDrawVLine+0x44>
  {
    x = lcdProperties.width - 1;
 8002b48:	4b17      	ldr	r3, [pc, #92]	@ (8002ba8 <lcdDrawVLine+0x9c>)
 8002b4a:	881b      	ldrh	r3, [r3, #0]
 8002b4c:	3b01      	subs	r3, #1
 8002b4e:	80fb      	strh	r3, [r7, #6]
  }

  if (y0 >= lcdProperties.height)
 8002b50:	4b15      	ldr	r3, [pc, #84]	@ (8002ba8 <lcdDrawVLine+0x9c>)
 8002b52:	885b      	ldrh	r3, [r3, #2]
 8002b54:	88ba      	ldrh	r2, [r7, #4]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d303      	bcc.n	8002b62 <lcdDrawVLine+0x56>
  {
    y0 = lcdProperties.height - 1;
 8002b5a:	4b13      	ldr	r3, [pc, #76]	@ (8002ba8 <lcdDrawVLine+0x9c>)
 8002b5c:	885b      	ldrh	r3, [r3, #2]
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	80bb      	strh	r3, [r7, #4]
  }

  if (y1 >= lcdProperties.height)
 8002b62:	4b11      	ldr	r3, [pc, #68]	@ (8002ba8 <lcdDrawVLine+0x9c>)
 8002b64:	885b      	ldrh	r3, [r3, #2]
 8002b66:	887a      	ldrh	r2, [r7, #2]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d303      	bcc.n	8002b74 <lcdDrawVLine+0x68>
  {
    y1 = lcdProperties.height - 1;
 8002b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba8 <lcdDrawVLine+0x9c>)
 8002b6e:	885b      	ldrh	r3, [r3, #2]
 8002b70:	3b01      	subs	r3, #1
 8002b72:	807b      	strh	r3, [r7, #2]
  }

  lcdSetWindow(x, y0, x, y1);
 8002b74:	887b      	ldrh	r3, [r7, #2]
 8002b76:	88fa      	ldrh	r2, [r7, #6]
 8002b78:	88b9      	ldrh	r1, [r7, #4]
 8002b7a:	88f8      	ldrh	r0, [r7, #6]
 8002b7c:	f000 fe74 	bl	8003868 <lcdSetWindow>

  for(int line = y0; line <= y1; line++)
 8002b80:	88bb      	ldrh	r3, [r7, #4]
 8002b82:	60fb      	str	r3, [r7, #12]
 8002b84:	e006      	b.n	8002b94 <lcdDrawVLine+0x88>
  {
	  lcdWriteData(color);
 8002b86:	883b      	ldrh	r3, [r7, #0]
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f000 ff2f 	bl	80039ec <lcdWriteData>
  for(int line = y0; line <= y1; line++)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	3301      	adds	r3, #1
 8002b92:	60fb      	str	r3, [r7, #12]
 8002b94:	887b      	ldrh	r3, [r7, #2]
 8002b96:	68fa      	ldr	r2, [r7, #12]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	ddf4      	ble.n	8002b86 <lcdDrawVLine+0x7a>
  }
}
 8002b9c:	bf00      	nop
 8002b9e:	bf00      	nop
 8002ba0:	3714      	adds	r7, #20
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd90      	pop	{r4, r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	20000020 	.word	0x20000020

08002bac <lcdDrawLine>:
 * \param color	Color
 *
 * \return void
 */
void lcdDrawLine(int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 8002bac:	b590      	push	{r4, r7, lr}
 8002bae:	b089      	sub	sp, #36	@ 0x24
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4604      	mov	r4, r0
 8002bb4:	4608      	mov	r0, r1
 8002bb6:	4611      	mov	r1, r2
 8002bb8:	461a      	mov	r2, r3
 8002bba:	4623      	mov	r3, r4
 8002bbc:	80fb      	strh	r3, [r7, #6]
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	80bb      	strh	r3, [r7, #4]
 8002bc2:	460b      	mov	r3, r1
 8002bc4:	807b      	strh	r3, [r7, #2]
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	803b      	strh	r3, [r7, #0]
	// Bresenham's algorithm - thx wikpedia

	int16_t steep = abs(y2 - y1) > abs(x2 - x1);
 8002bca:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002bce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002bd8:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002bdc:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8002be0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002be4:	1acb      	subs	r3, r1, r3
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	bfb8      	it	lt
 8002bea:	425b      	neglt	r3, r3
 8002bec:	429a      	cmp	r2, r3
 8002bee:	bfcc      	ite	gt
 8002bf0:	2301      	movgt	r3, #1
 8002bf2:	2300      	movle	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	837b      	strh	r3, [r7, #26]
	if (steep)
 8002bf8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d00b      	beq.n	8002c18 <lcdDrawLine+0x6c>
	{
		swap(x1, y1);
 8002c00:	88fb      	ldrh	r3, [r7, #6]
 8002c02:	833b      	strh	r3, [r7, #24]
 8002c04:	88bb      	ldrh	r3, [r7, #4]
 8002c06:	80fb      	strh	r3, [r7, #6]
 8002c08:	8b3b      	ldrh	r3, [r7, #24]
 8002c0a:	80bb      	strh	r3, [r7, #4]
		swap(x2, y2);
 8002c0c:	887b      	ldrh	r3, [r7, #2]
 8002c0e:	82fb      	strh	r3, [r7, #22]
 8002c10:	883b      	ldrh	r3, [r7, #0]
 8002c12:	807b      	strh	r3, [r7, #2]
 8002c14:	8afb      	ldrh	r3, [r7, #22]
 8002c16:	803b      	strh	r3, [r7, #0]
	}

	if (x1 > x2)
 8002c18:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002c1c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002c20:	429a      	cmp	r2, r3
 8002c22:	dd0b      	ble.n	8002c3c <lcdDrawLine+0x90>
	{
		swap(x1, x2);
 8002c24:	88fb      	ldrh	r3, [r7, #6]
 8002c26:	82bb      	strh	r3, [r7, #20]
 8002c28:	887b      	ldrh	r3, [r7, #2]
 8002c2a:	80fb      	strh	r3, [r7, #6]
 8002c2c:	8abb      	ldrh	r3, [r7, #20]
 8002c2e:	807b      	strh	r3, [r7, #2]
		swap(y1, y2);
 8002c30:	88bb      	ldrh	r3, [r7, #4]
 8002c32:	827b      	strh	r3, [r7, #18]
 8002c34:	883b      	ldrh	r3, [r7, #0]
 8002c36:	80bb      	strh	r3, [r7, #4]
 8002c38:	8a7b      	ldrh	r3, [r7, #18]
 8002c3a:	803b      	strh	r3, [r7, #0]
	}

	int16_t dx, dy;
	dx = x2 - x1;
 8002c3c:	887a      	ldrh	r2, [r7, #2]
 8002c3e:	88fb      	ldrh	r3, [r7, #6]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	823b      	strh	r3, [r7, #16]
	dy = abs(y2 - y1);
 8002c46:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002c4a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	bfb8      	it	lt
 8002c54:	425b      	neglt	r3, r3
 8002c56:	81fb      	strh	r3, [r7, #14]

	int16_t err = dx / 2;
 8002c58:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002c5c:	0fda      	lsrs	r2, r3, #31
 8002c5e:	4413      	add	r3, r2
 8002c60:	105b      	asrs	r3, r3, #1
 8002c62:	83fb      	strh	r3, [r7, #30]
	int16_t ystep;

	if (y1 < y2)
 8002c64:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002c68:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	da02      	bge.n	8002c76 <lcdDrawLine+0xca>
	{
		ystep = 1;
 8002c70:	2301      	movs	r3, #1
 8002c72:	83bb      	strh	r3, [r7, #28]
 8002c74:	e02d      	b.n	8002cd2 <lcdDrawLine+0x126>
	}
	else
	{
		ystep = -1;
 8002c76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002c7a:	83bb      	strh	r3, [r7, #28]
	}

	for (; x1 <= x2; x1++)
 8002c7c:	e029      	b.n	8002cd2 <lcdDrawLine+0x126>
	{
		if (steep)
 8002c7e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d006      	beq.n	8002c94 <lcdDrawLine+0xe8>
		{
			lcdDrawPixel(y1, x1, color);
 8002c86:	88bb      	ldrh	r3, [r7, #4]
 8002c88:	88f9      	ldrh	r1, [r7, #6]
 8002c8a:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7ff fed3 	bl	8002a38 <lcdDrawPixel>
 8002c92:	e005      	b.n	8002ca0 <lcdDrawLine+0xf4>
		}
		else
		{
			lcdDrawPixel(x1, y1, color);
 8002c94:	88fb      	ldrh	r3, [r7, #6]
 8002c96:	88b9      	ldrh	r1, [r7, #4]
 8002c98:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff fecc 	bl	8002a38 <lcdDrawPixel>
		}
		err -= dy;
 8002ca0:	8bfa      	ldrh	r2, [r7, #30]
 8002ca2:	89fb      	ldrh	r3, [r7, #14]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	83fb      	strh	r3, [r7, #30]
		if (err < 0)
 8002caa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	da09      	bge.n	8002cc6 <lcdDrawLine+0x11a>
		{
			y1 += ystep;
 8002cb2:	88ba      	ldrh	r2, [r7, #4]
 8002cb4:	8bbb      	ldrh	r3, [r7, #28]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	80bb      	strh	r3, [r7, #4]
			err += dx;
 8002cbc:	8bfa      	ldrh	r2, [r7, #30]
 8002cbe:	8a3b      	ldrh	r3, [r7, #16]
 8002cc0:	4413      	add	r3, r2
 8002cc2:	b29b      	uxth	r3, r3
 8002cc4:	83fb      	strh	r3, [r7, #30]
	for (; x1 <= x2; x1++)
 8002cc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	3301      	adds	r3, #1
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	80fb      	strh	r3, [r7, #6]
 8002cd2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002cd6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	ddcf      	ble.n	8002c7e <lcdDrawLine+0xd2>
		}
	}
}
 8002cde:	bf00      	nop
 8002ce0:	bf00      	nop
 8002ce2:	3724      	adds	r7, #36	@ 0x24
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd90      	pop	{r4, r7, pc}

08002ce8 <lcdDrawRoundRect>:
 * \param color		Color
 *
 * \return void
 */
void lcdDrawRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 8002ce8:	b590      	push	{r4, r7, lr}
 8002cea:	b085      	sub	sp, #20
 8002cec:	af02      	add	r7, sp, #8
 8002cee:	4604      	mov	r4, r0
 8002cf0:	4608      	mov	r0, r1
 8002cf2:	4611      	mov	r1, r2
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	4623      	mov	r3, r4
 8002cf8:	80fb      	strh	r3, [r7, #6]
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	80bb      	strh	r3, [r7, #4]
 8002cfe:	460b      	mov	r3, r1
 8002d00:	807b      	strh	r3, [r7, #2]
 8002d02:	4613      	mov	r3, r2
 8002d04:	803b      	strh	r3, [r7, #0]
	// smarter version
	lcdDrawHLine(x + r, x + w - r, y, color);
 8002d06:	88fa      	ldrh	r2, [r7, #6]
 8002d08:	8b3b      	ldrh	r3, [r7, #24]
 8002d0a:	4413      	add	r3, r2
 8002d0c:	b298      	uxth	r0, r3
 8002d0e:	88fa      	ldrh	r2, [r7, #6]
 8002d10:	887b      	ldrh	r3, [r7, #2]
 8002d12:	4413      	add	r3, r2
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	8b3b      	ldrh	r3, [r7, #24]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	b299      	uxth	r1, r3
 8002d1c:	88ba      	ldrh	r2, [r7, #4]
 8002d1e:	8bbb      	ldrh	r3, [r7, #28]
 8002d20:	f7ff feae 	bl	8002a80 <lcdDrawHLine>
	lcdDrawHLine(x + r, x + w - r, y + h - 1, color);
 8002d24:	88fa      	ldrh	r2, [r7, #6]
 8002d26:	8b3b      	ldrh	r3, [r7, #24]
 8002d28:	4413      	add	r3, r2
 8002d2a:	b298      	uxth	r0, r3
 8002d2c:	88fa      	ldrh	r2, [r7, #6]
 8002d2e:	887b      	ldrh	r3, [r7, #2]
 8002d30:	4413      	add	r3, r2
 8002d32:	b29a      	uxth	r2, r3
 8002d34:	8b3b      	ldrh	r3, [r7, #24]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	b299      	uxth	r1, r3
 8002d3a:	88ba      	ldrh	r2, [r7, #4]
 8002d3c:	883b      	ldrh	r3, [r7, #0]
 8002d3e:	4413      	add	r3, r2
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	3b01      	subs	r3, #1
 8002d44:	b29a      	uxth	r2, r3
 8002d46:	8bbb      	ldrh	r3, [r7, #28]
 8002d48:	f7ff fe9a 	bl	8002a80 <lcdDrawHLine>
	lcdDrawVLine(x, y + r, y + h - r, color);
 8002d4c:	88f8      	ldrh	r0, [r7, #6]
 8002d4e:	88ba      	ldrh	r2, [r7, #4]
 8002d50:	8b3b      	ldrh	r3, [r7, #24]
 8002d52:	4413      	add	r3, r2
 8002d54:	b299      	uxth	r1, r3
 8002d56:	88ba      	ldrh	r2, [r7, #4]
 8002d58:	883b      	ldrh	r3, [r7, #0]
 8002d5a:	4413      	add	r3, r2
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	8b3b      	ldrh	r3, [r7, #24]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	b29a      	uxth	r2, r3
 8002d64:	8bbb      	ldrh	r3, [r7, #28]
 8002d66:	f7ff fed1 	bl	8002b0c <lcdDrawVLine>
	lcdDrawVLine(x + w - 1, y + r, y + h - r, color);
 8002d6a:	88fa      	ldrh	r2, [r7, #6]
 8002d6c:	887b      	ldrh	r3, [r7, #2]
 8002d6e:	4413      	add	r3, r2
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	3b01      	subs	r3, #1
 8002d74:	b298      	uxth	r0, r3
 8002d76:	88ba      	ldrh	r2, [r7, #4]
 8002d78:	8b3b      	ldrh	r3, [r7, #24]
 8002d7a:	4413      	add	r3, r2
 8002d7c:	b299      	uxth	r1, r3
 8002d7e:	88ba      	ldrh	r2, [r7, #4]
 8002d80:	883b      	ldrh	r3, [r7, #0]
 8002d82:	4413      	add	r3, r2
 8002d84:	b29a      	uxth	r2, r3
 8002d86:	8b3b      	ldrh	r3, [r7, #24]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	8bbb      	ldrh	r3, [r7, #28]
 8002d8e:	f7ff febd 	bl	8002b0c <lcdDrawVLine>

	// draw four corners
	lcdDrawCircleHelper(x + r, y + r, r, 1, color);
 8002d92:	88fa      	ldrh	r2, [r7, #6]
 8002d94:	8b3b      	ldrh	r3, [r7, #24]
 8002d96:	4413      	add	r3, r2
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	b218      	sxth	r0, r3
 8002d9c:	88ba      	ldrh	r2, [r7, #4]
 8002d9e:	8b3b      	ldrh	r3, [r7, #24]
 8002da0:	4413      	add	r3, r2
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	b219      	sxth	r1, r3
 8002da6:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002daa:	8bbb      	ldrh	r3, [r7, #28]
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	2301      	movs	r3, #1
 8002db0:	f000 f84b 	bl	8002e4a <lcdDrawCircleHelper>
	lcdDrawCircleHelper(x + w - r - 1, y + r, r, 2, color);
 8002db4:	88fa      	ldrh	r2, [r7, #6]
 8002db6:	887b      	ldrh	r3, [r7, #2]
 8002db8:	4413      	add	r3, r2
 8002dba:	b29a      	uxth	r2, r3
 8002dbc:	8b3b      	ldrh	r3, [r7, #24]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	b218      	sxth	r0, r3
 8002dc8:	88ba      	ldrh	r2, [r7, #4]
 8002dca:	8b3b      	ldrh	r3, [r7, #24]
 8002dcc:	4413      	add	r3, r2
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	b219      	sxth	r1, r3
 8002dd2:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002dd6:	8bbb      	ldrh	r3, [r7, #28]
 8002dd8:	9300      	str	r3, [sp, #0]
 8002dda:	2302      	movs	r3, #2
 8002ddc:	f000 f835 	bl	8002e4a <lcdDrawCircleHelper>
	lcdDrawCircleHelper(x + w - r - 1, y + h - r - 1, r, 4, color);
 8002de0:	88fa      	ldrh	r2, [r7, #6]
 8002de2:	887b      	ldrh	r3, [r7, #2]
 8002de4:	4413      	add	r3, r2
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	8b3b      	ldrh	r3, [r7, #24]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	3b01      	subs	r3, #1
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	b218      	sxth	r0, r3
 8002df4:	88ba      	ldrh	r2, [r7, #4]
 8002df6:	883b      	ldrh	r3, [r7, #0]
 8002df8:	4413      	add	r3, r2
 8002dfa:	b29a      	uxth	r2, r3
 8002dfc:	8b3b      	ldrh	r3, [r7, #24]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	3b01      	subs	r3, #1
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	b219      	sxth	r1, r3
 8002e08:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002e0c:	8bbb      	ldrh	r3, [r7, #28]
 8002e0e:	9300      	str	r3, [sp, #0]
 8002e10:	2304      	movs	r3, #4
 8002e12:	f000 f81a 	bl	8002e4a <lcdDrawCircleHelper>
	lcdDrawCircleHelper(x + r, y + h - r - 1, r, 8, color);
 8002e16:	88fa      	ldrh	r2, [r7, #6]
 8002e18:	8b3b      	ldrh	r3, [r7, #24]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	b218      	sxth	r0, r3
 8002e20:	88ba      	ldrh	r2, [r7, #4]
 8002e22:	883b      	ldrh	r3, [r7, #0]
 8002e24:	4413      	add	r3, r2
 8002e26:	b29a      	uxth	r2, r3
 8002e28:	8b3b      	ldrh	r3, [r7, #24]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	b219      	sxth	r1, r3
 8002e34:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002e38:	8bbb      	ldrh	r3, [r7, #28]
 8002e3a:	9300      	str	r3, [sp, #0]
 8002e3c:	2308      	movs	r3, #8
 8002e3e:	f000 f804 	bl	8002e4a <lcdDrawCircleHelper>
}
 8002e42:	bf00      	nop
 8002e44:	370c      	adds	r7, #12
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd90      	pop	{r4, r7, pc}

08002e4a <lcdDrawCircleHelper>:
 * \param color			Color
 *
 * \return void
 */
void lcdDrawCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint16_t color)
{
 8002e4a:	b590      	push	{r4, r7, lr}
 8002e4c:	b087      	sub	sp, #28
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	4604      	mov	r4, r0
 8002e52:	4608      	mov	r0, r1
 8002e54:	4611      	mov	r1, r2
 8002e56:	461a      	mov	r2, r3
 8002e58:	4623      	mov	r3, r4
 8002e5a:	80fb      	strh	r3, [r7, #6]
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	80bb      	strh	r3, [r7, #4]
 8002e60:	460b      	mov	r3, r1
 8002e62:	807b      	strh	r3, [r7, #2]
 8002e64:	4613      	mov	r3, r2
 8002e66:	707b      	strb	r3, [r7, #1]
	int16_t f = 1 - r;
 8002e68:	887b      	ldrh	r3, [r7, #2]
 8002e6a:	f1c3 0301 	rsb	r3, r3, #1
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 8002e72:	2301      	movs	r3, #1
 8002e74:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8002e76:	887b      	ldrh	r3, [r7, #2]
 8002e78:	461a      	mov	r2, r3
 8002e7a:	03d2      	lsls	r2, r2, #15
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	005b      	lsls	r3, r3, #1
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 8002e84:	2300      	movs	r3, #0
 8002e86:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 8002e88:	887b      	ldrh	r3, [r7, #2]
 8002e8a:	81fb      	strh	r3, [r7, #14]

	while (x < y)
 8002e8c:	e095      	b.n	8002fba <lcdDrawCircleHelper+0x170>
	{
		if (f >= 0)
 8002e8e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	db0e      	blt.n	8002eb4 <lcdDrawCircleHelper+0x6a>
		{
			y--;
 8002e96:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	3b01      	subs	r3, #1
 8002e9e:	b29b      	uxth	r3, r3
 8002ea0:	81fb      	strh	r3, [r7, #14]
			ddF_y += 2;
 8002ea2:	8a7b      	ldrh	r3, [r7, #18]
 8002ea4:	3302      	adds	r3, #2
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	827b      	strh	r3, [r7, #18]
			f += ddF_y;
 8002eaa:	8afa      	ldrh	r2, [r7, #22]
 8002eac:	8a7b      	ldrh	r3, [r7, #18]
 8002eae:	4413      	add	r3, r2
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	82fb      	strh	r3, [r7, #22]
		}
		x++;
 8002eb4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002eb8:	b29b      	uxth	r3, r3
 8002eba:	3301      	adds	r3, #1
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	823b      	strh	r3, [r7, #16]
		ddF_x += 2;
 8002ec0:	8abb      	ldrh	r3, [r7, #20]
 8002ec2:	3302      	adds	r3, #2
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	82bb      	strh	r3, [r7, #20]
		f += ddF_x;
 8002ec8:	8afa      	ldrh	r2, [r7, #22]
 8002eca:	8abb      	ldrh	r3, [r7, #20]
 8002ecc:	4413      	add	r3, r2
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	82fb      	strh	r3, [r7, #22]
		if (cornername & 0x4)
 8002ed2:	787b      	ldrb	r3, [r7, #1]
 8002ed4:	f003 0304 	and.w	r3, r3, #4
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d017      	beq.n	8002f0c <lcdDrawCircleHelper+0xc2>
		{
			lcdDrawPixel(x0 + x, y0 + y, color);
 8002edc:	88fa      	ldrh	r2, [r7, #6]
 8002ede:	8a3b      	ldrh	r3, [r7, #16]
 8002ee0:	4413      	add	r3, r2
 8002ee2:	b298      	uxth	r0, r3
 8002ee4:	88ba      	ldrh	r2, [r7, #4]
 8002ee6:	89fb      	ldrh	r3, [r7, #14]
 8002ee8:	4413      	add	r3, r2
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002eee:	4619      	mov	r1, r3
 8002ef0:	f7ff fda2 	bl	8002a38 <lcdDrawPixel>
			lcdDrawPixel(x0 + y, y0 + x, color);
 8002ef4:	88fa      	ldrh	r2, [r7, #6]
 8002ef6:	89fb      	ldrh	r3, [r7, #14]
 8002ef8:	4413      	add	r3, r2
 8002efa:	b298      	uxth	r0, r3
 8002efc:	88ba      	ldrh	r2, [r7, #4]
 8002efe:	8a3b      	ldrh	r3, [r7, #16]
 8002f00:	4413      	add	r3, r2
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002f06:	4619      	mov	r1, r3
 8002f08:	f7ff fd96 	bl	8002a38 <lcdDrawPixel>
		}
		if (cornername & 0x2)
 8002f0c:	787b      	ldrb	r3, [r7, #1]
 8002f0e:	f003 0302 	and.w	r3, r3, #2
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d017      	beq.n	8002f46 <lcdDrawCircleHelper+0xfc>
		{
			lcdDrawPixel(x0 + x, y0 - y, color);
 8002f16:	88fa      	ldrh	r2, [r7, #6]
 8002f18:	8a3b      	ldrh	r3, [r7, #16]
 8002f1a:	4413      	add	r3, r2
 8002f1c:	b298      	uxth	r0, r3
 8002f1e:	88ba      	ldrh	r2, [r7, #4]
 8002f20:	89fb      	ldrh	r3, [r7, #14]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002f28:	4619      	mov	r1, r3
 8002f2a:	f7ff fd85 	bl	8002a38 <lcdDrawPixel>
			lcdDrawPixel(x0 + y, y0 - x, color);
 8002f2e:	88fa      	ldrh	r2, [r7, #6]
 8002f30:	89fb      	ldrh	r3, [r7, #14]
 8002f32:	4413      	add	r3, r2
 8002f34:	b298      	uxth	r0, r3
 8002f36:	88ba      	ldrh	r2, [r7, #4]
 8002f38:	8a3b      	ldrh	r3, [r7, #16]
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002f40:	4619      	mov	r1, r3
 8002f42:	f7ff fd79 	bl	8002a38 <lcdDrawPixel>
		}
		if (cornername & 0x8)
 8002f46:	787b      	ldrb	r3, [r7, #1]
 8002f48:	f003 0308 	and.w	r3, r3, #8
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d017      	beq.n	8002f80 <lcdDrawCircleHelper+0x136>
		{
			lcdDrawPixel(x0 - y, y0 + x, color);
 8002f50:	88fa      	ldrh	r2, [r7, #6]
 8002f52:	89fb      	ldrh	r3, [r7, #14]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	b298      	uxth	r0, r3
 8002f58:	88ba      	ldrh	r2, [r7, #4]
 8002f5a:	8a3b      	ldrh	r3, [r7, #16]
 8002f5c:	4413      	add	r3, r2
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002f62:	4619      	mov	r1, r3
 8002f64:	f7ff fd68 	bl	8002a38 <lcdDrawPixel>
			lcdDrawPixel(x0 - x, y0 + y, color);
 8002f68:	88fa      	ldrh	r2, [r7, #6]
 8002f6a:	8a3b      	ldrh	r3, [r7, #16]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	b298      	uxth	r0, r3
 8002f70:	88ba      	ldrh	r2, [r7, #4]
 8002f72:	89fb      	ldrh	r3, [r7, #14]
 8002f74:	4413      	add	r3, r2
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	f7ff fd5c 	bl	8002a38 <lcdDrawPixel>
		}
		if (cornername & 0x1)
 8002f80:	787b      	ldrb	r3, [r7, #1]
 8002f82:	f003 0301 	and.w	r3, r3, #1
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d017      	beq.n	8002fba <lcdDrawCircleHelper+0x170>
		{
			lcdDrawPixel(x0 - y, y0 - x, color);
 8002f8a:	88fa      	ldrh	r2, [r7, #6]
 8002f8c:	89fb      	ldrh	r3, [r7, #14]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	b298      	uxth	r0, r3
 8002f92:	88ba      	ldrh	r2, [r7, #4]
 8002f94:	8a3b      	ldrh	r3, [r7, #16]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	f7ff fd4b 	bl	8002a38 <lcdDrawPixel>
			lcdDrawPixel(x0 - x, y0 - y, color);
 8002fa2:	88fa      	ldrh	r2, [r7, #6]
 8002fa4:	8a3b      	ldrh	r3, [r7, #16]
 8002fa6:	1ad3      	subs	r3, r2, r3
 8002fa8:	b298      	uxth	r0, r3
 8002faa:	88ba      	ldrh	r2, [r7, #4]
 8002fac:	89fb      	ldrh	r3, [r7, #14]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	f7ff fd3f 	bl	8002a38 <lcdDrawPixel>
	while (x < y)
 8002fba:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002fbe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	f6ff af63 	blt.w	8002e8e <lcdDrawCircleHelper+0x44>
		}
	}
}
 8002fc8:	bf00      	nop
 8002fca:	bf00      	nop
 8002fcc:	371c      	adds	r7, #28
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd90      	pop	{r4, r7, pc}

08002fd2 <lcdDrawCircle>:
 * \param color		Color
 *
 * \return void
 */
void lcdDrawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color)
{
 8002fd2:	b590      	push	{r4, r7, lr}
 8002fd4:	b087      	sub	sp, #28
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	4604      	mov	r4, r0
 8002fda:	4608      	mov	r0, r1
 8002fdc:	4611      	mov	r1, r2
 8002fde:	461a      	mov	r2, r3
 8002fe0:	4623      	mov	r3, r4
 8002fe2:	80fb      	strh	r3, [r7, #6]
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	80bb      	strh	r3, [r7, #4]
 8002fe8:	460b      	mov	r3, r1
 8002fea:	807b      	strh	r3, [r7, #2]
 8002fec:	4613      	mov	r3, r2
 8002fee:	803b      	strh	r3, [r7, #0]
	int16_t f = 1 - r;
 8002ff0:	887b      	ldrh	r3, [r7, #2]
 8002ff2:	f1c3 0301 	rsb	r3, r3, #1
 8002ff6:	b29b      	uxth	r3, r3
 8002ff8:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8002ffe:	887b      	ldrh	r3, [r7, #2]
 8003000:	461a      	mov	r2, r3
 8003002:	03d2      	lsls	r2, r2, #15
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	005b      	lsls	r3, r3, #1
 8003008:	b29b      	uxth	r3, r3
 800300a:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 800300c:	2300      	movs	r3, #0
 800300e:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 8003010:	887b      	ldrh	r3, [r7, #2]
 8003012:	81fb      	strh	r3, [r7, #14]

	lcdDrawPixel(x0, y0 + r, color);
 8003014:	88f8      	ldrh	r0, [r7, #6]
 8003016:	88ba      	ldrh	r2, [r7, #4]
 8003018:	887b      	ldrh	r3, [r7, #2]
 800301a:	4413      	add	r3, r2
 800301c:	b29b      	uxth	r3, r3
 800301e:	883a      	ldrh	r2, [r7, #0]
 8003020:	4619      	mov	r1, r3
 8003022:	f7ff fd09 	bl	8002a38 <lcdDrawPixel>
	lcdDrawPixel(x0, y0 - r, color);
 8003026:	88f8      	ldrh	r0, [r7, #6]
 8003028:	88ba      	ldrh	r2, [r7, #4]
 800302a:	887b      	ldrh	r3, [r7, #2]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	b29b      	uxth	r3, r3
 8003030:	883a      	ldrh	r2, [r7, #0]
 8003032:	4619      	mov	r1, r3
 8003034:	f7ff fd00 	bl	8002a38 <lcdDrawPixel>
	lcdDrawPixel(x0 + r, y0, color);
 8003038:	88fa      	ldrh	r2, [r7, #6]
 800303a:	887b      	ldrh	r3, [r7, #2]
 800303c:	4413      	add	r3, r2
 800303e:	b29b      	uxth	r3, r3
 8003040:	88b9      	ldrh	r1, [r7, #4]
 8003042:	883a      	ldrh	r2, [r7, #0]
 8003044:	4618      	mov	r0, r3
 8003046:	f7ff fcf7 	bl	8002a38 <lcdDrawPixel>
	lcdDrawPixel(x0 - r, y0, color);
 800304a:	88fa      	ldrh	r2, [r7, #6]
 800304c:	887b      	ldrh	r3, [r7, #2]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	b29b      	uxth	r3, r3
 8003052:	88b9      	ldrh	r1, [r7, #4]
 8003054:	883a      	ldrh	r2, [r7, #0]
 8003056:	4618      	mov	r0, r3
 8003058:	f7ff fcee 	bl	8002a38 <lcdDrawPixel>

	while (x < y)
 800305c:	e081      	b.n	8003162 <lcdDrawCircle+0x190>
	{
		if (f >= 0)
 800305e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003062:	2b00      	cmp	r3, #0
 8003064:	db0e      	blt.n	8003084 <lcdDrawCircle+0xb2>
		{
			y--;
 8003066:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800306a:	b29b      	uxth	r3, r3
 800306c:	3b01      	subs	r3, #1
 800306e:	b29b      	uxth	r3, r3
 8003070:	81fb      	strh	r3, [r7, #14]
			ddF_y += 2;
 8003072:	8a7b      	ldrh	r3, [r7, #18]
 8003074:	3302      	adds	r3, #2
 8003076:	b29b      	uxth	r3, r3
 8003078:	827b      	strh	r3, [r7, #18]
			f += ddF_y;
 800307a:	8afa      	ldrh	r2, [r7, #22]
 800307c:	8a7b      	ldrh	r3, [r7, #18]
 800307e:	4413      	add	r3, r2
 8003080:	b29b      	uxth	r3, r3
 8003082:	82fb      	strh	r3, [r7, #22]
		}
		x++;
 8003084:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003088:	b29b      	uxth	r3, r3
 800308a:	3301      	adds	r3, #1
 800308c:	b29b      	uxth	r3, r3
 800308e:	823b      	strh	r3, [r7, #16]
		ddF_x += 2;
 8003090:	8abb      	ldrh	r3, [r7, #20]
 8003092:	3302      	adds	r3, #2
 8003094:	b29b      	uxth	r3, r3
 8003096:	82bb      	strh	r3, [r7, #20]
		f += ddF_x;
 8003098:	8afa      	ldrh	r2, [r7, #22]
 800309a:	8abb      	ldrh	r3, [r7, #20]
 800309c:	4413      	add	r3, r2
 800309e:	b29b      	uxth	r3, r3
 80030a0:	82fb      	strh	r3, [r7, #22]

		lcdDrawPixel(x0 + x, y0 + y, color);
 80030a2:	88fa      	ldrh	r2, [r7, #6]
 80030a4:	8a3b      	ldrh	r3, [r7, #16]
 80030a6:	4413      	add	r3, r2
 80030a8:	b298      	uxth	r0, r3
 80030aa:	88ba      	ldrh	r2, [r7, #4]
 80030ac:	89fb      	ldrh	r3, [r7, #14]
 80030ae:	4413      	add	r3, r2
 80030b0:	b29b      	uxth	r3, r3
 80030b2:	883a      	ldrh	r2, [r7, #0]
 80030b4:	4619      	mov	r1, r3
 80030b6:	f7ff fcbf 	bl	8002a38 <lcdDrawPixel>
		lcdDrawPixel(x0 - x, y0 + y, color);
 80030ba:	88fa      	ldrh	r2, [r7, #6]
 80030bc:	8a3b      	ldrh	r3, [r7, #16]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	b298      	uxth	r0, r3
 80030c2:	88ba      	ldrh	r2, [r7, #4]
 80030c4:	89fb      	ldrh	r3, [r7, #14]
 80030c6:	4413      	add	r3, r2
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	883a      	ldrh	r2, [r7, #0]
 80030cc:	4619      	mov	r1, r3
 80030ce:	f7ff fcb3 	bl	8002a38 <lcdDrawPixel>
		lcdDrawPixel(x0 + x, y0 - y, color);
 80030d2:	88fa      	ldrh	r2, [r7, #6]
 80030d4:	8a3b      	ldrh	r3, [r7, #16]
 80030d6:	4413      	add	r3, r2
 80030d8:	b298      	uxth	r0, r3
 80030da:	88ba      	ldrh	r2, [r7, #4]
 80030dc:	89fb      	ldrh	r3, [r7, #14]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	883a      	ldrh	r2, [r7, #0]
 80030e4:	4619      	mov	r1, r3
 80030e6:	f7ff fca7 	bl	8002a38 <lcdDrawPixel>
		lcdDrawPixel(x0 - x, y0 - y, color);
 80030ea:	88fa      	ldrh	r2, [r7, #6]
 80030ec:	8a3b      	ldrh	r3, [r7, #16]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	b298      	uxth	r0, r3
 80030f2:	88ba      	ldrh	r2, [r7, #4]
 80030f4:	89fb      	ldrh	r3, [r7, #14]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	883a      	ldrh	r2, [r7, #0]
 80030fc:	4619      	mov	r1, r3
 80030fe:	f7ff fc9b 	bl	8002a38 <lcdDrawPixel>
		lcdDrawPixel(x0 + y, y0 + x, color);
 8003102:	88fa      	ldrh	r2, [r7, #6]
 8003104:	89fb      	ldrh	r3, [r7, #14]
 8003106:	4413      	add	r3, r2
 8003108:	b298      	uxth	r0, r3
 800310a:	88ba      	ldrh	r2, [r7, #4]
 800310c:	8a3b      	ldrh	r3, [r7, #16]
 800310e:	4413      	add	r3, r2
 8003110:	b29b      	uxth	r3, r3
 8003112:	883a      	ldrh	r2, [r7, #0]
 8003114:	4619      	mov	r1, r3
 8003116:	f7ff fc8f 	bl	8002a38 <lcdDrawPixel>
		lcdDrawPixel(x0 - y, y0 + x, color);
 800311a:	88fa      	ldrh	r2, [r7, #6]
 800311c:	89fb      	ldrh	r3, [r7, #14]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	b298      	uxth	r0, r3
 8003122:	88ba      	ldrh	r2, [r7, #4]
 8003124:	8a3b      	ldrh	r3, [r7, #16]
 8003126:	4413      	add	r3, r2
 8003128:	b29b      	uxth	r3, r3
 800312a:	883a      	ldrh	r2, [r7, #0]
 800312c:	4619      	mov	r1, r3
 800312e:	f7ff fc83 	bl	8002a38 <lcdDrawPixel>
		lcdDrawPixel(x0 + y, y0 - x, color);
 8003132:	88fa      	ldrh	r2, [r7, #6]
 8003134:	89fb      	ldrh	r3, [r7, #14]
 8003136:	4413      	add	r3, r2
 8003138:	b298      	uxth	r0, r3
 800313a:	88ba      	ldrh	r2, [r7, #4]
 800313c:	8a3b      	ldrh	r3, [r7, #16]
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	b29b      	uxth	r3, r3
 8003142:	883a      	ldrh	r2, [r7, #0]
 8003144:	4619      	mov	r1, r3
 8003146:	f7ff fc77 	bl	8002a38 <lcdDrawPixel>
		lcdDrawPixel(x0 - y, y0 - x, color);
 800314a:	88fa      	ldrh	r2, [r7, #6]
 800314c:	89fb      	ldrh	r3, [r7, #14]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	b298      	uxth	r0, r3
 8003152:	88ba      	ldrh	r2, [r7, #4]
 8003154:	8a3b      	ldrh	r3, [r7, #16]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	b29b      	uxth	r3, r3
 800315a:	883a      	ldrh	r2, [r7, #0]
 800315c:	4619      	mov	r1, r3
 800315e:	f7ff fc6b 	bl	8002a38 <lcdDrawPixel>
	while (x < y)
 8003162:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003166:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800316a:	429a      	cmp	r2, r3
 800316c:	f6ff af77 	blt.w	800305e <lcdDrawCircle+0x8c>
	}
}
 8003170:	bf00      	nop
 8003172:	bf00      	nop
 8003174:	371c      	adds	r7, #28
 8003176:	46bd      	mov	sp, r7
 8003178:	bd90      	pop	{r4, r7, pc}

0800317a <lcdDrawTriangle>:
    @param    y2  Vertex #2 y coordinate
    @param    color 16-bit 5-6-5 Color to draw with
*/
/**************************************************************************/
void lcdDrawTriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 800317a:	b590      	push	{r4, r7, lr}
 800317c:	b085      	sub	sp, #20
 800317e:	af02      	add	r7, sp, #8
 8003180:	4604      	mov	r4, r0
 8003182:	4608      	mov	r0, r1
 8003184:	4611      	mov	r1, r2
 8003186:	461a      	mov	r2, r3
 8003188:	4623      	mov	r3, r4
 800318a:	80fb      	strh	r3, [r7, #6]
 800318c:	4603      	mov	r3, r0
 800318e:	80bb      	strh	r3, [r7, #4]
 8003190:	460b      	mov	r3, r1
 8003192:	807b      	strh	r3, [r7, #2]
 8003194:	4613      	mov	r3, r2
 8003196:	803b      	strh	r3, [r7, #0]
    lcdDrawLine(x0, y0, x1, y1, color);
 8003198:	f9b7 4000 	ldrsh.w	r4, [r7]
 800319c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80031a0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80031a4:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80031a8:	8c3b      	ldrh	r3, [r7, #32]
 80031aa:	9300      	str	r3, [sp, #0]
 80031ac:	4623      	mov	r3, r4
 80031ae:	f7ff fcfd 	bl	8002bac <lcdDrawLine>
    lcdDrawLine(x1, y1, x2, y2, color);
 80031b2:	f9b7 401c 	ldrsh.w	r4, [r7, #28]
 80031b6:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80031ba:	f9b7 1000 	ldrsh.w	r1, [r7]
 80031be:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 80031c2:	8c3b      	ldrh	r3, [r7, #32]
 80031c4:	9300      	str	r3, [sp, #0]
 80031c6:	4623      	mov	r3, r4
 80031c8:	f7ff fcf0 	bl	8002bac <lcdDrawLine>
    lcdDrawLine(x2, y2, x0, y0, color);
 80031cc:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 80031d0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80031d4:	f9b7 101c 	ldrsh.w	r1, [r7, #28]
 80031d8:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 80031dc:	8c3b      	ldrh	r3, [r7, #32]
 80031de:	9300      	str	r3, [sp, #0]
 80031e0:	4623      	mov	r3, r4
 80031e2:	f7ff fce3 	bl	8002bac <lcdDrawLine>
}
 80031e6:	bf00      	nop
 80031e8:	370c      	adds	r7, #12
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd90      	pop	{r4, r7, pc}

080031ee <lcdFillCircleHelper>:
 * \param color			Color
 *
 * \return void
 */
void lcdFillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, int16_t delta, uint16_t color)
{
 80031ee:	b590      	push	{r4, r7, lr}
 80031f0:	b087      	sub	sp, #28
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	4604      	mov	r4, r0
 80031f6:	4608      	mov	r0, r1
 80031f8:	4611      	mov	r1, r2
 80031fa:	461a      	mov	r2, r3
 80031fc:	4623      	mov	r3, r4
 80031fe:	80fb      	strh	r3, [r7, #6]
 8003200:	4603      	mov	r3, r0
 8003202:	80bb      	strh	r3, [r7, #4]
 8003204:	460b      	mov	r3, r1
 8003206:	807b      	strh	r3, [r7, #2]
 8003208:	4613      	mov	r3, r2
 800320a:	707b      	strb	r3, [r7, #1]
	int16_t f = 1 - r;
 800320c:	887b      	ldrh	r3, [r7, #2]
 800320e:	f1c3 0301 	rsb	r3, r3, #1
 8003212:	b29b      	uxth	r3, r3
 8003214:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 8003216:	2301      	movs	r3, #1
 8003218:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 800321a:	887b      	ldrh	r3, [r7, #2]
 800321c:	461a      	mov	r2, r3
 800321e:	03d2      	lsls	r2, r2, #15
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	b29b      	uxth	r3, r3
 8003226:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 8003228:	2300      	movs	r3, #0
 800322a:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 800322c:	887b      	ldrh	r3, [r7, #2]
 800322e:	81fb      	strh	r3, [r7, #14]

	while (x < y)
 8003230:	e07b      	b.n	800332a <lcdFillCircleHelper+0x13c>
	{
		if (f >= 0)
 8003232:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003236:	2b00      	cmp	r3, #0
 8003238:	db0e      	blt.n	8003258 <lcdFillCircleHelper+0x6a>
		{
			y--;
 800323a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800323e:	b29b      	uxth	r3, r3
 8003240:	3b01      	subs	r3, #1
 8003242:	b29b      	uxth	r3, r3
 8003244:	81fb      	strh	r3, [r7, #14]
			ddF_y += 2;
 8003246:	8a7b      	ldrh	r3, [r7, #18]
 8003248:	3302      	adds	r3, #2
 800324a:	b29b      	uxth	r3, r3
 800324c:	827b      	strh	r3, [r7, #18]
			f += ddF_y;
 800324e:	8afa      	ldrh	r2, [r7, #22]
 8003250:	8a7b      	ldrh	r3, [r7, #18]
 8003252:	4413      	add	r3, r2
 8003254:	b29b      	uxth	r3, r3
 8003256:	82fb      	strh	r3, [r7, #22]
		}
		x++;
 8003258:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800325c:	b29b      	uxth	r3, r3
 800325e:	3301      	adds	r3, #1
 8003260:	b29b      	uxth	r3, r3
 8003262:	823b      	strh	r3, [r7, #16]
		ddF_x += 2;
 8003264:	8abb      	ldrh	r3, [r7, #20]
 8003266:	3302      	adds	r3, #2
 8003268:	b29b      	uxth	r3, r3
 800326a:	82bb      	strh	r3, [r7, #20]
		f += ddF_x;
 800326c:	8afa      	ldrh	r2, [r7, #22]
 800326e:	8abb      	ldrh	r3, [r7, #20]
 8003270:	4413      	add	r3, r2
 8003272:	b29b      	uxth	r3, r3
 8003274:	82fb      	strh	r3, [r7, #22]

		if (cornername & 0x1)
 8003276:	787b      	ldrb	r3, [r7, #1]
 8003278:	f003 0301 	and.w	r3, r3, #1
 800327c:	2b00      	cmp	r3, #0
 800327e:	d027      	beq.n	80032d0 <lcdFillCircleHelper+0xe2>
		{
			lcdDrawVLine(x0 + x, y0 - y, y0 + y + 1 + delta, color);
 8003280:	88fa      	ldrh	r2, [r7, #6]
 8003282:	8a3b      	ldrh	r3, [r7, #16]
 8003284:	4413      	add	r3, r2
 8003286:	b298      	uxth	r0, r3
 8003288:	88ba      	ldrh	r2, [r7, #4]
 800328a:	89fb      	ldrh	r3, [r7, #14]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	b299      	uxth	r1, r3
 8003290:	88ba      	ldrh	r2, [r7, #4]
 8003292:	89fb      	ldrh	r3, [r7, #14]
 8003294:	4413      	add	r3, r2
 8003296:	b29a      	uxth	r2, r3
 8003298:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800329a:	4413      	add	r3, r2
 800329c:	b29b      	uxth	r3, r3
 800329e:	3301      	adds	r3, #1
 80032a0:	b29a      	uxth	r2, r3
 80032a2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80032a4:	f7ff fc32 	bl	8002b0c <lcdDrawVLine>
			lcdDrawVLine(x0 + y, y0 - x, y0 + x + 1 + delta, color);
 80032a8:	88fa      	ldrh	r2, [r7, #6]
 80032aa:	89fb      	ldrh	r3, [r7, #14]
 80032ac:	4413      	add	r3, r2
 80032ae:	b298      	uxth	r0, r3
 80032b0:	88ba      	ldrh	r2, [r7, #4]
 80032b2:	8a3b      	ldrh	r3, [r7, #16]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	b299      	uxth	r1, r3
 80032b8:	88ba      	ldrh	r2, [r7, #4]
 80032ba:	8a3b      	ldrh	r3, [r7, #16]
 80032bc:	4413      	add	r3, r2
 80032be:	b29a      	uxth	r2, r3
 80032c0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80032c2:	4413      	add	r3, r2
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	3301      	adds	r3, #1
 80032c8:	b29a      	uxth	r2, r3
 80032ca:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80032cc:	f7ff fc1e 	bl	8002b0c <lcdDrawVLine>
		}
		if (cornername & 0x2)
 80032d0:	787b      	ldrb	r3, [r7, #1]
 80032d2:	f003 0302 	and.w	r3, r3, #2
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d027      	beq.n	800332a <lcdFillCircleHelper+0x13c>
		{
			lcdDrawVLine(x0 - x, y0 - y, y0 + y + 1 + delta, color);
 80032da:	88fa      	ldrh	r2, [r7, #6]
 80032dc:	8a3b      	ldrh	r3, [r7, #16]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	b298      	uxth	r0, r3
 80032e2:	88ba      	ldrh	r2, [r7, #4]
 80032e4:	89fb      	ldrh	r3, [r7, #14]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	b299      	uxth	r1, r3
 80032ea:	88ba      	ldrh	r2, [r7, #4]
 80032ec:	89fb      	ldrh	r3, [r7, #14]
 80032ee:	4413      	add	r3, r2
 80032f0:	b29a      	uxth	r2, r3
 80032f2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80032f4:	4413      	add	r3, r2
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	3301      	adds	r3, #1
 80032fa:	b29a      	uxth	r2, r3
 80032fc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80032fe:	f7ff fc05 	bl	8002b0c <lcdDrawVLine>
			lcdDrawVLine(x0 - y, y0 - x, y0 + x + 1 + delta, color);
 8003302:	88fa      	ldrh	r2, [r7, #6]
 8003304:	89fb      	ldrh	r3, [r7, #14]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	b298      	uxth	r0, r3
 800330a:	88ba      	ldrh	r2, [r7, #4]
 800330c:	8a3b      	ldrh	r3, [r7, #16]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	b299      	uxth	r1, r3
 8003312:	88ba      	ldrh	r2, [r7, #4]
 8003314:	8a3b      	ldrh	r3, [r7, #16]
 8003316:	4413      	add	r3, r2
 8003318:	b29a      	uxth	r2, r3
 800331a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800331c:	4413      	add	r3, r2
 800331e:	b29b      	uxth	r3, r3
 8003320:	3301      	adds	r3, #1
 8003322:	b29a      	uxth	r2, r3
 8003324:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003326:	f7ff fbf1 	bl	8002b0c <lcdDrawVLine>
	while (x < y)
 800332a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800332e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003332:	429a      	cmp	r2, r3
 8003334:	f6ff af7d 	blt.w	8003232 <lcdFillCircleHelper+0x44>
		}
	}
}
 8003338:	bf00      	nop
 800333a:	bf00      	nop
 800333c:	371c      	adds	r7, #28
 800333e:	46bd      	mov	sp, r7
 8003340:	bd90      	pop	{r4, r7, pc}
	...

08003344 <lcdFillRect>:
 * \param fillcolor		Color
 *
 * \return void
 */
void lcdFillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t fillcolor)
{
 8003344:	b590      	push	{r4, r7, lr}
 8003346:	b085      	sub	sp, #20
 8003348:	af00      	add	r7, sp, #0
 800334a:	4604      	mov	r4, r0
 800334c:	4608      	mov	r0, r1
 800334e:	4611      	mov	r1, r2
 8003350:	461a      	mov	r2, r3
 8003352:	4623      	mov	r3, r4
 8003354:	80fb      	strh	r3, [r7, #6]
 8003356:	4603      	mov	r3, r0
 8003358:	80bb      	strh	r3, [r7, #4]
 800335a:	460b      	mov	r3, r1
 800335c:	807b      	strh	r3, [r7, #2]
 800335e:	4613      	mov	r3, r2
 8003360:	803b      	strh	r3, [r7, #0]
	// clipping
	if((x >= lcdProperties.width) || (y >= lcdProperties.height)) return;
 8003362:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003366:	4a24      	ldr	r2, [pc, #144]	@ (80033f8 <lcdFillRect+0xb4>)
 8003368:	8812      	ldrh	r2, [r2, #0]
 800336a:	4293      	cmp	r3, r2
 800336c:	da3f      	bge.n	80033ee <lcdFillRect+0xaa>
 800336e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003372:	4a21      	ldr	r2, [pc, #132]	@ (80033f8 <lcdFillRect+0xb4>)
 8003374:	8852      	ldrh	r2, [r2, #2]
 8003376:	4293      	cmp	r3, r2
 8003378:	da39      	bge.n	80033ee <lcdFillRect+0xaa>
	if((x + w - 1) >= lcdProperties.width) w = lcdProperties.width - x;
 800337a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800337e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003382:	4413      	add	r3, r2
 8003384:	4a1c      	ldr	r2, [pc, #112]	@ (80033f8 <lcdFillRect+0xb4>)
 8003386:	8812      	ldrh	r2, [r2, #0]
 8003388:	4293      	cmp	r3, r2
 800338a:	dd05      	ble.n	8003398 <lcdFillRect+0x54>
 800338c:	4b1a      	ldr	r3, [pc, #104]	@ (80033f8 <lcdFillRect+0xb4>)
 800338e:	881a      	ldrh	r2, [r3, #0]
 8003390:	88fb      	ldrh	r3, [r7, #6]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	b29b      	uxth	r3, r3
 8003396:	807b      	strh	r3, [r7, #2]
	if((y + h - 1) >= lcdProperties.height) h = lcdProperties.height - y;
 8003398:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800339c:	f9b7 3000 	ldrsh.w	r3, [r7]
 80033a0:	4413      	add	r3, r2
 80033a2:	4a15      	ldr	r2, [pc, #84]	@ (80033f8 <lcdFillRect+0xb4>)
 80033a4:	8852      	ldrh	r2, [r2, #2]
 80033a6:	4293      	cmp	r3, r2
 80033a8:	dd05      	ble.n	80033b6 <lcdFillRect+0x72>
 80033aa:	4b13      	ldr	r3, [pc, #76]	@ (80033f8 <lcdFillRect+0xb4>)
 80033ac:	885a      	ldrh	r2, [r3, #2]
 80033ae:	88bb      	ldrh	r3, [r7, #4]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	803b      	strh	r3, [r7, #0]

	for(int16_t y1 = y; y1 <= y + h; y1++)
 80033b6:	88bb      	ldrh	r3, [r7, #4]
 80033b8:	81fb      	strh	r3, [r7, #14]
 80033ba:	e00e      	b.n	80033da <lcdFillRect+0x96>
	{
		lcdDrawHLine(x, x + w, y1, fillcolor);
 80033bc:	88f8      	ldrh	r0, [r7, #6]
 80033be:	88fa      	ldrh	r2, [r7, #6]
 80033c0:	887b      	ldrh	r3, [r7, #2]
 80033c2:	4413      	add	r3, r2
 80033c4:	b299      	uxth	r1, r3
 80033c6:	89fa      	ldrh	r2, [r7, #14]
 80033c8:	8c3b      	ldrh	r3, [r7, #32]
 80033ca:	f7ff fb59 	bl	8002a80 <lcdDrawHLine>
	for(int16_t y1 = y; y1 <= y + h; y1++)
 80033ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	3301      	adds	r3, #1
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	81fb      	strh	r3, [r7, #14]
 80033da:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80033de:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80033e2:	f9b7 3000 	ldrsh.w	r3, [r7]
 80033e6:	440b      	add	r3, r1
 80033e8:	429a      	cmp	r2, r3
 80033ea:	dde7      	ble.n	80033bc <lcdFillRect+0x78>
 80033ec:	e000      	b.n	80033f0 <lcdFillRect+0xac>
	if((x >= lcdProperties.width) || (y >= lcdProperties.height)) return;
 80033ee:	bf00      	nop
	}
}
 80033f0:	3714      	adds	r7, #20
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd90      	pop	{r4, r7, pc}
 80033f6:	bf00      	nop
 80033f8:	20000020 	.word	0x20000020

080033fc <LCD_Print>:




// Hm in chui
void LCD_Print(uint16_t x, uint16_t y, char* str, uint16_t color, uint16_t bgcolor) {
 80033fc:	b590      	push	{r4, r7, lr}
 80033fe:	b089      	sub	sp, #36	@ 0x24
 8003400:	af02      	add	r7, sp, #8
 8003402:	60ba      	str	r2, [r7, #8]
 8003404:	461a      	mov	r2, r3
 8003406:	4603      	mov	r3, r0
 8003408:	81fb      	strh	r3, [r7, #14]
 800340a:	460b      	mov	r3, r1
 800340c:	81bb      	strh	r3, [r7, #12]
 800340e:	4613      	mov	r3, r2
 8003410:	80fb      	strh	r3, [r7, #6]
    uint16_t xpos = x;
 8003412:	89fb      	ldrh	r3, [r7, #14]
 8003414:	82fb      	strh	r3, [r7, #22]
    while (*str) {
 8003416:	e011      	b.n	800343c <LCD_Print+0x40>
        lcdDrawChar(xpos, y, *str, color, bgcolor);
 8003418:	f9b7 0016 	ldrsh.w	r0, [r7, #22]
 800341c:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	781a      	ldrb	r2, [r3, #0]
 8003424:	88fc      	ldrh	r4, [r7, #6]
 8003426:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003428:	9300      	str	r3, [sp, #0]
 800342a:	4623      	mov	r3, r4
 800342c:	f000 f8c8 	bl	80035c0 <lcdDrawChar>
        xpos += 8;  // gi s font rng 8 pixel
 8003430:	8afb      	ldrh	r3, [r7, #22]
 8003432:	3308      	adds	r3, #8
 8003434:	82fb      	strh	r3, [r7, #22]
        str++;
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	3301      	adds	r3, #1
 800343a:	60bb      	str	r3, [r7, #8]
    while (*str) {
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d1e9      	bne.n	8003418 <LCD_Print+0x1c>
    }
}
 8003444:	bf00      	nop
 8003446:	bf00      	nop
 8003448:	371c      	adds	r7, #28
 800344a:	46bd      	mov	sp, r7
 800344c:	bd90      	pop	{r4, r7, pc}

0800344e <lcdFillRoundRect>:
void lcdFillRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 800344e:	b590      	push	{r4, r7, lr}
 8003450:	b085      	sub	sp, #20
 8003452:	af02      	add	r7, sp, #8
 8003454:	4604      	mov	r4, r0
 8003456:	4608      	mov	r0, r1
 8003458:	4611      	mov	r1, r2
 800345a:	461a      	mov	r2, r3
 800345c:	4623      	mov	r3, r4
 800345e:	80fb      	strh	r3, [r7, #6]
 8003460:	4603      	mov	r3, r0
 8003462:	80bb      	strh	r3, [r7, #4]
 8003464:	460b      	mov	r3, r1
 8003466:	807b      	strh	r3, [r7, #2]
 8003468:	4613      	mov	r3, r2
 800346a:	803b      	strh	r3, [r7, #0]
	// smarter version
	lcdFillRect(x + r, y, w - 2 * r, h, color);
 800346c:	88fa      	ldrh	r2, [r7, #6]
 800346e:	8b3b      	ldrh	r3, [r7, #24]
 8003470:	4413      	add	r3, r2
 8003472:	b29b      	uxth	r3, r3
 8003474:	b218      	sxth	r0, r3
 8003476:	887a      	ldrh	r2, [r7, #2]
 8003478:	8b3b      	ldrh	r3, [r7, #24]
 800347a:	005b      	lsls	r3, r3, #1
 800347c:	b29b      	uxth	r3, r3
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	b29b      	uxth	r3, r3
 8003482:	b21a      	sxth	r2, r3
 8003484:	f9b7 4000 	ldrsh.w	r4, [r7]
 8003488:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800348c:	8bbb      	ldrh	r3, [r7, #28]
 800348e:	9300      	str	r3, [sp, #0]
 8003490:	4623      	mov	r3, r4
 8003492:	f7ff ff57 	bl	8003344 <lcdFillRect>

	// draw four corners
	lcdFillCircleHelper(x + w - r - 1, y + r, r, 1, h - 2 * r - 1, color);
 8003496:	88fa      	ldrh	r2, [r7, #6]
 8003498:	887b      	ldrh	r3, [r7, #2]
 800349a:	4413      	add	r3, r2
 800349c:	b29a      	uxth	r2, r3
 800349e:	8b3b      	ldrh	r3, [r7, #24]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	3b01      	subs	r3, #1
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	b218      	sxth	r0, r3
 80034aa:	88ba      	ldrh	r2, [r7, #4]
 80034ac:	8b3b      	ldrh	r3, [r7, #24]
 80034ae:	4413      	add	r3, r2
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	b219      	sxth	r1, r3
 80034b4:	883a      	ldrh	r2, [r7, #0]
 80034b6:	8b3b      	ldrh	r3, [r7, #24]
 80034b8:	005b      	lsls	r3, r3, #1
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	b29b      	uxth	r3, r3
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	b21b      	sxth	r3, r3
 80034c6:	f9b7 4018 	ldrsh.w	r4, [r7, #24]
 80034ca:	8bba      	ldrh	r2, [r7, #28]
 80034cc:	9201      	str	r2, [sp, #4]
 80034ce:	9300      	str	r3, [sp, #0]
 80034d0:	2301      	movs	r3, #1
 80034d2:	4622      	mov	r2, r4
 80034d4:	f7ff fe8b 	bl	80031ee <lcdFillCircleHelper>
	lcdFillCircleHelper(x + r, y + r, r, 2, h - 2 * r - 1, color);
 80034d8:	88fa      	ldrh	r2, [r7, #6]
 80034da:	8b3b      	ldrh	r3, [r7, #24]
 80034dc:	4413      	add	r3, r2
 80034de:	b29b      	uxth	r3, r3
 80034e0:	b218      	sxth	r0, r3
 80034e2:	88ba      	ldrh	r2, [r7, #4]
 80034e4:	8b3b      	ldrh	r3, [r7, #24]
 80034e6:	4413      	add	r3, r2
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	b219      	sxth	r1, r3
 80034ec:	883a      	ldrh	r2, [r7, #0]
 80034ee:	8b3b      	ldrh	r3, [r7, #24]
 80034f0:	005b      	lsls	r3, r3, #1
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	3b01      	subs	r3, #1
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	b21b      	sxth	r3, r3
 80034fe:	f9b7 4018 	ldrsh.w	r4, [r7, #24]
 8003502:	8bba      	ldrh	r2, [r7, #28]
 8003504:	9201      	str	r2, [sp, #4]
 8003506:	9300      	str	r3, [sp, #0]
 8003508:	2302      	movs	r3, #2
 800350a:	4622      	mov	r2, r4
 800350c:	f7ff fe6f 	bl	80031ee <lcdFillCircleHelper>
}
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	bd90      	pop	{r4, r7, pc}

08003518 <lcdDrawImage>:
        lcdDrawHLine(a, b + 1, y, color);
    }
}

void lcdDrawImage(uint16_t x, uint16_t y, GUI_CONST_STORAGE GUI_BITMAP* pBitmap)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	4603      	mov	r3, r0
 8003520:	603a      	str	r2, [r7, #0]
 8003522:	80fb      	strh	r3, [r7, #6]
 8003524:	460b      	mov	r3, r1
 8003526:	80bb      	strh	r3, [r7, #4]
	if((x >= lcdProperties.width) || (y >= lcdProperties.height)) return;
 8003528:	4b24      	ldr	r3, [pc, #144]	@ (80035bc <lcdDrawImage+0xa4>)
 800352a:	881b      	ldrh	r3, [r3, #0]
 800352c:	88fa      	ldrh	r2, [r7, #6]
 800352e:	429a      	cmp	r2, r3
 8003530:	d23b      	bcs.n	80035aa <lcdDrawImage+0x92>
 8003532:	4b22      	ldr	r3, [pc, #136]	@ (80035bc <lcdDrawImage+0xa4>)
 8003534:	885b      	ldrh	r3, [r3, #2]
 8003536:	88ba      	ldrh	r2, [r7, #4]
 8003538:	429a      	cmp	r2, r3
 800353a:	d236      	bcs.n	80035aa <lcdDrawImage+0x92>
	if((x + pBitmap->xSize - 1) >= lcdProperties.width) return;
 800353c:	88fb      	ldrh	r3, [r7, #6]
 800353e:	683a      	ldr	r2, [r7, #0]
 8003540:	8812      	ldrh	r2, [r2, #0]
 8003542:	4413      	add	r3, r2
 8003544:	4a1d      	ldr	r2, [pc, #116]	@ (80035bc <lcdDrawImage+0xa4>)
 8003546:	8812      	ldrh	r2, [r2, #0]
 8003548:	4293      	cmp	r3, r2
 800354a:	dc30      	bgt.n	80035ae <lcdDrawImage+0x96>
	if((y + pBitmap->ySize - 1) >= lcdProperties.height) return;
 800354c:	88bb      	ldrh	r3, [r7, #4]
 800354e:	683a      	ldr	r2, [r7, #0]
 8003550:	8852      	ldrh	r2, [r2, #2]
 8003552:	4413      	add	r3, r2
 8003554:	4a19      	ldr	r2, [pc, #100]	@ (80035bc <lcdDrawImage+0xa4>)
 8003556:	8852      	ldrh	r2, [r2, #2]
 8003558:	4293      	cmp	r3, r2
 800355a:	dc2a      	bgt.n	80035b2 <lcdDrawImage+0x9a>

	for (int i = 0; i < pBitmap->ySize; ++i)
 800355c:	2300      	movs	r3, #0
 800355e:	60fb      	str	r3, [r7, #12]
 8003560:	e01c      	b.n	800359c <lcdDrawImage+0x84>
	{
		lcdDrawPixels(x, y + i, (uint16_t*)(pBitmap->pData + i * pBitmap->bytesPerLine), pBitmap->bytesPerLine / (pBitmap->bitsPerPixel / 8));
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	b29a      	uxth	r2, r3
 8003566:	88bb      	ldrh	r3, [r7, #4]
 8003568:	4413      	add	r3, r2
 800356a:	b299      	uxth	r1, r3
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	683a      	ldr	r2, [r7, #0]
 8003572:	8892      	ldrh	r2, [r2, #4]
 8003574:	4610      	mov	r0, r2
 8003576:	68fa      	ldr	r2, [r7, #12]
 8003578:	fb00 f202 	mul.w	r2, r0, r2
 800357c:	441a      	add	r2, r3
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	889b      	ldrh	r3, [r3, #4]
 8003582:	4618      	mov	r0, r3
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	799b      	ldrb	r3, [r3, #6]
 8003588:	08db      	lsrs	r3, r3, #3
 800358a:	b2db      	uxtb	r3, r3
 800358c:	fb90 f3f3 	sdiv	r3, r0, r3
 8003590:	88f8      	ldrh	r0, [r7, #6]
 8003592:	f000 f9e5 	bl	8003960 <lcdDrawPixels>
	for (int i = 0; i < pBitmap->ySize; ++i)
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	3301      	adds	r3, #1
 800359a:	60fb      	str	r3, [r7, #12]
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	885b      	ldrh	r3, [r3, #2]
 80035a0:	461a      	mov	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	4293      	cmp	r3, r2
 80035a6:	dbdc      	blt.n	8003562 <lcdDrawImage+0x4a>
 80035a8:	e004      	b.n	80035b4 <lcdDrawImage+0x9c>
	if((x >= lcdProperties.width) || (y >= lcdProperties.height)) return;
 80035aa:	bf00      	nop
 80035ac:	e002      	b.n	80035b4 <lcdDrawImage+0x9c>
	if((x + pBitmap->xSize - 1) >= lcdProperties.width) return;
 80035ae:	bf00      	nop
 80035b0:	e000      	b.n	80035b4 <lcdDrawImage+0x9c>
	if((y + pBitmap->ySize - 1) >= lcdProperties.height) return;
 80035b2:	bf00      	nop
	}
}
 80035b4:	3710      	adds	r7, #16
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	20000020 	.word	0x20000020

080035c0 <lcdDrawChar>:
 * \param size		Character Size
 *
 * \return void
 */
void lcdDrawChar(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg)
{
 80035c0:	b590      	push	{r4, r7, lr}
 80035c2:	b085      	sub	sp, #20
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	4604      	mov	r4, r0
 80035c8:	4608      	mov	r0, r1
 80035ca:	4611      	mov	r1, r2
 80035cc:	461a      	mov	r2, r3
 80035ce:	4623      	mov	r3, r4
 80035d0:	80fb      	strh	r3, [r7, #6]
 80035d2:	4603      	mov	r3, r0
 80035d4:	80bb      	strh	r3, [r7, #4]
 80035d6:	460b      	mov	r3, r1
 80035d8:	70fb      	strb	r3, [r7, #3]
 80035da:	4613      	mov	r3, r2
 80035dc:	803b      	strh	r3, [r7, #0]
	if ((x >= lcdProperties.width) || 			// Clip right
 80035de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80035e2:	4a4a      	ldr	r2, [pc, #296]	@ (800370c <lcdDrawChar+0x14c>)
 80035e4:	8812      	ldrh	r2, [r2, #0]
 80035e6:	4293      	cmp	r3, r2
 80035e8:	f280 808c 	bge.w	8003704 <lcdDrawChar+0x144>
			(y >= lcdProperties.height) || 		// Clip bottom
 80035ec:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80035f0:	4a46      	ldr	r2, [pc, #280]	@ (800370c <lcdDrawChar+0x14c>)
 80035f2:	8852      	ldrh	r2, [r2, #2]
	if ((x >= lcdProperties.width) || 			// Clip right
 80035f4:	4293      	cmp	r3, r2
 80035f6:	f280 8085 	bge.w	8003704 <lcdDrawChar+0x144>
			((x + lcdFont.pFont->Width) < 0) || // Clip left
 80035fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80035fe:	4a44      	ldr	r2, [pc, #272]	@ (8003710 <lcdDrawChar+0x150>)
 8003600:	6892      	ldr	r2, [r2, #8]
 8003602:	8892      	ldrh	r2, [r2, #4]
 8003604:	4413      	add	r3, r2
			(y >= lcdProperties.height) || 		// Clip bottom
 8003606:	2b00      	cmp	r3, #0
 8003608:	db7c      	blt.n	8003704 <lcdDrawChar+0x144>
			((y + lcdFont.pFont->Height) < 0))  // Clip top
 800360a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800360e:	4a40      	ldr	r2, [pc, #256]	@ (8003710 <lcdDrawChar+0x150>)
 8003610:	6892      	ldr	r2, [r2, #8]
 8003612:	88d2      	ldrh	r2, [r2, #6]
 8003614:	4413      	add	r3, r2
			((x + lcdFont.pFont->Width) < 0) || // Clip left
 8003616:	2b00      	cmp	r3, #0
 8003618:	db74      	blt.n	8003704 <lcdDrawChar+0x144>
		return;

	uint8_t fontCoeff = lcdFont.pFont->Height / 8;
 800361a:	4b3d      	ldr	r3, [pc, #244]	@ (8003710 <lcdDrawChar+0x150>)
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	88db      	ldrh	r3, [r3, #6]
 8003620:	08db      	lsrs	r3, r3, #3
 8003622:	b29b      	uxth	r3, r3
 8003624:	72bb      	strb	r3, [r7, #10]
	uint8_t xP = 0;
 8003626:	2300      	movs	r3, #0
 8003628:	73fb      	strb	r3, [r7, #15]

	for(uint8_t i = 0; i < lcdFont.pFont->Height; i++)
 800362a:	2300      	movs	r3, #0
 800362c:	73bb      	strb	r3, [r7, #14]
 800362e:	e061      	b.n	80036f4 <lcdDrawChar+0x134>
	{
		uint8_t line;

		for(uint8_t k = 0; k < fontCoeff; k++)
 8003630:	2300      	movs	r3, #0
 8003632:	733b      	strb	r3, [r7, #12]
 8003634:	e055      	b.n	80036e2 <lcdDrawChar+0x122>
		{
			line = lcdFont.pFont->table[((c - 0x20) * lcdFont.pFont->Height * fontCoeff) + (i * fontCoeff) + k];
 8003636:	4b36      	ldr	r3, [pc, #216]	@ (8003710 <lcdDrawChar+0x150>)
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	78fa      	ldrb	r2, [r7, #3]
 800363e:	3a20      	subs	r2, #32
 8003640:	4933      	ldr	r1, [pc, #204]	@ (8003710 <lcdDrawChar+0x150>)
 8003642:	6889      	ldr	r1, [r1, #8]
 8003644:	88c9      	ldrh	r1, [r1, #6]
 8003646:	fb01 f202 	mul.w	r2, r1, r2
 800364a:	7ab9      	ldrb	r1, [r7, #10]
 800364c:	fb02 f101 	mul.w	r1, r2, r1
 8003650:	7bba      	ldrb	r2, [r7, #14]
 8003652:	7ab8      	ldrb	r0, [r7, #10]
 8003654:	fb00 f202 	mul.w	r2, r0, r2
 8003658:	4411      	add	r1, r2
 800365a:	7b3a      	ldrb	r2, [r7, #12]
 800365c:	440a      	add	r2, r1
 800365e:	4413      	add	r3, r2
 8003660:	781b      	ldrb	r3, [r3, #0]
 8003662:	737b      	strb	r3, [r7, #13]

			for(uint8_t j = 0; j < 8; j++)
 8003664:	2300      	movs	r3, #0
 8003666:	72fb      	strb	r3, [r7, #11]
 8003668:	e032      	b.n	80036d0 <lcdDrawChar+0x110>
			{
				if((line & 0x80) == 0x80)
 800366a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800366e:	2b00      	cmp	r3, #0
 8003670:	da12      	bge.n	8003698 <lcdDrawChar+0xd8>
				{
					lcdDrawPixel(x + j + xP, y + i, color);
 8003672:	7afb      	ldrb	r3, [r7, #11]
 8003674:	b29a      	uxth	r2, r3
 8003676:	88fb      	ldrh	r3, [r7, #6]
 8003678:	4413      	add	r3, r2
 800367a:	b29a      	uxth	r2, r3
 800367c:	7bfb      	ldrb	r3, [r7, #15]
 800367e:	b29b      	uxth	r3, r3
 8003680:	4413      	add	r3, r2
 8003682:	b298      	uxth	r0, r3
 8003684:	7bbb      	ldrb	r3, [r7, #14]
 8003686:	b29a      	uxth	r2, r3
 8003688:	88bb      	ldrh	r3, [r7, #4]
 800368a:	4413      	add	r3, r2
 800368c:	b29b      	uxth	r3, r3
 800368e:	883a      	ldrh	r2, [r7, #0]
 8003690:	4619      	mov	r1, r3
 8003692:	f7ff f9d1 	bl	8002a38 <lcdDrawPixel>
 8003696:	e015      	b.n	80036c4 <lcdDrawChar+0x104>
				}
				else if (bg != color)
 8003698:	8c3a      	ldrh	r2, [r7, #32]
 800369a:	883b      	ldrh	r3, [r7, #0]
 800369c:	429a      	cmp	r2, r3
 800369e:	d011      	beq.n	80036c4 <lcdDrawChar+0x104>
				{
					lcdDrawPixel(x + j + xP, y + i, bg);
 80036a0:	7afb      	ldrb	r3, [r7, #11]
 80036a2:	b29a      	uxth	r2, r3
 80036a4:	88fb      	ldrh	r3, [r7, #6]
 80036a6:	4413      	add	r3, r2
 80036a8:	b29a      	uxth	r2, r3
 80036aa:	7bfb      	ldrb	r3, [r7, #15]
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	4413      	add	r3, r2
 80036b0:	b298      	uxth	r0, r3
 80036b2:	7bbb      	ldrb	r3, [r7, #14]
 80036b4:	b29a      	uxth	r2, r3
 80036b6:	88bb      	ldrh	r3, [r7, #4]
 80036b8:	4413      	add	r3, r2
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	8c3a      	ldrh	r2, [r7, #32]
 80036be:	4619      	mov	r1, r3
 80036c0:	f7ff f9ba 	bl	8002a38 <lcdDrawPixel>
				}
				line <<= 1;
 80036c4:	7b7b      	ldrb	r3, [r7, #13]
 80036c6:	005b      	lsls	r3, r3, #1
 80036c8:	737b      	strb	r3, [r7, #13]
			for(uint8_t j = 0; j < 8; j++)
 80036ca:	7afb      	ldrb	r3, [r7, #11]
 80036cc:	3301      	adds	r3, #1
 80036ce:	72fb      	strb	r3, [r7, #11]
 80036d0:	7afb      	ldrb	r3, [r7, #11]
 80036d2:	2b07      	cmp	r3, #7
 80036d4:	d9c9      	bls.n	800366a <lcdDrawChar+0xaa>
			}

			xP += 8;
 80036d6:	7bfb      	ldrb	r3, [r7, #15]
 80036d8:	3308      	adds	r3, #8
 80036da:	73fb      	strb	r3, [r7, #15]
		for(uint8_t k = 0; k < fontCoeff; k++)
 80036dc:	7b3b      	ldrb	r3, [r7, #12]
 80036de:	3301      	adds	r3, #1
 80036e0:	733b      	strb	r3, [r7, #12]
 80036e2:	7b3a      	ldrb	r2, [r7, #12]
 80036e4:	7abb      	ldrb	r3, [r7, #10]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d3a5      	bcc.n	8003636 <lcdDrawChar+0x76>
		}

		xP = 0;
 80036ea:	2300      	movs	r3, #0
 80036ec:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; i < lcdFont.pFont->Height; i++)
 80036ee:	7bbb      	ldrb	r3, [r7, #14]
 80036f0:	3301      	adds	r3, #1
 80036f2:	73bb      	strb	r3, [r7, #14]
 80036f4:	7bbb      	ldrb	r3, [r7, #14]
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	4b05      	ldr	r3, [pc, #20]	@ (8003710 <lcdDrawChar+0x150>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	88db      	ldrh	r3, [r3, #6]
 80036fe:	429a      	cmp	r2, r3
 8003700:	d396      	bcc.n	8003630 <lcdDrawChar+0x70>
 8003702:	e000      	b.n	8003706 <lcdDrawChar+0x146>
		return;
 8003704:	bf00      	nop
	}
}
 8003706:	3714      	adds	r7, #20
 8003708:	46bd      	mov	sp, r7
 800370a:	bd90      	pop	{r4, r7, pc}
 800370c:	20000020 	.word	0x20000020
 8003710:	20000010 	.word	0x20000010

08003714 <lcdSetTextFont>:
 * \param font pointer font
 *
 * \return void
 */
void lcdSetTextFont(sFONT* font)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
	lcdFont.pFont = font;
 800371c:	4a04      	ldr	r2, [pc, #16]	@ (8003730 <lcdSetTextFont+0x1c>)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6093      	str	r3, [r2, #8]
}
 8003722:	bf00      	nop
 8003724:	370c      	adds	r7, #12
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	20000010 	.word	0x20000010

08003734 <lcdSetTextColor>:
 * \param b		Background color
 *
 * \return void
 */
void lcdSetTextColor(uint16_t c, uint16_t b)
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	4603      	mov	r3, r0
 800373c:	460a      	mov	r2, r1
 800373e:	80fb      	strh	r3, [r7, #6]
 8003740:	4613      	mov	r3, r2
 8003742:	80bb      	strh	r3, [r7, #4]
	lcdFont.TextColor = c;
 8003744:	88fb      	ldrh	r3, [r7, #6]
 8003746:	4a05      	ldr	r2, [pc, #20]	@ (800375c <lcdSetTextColor+0x28>)
 8003748:	6013      	str	r3, [r2, #0]
	lcdFont.BackColor = b;
 800374a:	88bb      	ldrh	r3, [r7, #4]
 800374c:	4a03      	ldr	r2, [pc, #12]	@ (800375c <lcdSetTextColor+0x28>)
 800374e:	6053      	str	r3, [r2, #4]
}
 8003750:	bf00      	nop
 8003752:	370c      	adds	r7, #12
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr
 800375c:	20000010 	.word	0x20000010

08003760 <lcdSetOrientation>:
{
	lcdFont.TextWrap = w;
}

void lcdSetOrientation(lcdOrientationTypeDef value)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
 8003766:	4603      	mov	r3, r0
 8003768:	71fb      	strb	r3, [r7, #7]
	lcdProperties.orientation = value;
 800376a:	4a2d      	ldr	r2, [pc, #180]	@ (8003820 <lcdSetOrientation+0xc0>)
 800376c:	79fb      	ldrb	r3, [r7, #7]
 800376e:	7113      	strb	r3, [r2, #4]
	lcdWriteCommand(ILI9341_MEMCONTROL);
 8003770:	2036      	movs	r0, #54	@ 0x36
 8003772:	f000 f92b 	bl	80039cc <lcdWriteCommand>

	switch (lcdProperties.orientation)
 8003776:	4b2a      	ldr	r3, [pc, #168]	@ (8003820 <lcdSetOrientation+0xc0>)
 8003778:	791b      	ldrb	r3, [r3, #4]
 800377a:	2b03      	cmp	r3, #3
 800377c:	d83e      	bhi.n	80037fc <lcdSetOrientation+0x9c>
 800377e:	a201      	add	r2, pc, #4	@ (adr r2, 8003784 <lcdSetOrientation+0x24>)
 8003780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003784:	08003795 	.word	0x08003795
 8003788:	080037c9 	.word	0x080037c9
 800378c:	080037af 	.word	0x080037af
 8003790:	080037e3 	.word	0x080037e3
	{
		case LCD_ORIENTATION_PORTRAIT:
			lcdWriteData(lcdPortraitConfig);
 8003794:	4b23      	ldr	r3, [pc, #140]	@ (8003824 <lcdSetOrientation+0xc4>)
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	4618      	mov	r0, r3
 800379a:	f000 f927 	bl	80039ec <lcdWriteData>
			lcdProperties.width = ILI9341_PIXEL_WIDTH;
 800379e:	4b20      	ldr	r3, [pc, #128]	@ (8003820 <lcdSetOrientation+0xc0>)
 80037a0:	22f0      	movs	r2, #240	@ 0xf0
 80037a2:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_HEIGHT;
 80037a4:	4b1e      	ldr	r3, [pc, #120]	@ (8003820 <lcdSetOrientation+0xc0>)
 80037a6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80037aa:	805a      	strh	r2, [r3, #2]
			break;
 80037ac:	e027      	b.n	80037fe <lcdSetOrientation+0x9e>
		case LCD_ORIENTATION_PORTRAIT_MIRROR:
			lcdWriteData(lcdPortraitMirrorConfig);
 80037ae:	4b1e      	ldr	r3, [pc, #120]	@ (8003828 <lcdSetOrientation+0xc8>)
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f000 f91a 	bl	80039ec <lcdWriteData>
			lcdProperties.width = ILI9341_PIXEL_WIDTH;
 80037b8:	4b19      	ldr	r3, [pc, #100]	@ (8003820 <lcdSetOrientation+0xc0>)
 80037ba:	22f0      	movs	r2, #240	@ 0xf0
 80037bc:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_HEIGHT;
 80037be:	4b18      	ldr	r3, [pc, #96]	@ (8003820 <lcdSetOrientation+0xc0>)
 80037c0:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80037c4:	805a      	strh	r2, [r3, #2]
			break;
 80037c6:	e01a      	b.n	80037fe <lcdSetOrientation+0x9e>
		case LCD_ORIENTATION_LANDSCAPE:
			lcdWriteData(lcdLandscapeConfig);
 80037c8:	4b18      	ldr	r3, [pc, #96]	@ (800382c <lcdSetOrientation+0xcc>)
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	4618      	mov	r0, r3
 80037ce:	f000 f90d 	bl	80039ec <lcdWriteData>
			lcdProperties.width = ILI9341_PIXEL_HEIGHT;
 80037d2:	4b13      	ldr	r3, [pc, #76]	@ (8003820 <lcdSetOrientation+0xc0>)
 80037d4:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80037d8:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_WIDTH;
 80037da:	4b11      	ldr	r3, [pc, #68]	@ (8003820 <lcdSetOrientation+0xc0>)
 80037dc:	22f0      	movs	r2, #240	@ 0xf0
 80037de:	805a      	strh	r2, [r3, #2]
			break;
 80037e0:	e00d      	b.n	80037fe <lcdSetOrientation+0x9e>
		case LCD_ORIENTATION_LANDSCAPE_MIRROR:
			lcdWriteData(lcdLandscapeMirrorConfig);
 80037e2:	4b13      	ldr	r3, [pc, #76]	@ (8003830 <lcdSetOrientation+0xd0>)
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f000 f900 	bl	80039ec <lcdWriteData>
			lcdProperties.width = ILI9341_PIXEL_HEIGHT;
 80037ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003820 <lcdSetOrientation+0xc0>)
 80037ee:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80037f2:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_WIDTH;
 80037f4:	4b0a      	ldr	r3, [pc, #40]	@ (8003820 <lcdSetOrientation+0xc0>)
 80037f6:	22f0      	movs	r2, #240	@ 0xf0
 80037f8:	805a      	strh	r2, [r3, #2]
			break;
 80037fa:	e000      	b.n	80037fe <lcdSetOrientation+0x9e>
		default:
			break;
 80037fc:	bf00      	nop
	}

	//lcdWriteCommand(ILI9341_MEMORYWRITE);
	lcdSetWindow(0, 0, lcdProperties.width - 1, lcdProperties.height - 1);
 80037fe:	4b08      	ldr	r3, [pc, #32]	@ (8003820 <lcdSetOrientation+0xc0>)
 8003800:	881b      	ldrh	r3, [r3, #0]
 8003802:	3b01      	subs	r3, #1
 8003804:	b29a      	uxth	r2, r3
 8003806:	4b06      	ldr	r3, [pc, #24]	@ (8003820 <lcdSetOrientation+0xc0>)
 8003808:	885b      	ldrh	r3, [r3, #2]
 800380a:	3b01      	subs	r3, #1
 800380c:	b29b      	uxth	r3, r3
 800380e:	2100      	movs	r1, #0
 8003810:	2000      	movs	r0, #0
 8003812:	f000 f829 	bl	8003868 <lcdSetWindow>
}
 8003816:	bf00      	nop
 8003818:	3708      	adds	r7, #8
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	20000020 	.word	0x20000020
 8003824:	2000547c 	.word	0x2000547c
 8003828:	2000547e 	.word	0x2000547e
 800382c:	2000547d 	.word	0x2000547d
 8003830:	2000547f 	.word	0x2000547f

08003834 <lcdSetCursor>:

void lcdSetCursor(unsigned short x, unsigned short y)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
 800383a:	4603      	mov	r3, r0
 800383c:	460a      	mov	r2, r1
 800383e:	80fb      	strh	r3, [r7, #6]
 8003840:	4613      	mov	r3, r2
 8003842:	80bb      	strh	r3, [r7, #4]
	cursorXY.x = x;
 8003844:	4a07      	ldr	r2, [pc, #28]	@ (8003864 <lcdSetCursor+0x30>)
 8003846:	88fb      	ldrh	r3, [r7, #6]
 8003848:	8013      	strh	r3, [r2, #0]
	cursorXY.y = y;
 800384a:	4a06      	ldr	r2, [pc, #24]	@ (8003864 <lcdSetCursor+0x30>)
 800384c:	88bb      	ldrh	r3, [r7, #4]
 800384e:	8053      	strh	r3, [r2, #2]
	lcdSetWindow(x, y, x, y);
 8003850:	88bb      	ldrh	r3, [r7, #4]
 8003852:	88fa      	ldrh	r2, [r7, #6]
 8003854:	88b9      	ldrh	r1, [r7, #4]
 8003856:	88f8      	ldrh	r0, [r7, #6]
 8003858:	f000 f806 	bl	8003868 <lcdSetWindow>
}
 800385c:	bf00      	nop
 800385e:	3708      	adds	r7, #8
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	20005478 	.word	0x20005478

08003868 <lcdSetWindow>:
 * \param y1         Rigth bottom window y-coordinate
 *
 * \return void
 */
void lcdSetWindow(unsigned short x0, unsigned short y0, unsigned short x1, unsigned short y1)
{
 8003868:	b590      	push	{r4, r7, lr}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	4604      	mov	r4, r0
 8003870:	4608      	mov	r0, r1
 8003872:	4611      	mov	r1, r2
 8003874:	461a      	mov	r2, r3
 8003876:	4623      	mov	r3, r4
 8003878:	80fb      	strh	r3, [r7, #6]
 800387a:	4603      	mov	r3, r0
 800387c:	80bb      	strh	r3, [r7, #4]
 800387e:	460b      	mov	r3, r1
 8003880:	807b      	strh	r3, [r7, #2]
 8003882:	4613      	mov	r3, r2
 8003884:	803b      	strh	r3, [r7, #0]
  lcdWriteCommand(ILI9341_COLADDRSET);
 8003886:	202a      	movs	r0, #42	@ 0x2a
 8003888:	f000 f8a0 	bl	80039cc <lcdWriteCommand>
  lcdWriteData((x0 >> 8) & 0xFF);
 800388c:	88fb      	ldrh	r3, [r7, #6]
 800388e:	0a1b      	lsrs	r3, r3, #8
 8003890:	b29b      	uxth	r3, r3
 8003892:	4618      	mov	r0, r3
 8003894:	f000 f8aa 	bl	80039ec <lcdWriteData>
  lcdWriteData(x0 & 0xFF);
 8003898:	88fb      	ldrh	r3, [r7, #6]
 800389a:	b2db      	uxtb	r3, r3
 800389c:	b29b      	uxth	r3, r3
 800389e:	4618      	mov	r0, r3
 80038a0:	f000 f8a4 	bl	80039ec <lcdWriteData>
  lcdWriteData((x1 >> 8) & 0xFF);
 80038a4:	887b      	ldrh	r3, [r7, #2]
 80038a6:	0a1b      	lsrs	r3, r3, #8
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	4618      	mov	r0, r3
 80038ac:	f000 f89e 	bl	80039ec <lcdWriteData>
  lcdWriteData(x1 & 0xFF);
 80038b0:	887b      	ldrh	r3, [r7, #2]
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	4618      	mov	r0, r3
 80038b8:	f000 f898 	bl	80039ec <lcdWriteData>
  lcdWriteCommand(ILI9341_PAGEADDRSET);
 80038bc:	202b      	movs	r0, #43	@ 0x2b
 80038be:	f000 f885 	bl	80039cc <lcdWriteCommand>
  lcdWriteData((y0 >> 8) & 0xFF);
 80038c2:	88bb      	ldrh	r3, [r7, #4]
 80038c4:	0a1b      	lsrs	r3, r3, #8
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	4618      	mov	r0, r3
 80038ca:	f000 f88f 	bl	80039ec <lcdWriteData>
  lcdWriteData(y0 & 0xFF);
 80038ce:	88bb      	ldrh	r3, [r7, #4]
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	4618      	mov	r0, r3
 80038d6:	f000 f889 	bl	80039ec <lcdWriteData>
  lcdWriteData((y1 >> 8) & 0xFF);
 80038da:	883b      	ldrh	r3, [r7, #0]
 80038dc:	0a1b      	lsrs	r3, r3, #8
 80038de:	b29b      	uxth	r3, r3
 80038e0:	4618      	mov	r0, r3
 80038e2:	f000 f883 	bl	80039ec <lcdWriteData>
  lcdWriteData(y1 & 0xFF);
 80038e6:	883b      	ldrh	r3, [r7, #0]
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	4618      	mov	r0, r3
 80038ee:	f000 f87d 	bl	80039ec <lcdWriteData>
  lcdWriteCommand(ILI9341_MEMORYWRITE);
 80038f2:	202c      	movs	r0, #44	@ 0x2c
 80038f4:	f000 f86a 	bl	80039cc <lcdWriteCommand>
}
 80038f8:	bf00      	nop
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd90      	pop	{r4, r7, pc}

08003900 <lcdGetWidth>:
	lcdWriteCommand(ILI9341_TEARINGEFFECTON);
	lcdWriteData(m);
}

uint16_t lcdGetWidth(void)
{
 8003900:	b480      	push	{r7}
 8003902:	af00      	add	r7, sp, #0
  return lcdProperties.width;
 8003904:	4b03      	ldr	r3, [pc, #12]	@ (8003914 <lcdGetWidth+0x14>)
 8003906:	881b      	ldrh	r3, [r3, #0]
}
 8003908:	4618      	mov	r0, r3
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	20000020 	.word	0x20000020

08003918 <lcdGetHeight>:

uint16_t lcdGetHeight(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  return lcdProperties.height;
 800391c:	4b03      	ldr	r3, [pc, #12]	@ (800392c <lcdGetHeight+0x14>)
 800391e:	885b      	ldrh	r3, [r3, #2]
}
 8003920:	4618      	mov	r0, r3
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop
 800392c:	20000020 	.word	0x20000020

08003930 <lcdGetOrientation>:
	id |= lcdReadData();
	return id;
}

lcdOrientationTypeDef lcdGetOrientation(void)
{
 8003930:	b480      	push	{r7}
 8003932:	af00      	add	r7, sp, #0
  return lcdProperties.orientation;
 8003934:	4b03      	ldr	r3, [pc, #12]	@ (8003944 <lcdGetOrientation+0x14>)
 8003936:	791b      	ldrb	r3, [r3, #4]
}
 8003938:	4618      	mov	r0, r3
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	20000020 	.word	0x20000020

08003948 <lcdGetTextFont>:

sFONT* lcdGetTextFont(void)
{
 8003948:	b480      	push	{r7}
 800394a:	af00      	add	r7, sp, #0
	return lcdFont.pFont;
 800394c:	4b03      	ldr	r3, [pc, #12]	@ (800395c <lcdGetTextFont+0x14>)
 800394e:	689b      	ldr	r3, [r3, #8]
}
 8003950:	4618      	mov	r0, r3
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop
 800395c:	20000010 	.word	0x20000010

08003960 <lcdDrawPixels>:
}

/*---------Static functions--------------------------*/

static void lcdDrawPixels(uint16_t x, uint16_t y, uint16_t *data, uint32_t dataLength)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b086      	sub	sp, #24
 8003964:	af00      	add	r7, sp, #0
 8003966:	60ba      	str	r2, [r7, #8]
 8003968:	607b      	str	r3, [r7, #4]
 800396a:	4603      	mov	r3, r0
 800396c:	81fb      	strh	r3, [r7, #14]
 800396e:	460b      	mov	r3, r1
 8003970:	81bb      	strh	r3, [r7, #12]
  uint32_t i = 0;
 8003972:	2300      	movs	r3, #0
 8003974:	617b      	str	r3, [r7, #20]

  lcdSetWindow(x, y, lcdProperties.width - 1, lcdProperties.height - 1);
 8003976:	4b0f      	ldr	r3, [pc, #60]	@ (80039b4 <lcdDrawPixels+0x54>)
 8003978:	881b      	ldrh	r3, [r3, #0]
 800397a:	3b01      	subs	r3, #1
 800397c:	b29a      	uxth	r2, r3
 800397e:	4b0d      	ldr	r3, [pc, #52]	@ (80039b4 <lcdDrawPixels+0x54>)
 8003980:	885b      	ldrh	r3, [r3, #2]
 8003982:	3b01      	subs	r3, #1
 8003984:	b29b      	uxth	r3, r3
 8003986:	89b9      	ldrh	r1, [r7, #12]
 8003988:	89f8      	ldrh	r0, [r7, #14]
 800398a:	f7ff ff6d 	bl	8003868 <lcdSetWindow>

  do
  {
    lcdWriteData(data[i++]);
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	1c5a      	adds	r2, r3, #1
 8003992:	617a      	str	r2, [r7, #20]
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	68ba      	ldr	r2, [r7, #8]
 8003998:	4413      	add	r3, r2
 800399a:	881b      	ldrh	r3, [r3, #0]
 800399c:	4618      	mov	r0, r3
 800399e:	f000 f825 	bl	80039ec <lcdWriteData>
  }
  while (i < dataLength);
 80039a2:	697a      	ldr	r2, [r7, #20]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d3f1      	bcc.n	800398e <lcdDrawPixels+0x2e>
}
 80039aa:	bf00      	nop
 80039ac:	bf00      	nop
 80039ae:	3718      	adds	r7, #24
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	20000020 	.word	0x20000020

080039b8 <lcdReset>:

static void lcdReset(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
	lcdWriteCommand(ILI9341_SOFTRESET);
 80039bc:	2001      	movs	r0, #1
 80039be:	f000 f805 	bl	80039cc <lcdWriteCommand>
	HAL_Delay(50);
 80039c2:	2032      	movs	r0, #50	@ 0x32
 80039c4:	f003 ffba 	bl	800793c <HAL_Delay>
}
 80039c8:	bf00      	nop
 80039ca:	bd80      	pop	{r7, pc}

080039cc <lcdWriteCommand>:

// Write an 8 bit command to the IC driver
static void lcdWriteCommand(unsigned char command)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	4603      	mov	r3, r0
 80039d4:	71fb      	strb	r3, [r7, #7]
	LCD_CmdWrite(command);
 80039d6:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 80039da:	79fa      	ldrb	r2, [r7, #7]
 80039dc:	b292      	uxth	r2, r2
 80039de:	801a      	strh	r2, [r3, #0]
}
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <lcdWriteData>:

// Write an 16 bit data word to the IC driver
static void lcdWriteData(unsigned short data)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	4603      	mov	r3, r0
 80039f4:	80fb      	strh	r3, [r7, #6]
	LCD_DataWrite(data);
 80039f6:	4a04      	ldr	r2, [pc, #16]	@ (8003a08 <lcdWriteData+0x1c>)
 80039f8:	88fb      	ldrh	r3, [r7, #6]
 80039fa:	8013      	strh	r3, [r2, #0]
}
 80039fc:	bf00      	nop
 80039fe:	370c      	adds	r7, #12
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr
 8003a08:	60080000 	.word	0x60080000

08003a0c <lcdBuildMemoryAccessControlConfig>:
                        bool columnAddressOrder,
                        bool rowColumnExchange,
                        bool verticalRefreshOrder,
                        bool colorOrder,
                        bool horizontalRefreshOrder)
{
 8003a0c:	b490      	push	{r4, r7}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	4604      	mov	r4, r0
 8003a14:	4608      	mov	r0, r1
 8003a16:	4611      	mov	r1, r2
 8003a18:	461a      	mov	r2, r3
 8003a1a:	4623      	mov	r3, r4
 8003a1c:	71fb      	strb	r3, [r7, #7]
 8003a1e:	4603      	mov	r3, r0
 8003a20:	71bb      	strb	r3, [r7, #6]
 8003a22:	460b      	mov	r3, r1
 8003a24:	717b      	strb	r3, [r7, #5]
 8003a26:	4613      	mov	r3, r2
 8003a28:	713b      	strb	r3, [r7, #4]
  unsigned char value 				= 0;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	73fb      	strb	r3, [r7, #15]
  if(horizontalRefreshOrder) value 	|= ILI9341_MADCTL_MH;
 8003a2e:	7f3b      	ldrb	r3, [r7, #28]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d003      	beq.n	8003a3c <lcdBuildMemoryAccessControlConfig+0x30>
 8003a34:	7bfb      	ldrb	r3, [r7, #15]
 8003a36:	f043 0304 	orr.w	r3, r3, #4
 8003a3a:	73fb      	strb	r3, [r7, #15]
  if(colorOrder) value 				|= ILI9341_MADCTL_BGR;
 8003a3c:	7e3b      	ldrb	r3, [r7, #24]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d003      	beq.n	8003a4a <lcdBuildMemoryAccessControlConfig+0x3e>
 8003a42:	7bfb      	ldrb	r3, [r7, #15]
 8003a44:	f043 0308 	orr.w	r3, r3, #8
 8003a48:	73fb      	strb	r3, [r7, #15]
  if(verticalRefreshOrder) value 	|= ILI9341_MADCTL_ML;
 8003a4a:	793b      	ldrb	r3, [r7, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d003      	beq.n	8003a58 <lcdBuildMemoryAccessControlConfig+0x4c>
 8003a50:	7bfb      	ldrb	r3, [r7, #15]
 8003a52:	f043 0310 	orr.w	r3, r3, #16
 8003a56:	73fb      	strb	r3, [r7, #15]
  if(rowColumnExchange) value 		|= ILI9341_MADCTL_MV;
 8003a58:	797b      	ldrb	r3, [r7, #5]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d003      	beq.n	8003a66 <lcdBuildMemoryAccessControlConfig+0x5a>
 8003a5e:	7bfb      	ldrb	r3, [r7, #15]
 8003a60:	f043 0320 	orr.w	r3, r3, #32
 8003a64:	73fb      	strb	r3, [r7, #15]
  if(columnAddressOrder) value 		|= ILI9341_MADCTL_MX;
 8003a66:	79bb      	ldrb	r3, [r7, #6]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d003      	beq.n	8003a74 <lcdBuildMemoryAccessControlConfig+0x68>
 8003a6c:	7bfb      	ldrb	r3, [r7, #15]
 8003a6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a72:	73fb      	strb	r3, [r7, #15]
  if(rowAddressOrder) value 		|= ILI9341_MADCTL_MY;
 8003a74:	79fb      	ldrb	r3, [r7, #7]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d003      	beq.n	8003a82 <lcdBuildMemoryAccessControlConfig+0x76>
 8003a7a:	7bfb      	ldrb	r3, [r7, #15]
 8003a7c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003a80:	73fb      	strb	r3, [r7, #15]
  return value;
 8003a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3710      	adds	r7, #16
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bc90      	pop	{r4, r7}
 8003a8c:	4770      	bx	lr
	...

08003a90 <startlcd>:
#include "WS2812.h"

BackGroundTouchSignal Signal;

void startlcd()
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0
	tetrisDrawStatus();
 8003a94:	f7fe f8b4 	bl	8001c00 <tetrisDrawStatus>
	Signal.page = 0;
 8003a98:	4b09      	ldr	r3, [pc, #36]	@ (8003ac0 <startlcd+0x30>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	701a      	strb	r2, [r3, #0]
	Signal.fft = 0;
 8003a9e:	4b08      	ldr	r3, [pc, #32]	@ (8003ac0 <startlcd+0x30>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	719a      	strb	r2, [r3, #6]
	Signal.nomal = 0;
 8003aa4:	4b06      	ldr	r3, [pc, #24]	@ (8003ac0 <startlcd+0x30>)
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	71da      	strb	r2, [r3, #7]
	Signal.back = 0;
 8003aaa:	4b05      	ldr	r3, [pc, #20]	@ (8003ac0 <startlcd+0x30>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	715a      	strb	r2, [r3, #5]
	Signal.current_effect = 0;
 8003ab0:	4b03      	ldr	r3, [pc, #12]	@ (8003ac0 <startlcd+0x30>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	721a      	strb	r2, [r3, #8]

	giao_dien_batdau();
 8003ab6:	f7fe f9e3 	bl	8001e80 <giao_dien_batdau>
}
 8003aba:	bf00      	nop
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	20005480 	.word	0x20005480

08003ac4 <runlcd>:

void runlcd(){
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
	FFT_SETUP();
 8003ac8:	f7fd fb58 	bl	800117c <FFT_SETUP>

	switch(Signal.page){
 8003acc:	4b60      	ldr	r3, [pc, #384]	@ (8003c50 <runlcd+0x18c>)
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d002      	beq.n	8003ada <runlcd+0x16>
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d019      	beq.n	8003b0c <runlcd+0x48>
				}
				break;
			}


}
 8003ad8:	e0b8      	b.n	8003c4c <runlcd+0x188>
		if(Signal.fft == 1){
 8003ada:	4b5d      	ldr	r3, [pc, #372]	@ (8003c50 <runlcd+0x18c>)
 8003adc:	799b      	ldrb	r3, [r3, #6]
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	f040 80b1 	bne.w	8003c46 <runlcd+0x182>
			UpdateFFTButton(BUTTON_PRESSED_COLOR, BUTTON_PRESSED_COLOR);
 8003ae4:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8003ae8:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 8003aec:	f7fe f8f6 	bl	8001cdc <UpdateFFTButton>
			HAL_Delay(500);
 8003af0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003af4:	f003 ff22 	bl	800793c <HAL_Delay>
			giao_dien_1();
 8003af8:	f7fe f9e2 	bl	8001ec0 <giao_dien_1>
			tetrisUpdateDownButton(DOWN_BUTTON_COLOR);
 8003afc:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003b00:	f7fe f8d2 	bl	8001ca8 <tetrisUpdateDownButton>
			Signal.page = 2;
 8003b04:	4b52      	ldr	r3, [pc, #328]	@ (8003c50 <runlcd+0x18c>)
 8003b06:	2202      	movs	r2, #2
 8003b08:	701a      	strb	r2, [r3, #0]
		break;
 8003b0a:	e09c      	b.n	8003c46 <runlcd+0x182>
		switch (Signal.current_effect) {
 8003b0c:	4b50      	ldr	r3, [pc, #320]	@ (8003c50 <runlcd+0x18c>)
 8003b0e:	7a1b      	ldrb	r3, [r3, #8]
 8003b10:	3b01      	subs	r3, #1
 8003b12:	2b03      	cmp	r3, #3
 8003b14:	d87d      	bhi.n	8003c12 <runlcd+0x14e>
 8003b16:	a201      	add	r2, pc, #4	@ (adr r2, 8003b1c <runlcd+0x58>)
 8003b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b1c:	08003b2d 	.word	0x08003b2d
 8003b20:	08003b65 	.word	0x08003b65
 8003b24:	08003b9d 	.word	0x08003b9d
 8003b28:	08003bdb 	.word	0x08003bdb
					UpdateEF1Button(BUTTON_PRESSED_COLOR, BUTTON_PRESSED_COLOR);
 8003b2c:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8003b30:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 8003b34:	f7fe f8fc 	bl	8001d30 <UpdateEF1Button>
					tetrisUpdateDownButton(COLOR_WHITE);
 8003b38:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003b3c:	f7fe f8b4 	bl	8001ca8 <tetrisUpdateDownButton>
					UpdateEF2Button(EF2_BUTTON_COLOR, COLOR_BLACK);
 8003b40:	2100      	movs	r1, #0
 8003b42:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003b46:	f7fe f91d 	bl	8001d84 <UpdateEF2Button>
					UpdateEF3Button(EF3_BUTTON_COLOR, COLOR_BLACK);
 8003b4a:	2100      	movs	r1, #0
 8003b4c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003b50:	f7fe f942 	bl	8001dd8 <UpdateEF3Button>
					UpdateEF4Button(EF4_BUTTON_COLOR, COLOR_BLACK);
 8003b54:	2100      	movs	r1, #0
 8003b56:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003b5a:	f7fe f967 	bl	8001e2c <UpdateEF4Button>
					Light_Bar();
 8003b5e:	f7fd fb25 	bl	80011ac <Light_Bar>
					break;
 8003b62:	e056      	b.n	8003c12 <runlcd+0x14e>
					UpdateEF2Button(BUTTON_PRESSED_COLOR, BUTTON_PRESSED_COLOR);
 8003b64:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8003b68:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 8003b6c:	f7fe f90a 	bl	8001d84 <UpdateEF2Button>
					tetrisUpdateDownButton(COLOR_WHITE);
 8003b70:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003b74:	f7fe f898 	bl	8001ca8 <tetrisUpdateDownButton>
					UpdateEF1Button(EF1_BUTTON_COLOR, COLOR_BLACK);
 8003b78:	2100      	movs	r1, #0
 8003b7a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003b7e:	f7fe f8d7 	bl	8001d30 <UpdateEF1Button>
					UpdateEF3Button(EF3_BUTTON_COLOR, COLOR_BLACK);
 8003b82:	2100      	movs	r1, #0
 8003b84:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003b88:	f7fe f926 	bl	8001dd8 <UpdateEF3Button>
					UpdateEF4Button(EF4_BUTTON_COLOR, COLOR_BLACK);
 8003b8c:	2100      	movs	r1, #0
 8003b8e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003b92:	f7fe f94b 	bl	8001e2c <UpdateEF4Button>
					Sparkle();
 8003b96:	f7fd fdf1 	bl	800177c <Sparkle>
					break;
 8003b9a:	e03a      	b.n	8003c12 <runlcd+0x14e>
					UpdateEF3Button(BUTTON_PRESSED_COLOR, BUTTON_PRESSED_COLOR);
 8003b9c:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8003ba0:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 8003ba4:	f7fe f918 	bl	8001dd8 <UpdateEF3Button>
					tetrisUpdateDownButton(COLOR_WHITE);
 8003ba8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003bac:	f7fe f87c 	bl	8001ca8 <tetrisUpdateDownButton>
					UpdateEF1Button(EF1_BUTTON_COLOR, COLOR_BLACK);
 8003bb0:	2100      	movs	r1, #0
 8003bb2:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003bb6:	f7fe f8bb 	bl	8001d30 <UpdateEF1Button>
					UpdateEF2Button(EF2_BUTTON_COLOR, COLOR_BLACK);
 8003bba:	2100      	movs	r1, #0
 8003bbc:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003bc0:	f7fe f8e0 	bl	8001d84 <UpdateEF2Button>
					UpdateEF4Button(EF4_BUTTON_COLOR, COLOR_BLACK);
 8003bc4:	2100      	movs	r1, #0
 8003bc6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003bca:	f7fe f92f 	bl	8001e2c <UpdateEF4Button>
					Alternating_Flash(100, 1500);
 8003bce:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8003bd2:	2064      	movs	r0, #100	@ 0x64
 8003bd4:	f7fd fb5c 	bl	8001290 <Alternating_Flash>
					break;
 8003bd8:	e01b      	b.n	8003c12 <runlcd+0x14e>
					UpdateEF4Button(BUTTON_PRESSED_COLOR, BUTTON_PRESSED_COLOR);
 8003bda:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8003bde:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 8003be2:	f7fe f923 	bl	8001e2c <UpdateEF4Button>
					tetrisUpdateDownButton(COLOR_WHITE);
 8003be6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003bea:	f7fe f85d 	bl	8001ca8 <tetrisUpdateDownButton>
					UpdateEF1Button(EF1_BUTTON_COLOR, COLOR_BLACK);
 8003bee:	2100      	movs	r1, #0
 8003bf0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003bf4:	f7fe f89c 	bl	8001d30 <UpdateEF1Button>
					UpdateEF2Button(EF2_BUTTON_COLOR, COLOR_BLACK);
 8003bf8:	2100      	movs	r1, #0
 8003bfa:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003bfe:	f7fe f8c1 	bl	8001d84 <UpdateEF2Button>
					UpdateEF3Button(EF3_BUTTON_COLOR, COLOR_BLACK);
 8003c02:	2100      	movs	r1, #0
 8003c04:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003c08:	f7fe f8e6 	bl	8001dd8 <UpdateEF3Button>
					EchoSplit();
 8003c0c:	f7fd fbf8 	bl	8001400 <EchoSplit>
					break;
 8003c10:	bf00      	nop
				if (Signal.back == 1) {
 8003c12:	4b0f      	ldr	r3, [pc, #60]	@ (8003c50 <runlcd+0x18c>)
 8003c14:	795b      	ldrb	r3, [r3, #5]
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d117      	bne.n	8003c4a <runlcd+0x186>
					tetrisUpdateDownButton(BUTTON_PRESSED_COLOR);
 8003c1a:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 8003c1e:	f7fe f843 	bl	8001ca8 <tetrisUpdateDownButton>
					HAL_Delay(600);
 8003c22:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8003c26:	f003 fe89 	bl	800793c <HAL_Delay>
					giao_dien_batdau();
 8003c2a:	f7fe f929 	bl	8001e80 <giao_dien_batdau>
					UpdateFFTButton(FFT_BUTTON_COLOR, COLOR_BLACK);
 8003c2e:	2100      	movs	r1, #0
 8003c30:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003c34:	f7fe f852 	bl	8001cdc <UpdateFFTButton>
					Signal.page = 0;
 8003c38:	4b05      	ldr	r3, [pc, #20]	@ (8003c50 <runlcd+0x18c>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	701a      	strb	r2, [r3, #0]
					Signal.current_effect = 0;
 8003c3e:	4b04      	ldr	r3, [pc, #16]	@ (8003c50 <runlcd+0x18c>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	721a      	strb	r2, [r3, #8]
				break;
 8003c44:	e001      	b.n	8003c4a <runlcd+0x186>
		break;
 8003c46:	bf00      	nop
 8003c48:	e000      	b.n	8003c4c <runlcd+0x188>
				break;
 8003c4a:	bf00      	nop
}
 8003c4c:	bf00      	nop
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	20005480 	.word	0x20005480

08003c54 <readtouch>:
void readtouch()
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b082      	sub	sp, #8
 8003c58:	af00      	add	r7, sp, #0
	int16_t x, y;
	if (TouchIsTouched()) {
 8003c5a:	f7fd ff47 	bl	8001aec <TouchIsTouched>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	f000 80a6 	beq.w	8003db2 <readtouch+0x15e>
		if (TouchGetCalibratedPoint(&x, &y)) {
 8003c66:	1d3a      	adds	r2, r7, #4
 8003c68:	1dbb      	adds	r3, r7, #6
 8003c6a:	4611      	mov	r1, r2
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f7fd ff53 	bl	8001b18 <TouchGetCalibratedPoint>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	f000 80ad 	beq.w	8003dd4 <readtouch+0x180>
			if (Signal.page == 0) {
 8003c7a:	4b58      	ldr	r3, [pc, #352]	@ (8003ddc <readtouch+0x188>)
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d118      	bne.n	8003cb4 <readtouch+0x60>
				if (x >= 135 && x <= 270 && y >= 50 && y <= 70) {
 8003c82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c86:	2b86      	cmp	r3, #134	@ 0x86
 8003c88:	f340 80a4 	ble.w	8003dd4 <readtouch+0x180>
 8003c8c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c90:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8003c94:	f300 809e 	bgt.w	8003dd4 <readtouch+0x180>
 8003c98:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003c9c:	2b31      	cmp	r3, #49	@ 0x31
 8003c9e:	f340 8099 	ble.w	8003dd4 <readtouch+0x180>
 8003ca2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003ca6:	2b46      	cmp	r3, #70	@ 0x46
 8003ca8:	f300 8094 	bgt.w	8003dd4 <readtouch+0x180>
					Signal.fft = 1;
 8003cac:	4b4b      	ldr	r3, [pc, #300]	@ (8003ddc <readtouch+0x188>)
 8003cae:	2201      	movs	r2, #1
 8003cb0:	719a      	strb	r2, [r3, #6]
			Signal.fft = 0;
		}
		Signal.back = 0;
		Signal.End_Flag = 0;
	}
}
 8003cb2:	e08f      	b.n	8003dd4 <readtouch+0x180>
			else if (Signal.page == 1 || Signal.page == 2) {
 8003cb4:	4b49      	ldr	r3, [pc, #292]	@ (8003ddc <readtouch+0x188>)
 8003cb6:	781b      	ldrb	r3, [r3, #0]
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d004      	beq.n	8003cc6 <readtouch+0x72>
 8003cbc:	4b47      	ldr	r3, [pc, #284]	@ (8003ddc <readtouch+0x188>)
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	f040 8087 	bne.w	8003dd4 <readtouch+0x180>
				if (x >= 200 && x <= 270 && y >= 23 && y <= 70) {
 8003cc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003cca:	2bc7      	cmp	r3, #199	@ 0xc7
 8003ccc:	dd13      	ble.n	8003cf6 <readtouch+0xa2>
 8003cce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003cd2:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8003cd6:	dc0e      	bgt.n	8003cf6 <readtouch+0xa2>
 8003cd8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003cdc:	2b16      	cmp	r3, #22
 8003cde:	dd0a      	ble.n	8003cf6 <readtouch+0xa2>
 8003ce0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003ce4:	2b46      	cmp	r3, #70	@ 0x46
 8003ce6:	dc06      	bgt.n	8003cf6 <readtouch+0xa2>
					Signal.current_effect = 1;
 8003ce8:	4b3c      	ldr	r3, [pc, #240]	@ (8003ddc <readtouch+0x188>)
 8003cea:	2201      	movs	r2, #1
 8003cec:	721a      	strb	r2, [r3, #8]
					Signal.End_Flag = 1;
 8003cee:	4b3b      	ldr	r3, [pc, #236]	@ (8003ddc <readtouch+0x188>)
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	725a      	strb	r2, [r3, #9]
 8003cf4:	e06e      	b.n	8003dd4 <readtouch+0x180>
				else if (x >= 280 && x <= 320 && y >= 120 && y <= 225) {
 8003cf6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003cfa:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8003cfe:	db13      	blt.n	8003d28 <readtouch+0xd4>
 8003d00:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d04:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003d08:	dc0e      	bgt.n	8003d28 <readtouch+0xd4>
 8003d0a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d0e:	2b77      	cmp	r3, #119	@ 0x77
 8003d10:	dd0a      	ble.n	8003d28 <readtouch+0xd4>
 8003d12:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d16:	2be1      	cmp	r3, #225	@ 0xe1
 8003d18:	dc06      	bgt.n	8003d28 <readtouch+0xd4>
					Signal.current_effect = 2;
 8003d1a:	4b30      	ldr	r3, [pc, #192]	@ (8003ddc <readtouch+0x188>)
 8003d1c:	2202      	movs	r2, #2
 8003d1e:	721a      	strb	r2, [r3, #8]
					Signal.End_Flag = 1;
 8003d20:	4b2e      	ldr	r3, [pc, #184]	@ (8003ddc <readtouch+0x188>)
 8003d22:	2201      	movs	r2, #1
 8003d24:	725a      	strb	r2, [r3, #9]
 8003d26:	e055      	b.n	8003dd4 <readtouch+0x180>
				else if (x >= 100 && x <= 165 && y >= 40 && y <= 70) {
 8003d28:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d2c:	2b63      	cmp	r3, #99	@ 0x63
 8003d2e:	dd12      	ble.n	8003d56 <readtouch+0x102>
 8003d30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d34:	2ba5      	cmp	r3, #165	@ 0xa5
 8003d36:	dc0e      	bgt.n	8003d56 <readtouch+0x102>
 8003d38:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d3c:	2b27      	cmp	r3, #39	@ 0x27
 8003d3e:	dd0a      	ble.n	8003d56 <readtouch+0x102>
 8003d40:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d44:	2b46      	cmp	r3, #70	@ 0x46
 8003d46:	dc06      	bgt.n	8003d56 <readtouch+0x102>
					Signal.current_effect = 3;
 8003d48:	4b24      	ldr	r3, [pc, #144]	@ (8003ddc <readtouch+0x188>)
 8003d4a:	2203      	movs	r2, #3
 8003d4c:	721a      	strb	r2, [r3, #8]
					Signal.End_Flag = 1;
 8003d4e:	4b23      	ldr	r3, [pc, #140]	@ (8003ddc <readtouch+0x188>)
 8003d50:	2201      	movs	r2, #1
 8003d52:	725a      	strb	r2, [r3, #9]
 8003d54:	e03e      	b.n	8003dd4 <readtouch+0x180>
				else if (x >= 10 && x <= 150 && y >= 120 && y <= 225) {
 8003d56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d5a:	2b09      	cmp	r3, #9
 8003d5c:	dd12      	ble.n	8003d84 <readtouch+0x130>
 8003d5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d62:	2b96      	cmp	r3, #150	@ 0x96
 8003d64:	dc0e      	bgt.n	8003d84 <readtouch+0x130>
 8003d66:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d6a:	2b77      	cmp	r3, #119	@ 0x77
 8003d6c:	dd0a      	ble.n	8003d84 <readtouch+0x130>
 8003d6e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d72:	2be1      	cmp	r3, #225	@ 0xe1
 8003d74:	dc06      	bgt.n	8003d84 <readtouch+0x130>
					Signal.current_effect = 4;
 8003d76:	4b19      	ldr	r3, [pc, #100]	@ (8003ddc <readtouch+0x188>)
 8003d78:	2204      	movs	r2, #4
 8003d7a:	721a      	strb	r2, [r3, #8]
					Signal.End_Flag = 1;
 8003d7c:	4b17      	ldr	r3, [pc, #92]	@ (8003ddc <readtouch+0x188>)
 8003d7e:	2201      	movs	r2, #1
 8003d80:	725a      	strb	r2, [r3, #9]
 8003d82:	e027      	b.n	8003dd4 <readtouch+0x180>
				else if (x >= 0 && x <= 70 && y >= 0 && y <= 35) {
 8003d84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	db23      	blt.n	8003dd4 <readtouch+0x180>
 8003d8c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d90:	2b46      	cmp	r3, #70	@ 0x46
 8003d92:	dc1f      	bgt.n	8003dd4 <readtouch+0x180>
 8003d94:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	db1b      	blt.n	8003dd4 <readtouch+0x180>
 8003d9c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003da0:	2b23      	cmp	r3, #35	@ 0x23
 8003da2:	dc17      	bgt.n	8003dd4 <readtouch+0x180>
					Signal.back = 1;
 8003da4:	4b0d      	ldr	r3, [pc, #52]	@ (8003ddc <readtouch+0x188>)
 8003da6:	2201      	movs	r2, #1
 8003da8:	715a      	strb	r2, [r3, #5]
					Signal.End_Flag = 1;
 8003daa:	4b0c      	ldr	r3, [pc, #48]	@ (8003ddc <readtouch+0x188>)
 8003dac:	2201      	movs	r2, #1
 8003dae:	725a      	strb	r2, [r3, #9]
}
 8003db0:	e010      	b.n	8003dd4 <readtouch+0x180>
		if (Signal.page == 0) {
 8003db2:	4b0a      	ldr	r3, [pc, #40]	@ (8003ddc <readtouch+0x188>)
 8003db4:	781b      	ldrb	r3, [r3, #0]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d105      	bne.n	8003dc6 <readtouch+0x172>
			Signal.nomal = 0;
 8003dba:	4b08      	ldr	r3, [pc, #32]	@ (8003ddc <readtouch+0x188>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	71da      	strb	r2, [r3, #7]
			Signal.fft = 0;
 8003dc0:	4b06      	ldr	r3, [pc, #24]	@ (8003ddc <readtouch+0x188>)
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	719a      	strb	r2, [r3, #6]
		Signal.back = 0;
 8003dc6:	4b05      	ldr	r3, [pc, #20]	@ (8003ddc <readtouch+0x188>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	715a      	strb	r2, [r3, #5]
		Signal.End_Flag = 0;
 8003dcc:	4b03      	ldr	r3, [pc, #12]	@ (8003ddc <readtouch+0x188>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	725a      	strb	r2, [r3, #9]
}
 8003dd2:	e7ff      	b.n	8003dd4 <readtouch+0x180>
 8003dd4:	bf00      	nop
 8003dd6:	3708      	adds	r7, #8
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	20005480 	.word	0x20005480

08003de0 <HAL_TIM_PWM_PulseFinishedCallback>:
	}
}


void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_1);
 8003de8:	2100      	movs	r1, #0
 8003dea:	4805      	ldr	r0, [pc, #20]	@ (8003e00 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8003dec:	f006 fb9a 	bl	800a524 <HAL_TIM_PWM_Stop_DMA>
	datasentflag = 1;
 8003df0:	4b04      	ldr	r3, [pc, #16]	@ (8003e04 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8003df2:	2201      	movs	r2, #1
 8003df4:	601a      	str	r2, [r3, #0]
}
 8003df6:	bf00      	nop
 8003df8:	3708      	adds	r7, #8
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	200055d4 	.word	0x200055d4
 8003e04:	20005f18 	.word	0x20005f18

08003e08 <HAL_ADC_ConvHalfCpltCallback>:


void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003e08:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8003e0c:	b087      	sub	sp, #28
 8003e0e:	af00      	add	r7, sp, #0
 8003e10:	6078      	str	r0, [r7, #4]
	uint64_t sum = 0;
 8003e12:	f04f 0200 	mov.w	r2, #0
 8003e16:	f04f 0300 	mov.w	r3, #0
 8003e1a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	for (int i = 0 ; i < DMA_BUFFER_SIZE / 2 ; i++)
 8003e1e:	2300      	movs	r3, #0
 8003e20:	60fb      	str	r3, [r7, #12]
 8003e22:	e012      	b.n	8003e4a <HAL_ADC_ConvHalfCpltCallback+0x42>
	{
		sum += adc_buffer[i];
 8003e24:	4a14      	ldr	r2, [pc, #80]	@ (8003e78 <HAL_ADC_ConvHalfCpltCallback+0x70>)
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	2200      	movs	r2, #0
 8003e30:	461c      	mov	r4, r3
 8003e32:	4615      	mov	r5, r2
 8003e34:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003e38:	eb12 0804 	adds.w	r8, r2, r4
 8003e3c:	eb43 0905 	adc.w	r9, r3, r5
 8003e40:	e9c7 8904 	strd	r8, r9, [r7, #16]
	for (int i = 0 ; i < DMA_BUFFER_SIZE / 2 ; i++)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	3301      	adds	r3, #1
 8003e48:	60fb      	str	r3, [r7, #12]
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e50:	dbe8      	blt.n	8003e24 <HAL_ADC_ConvHalfCpltCallback+0x1c>
	}
	adc_average_value = sum / (DMA_BUFFER_SIZE / 2);
 8003e52:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003e56:	f04f 0200 	mov.w	r2, #0
 8003e5a:	f04f 0300 	mov.w	r3, #0
 8003e5e:	0a42      	lsrs	r2, r0, #9
 8003e60:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 8003e64:	0a4b      	lsrs	r3, r1, #9
 8003e66:	4b05      	ldr	r3, [pc, #20]	@ (8003e7c <HAL_ADC_ConvHalfCpltCallback+0x74>)
 8003e68:	601a      	str	r2, [r3, #0]
}
 8003e6a:	bf00      	nop
 8003e6c:	371c      	adds	r7, #28
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	20005714 	.word	0x20005714
 8003e7c:	20005f14 	.word	0x20005f14

08003e80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003e86:	f003 fce7 	bl	8007858 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003e8a:	f000 f855 	bl	8003f38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003e8e:	f000 fa67 	bl	8004360 <MX_GPIO_Init>
  MX_DMA_Init();
 8003e92:	f000 fa2f 	bl	80042f4 <MX_DMA_Init>
  MX_TIM3_Init();
 8003e96:	f000 f98d 	bl	80041b4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8003e9a:	f000 fa01 	bl	80042a0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8003e9e:	f000 f8b5 	bl	800400c <MX_ADC1_Init>
  MX_TIM2_Init();
 8003ea2:	f000 f93b 	bl	800411c <MX_TIM2_Init>
  MX_FSMC_Init();
 8003ea6:	f000 fb09 	bl	80044bc <MX_FSMC_Init>
  MX_SPI2_Init();
 8003eaa:	f000 f901 	bl	80040b0 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8003eae:	481e      	ldr	r0, [pc, #120]	@ (8003f28 <main+0xa8>)
 8003eb0:	f006 f8ae 	bl	800a010 <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_buffer, DMA_BUFFER_SIZE);
 8003eb4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003eb8:	491c      	ldr	r1, [pc, #112]	@ (8003f2c <main+0xac>)
 8003eba:	481d      	ldr	r0, [pc, #116]	@ (8003f30 <main+0xb0>)
 8003ebc:	f003 fda6 	bl	8007a0c <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */
  LCD_BL_ON();
 8003ec0:	f7fe fc06 	bl	80026d0 <LCD_BL_ON>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	2140      	movs	r1, #64	@ 0x40
 8003ec8:	481a      	ldr	r0, [pc, #104]	@ (8003f34 <main+0xb4>)
 8003eca:	f005 f82f 	bl	8008f2c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8003ece:	2200      	movs	r2, #0
 8003ed0:	2180      	movs	r1, #128	@ 0x80
 8003ed2:	4818      	ldr	r0, [pc, #96]	@ (8003f34 <main+0xb4>)
 8003ed4:	f005 f82a 	bl	8008f2c <HAL_GPIO_WritePin>
  /* Infinite loop */
  lcdInit();
 8003ed8:	f7fe fc06 	bl	80026e8 <lcdInit>
  lcdSetOrientation(LCD_ORIENTATION_LANDSCAPE);
 8003edc:	2001      	movs	r0, #1
 8003ede:	f7ff fc3f 	bl	8003760 <lcdSetOrientation>
  /* USER CODE BEGIN WHILE */
  TouchCalibrate();
 8003ee2:	f7fd fe5f 	bl	8001ba4 <TouchCalibrate>
  uint32_t start = 0;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	607b      	str	r3, [r7, #4]
  startlcd();
 8003eea:	f7ff fdd1 	bl	8003a90 <startlcd>
//  char touchStr[32];
//  int16_t x, y;

  Reset_All_LED();
 8003eee:	f7fe f96f 	bl	80021d0 <Reset_All_LED>

  while (1)
  {
    /* USER CODE END WHILE */
	  FFT_SETUP();
 8003ef2:	f7fd f943 	bl	800117c <FFT_SETUP>
	  if (HAL_GetTick() - start >= 1000) {
 8003ef6:	f003 fd15 	bl	8007924 <HAL_GetTick>
 8003efa:	4602      	mov	r2, r0
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003f04:	d30a      	bcc.n	8003f1c <main+0x9c>
	  	      HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 8003f06:	2140      	movs	r1, #64	@ 0x40
 8003f08:	480a      	ldr	r0, [pc, #40]	@ (8003f34 <main+0xb4>)
 8003f0a:	f005 f828 	bl	8008f5e <HAL_GPIO_TogglePin>
	  	      HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
 8003f0e:	2180      	movs	r1, #128	@ 0x80
 8003f10:	4808      	ldr	r0, [pc, #32]	@ (8003f34 <main+0xb4>)
 8003f12:	f005 f824 	bl	8008f5e <HAL_GPIO_TogglePin>
	  	      start = HAL_GetTick();
 8003f16:	f003 fd05 	bl	8007924 <HAL_GetTick>
 8003f1a:	6078      	str	r0, [r7, #4]
	  }
	  readtouch();
 8003f1c:	f7ff fe9a 	bl	8003c54 <readtouch>
//
//	  			HAL_Delay(100);  // trnh flicker
//	  /* USER CODE BEGIN 3 */
//	  }

	  runlcd();
 8003f20:	f7ff fdd0 	bl	8003ac4 <runlcd>
	  FFT_SETUP();
 8003f24:	e7e5      	b.n	8003ef2 <main+0x72>
 8003f26:	bf00      	nop
 8003f28:	2000558c 	.word	0x2000558c
 8003f2c:	20005714 	.word	0x20005714
 8003f30:	2000548c 	.word	0x2000548c
 8003f34:	40020000 	.word	0x40020000

08003f38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b094      	sub	sp, #80	@ 0x50
 8003f3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f3e:	f107 0320 	add.w	r3, r7, #32
 8003f42:	2230      	movs	r2, #48	@ 0x30
 8003f44:	2100      	movs	r1, #0
 8003f46:	4618      	mov	r0, r3
 8003f48:	f008 ff59 	bl	800cdfe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f4c:	f107 030c 	add.w	r3, r7, #12
 8003f50:	2200      	movs	r2, #0
 8003f52:	601a      	str	r2, [r3, #0]
 8003f54:	605a      	str	r2, [r3, #4]
 8003f56:	609a      	str	r2, [r3, #8]
 8003f58:	60da      	str	r2, [r3, #12]
 8003f5a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	60bb      	str	r3, [r7, #8]
 8003f60:	4b28      	ldr	r3, [pc, #160]	@ (8004004 <SystemClock_Config+0xcc>)
 8003f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f64:	4a27      	ldr	r2, [pc, #156]	@ (8004004 <SystemClock_Config+0xcc>)
 8003f66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f6c:	4b25      	ldr	r3, [pc, #148]	@ (8004004 <SystemClock_Config+0xcc>)
 8003f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f74:	60bb      	str	r3, [r7, #8]
 8003f76:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f78:	2300      	movs	r3, #0
 8003f7a:	607b      	str	r3, [r7, #4]
 8003f7c:	4b22      	ldr	r3, [pc, #136]	@ (8004008 <SystemClock_Config+0xd0>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a21      	ldr	r2, [pc, #132]	@ (8004008 <SystemClock_Config+0xd0>)
 8003f82:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f86:	6013      	str	r3, [r2, #0]
 8003f88:	4b1f      	ldr	r3, [pc, #124]	@ (8004008 <SystemClock_Config+0xd0>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f90:	607b      	str	r3, [r7, #4]
 8003f92:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003f94:	2301      	movs	r3, #1
 8003f96:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003f98:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003f9c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003f9e:	2302      	movs	r3, #2
 8003fa0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003fa2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003fa8:	2304      	movs	r3, #4
 8003faa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8003fac:	2348      	movs	r3, #72	@ 0x48
 8003fae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003fb0:	2302      	movs	r3, #2
 8003fb2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003fb4:	2304      	movs	r3, #4
 8003fb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003fb8:	f107 0320 	add.w	r3, r7, #32
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f004 ffe9 	bl	8008f94 <HAL_RCC_OscConfig>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d001      	beq.n	8003fcc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003fc8:	f000 fad8 	bl	800457c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003fcc:	230f      	movs	r3, #15
 8003fce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003fd8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003fdc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003fde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003fe2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003fe4:	f107 030c 	add.w	r3, r7, #12
 8003fe8:	2102      	movs	r1, #2
 8003fea:	4618      	mov	r0, r3
 8003fec:	f005 fa4a 	bl	8009484 <HAL_RCC_ClockConfig>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d001      	beq.n	8003ffa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003ff6:	f000 fac1 	bl	800457c <Error_Handler>
  }
}
 8003ffa:	bf00      	nop
 8003ffc:	3750      	adds	r7, #80	@ 0x50
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	40023800 	.word	0x40023800
 8004008:	40007000 	.word	0x40007000

0800400c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004012:	463b      	mov	r3, r7
 8004014:	2200      	movs	r2, #0
 8004016:	601a      	str	r2, [r3, #0]
 8004018:	605a      	str	r2, [r3, #4]
 800401a:	609a      	str	r2, [r3, #8]
 800401c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800401e:	4b22      	ldr	r3, [pc, #136]	@ (80040a8 <MX_ADC1_Init+0x9c>)
 8004020:	4a22      	ldr	r2, [pc, #136]	@ (80040ac <MX_ADC1_Init+0xa0>)
 8004022:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004024:	4b20      	ldr	r3, [pc, #128]	@ (80040a8 <MX_ADC1_Init+0x9c>)
 8004026:	2200      	movs	r2, #0
 8004028:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800402a:	4b1f      	ldr	r3, [pc, #124]	@ (80040a8 <MX_ADC1_Init+0x9c>)
 800402c:	2200      	movs	r2, #0
 800402e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8004030:	4b1d      	ldr	r3, [pc, #116]	@ (80040a8 <MX_ADC1_Init+0x9c>)
 8004032:	2200      	movs	r2, #0
 8004034:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004036:	4b1c      	ldr	r3, [pc, #112]	@ (80040a8 <MX_ADC1_Init+0x9c>)
 8004038:	2201      	movs	r2, #1
 800403a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800403c:	4b1a      	ldr	r3, [pc, #104]	@ (80040a8 <MX_ADC1_Init+0x9c>)
 800403e:	2200      	movs	r2, #0
 8004040:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8004044:	4b18      	ldr	r3, [pc, #96]	@ (80040a8 <MX_ADC1_Init+0x9c>)
 8004046:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800404a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 800404c:	4b16      	ldr	r3, [pc, #88]	@ (80040a8 <MX_ADC1_Init+0x9c>)
 800404e:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8004052:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004054:	4b14      	ldr	r3, [pc, #80]	@ (80040a8 <MX_ADC1_Init+0x9c>)
 8004056:	2200      	movs	r2, #0
 8004058:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800405a:	4b13      	ldr	r3, [pc, #76]	@ (80040a8 <MX_ADC1_Init+0x9c>)
 800405c:	2201      	movs	r2, #1
 800405e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004060:	4b11      	ldr	r3, [pc, #68]	@ (80040a8 <MX_ADC1_Init+0x9c>)
 8004062:	2201      	movs	r2, #1
 8004064:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8004068:	4b0f      	ldr	r3, [pc, #60]	@ (80040a8 <MX_ADC1_Init+0x9c>)
 800406a:	2200      	movs	r2, #0
 800406c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800406e:	480e      	ldr	r0, [pc, #56]	@ (80040a8 <MX_ADC1_Init+0x9c>)
 8004070:	f003 fc88 	bl	8007984 <HAL_ADC_Init>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d001      	beq.n	800407e <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 800407a:	f000 fa7f 	bl	800457c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800407e:	2300      	movs	r3, #0
 8004080:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004082:	2301      	movs	r3, #1
 8004084:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8004086:	2301      	movs	r3, #1
 8004088:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800408a:	463b      	mov	r3, r7
 800408c:	4619      	mov	r1, r3
 800408e:	4806      	ldr	r0, [pc, #24]	@ (80040a8 <MX_ADC1_Init+0x9c>)
 8004090:	f003 fde4 	bl	8007c5c <HAL_ADC_ConfigChannel>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800409a:	f000 fa6f 	bl	800457c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800409e:	bf00      	nop
 80040a0:	3710      	adds	r7, #16
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	2000548c 	.word	0x2000548c
 80040ac:	40012000 	.word	0x40012000

080040b0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80040b4:	4b17      	ldr	r3, [pc, #92]	@ (8004114 <MX_SPI2_Init+0x64>)
 80040b6:	4a18      	ldr	r2, [pc, #96]	@ (8004118 <MX_SPI2_Init+0x68>)
 80040b8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80040ba:	4b16      	ldr	r3, [pc, #88]	@ (8004114 <MX_SPI2_Init+0x64>)
 80040bc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80040c0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80040c2:	4b14      	ldr	r3, [pc, #80]	@ (8004114 <MX_SPI2_Init+0x64>)
 80040c4:	2200      	movs	r2, #0
 80040c6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80040c8:	4b12      	ldr	r3, [pc, #72]	@ (8004114 <MX_SPI2_Init+0x64>)
 80040ca:	2200      	movs	r2, #0
 80040cc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80040ce:	4b11      	ldr	r3, [pc, #68]	@ (8004114 <MX_SPI2_Init+0x64>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80040d4:	4b0f      	ldr	r3, [pc, #60]	@ (8004114 <MX_SPI2_Init+0x64>)
 80040d6:	2200      	movs	r2, #0
 80040d8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80040da:	4b0e      	ldr	r3, [pc, #56]	@ (8004114 <MX_SPI2_Init+0x64>)
 80040dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040e0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80040e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004114 <MX_SPI2_Init+0x64>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80040e8:	4b0a      	ldr	r3, [pc, #40]	@ (8004114 <MX_SPI2_Init+0x64>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80040ee:	4b09      	ldr	r3, [pc, #36]	@ (8004114 <MX_SPI2_Init+0x64>)
 80040f0:	2200      	movs	r2, #0
 80040f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040f4:	4b07      	ldr	r3, [pc, #28]	@ (8004114 <MX_SPI2_Init+0x64>)
 80040f6:	2200      	movs	r2, #0
 80040f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80040fa:	4b06      	ldr	r3, [pc, #24]	@ (8004114 <MX_SPI2_Init+0x64>)
 80040fc:	220a      	movs	r2, #10
 80040fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004100:	4804      	ldr	r0, [pc, #16]	@ (8004114 <MX_SPI2_Init+0x64>)
 8004102:	f005 fbdf 	bl	80098c4 <HAL_SPI_Init>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800410c:	f000 fa36 	bl	800457c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004110:	bf00      	nop
 8004112:	bd80      	pop	{r7, pc}
 8004114:	20005534 	.word	0x20005534
 8004118:	40003800 	.word	0x40003800

0800411c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b086      	sub	sp, #24
 8004120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004122:	f107 0308 	add.w	r3, r7, #8
 8004126:	2200      	movs	r2, #0
 8004128:	601a      	str	r2, [r3, #0]
 800412a:	605a      	str	r2, [r3, #4]
 800412c:	609a      	str	r2, [r3, #8]
 800412e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004130:	463b      	mov	r3, r7
 8004132:	2200      	movs	r2, #0
 8004134:	601a      	str	r2, [r3, #0]
 8004136:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004138:	4b1d      	ldr	r3, [pc, #116]	@ (80041b0 <MX_TIM2_Init+0x94>)
 800413a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800413e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8004140:	4b1b      	ldr	r3, [pc, #108]	@ (80041b0 <MX_TIM2_Init+0x94>)
 8004142:	2247      	movs	r2, #71	@ 0x47
 8004144:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004146:	4b1a      	ldr	r3, [pc, #104]	@ (80041b0 <MX_TIM2_Init+0x94>)
 8004148:	2200      	movs	r2, #0
 800414a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 800414c:	4b18      	ldr	r3, [pc, #96]	@ (80041b0 <MX_TIM2_Init+0x94>)
 800414e:	2263      	movs	r2, #99	@ 0x63
 8004150:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004152:	4b17      	ldr	r3, [pc, #92]	@ (80041b0 <MX_TIM2_Init+0x94>)
 8004154:	2200      	movs	r2, #0
 8004156:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004158:	4b15      	ldr	r3, [pc, #84]	@ (80041b0 <MX_TIM2_Init+0x94>)
 800415a:	2280      	movs	r2, #128	@ 0x80
 800415c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800415e:	4814      	ldr	r0, [pc, #80]	@ (80041b0 <MX_TIM2_Init+0x94>)
 8004160:	f005 ff06 	bl	8009f70 <HAL_TIM_Base_Init>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d001      	beq.n	800416e <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800416a:	f000 fa07 	bl	800457c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800416e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004172:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004174:	f107 0308 	add.w	r3, r7, #8
 8004178:	4619      	mov	r1, r3
 800417a:	480d      	ldr	r0, [pc, #52]	@ (80041b0 <MX_TIM2_Init+0x94>)
 800417c:	f006 fb66 	bl	800a84c <HAL_TIM_ConfigClockSource>
 8004180:	4603      	mov	r3, r0
 8004182:	2b00      	cmp	r3, #0
 8004184:	d001      	beq.n	800418a <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8004186:	f000 f9f9 	bl	800457c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800418a:	2320      	movs	r3, #32
 800418c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800418e:	2380      	movs	r3, #128	@ 0x80
 8004190:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004192:	463b      	mov	r3, r7
 8004194:	4619      	mov	r1, r3
 8004196:	4806      	ldr	r0, [pc, #24]	@ (80041b0 <MX_TIM2_Init+0x94>)
 8004198:	f007 f81a 	bl	800b1d0 <HAL_TIMEx_MasterConfigSynchronization>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d001      	beq.n	80041a6 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80041a2:	f000 f9eb 	bl	800457c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80041a6:	bf00      	nop
 80041a8:	3718      	adds	r7, #24
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	2000558c 	.word	0x2000558c

080041b4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b08e      	sub	sp, #56	@ 0x38
 80041b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80041ba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80041be:	2200      	movs	r2, #0
 80041c0:	601a      	str	r2, [r3, #0]
 80041c2:	605a      	str	r2, [r3, #4]
 80041c4:	609a      	str	r2, [r3, #8]
 80041c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041c8:	f107 0320 	add.w	r3, r7, #32
 80041cc:	2200      	movs	r2, #0
 80041ce:	601a      	str	r2, [r3, #0]
 80041d0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80041d2:	1d3b      	adds	r3, r7, #4
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]
 80041d8:	605a      	str	r2, [r3, #4]
 80041da:	609a      	str	r2, [r3, #8]
 80041dc:	60da      	str	r2, [r3, #12]
 80041de:	611a      	str	r2, [r3, #16]
 80041e0:	615a      	str	r2, [r3, #20]
 80041e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80041e4:	4b2c      	ldr	r3, [pc, #176]	@ (8004298 <MX_TIM3_Init+0xe4>)
 80041e6:	4a2d      	ldr	r2, [pc, #180]	@ (800429c <MX_TIM3_Init+0xe8>)
 80041e8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80041ea:	4b2b      	ldr	r3, [pc, #172]	@ (8004298 <MX_TIM3_Init+0xe4>)
 80041ec:	2200      	movs	r2, #0
 80041ee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041f0:	4b29      	ldr	r3, [pc, #164]	@ (8004298 <MX_TIM3_Init+0xe4>)
 80041f2:	2200      	movs	r2, #0
 80041f4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = LED_CNT;
 80041f6:	4b28      	ldr	r3, [pc, #160]	@ (8004298 <MX_TIM3_Init+0xe4>)
 80041f8:	2259      	movs	r2, #89	@ 0x59
 80041fa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041fc:	4b26      	ldr	r3, [pc, #152]	@ (8004298 <MX_TIM3_Init+0xe4>)
 80041fe:	2200      	movs	r2, #0
 8004200:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004202:	4b25      	ldr	r3, [pc, #148]	@ (8004298 <MX_TIM3_Init+0xe4>)
 8004204:	2200      	movs	r2, #0
 8004206:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004208:	4823      	ldr	r0, [pc, #140]	@ (8004298 <MX_TIM3_Init+0xe4>)
 800420a:	f005 feb1 	bl	8009f70 <HAL_TIM_Base_Init>
 800420e:	4603      	mov	r3, r0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d001      	beq.n	8004218 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8004214:	f000 f9b2 	bl	800457c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004218:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800421c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800421e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004222:	4619      	mov	r1, r3
 8004224:	481c      	ldr	r0, [pc, #112]	@ (8004298 <MX_TIM3_Init+0xe4>)
 8004226:	f006 fb11 	bl	800a84c <HAL_TIM_ConfigClockSource>
 800422a:	4603      	mov	r3, r0
 800422c:	2b00      	cmp	r3, #0
 800422e:	d001      	beq.n	8004234 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8004230:	f000 f9a4 	bl	800457c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004234:	4818      	ldr	r0, [pc, #96]	@ (8004298 <MX_TIM3_Init+0xe4>)
 8004236:	f005 ff53 	bl	800a0e0 <HAL_TIM_PWM_Init>
 800423a:	4603      	mov	r3, r0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d001      	beq.n	8004244 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8004240:	f000 f99c 	bl	800457c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004244:	2300      	movs	r3, #0
 8004246:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004248:	2300      	movs	r3, #0
 800424a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800424c:	f107 0320 	add.w	r3, r7, #32
 8004250:	4619      	mov	r1, r3
 8004252:	4811      	ldr	r0, [pc, #68]	@ (8004298 <MX_TIM3_Init+0xe4>)
 8004254:	f006 ffbc 	bl	800b1d0 <HAL_TIMEx_MasterConfigSynchronization>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d001      	beq.n	8004262 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800425e:	f000 f98d 	bl	800457c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004262:	2360      	movs	r3, #96	@ 0x60
 8004264:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004266:	2300      	movs	r3, #0
 8004268:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800426a:	2300      	movs	r3, #0
 800426c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800426e:	2300      	movs	r3, #0
 8004270:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004272:	1d3b      	adds	r3, r7, #4
 8004274:	2200      	movs	r2, #0
 8004276:	4619      	mov	r1, r3
 8004278:	4807      	ldr	r0, [pc, #28]	@ (8004298 <MX_TIM3_Init+0xe4>)
 800427a:	f006 fa25 	bl	800a6c8 <HAL_TIM_PWM_ConfigChannel>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d001      	beq.n	8004288 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8004284:	f000 f97a 	bl	800457c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004288:	4803      	ldr	r0, [pc, #12]	@ (8004298 <MX_TIM3_Init+0xe4>)
 800428a:	f000 fad3 	bl	8004834 <HAL_TIM_MspPostInit>

}
 800428e:	bf00      	nop
 8004290:	3738      	adds	r7, #56	@ 0x38
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	200055d4 	.word	0x200055d4
 800429c:	40000400 	.word	0x40000400

080042a0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80042a4:	4b11      	ldr	r3, [pc, #68]	@ (80042ec <MX_USART1_UART_Init+0x4c>)
 80042a6:	4a12      	ldr	r2, [pc, #72]	@ (80042f0 <MX_USART1_UART_Init+0x50>)
 80042a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80042aa:	4b10      	ldr	r3, [pc, #64]	@ (80042ec <MX_USART1_UART_Init+0x4c>)
 80042ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80042b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80042b2:	4b0e      	ldr	r3, [pc, #56]	@ (80042ec <MX_USART1_UART_Init+0x4c>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80042b8:	4b0c      	ldr	r3, [pc, #48]	@ (80042ec <MX_USART1_UART_Init+0x4c>)
 80042ba:	2200      	movs	r2, #0
 80042bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80042be:	4b0b      	ldr	r3, [pc, #44]	@ (80042ec <MX_USART1_UART_Init+0x4c>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80042c4:	4b09      	ldr	r3, [pc, #36]	@ (80042ec <MX_USART1_UART_Init+0x4c>)
 80042c6:	220c      	movs	r2, #12
 80042c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80042ca:	4b08      	ldr	r3, [pc, #32]	@ (80042ec <MX_USART1_UART_Init+0x4c>)
 80042cc:	2200      	movs	r2, #0
 80042ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80042d0:	4b06      	ldr	r3, [pc, #24]	@ (80042ec <MX_USART1_UART_Init+0x4c>)
 80042d2:	2200      	movs	r2, #0
 80042d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80042d6:	4805      	ldr	r0, [pc, #20]	@ (80042ec <MX_USART1_UART_Init+0x4c>)
 80042d8:	f006 fff6 	bl	800b2c8 <HAL_UART_Init>
 80042dc:	4603      	mov	r3, r0
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d001      	beq.n	80042e6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80042e2:	f000 f94b 	bl	800457c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80042e6:	bf00      	nop
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	2000567c 	.word	0x2000567c
 80042f0:	40011000 	.word	0x40011000

080042f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b082      	sub	sp, #8
 80042f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80042fa:	2300      	movs	r3, #0
 80042fc:	607b      	str	r3, [r7, #4]
 80042fe:	4b17      	ldr	r3, [pc, #92]	@ (800435c <MX_DMA_Init+0x68>)
 8004300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004302:	4a16      	ldr	r2, [pc, #88]	@ (800435c <MX_DMA_Init+0x68>)
 8004304:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004308:	6313      	str	r3, [r2, #48]	@ 0x30
 800430a:	4b14      	ldr	r3, [pc, #80]	@ (800435c <MX_DMA_Init+0x68>)
 800430c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800430e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004312:	607b      	str	r3, [r7, #4]
 8004314:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004316:	2300      	movs	r3, #0
 8004318:	603b      	str	r3, [r7, #0]
 800431a:	4b10      	ldr	r3, [pc, #64]	@ (800435c <MX_DMA_Init+0x68>)
 800431c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800431e:	4a0f      	ldr	r2, [pc, #60]	@ (800435c <MX_DMA_Init+0x68>)
 8004320:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004324:	6313      	str	r3, [r2, #48]	@ 0x30
 8004326:	4b0d      	ldr	r3, [pc, #52]	@ (800435c <MX_DMA_Init+0x68>)
 8004328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800432a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800432e:	603b      	str	r3, [r7, #0]
 8004330:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8004332:	2200      	movs	r2, #0
 8004334:	2100      	movs	r1, #0
 8004336:	200f      	movs	r0, #15
 8004338:	f004 f80b 	bl	8008352 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800433c:	200f      	movs	r0, #15
 800433e:	f004 f824 	bl	800838a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8004342:	2200      	movs	r2, #0
 8004344:	2100      	movs	r1, #0
 8004346:	2038      	movs	r0, #56	@ 0x38
 8004348:	f004 f803 	bl	8008352 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800434c:	2038      	movs	r0, #56	@ 0x38
 800434e:	f004 f81c 	bl	800838a <HAL_NVIC_EnableIRQ>

}
 8004352:	bf00      	nop
 8004354:	3708      	adds	r7, #8
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	40023800 	.word	0x40023800

08004360 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b08c      	sub	sp, #48	@ 0x30
 8004364:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004366:	f107 031c 	add.w	r3, r7, #28
 800436a:	2200      	movs	r2, #0
 800436c:	601a      	str	r2, [r3, #0]
 800436e:	605a      	str	r2, [r3, #4]
 8004370:	609a      	str	r2, [r3, #8]
 8004372:	60da      	str	r2, [r3, #12]
 8004374:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004376:	2300      	movs	r3, #0
 8004378:	61bb      	str	r3, [r7, #24]
 800437a:	4b4b      	ldr	r3, [pc, #300]	@ (80044a8 <MX_GPIO_Init+0x148>)
 800437c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800437e:	4a4a      	ldr	r2, [pc, #296]	@ (80044a8 <MX_GPIO_Init+0x148>)
 8004380:	f043 0310 	orr.w	r3, r3, #16
 8004384:	6313      	str	r3, [r2, #48]	@ 0x30
 8004386:	4b48      	ldr	r3, [pc, #288]	@ (80044a8 <MX_GPIO_Init+0x148>)
 8004388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800438a:	f003 0310 	and.w	r3, r3, #16
 800438e:	61bb      	str	r3, [r7, #24]
 8004390:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004392:	2300      	movs	r3, #0
 8004394:	617b      	str	r3, [r7, #20]
 8004396:	4b44      	ldr	r3, [pc, #272]	@ (80044a8 <MX_GPIO_Init+0x148>)
 8004398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800439a:	4a43      	ldr	r2, [pc, #268]	@ (80044a8 <MX_GPIO_Init+0x148>)
 800439c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80043a2:	4b41      	ldr	r3, [pc, #260]	@ (80044a8 <MX_GPIO_Init+0x148>)
 80043a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043aa:	617b      	str	r3, [r7, #20]
 80043ac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80043ae:	2300      	movs	r3, #0
 80043b0:	613b      	str	r3, [r7, #16]
 80043b2:	4b3d      	ldr	r3, [pc, #244]	@ (80044a8 <MX_GPIO_Init+0x148>)
 80043b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b6:	4a3c      	ldr	r2, [pc, #240]	@ (80044a8 <MX_GPIO_Init+0x148>)
 80043b8:	f043 0301 	orr.w	r3, r3, #1
 80043bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80043be:	4b3a      	ldr	r3, [pc, #232]	@ (80044a8 <MX_GPIO_Init+0x148>)
 80043c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043c2:	f003 0301 	and.w	r3, r3, #1
 80043c6:	613b      	str	r3, [r7, #16]
 80043c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80043ca:	2300      	movs	r3, #0
 80043cc:	60fb      	str	r3, [r7, #12]
 80043ce:	4b36      	ldr	r3, [pc, #216]	@ (80044a8 <MX_GPIO_Init+0x148>)
 80043d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d2:	4a35      	ldr	r2, [pc, #212]	@ (80044a8 <MX_GPIO_Init+0x148>)
 80043d4:	f043 0304 	orr.w	r3, r3, #4
 80043d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80043da:	4b33      	ldr	r3, [pc, #204]	@ (80044a8 <MX_GPIO_Init+0x148>)
 80043dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043de:	f003 0304 	and.w	r3, r3, #4
 80043e2:	60fb      	str	r3, [r7, #12]
 80043e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80043e6:	2300      	movs	r3, #0
 80043e8:	60bb      	str	r3, [r7, #8]
 80043ea:	4b2f      	ldr	r3, [pc, #188]	@ (80044a8 <MX_GPIO_Init+0x148>)
 80043ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ee:	4a2e      	ldr	r2, [pc, #184]	@ (80044a8 <MX_GPIO_Init+0x148>)
 80043f0:	f043 0302 	orr.w	r3, r3, #2
 80043f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80043f6:	4b2c      	ldr	r3, [pc, #176]	@ (80044a8 <MX_GPIO_Init+0x148>)
 80043f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043fa:	f003 0302 	and.w	r3, r3, #2
 80043fe:	60bb      	str	r3, [r7, #8]
 8004400:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004402:	2300      	movs	r3, #0
 8004404:	607b      	str	r3, [r7, #4]
 8004406:	4b28      	ldr	r3, [pc, #160]	@ (80044a8 <MX_GPIO_Init+0x148>)
 8004408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800440a:	4a27      	ldr	r2, [pc, #156]	@ (80044a8 <MX_GPIO_Init+0x148>)
 800440c:	f043 0308 	orr.w	r3, r3, #8
 8004410:	6313      	str	r3, [r2, #48]	@ 0x30
 8004412:	4b25      	ldr	r3, [pc, #148]	@ (80044a8 <MX_GPIO_Init+0x148>)
 8004414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004416:	f003 0308 	and.w	r3, r3, #8
 800441a:	607b      	str	r3, [r7, #4]
 800441c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 800441e:	2200      	movs	r2, #0
 8004420:	21c0      	movs	r1, #192	@ 0xc0
 8004422:	4822      	ldr	r0, [pc, #136]	@ (80044ac <MX_GPIO_Init+0x14c>)
 8004424:	f004 fd82 	bl	8008f2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_BL_Pin|TOUCH_CS_Pin, GPIO_PIN_RESET);
 8004428:	2200      	movs	r2, #0
 800442a:	f241 0102 	movw	r1, #4098	@ 0x1002
 800442e:	4820      	ldr	r0, [pc, #128]	@ (80044b0 <MX_GPIO_Init+0x150>)
 8004430:	f004 fd7c 	bl	8008f2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LEFT_BUTTON_Pin RIGHT_BUTTON_Pin */
  GPIO_InitStruct.Pin = LEFT_BUTTON_Pin|RIGHT_BUTTON_Pin;
 8004434:	2330      	movs	r3, #48	@ 0x30
 8004436:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004438:	2300      	movs	r3, #0
 800443a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800443c:	2300      	movs	r3, #0
 800443e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004440:	f107 031c 	add.w	r3, r7, #28
 8004444:	4619      	mov	r1, r3
 8004446:	481b      	ldr	r0, [pc, #108]	@ (80044b4 <MX_GPIO_Init+0x154>)
 8004448:	f004 fbbc 	bl	8008bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800444c:	23c0      	movs	r3, #192	@ 0xc0
 800444e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004450:	2301      	movs	r3, #1
 8004452:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004454:	2300      	movs	r3, #0
 8004456:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004458:	2300      	movs	r3, #0
 800445a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800445c:	f107 031c 	add.w	r3, r7, #28
 8004460:	4619      	mov	r1, r3
 8004462:	4812      	ldr	r0, [pc, #72]	@ (80044ac <MX_GPIO_Init+0x14c>)
 8004464:	f004 fbae 	bl	8008bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TC_PEN_Pin */
  GPIO_InitStruct.Pin = TC_PEN_Pin;
 8004468:	2320      	movs	r3, #32
 800446a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800446c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004470:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004472:	2300      	movs	r3, #0
 8004474:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(TC_PEN_GPIO_Port, &GPIO_InitStruct);
 8004476:	f107 031c 	add.w	r3, r7, #28
 800447a:	4619      	mov	r1, r3
 800447c:	480e      	ldr	r0, [pc, #56]	@ (80044b8 <MX_GPIO_Init+0x158>)
 800447e:	f004 fba1 	bl	8008bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_BL_Pin TOUCH_CS_Pin */
  GPIO_InitStruct.Pin = LCD_BL_Pin|TOUCH_CS_Pin;
 8004482:	f241 0302 	movw	r3, #4098	@ 0x1002
 8004486:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004488:	2301      	movs	r3, #1
 800448a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800448c:	2300      	movs	r3, #0
 800448e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004490:	2300      	movs	r3, #0
 8004492:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004494:	f107 031c 	add.w	r3, r7, #28
 8004498:	4619      	mov	r1, r3
 800449a:	4805      	ldr	r0, [pc, #20]	@ (80044b0 <MX_GPIO_Init+0x150>)
 800449c:	f004 fb92 	bl	8008bc4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80044a0:	bf00      	nop
 80044a2:	3730      	adds	r7, #48	@ 0x30
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	40023800 	.word	0x40023800
 80044ac:	40020000 	.word	0x40020000
 80044b0:	40020400 	.word	0x40020400
 80044b4:	40021000 	.word	0x40021000
 80044b8:	40020800 	.word	0x40020800

080044bc <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b088      	sub	sp, #32
 80044c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80044c2:	1d3b      	adds	r3, r7, #4
 80044c4:	2200      	movs	r2, #0
 80044c6:	601a      	str	r2, [r3, #0]
 80044c8:	605a      	str	r2, [r3, #4]
 80044ca:	609a      	str	r2, [r3, #8]
 80044cc:	60da      	str	r2, [r3, #12]
 80044ce:	611a      	str	r2, [r3, #16]
 80044d0:	615a      	str	r2, [r3, #20]
 80044d2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80044d4:	4b27      	ldr	r3, [pc, #156]	@ (8004574 <MX_FSMC_Init+0xb8>)
 80044d6:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80044da:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80044dc:	4b25      	ldr	r3, [pc, #148]	@ (8004574 <MX_FSMC_Init+0xb8>)
 80044de:	4a26      	ldr	r2, [pc, #152]	@ (8004578 <MX_FSMC_Init+0xbc>)
 80044e0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80044e2:	4b24      	ldr	r3, [pc, #144]	@ (8004574 <MX_FSMC_Init+0xb8>)
 80044e4:	2200      	movs	r2, #0
 80044e6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80044e8:	4b22      	ldr	r3, [pc, #136]	@ (8004574 <MX_FSMC_Init+0xb8>)
 80044ea:	2200      	movs	r2, #0
 80044ec:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80044ee:	4b21      	ldr	r3, [pc, #132]	@ (8004574 <MX_FSMC_Init+0xb8>)
 80044f0:	2200      	movs	r2, #0
 80044f2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80044f4:	4b1f      	ldr	r3, [pc, #124]	@ (8004574 <MX_FSMC_Init+0xb8>)
 80044f6:	2210      	movs	r2, #16
 80044f8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80044fa:	4b1e      	ldr	r3, [pc, #120]	@ (8004574 <MX_FSMC_Init+0xb8>)
 80044fc:	2200      	movs	r2, #0
 80044fe:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8004500:	4b1c      	ldr	r3, [pc, #112]	@ (8004574 <MX_FSMC_Init+0xb8>)
 8004502:	2200      	movs	r2, #0
 8004504:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8004506:	4b1b      	ldr	r3, [pc, #108]	@ (8004574 <MX_FSMC_Init+0xb8>)
 8004508:	2200      	movs	r2, #0
 800450a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800450c:	4b19      	ldr	r3, [pc, #100]	@ (8004574 <MX_FSMC_Init+0xb8>)
 800450e:	2200      	movs	r2, #0
 8004510:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8004512:	4b18      	ldr	r3, [pc, #96]	@ (8004574 <MX_FSMC_Init+0xb8>)
 8004514:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004518:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800451a:	4b16      	ldr	r3, [pc, #88]	@ (8004574 <MX_FSMC_Init+0xb8>)
 800451c:	2200      	movs	r2, #0
 800451e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8004520:	4b14      	ldr	r3, [pc, #80]	@ (8004574 <MX_FSMC_Init+0xb8>)
 8004522:	2200      	movs	r2, #0
 8004524:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8004526:	4b13      	ldr	r3, [pc, #76]	@ (8004574 <MX_FSMC_Init+0xb8>)
 8004528:	2200      	movs	r2, #0
 800452a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800452c:	4b11      	ldr	r3, [pc, #68]	@ (8004574 <MX_FSMC_Init+0xb8>)
 800452e:	2200      	movs	r2, #0
 8004530:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8004532:	4b10      	ldr	r3, [pc, #64]	@ (8004574 <MX_FSMC_Init+0xb8>)
 8004534:	2200      	movs	r2, #0
 8004536:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 8004538:	230f      	movs	r3, #15
 800453a:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 800453c:	230f      	movs	r3, #15
 800453e:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8004540:	23ff      	movs	r3, #255	@ 0xff
 8004542:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8004544:	230f      	movs	r3, #15
 8004546:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8004548:	2310      	movs	r3, #16
 800454a:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 800454c:	2311      	movs	r3, #17
 800454e:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8004550:	2300      	movs	r3, #0
 8004552:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8004554:	1d3b      	adds	r3, r7, #4
 8004556:	2200      	movs	r2, #0
 8004558:	4619      	mov	r1, r3
 800455a:	4806      	ldr	r0, [pc, #24]	@ (8004574 <MX_FSMC_Init+0xb8>)
 800455c:	f005 fcc0 	bl	8009ee0 <HAL_SRAM_Init>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d001      	beq.n	800456a <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 8004566:	f000 f809 	bl	800457c <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800456a:	bf00      	nop
 800456c:	3720      	adds	r7, #32
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	200056c4 	.word	0x200056c4
 8004578:	a0000104 	.word	0xa0000104

0800457c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800457c:	b480      	push	{r7}
 800457e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004580:	b672      	cpsid	i
}
 8004582:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004584:	bf00      	nop
 8004586:	e7fd      	b.n	8004584 <Error_Handler+0x8>

08004588 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800458e:	2300      	movs	r3, #0
 8004590:	607b      	str	r3, [r7, #4]
 8004592:	4b10      	ldr	r3, [pc, #64]	@ (80045d4 <HAL_MspInit+0x4c>)
 8004594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004596:	4a0f      	ldr	r2, [pc, #60]	@ (80045d4 <HAL_MspInit+0x4c>)
 8004598:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800459c:	6453      	str	r3, [r2, #68]	@ 0x44
 800459e:	4b0d      	ldr	r3, [pc, #52]	@ (80045d4 <HAL_MspInit+0x4c>)
 80045a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045a6:	607b      	str	r3, [r7, #4]
 80045a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80045aa:	2300      	movs	r3, #0
 80045ac:	603b      	str	r3, [r7, #0]
 80045ae:	4b09      	ldr	r3, [pc, #36]	@ (80045d4 <HAL_MspInit+0x4c>)
 80045b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b2:	4a08      	ldr	r2, [pc, #32]	@ (80045d4 <HAL_MspInit+0x4c>)
 80045b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80045ba:	4b06      	ldr	r3, [pc, #24]	@ (80045d4 <HAL_MspInit+0x4c>)
 80045bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045c2:	603b      	str	r3, [r7, #0]
 80045c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80045c6:	bf00      	nop
 80045c8:	370c      	adds	r7, #12
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	40023800 	.word	0x40023800

080045d8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b08a      	sub	sp, #40	@ 0x28
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045e0:	f107 0314 	add.w	r3, r7, #20
 80045e4:	2200      	movs	r2, #0
 80045e6:	601a      	str	r2, [r3, #0]
 80045e8:	605a      	str	r2, [r3, #4]
 80045ea:	609a      	str	r2, [r3, #8]
 80045ec:	60da      	str	r2, [r3, #12]
 80045ee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a2f      	ldr	r2, [pc, #188]	@ (80046b4 <HAL_ADC_MspInit+0xdc>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d157      	bne.n	80046aa <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80045fa:	2300      	movs	r3, #0
 80045fc:	613b      	str	r3, [r7, #16]
 80045fe:	4b2e      	ldr	r3, [pc, #184]	@ (80046b8 <HAL_ADC_MspInit+0xe0>)
 8004600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004602:	4a2d      	ldr	r2, [pc, #180]	@ (80046b8 <HAL_ADC_MspInit+0xe0>)
 8004604:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004608:	6453      	str	r3, [r2, #68]	@ 0x44
 800460a:	4b2b      	ldr	r3, [pc, #172]	@ (80046b8 <HAL_ADC_MspInit+0xe0>)
 800460c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800460e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004612:	613b      	str	r3, [r7, #16]
 8004614:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004616:	2300      	movs	r3, #0
 8004618:	60fb      	str	r3, [r7, #12]
 800461a:	4b27      	ldr	r3, [pc, #156]	@ (80046b8 <HAL_ADC_MspInit+0xe0>)
 800461c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461e:	4a26      	ldr	r2, [pc, #152]	@ (80046b8 <HAL_ADC_MspInit+0xe0>)
 8004620:	f043 0301 	orr.w	r3, r3, #1
 8004624:	6313      	str	r3, [r2, #48]	@ 0x30
 8004626:	4b24      	ldr	r3, [pc, #144]	@ (80046b8 <HAL_ADC_MspInit+0xe0>)
 8004628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800462a:	f003 0301 	and.w	r3, r3, #1
 800462e:	60fb      	str	r3, [r7, #12]
 8004630:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004632:	2301      	movs	r3, #1
 8004634:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004636:	2303      	movs	r3, #3
 8004638:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800463a:	2300      	movs	r3, #0
 800463c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800463e:	f107 0314 	add.w	r3, r7, #20
 8004642:	4619      	mov	r1, r3
 8004644:	481d      	ldr	r0, [pc, #116]	@ (80046bc <HAL_ADC_MspInit+0xe4>)
 8004646:	f004 fabd 	bl	8008bc4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800464a:	4b1d      	ldr	r3, [pc, #116]	@ (80046c0 <HAL_ADC_MspInit+0xe8>)
 800464c:	4a1d      	ldr	r2, [pc, #116]	@ (80046c4 <HAL_ADC_MspInit+0xec>)
 800464e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004650:	4b1b      	ldr	r3, [pc, #108]	@ (80046c0 <HAL_ADC_MspInit+0xe8>)
 8004652:	2200      	movs	r2, #0
 8004654:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004656:	4b1a      	ldr	r3, [pc, #104]	@ (80046c0 <HAL_ADC_MspInit+0xe8>)
 8004658:	2200      	movs	r2, #0
 800465a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800465c:	4b18      	ldr	r3, [pc, #96]	@ (80046c0 <HAL_ADC_MspInit+0xe8>)
 800465e:	2200      	movs	r2, #0
 8004660:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004662:	4b17      	ldr	r3, [pc, #92]	@ (80046c0 <HAL_ADC_MspInit+0xe8>)
 8004664:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004668:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800466a:	4b15      	ldr	r3, [pc, #84]	@ (80046c0 <HAL_ADC_MspInit+0xe8>)
 800466c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004670:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004672:	4b13      	ldr	r3, [pc, #76]	@ (80046c0 <HAL_ADC_MspInit+0xe8>)
 8004674:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004678:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800467a:	4b11      	ldr	r3, [pc, #68]	@ (80046c0 <HAL_ADC_MspInit+0xe8>)
 800467c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004680:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004682:	4b0f      	ldr	r3, [pc, #60]	@ (80046c0 <HAL_ADC_MspInit+0xe8>)
 8004684:	2200      	movs	r2, #0
 8004686:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004688:	4b0d      	ldr	r3, [pc, #52]	@ (80046c0 <HAL_ADC_MspInit+0xe8>)
 800468a:	2200      	movs	r2, #0
 800468c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800468e:	480c      	ldr	r0, [pc, #48]	@ (80046c0 <HAL_ADC_MspInit+0xe8>)
 8004690:	f003 fe96 	bl	80083c0 <HAL_DMA_Init>
 8004694:	4603      	mov	r3, r0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d001      	beq.n	800469e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800469a:	f7ff ff6f 	bl	800457c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a07      	ldr	r2, [pc, #28]	@ (80046c0 <HAL_ADC_MspInit+0xe8>)
 80046a2:	639a      	str	r2, [r3, #56]	@ 0x38
 80046a4:	4a06      	ldr	r2, [pc, #24]	@ (80046c0 <HAL_ADC_MspInit+0xe8>)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80046aa:	bf00      	nop
 80046ac:	3728      	adds	r7, #40	@ 0x28
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	40012000 	.word	0x40012000
 80046b8:	40023800 	.word	0x40023800
 80046bc:	40020000 	.word	0x40020000
 80046c0:	200054d4 	.word	0x200054d4
 80046c4:	40026410 	.word	0x40026410

080046c8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b08a      	sub	sp, #40	@ 0x28
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046d0:	f107 0314 	add.w	r3, r7, #20
 80046d4:	2200      	movs	r2, #0
 80046d6:	601a      	str	r2, [r3, #0]
 80046d8:	605a      	str	r2, [r3, #4]
 80046da:	609a      	str	r2, [r3, #8]
 80046dc:	60da      	str	r2, [r3, #12]
 80046de:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a19      	ldr	r2, [pc, #100]	@ (800474c <HAL_SPI_MspInit+0x84>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d12c      	bne.n	8004744 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80046ea:	2300      	movs	r3, #0
 80046ec:	613b      	str	r3, [r7, #16]
 80046ee:	4b18      	ldr	r3, [pc, #96]	@ (8004750 <HAL_SPI_MspInit+0x88>)
 80046f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f2:	4a17      	ldr	r2, [pc, #92]	@ (8004750 <HAL_SPI_MspInit+0x88>)
 80046f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80046fa:	4b15      	ldr	r3, [pc, #84]	@ (8004750 <HAL_SPI_MspInit+0x88>)
 80046fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004702:	613b      	str	r3, [r7, #16]
 8004704:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004706:	2300      	movs	r3, #0
 8004708:	60fb      	str	r3, [r7, #12]
 800470a:	4b11      	ldr	r3, [pc, #68]	@ (8004750 <HAL_SPI_MspInit+0x88>)
 800470c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800470e:	4a10      	ldr	r2, [pc, #64]	@ (8004750 <HAL_SPI_MspInit+0x88>)
 8004710:	f043 0302 	orr.w	r3, r3, #2
 8004714:	6313      	str	r3, [r2, #48]	@ 0x30
 8004716:	4b0e      	ldr	r3, [pc, #56]	@ (8004750 <HAL_SPI_MspInit+0x88>)
 8004718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800471a:	f003 0302 	and.w	r3, r3, #2
 800471e:	60fb      	str	r3, [r7, #12]
 8004720:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004722:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8004726:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004728:	2302      	movs	r3, #2
 800472a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800472c:	2300      	movs	r3, #0
 800472e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004730:	2303      	movs	r3, #3
 8004732:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004734:	2305      	movs	r3, #5
 8004736:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004738:	f107 0314 	add.w	r3, r7, #20
 800473c:	4619      	mov	r1, r3
 800473e:	4805      	ldr	r0, [pc, #20]	@ (8004754 <HAL_SPI_MspInit+0x8c>)
 8004740:	f004 fa40 	bl	8008bc4 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004744:	bf00      	nop
 8004746:	3728      	adds	r7, #40	@ 0x28
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	40003800 	.word	0x40003800
 8004750:	40023800 	.word	0x40023800
 8004754:	40020400 	.word	0x40020400

08004758 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004768:	d10e      	bne.n	8004788 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800476a:	2300      	movs	r3, #0
 800476c:	60fb      	str	r3, [r7, #12]
 800476e:	4b2d      	ldr	r3, [pc, #180]	@ (8004824 <HAL_TIM_Base_MspInit+0xcc>)
 8004770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004772:	4a2c      	ldr	r2, [pc, #176]	@ (8004824 <HAL_TIM_Base_MspInit+0xcc>)
 8004774:	f043 0301 	orr.w	r3, r3, #1
 8004778:	6413      	str	r3, [r2, #64]	@ 0x40
 800477a:	4b2a      	ldr	r3, [pc, #168]	@ (8004824 <HAL_TIM_Base_MspInit+0xcc>)
 800477c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477e:	f003 0301 	and.w	r3, r3, #1
 8004782:	60fb      	str	r3, [r7, #12]
 8004784:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004786:	e048      	b.n	800481a <HAL_TIM_Base_MspInit+0xc2>
  else if(htim_base->Instance==TIM3)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a26      	ldr	r2, [pc, #152]	@ (8004828 <HAL_TIM_Base_MspInit+0xd0>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d143      	bne.n	800481a <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004792:	2300      	movs	r3, #0
 8004794:	60bb      	str	r3, [r7, #8]
 8004796:	4b23      	ldr	r3, [pc, #140]	@ (8004824 <HAL_TIM_Base_MspInit+0xcc>)
 8004798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800479a:	4a22      	ldr	r2, [pc, #136]	@ (8004824 <HAL_TIM_Base_MspInit+0xcc>)
 800479c:	f043 0302 	orr.w	r3, r3, #2
 80047a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80047a2:	4b20      	ldr	r3, [pc, #128]	@ (8004824 <HAL_TIM_Base_MspInit+0xcc>)
 80047a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a6:	f003 0302 	and.w	r3, r3, #2
 80047aa:	60bb      	str	r3, [r7, #8]
 80047ac:	68bb      	ldr	r3, [r7, #8]
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 80047ae:	4b1f      	ldr	r3, [pc, #124]	@ (800482c <HAL_TIM_Base_MspInit+0xd4>)
 80047b0:	4a1f      	ldr	r2, [pc, #124]	@ (8004830 <HAL_TIM_Base_MspInit+0xd8>)
 80047b2:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 80047b4:	4b1d      	ldr	r3, [pc, #116]	@ (800482c <HAL_TIM_Base_MspInit+0xd4>)
 80047b6:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80047ba:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80047bc:	4b1b      	ldr	r3, [pc, #108]	@ (800482c <HAL_TIM_Base_MspInit+0xd4>)
 80047be:	2240      	movs	r2, #64	@ 0x40
 80047c0:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 80047c2:	4b1a      	ldr	r3, [pc, #104]	@ (800482c <HAL_TIM_Base_MspInit+0xd4>)
 80047c4:	2200      	movs	r2, #0
 80047c6:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 80047c8:	4b18      	ldr	r3, [pc, #96]	@ (800482c <HAL_TIM_Base_MspInit+0xd4>)
 80047ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80047ce:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80047d0:	4b16      	ldr	r3, [pc, #88]	@ (800482c <HAL_TIM_Base_MspInit+0xd4>)
 80047d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80047d6:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80047d8:	4b14      	ldr	r3, [pc, #80]	@ (800482c <HAL_TIM_Base_MspInit+0xd4>)
 80047da:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80047de:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 80047e0:	4b12      	ldr	r3, [pc, #72]	@ (800482c <HAL_TIM_Base_MspInit+0xd4>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 80047e6:	4b11      	ldr	r3, [pc, #68]	@ (800482c <HAL_TIM_Base_MspInit+0xd4>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80047ec:	4b0f      	ldr	r3, [pc, #60]	@ (800482c <HAL_TIM_Base_MspInit+0xd4>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 80047f2:	480e      	ldr	r0, [pc, #56]	@ (800482c <HAL_TIM_Base_MspInit+0xd4>)
 80047f4:	f003 fde4 	bl	80083c0 <HAL_DMA_Init>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d001      	beq.n	8004802 <HAL_TIM_Base_MspInit+0xaa>
      Error_Handler();
 80047fe:	f7ff febd 	bl	800457c <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a09      	ldr	r2, [pc, #36]	@ (800482c <HAL_TIM_Base_MspInit+0xd4>)
 8004806:	625a      	str	r2, [r3, #36]	@ 0x24
 8004808:	4a08      	ldr	r2, [pc, #32]	@ (800482c <HAL_TIM_Base_MspInit+0xd4>)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a06      	ldr	r2, [pc, #24]	@ (800482c <HAL_TIM_Base_MspInit+0xd4>)
 8004812:	639a      	str	r2, [r3, #56]	@ 0x38
 8004814:	4a05      	ldr	r2, [pc, #20]	@ (800482c <HAL_TIM_Base_MspInit+0xd4>)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800481a:	bf00      	nop
 800481c:	3710      	adds	r7, #16
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	40023800 	.word	0x40023800
 8004828:	40000400 	.word	0x40000400
 800482c:	2000561c 	.word	0x2000561c
 8004830:	40026070 	.word	0x40026070

08004834 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b088      	sub	sp, #32
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800483c:	f107 030c 	add.w	r3, r7, #12
 8004840:	2200      	movs	r2, #0
 8004842:	601a      	str	r2, [r3, #0]
 8004844:	605a      	str	r2, [r3, #4]
 8004846:	609a      	str	r2, [r3, #8]
 8004848:	60da      	str	r2, [r3, #12]
 800484a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a12      	ldr	r2, [pc, #72]	@ (800489c <HAL_TIM_MspPostInit+0x68>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d11d      	bne.n	8004892 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004856:	2300      	movs	r3, #0
 8004858:	60bb      	str	r3, [r7, #8]
 800485a:	4b11      	ldr	r3, [pc, #68]	@ (80048a0 <HAL_TIM_MspPostInit+0x6c>)
 800485c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800485e:	4a10      	ldr	r2, [pc, #64]	@ (80048a0 <HAL_TIM_MspPostInit+0x6c>)
 8004860:	f043 0304 	orr.w	r3, r3, #4
 8004864:	6313      	str	r3, [r2, #48]	@ 0x30
 8004866:	4b0e      	ldr	r3, [pc, #56]	@ (80048a0 <HAL_TIM_MspPostInit+0x6c>)
 8004868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800486a:	f003 0304 	and.w	r3, r3, #4
 800486e:	60bb      	str	r3, [r7, #8]
 8004870:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004872:	2340      	movs	r3, #64	@ 0x40
 8004874:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004876:	2302      	movs	r3, #2
 8004878:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800487a:	2300      	movs	r3, #0
 800487c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800487e:	2300      	movs	r3, #0
 8004880:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004882:	2302      	movs	r3, #2
 8004884:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004886:	f107 030c 	add.w	r3, r7, #12
 800488a:	4619      	mov	r1, r3
 800488c:	4805      	ldr	r0, [pc, #20]	@ (80048a4 <HAL_TIM_MspPostInit+0x70>)
 800488e:	f004 f999 	bl	8008bc4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004892:	bf00      	nop
 8004894:	3720      	adds	r7, #32
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	40000400 	.word	0x40000400
 80048a0:	40023800 	.word	0x40023800
 80048a4:	40020800 	.word	0x40020800

080048a8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b08a      	sub	sp, #40	@ 0x28
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048b0:	f107 0314 	add.w	r3, r7, #20
 80048b4:	2200      	movs	r2, #0
 80048b6:	601a      	str	r2, [r3, #0]
 80048b8:	605a      	str	r2, [r3, #4]
 80048ba:	609a      	str	r2, [r3, #8]
 80048bc:	60da      	str	r2, [r3, #12]
 80048be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a1d      	ldr	r2, [pc, #116]	@ (800493c <HAL_UART_MspInit+0x94>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d134      	bne.n	8004934 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80048ca:	2300      	movs	r3, #0
 80048cc:	613b      	str	r3, [r7, #16]
 80048ce:	4b1c      	ldr	r3, [pc, #112]	@ (8004940 <HAL_UART_MspInit+0x98>)
 80048d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048d2:	4a1b      	ldr	r2, [pc, #108]	@ (8004940 <HAL_UART_MspInit+0x98>)
 80048d4:	f043 0310 	orr.w	r3, r3, #16
 80048d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80048da:	4b19      	ldr	r3, [pc, #100]	@ (8004940 <HAL_UART_MspInit+0x98>)
 80048dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048de:	f003 0310 	and.w	r3, r3, #16
 80048e2:	613b      	str	r3, [r7, #16]
 80048e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048e6:	2300      	movs	r3, #0
 80048e8:	60fb      	str	r3, [r7, #12]
 80048ea:	4b15      	ldr	r3, [pc, #84]	@ (8004940 <HAL_UART_MspInit+0x98>)
 80048ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ee:	4a14      	ldr	r2, [pc, #80]	@ (8004940 <HAL_UART_MspInit+0x98>)
 80048f0:	f043 0301 	orr.w	r3, r3, #1
 80048f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80048f6:	4b12      	ldr	r3, [pc, #72]	@ (8004940 <HAL_UART_MspInit+0x98>)
 80048f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048fa:	f003 0301 	and.w	r3, r3, #1
 80048fe:	60fb      	str	r3, [r7, #12]
 8004900:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004902:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004906:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004908:	2302      	movs	r3, #2
 800490a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800490c:	2300      	movs	r3, #0
 800490e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004910:	2303      	movs	r3, #3
 8004912:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004914:	2307      	movs	r3, #7
 8004916:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004918:	f107 0314 	add.w	r3, r7, #20
 800491c:	4619      	mov	r1, r3
 800491e:	4809      	ldr	r0, [pc, #36]	@ (8004944 <HAL_UART_MspInit+0x9c>)
 8004920:	f004 f950 	bl	8008bc4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004924:	2200      	movs	r2, #0
 8004926:	2100      	movs	r1, #0
 8004928:	2025      	movs	r0, #37	@ 0x25
 800492a:	f003 fd12 	bl	8008352 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800492e:	2025      	movs	r0, #37	@ 0x25
 8004930:	f003 fd2b 	bl	800838a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004934:	bf00      	nop
 8004936:	3728      	adds	r7, #40	@ 0x28
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}
 800493c:	40011000 	.word	0x40011000
 8004940:	40023800 	.word	0x40023800
 8004944:	40020000 	.word	0x40020000

08004948 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8004948:	b580      	push	{r7, lr}
 800494a:	b086      	sub	sp, #24
 800494c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800494e:	1d3b      	adds	r3, r7, #4
 8004950:	2200      	movs	r2, #0
 8004952:	601a      	str	r2, [r3, #0]
 8004954:	605a      	str	r2, [r3, #4]
 8004956:	609a      	str	r2, [r3, #8]
 8004958:	60da      	str	r2, [r3, #12]
 800495a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800495c:	4b2c      	ldr	r3, [pc, #176]	@ (8004a10 <HAL_FSMC_MspInit+0xc8>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d150      	bne.n	8004a06 <HAL_FSMC_MspInit+0xbe>
    return;
  }
  FSMC_Initialized = 1;
 8004964:	4b2a      	ldr	r3, [pc, #168]	@ (8004a10 <HAL_FSMC_MspInit+0xc8>)
 8004966:	2201      	movs	r2, #1
 8004968:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800496a:	2300      	movs	r3, #0
 800496c:	603b      	str	r3, [r7, #0]
 800496e:	4b29      	ldr	r3, [pc, #164]	@ (8004a14 <HAL_FSMC_MspInit+0xcc>)
 8004970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004972:	4a28      	ldr	r2, [pc, #160]	@ (8004a14 <HAL_FSMC_MspInit+0xcc>)
 8004974:	f043 0301 	orr.w	r3, r3, #1
 8004978:	6393      	str	r3, [r2, #56]	@ 0x38
 800497a:	4b26      	ldr	r3, [pc, #152]	@ (8004a14 <HAL_FSMC_MspInit+0xcc>)
 800497c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800497e:	f003 0301 	and.w	r3, r3, #1
 8004982:	603b      	str	r3, [r7, #0]
 8004984:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004986:	2380      	movs	r3, #128	@ 0x80
 8004988:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800498a:	2302      	movs	r3, #2
 800498c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800498e:	2301      	movs	r3, #1
 8004990:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004992:	2302      	movs	r3, #2
 8004994:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8004996:	230c      	movs	r3, #12
 8004998:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800499a:	1d3b      	adds	r3, r7, #4
 800499c:	4619      	mov	r1, r3
 800499e:	481e      	ldr	r0, [pc, #120]	@ (8004a18 <HAL_FSMC_MspInit+0xd0>)
 80049a0:	f004 f910 	bl	8008bc4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80049a4:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80049a8:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049aa:	2302      	movs	r3, #2
 80049ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049ae:	2300      	movs	r3, #0
 80049b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049b2:	2303      	movs	r3, #3
 80049b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80049b6:	230c      	movs	r3, #12
 80049b8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80049ba:	1d3b      	adds	r3, r7, #4
 80049bc:	4619      	mov	r1, r3
 80049be:	4816      	ldr	r0, [pc, #88]	@ (8004a18 <HAL_FSMC_MspInit+0xd0>)
 80049c0:	f004 f900 	bl	8008bc4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_1|GPIO_PIN_4
 80049c4:	f240 33b2 	movw	r3, #946	@ 0x3b2
 80049c8:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049ca:	2302      	movs	r3, #2
 80049cc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049ce:	2300      	movs	r3, #0
 80049d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049d2:	2303      	movs	r3, #3
 80049d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80049d6:	230c      	movs	r3, #12
 80049d8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80049da:	1d3b      	adds	r3, r7, #4
 80049dc:	4619      	mov	r1, r3
 80049de:	480f      	ldr	r0, [pc, #60]	@ (8004a1c <HAL_FSMC_MspInit+0xd4>)
 80049e0:	f004 f8f0 	bl	8008bc4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80049e4:	f24e 4301 	movw	r3, #58369	@ 0xe401
 80049e8:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049ea:	2302      	movs	r3, #2
 80049ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80049ee:	2301      	movs	r3, #1
 80049f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80049f2:	2302      	movs	r3, #2
 80049f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80049f6:	230c      	movs	r3, #12
 80049f8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80049fa:	1d3b      	adds	r3, r7, #4
 80049fc:	4619      	mov	r1, r3
 80049fe:	4807      	ldr	r0, [pc, #28]	@ (8004a1c <HAL_FSMC_MspInit+0xd4>)
 8004a00:	f004 f8e0 	bl	8008bc4 <HAL_GPIO_Init>
 8004a04:	e000      	b.n	8004a08 <HAL_FSMC_MspInit+0xc0>
    return;
 8004a06:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8004a08:	3718      	adds	r7, #24
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	20005f1c 	.word	0x20005f1c
 8004a14:	40023800 	.word	0x40023800
 8004a18:	40021000 	.word	0x40021000
 8004a1c:	40020c00 	.word	0x40020c00

08004a20 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8004a28:	f7ff ff8e 	bl	8004948 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8004a2c:	bf00      	nop
 8004a2e:	3708      	adds	r7, #8
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004a34:	b480      	push	{r7}
 8004a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004a38:	bf00      	nop
 8004a3a:	e7fd      	b.n	8004a38 <NMI_Handler+0x4>

08004a3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004a40:	bf00      	nop
 8004a42:	e7fd      	b.n	8004a40 <HardFault_Handler+0x4>

08004a44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004a44:	b480      	push	{r7}
 8004a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004a48:	bf00      	nop
 8004a4a:	e7fd      	b.n	8004a48 <MemManage_Handler+0x4>

08004a4c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004a50:	bf00      	nop
 8004a52:	e7fd      	b.n	8004a50 <BusFault_Handler+0x4>

08004a54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004a54:	b480      	push	{r7}
 8004a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004a58:	bf00      	nop
 8004a5a:	e7fd      	b.n	8004a58 <UsageFault_Handler+0x4>

08004a5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004a60:	bf00      	nop
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr

08004a6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004a6a:	b480      	push	{r7}
 8004a6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004a6e:	bf00      	nop
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004a7c:	bf00      	nop
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr

08004a86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004a86:	b580      	push	{r7, lr}
 8004a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004a8a:	f002 ff37 	bl	80078fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004a8e:	bf00      	nop
 8004a90:	bd80      	pop	{r7, pc}
	...

08004a94 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8004a98:	4802      	ldr	r0, [pc, #8]	@ (8004aa4 <DMA1_Stream4_IRQHandler+0x10>)
 8004a9a:	f003 fe29 	bl	80086f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004a9e:	bf00      	nop
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	2000561c 	.word	0x2000561c

08004aa8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004aac:	4802      	ldr	r0, [pc, #8]	@ (8004ab8 <USART1_IRQHandler+0x10>)
 8004aae:	f006 fc5b 	bl	800b368 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004ab2:	bf00      	nop
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	2000567c 	.word	0x2000567c

08004abc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004ac0:	4802      	ldr	r0, [pc, #8]	@ (8004acc <DMA2_Stream0_IRQHandler+0x10>)
 8004ac2:	f003 fe15 	bl	80086f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004ac6:	bf00      	nop
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop
 8004acc:	200054d4 	.word	0x200054d4

08004ad0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	af00      	add	r7, sp, #0
  return 1;
 8004ad4:	2301      	movs	r3, #1
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <_kill>:

int _kill(int pid, int sig)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b082      	sub	sp, #8
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004aea:	f008 f9db 	bl	800cea4 <__errno>
 8004aee:	4603      	mov	r3, r0
 8004af0:	2216      	movs	r2, #22
 8004af2:	601a      	str	r2, [r3, #0]
  return -1;
 8004af4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3708      	adds	r7, #8
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <_exit>:

void _exit (int status)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b082      	sub	sp, #8
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004b08:	f04f 31ff 	mov.w	r1, #4294967295
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f7ff ffe7 	bl	8004ae0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004b12:	bf00      	nop
 8004b14:	e7fd      	b.n	8004b12 <_exit+0x12>

08004b16 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004b16:	b580      	push	{r7, lr}
 8004b18:	b086      	sub	sp, #24
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	60f8      	str	r0, [r7, #12]
 8004b1e:	60b9      	str	r1, [r7, #8]
 8004b20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b22:	2300      	movs	r3, #0
 8004b24:	617b      	str	r3, [r7, #20]
 8004b26:	e00a      	b.n	8004b3e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004b28:	f3af 8000 	nop.w
 8004b2c:	4601      	mov	r1, r0
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	1c5a      	adds	r2, r3, #1
 8004b32:	60ba      	str	r2, [r7, #8]
 8004b34:	b2ca      	uxtb	r2, r1
 8004b36:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	617b      	str	r3, [r7, #20]
 8004b3e:	697a      	ldr	r2, [r7, #20]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	429a      	cmp	r2, r3
 8004b44:	dbf0      	blt.n	8004b28 <_read+0x12>
  }

  return len;
 8004b46:	687b      	ldr	r3, [r7, #4]
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	3718      	adds	r7, #24
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}

08004b50 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b086      	sub	sp, #24
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	60f8      	str	r0, [r7, #12]
 8004b58:	60b9      	str	r1, [r7, #8]
 8004b5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	617b      	str	r3, [r7, #20]
 8004b60:	e009      	b.n	8004b76 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	1c5a      	adds	r2, r3, #1
 8004b66:	60ba      	str	r2, [r7, #8]
 8004b68:	781b      	ldrb	r3, [r3, #0]
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	3301      	adds	r3, #1
 8004b74:	617b      	str	r3, [r7, #20]
 8004b76:	697a      	ldr	r2, [r7, #20]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	dbf1      	blt.n	8004b62 <_write+0x12>
  }
  return len;
 8004b7e:	687b      	ldr	r3, [r7, #4]
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	3718      	adds	r7, #24
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}

08004b88 <_close>:

int _close(int file)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004b90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	370c      	adds	r7, #12
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr

08004ba0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b083      	sub	sp, #12
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004bb0:	605a      	str	r2, [r3, #4]
  return 0;
 8004bb2:	2300      	movs	r3, #0
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <_isatty>:

int _isatty(int file)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004bc8:	2301      	movs	r3, #1
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	370c      	adds	r7, #12
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr

08004bd6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004bd6:	b480      	push	{r7}
 8004bd8:	b085      	sub	sp, #20
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	60f8      	str	r0, [r7, #12]
 8004bde:	60b9      	str	r1, [r7, #8]
 8004be0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004be2:	2300      	movs	r3, #0
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3714      	adds	r7, #20
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr

08004bf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b086      	sub	sp, #24
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004bf8:	4a14      	ldr	r2, [pc, #80]	@ (8004c4c <_sbrk+0x5c>)
 8004bfa:	4b15      	ldr	r3, [pc, #84]	@ (8004c50 <_sbrk+0x60>)
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004c04:	4b13      	ldr	r3, [pc, #76]	@ (8004c54 <_sbrk+0x64>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d102      	bne.n	8004c12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004c0c:	4b11      	ldr	r3, [pc, #68]	@ (8004c54 <_sbrk+0x64>)
 8004c0e:	4a12      	ldr	r2, [pc, #72]	@ (8004c58 <_sbrk+0x68>)
 8004c10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004c12:	4b10      	ldr	r3, [pc, #64]	@ (8004c54 <_sbrk+0x64>)
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4413      	add	r3, r2
 8004c1a:	693a      	ldr	r2, [r7, #16]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d207      	bcs.n	8004c30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004c20:	f008 f940 	bl	800cea4 <__errno>
 8004c24:	4603      	mov	r3, r0
 8004c26:	220c      	movs	r2, #12
 8004c28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8004c2e:	e009      	b.n	8004c44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004c30:	4b08      	ldr	r3, [pc, #32]	@ (8004c54 <_sbrk+0x64>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004c36:	4b07      	ldr	r3, [pc, #28]	@ (8004c54 <_sbrk+0x64>)
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4413      	add	r3, r2
 8004c3e:	4a05      	ldr	r2, [pc, #20]	@ (8004c54 <_sbrk+0x64>)
 8004c40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004c42:	68fb      	ldr	r3, [r7, #12]
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	3718      	adds	r7, #24
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}
 8004c4c:	20020000 	.word	0x20020000
 8004c50:	00000400 	.word	0x00000400
 8004c54:	20005f20 	.word	0x20005f20
 8004c58:	20006078 	.word	0x20006078

08004c5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004c60:	4b06      	ldr	r3, [pc, #24]	@ (8004c7c <SystemInit+0x20>)
 8004c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c66:	4a05      	ldr	r2, [pc, #20]	@ (8004c7c <SystemInit+0x20>)
 8004c68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004c6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004c70:	bf00      	nop
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
 8004c7a:	bf00      	nop
 8004c7c:	e000ed00 	.word	0xe000ed00

08004c80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004c80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004cb8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004c84:	f7ff ffea 	bl	8004c5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004c88:	480c      	ldr	r0, [pc, #48]	@ (8004cbc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004c8a:	490d      	ldr	r1, [pc, #52]	@ (8004cc0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004c8c:	4a0d      	ldr	r2, [pc, #52]	@ (8004cc4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004c8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004c90:	e002      	b.n	8004c98 <LoopCopyDataInit>

08004c92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004c92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004c94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004c96:	3304      	adds	r3, #4

08004c98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004c98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004c9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004c9c:	d3f9      	bcc.n	8004c92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004c9e:	4a0a      	ldr	r2, [pc, #40]	@ (8004cc8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004ca0:	4c0a      	ldr	r4, [pc, #40]	@ (8004ccc <LoopFillZerobss+0x22>)
  movs r3, #0
 8004ca2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004ca4:	e001      	b.n	8004caa <LoopFillZerobss>

08004ca6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004ca6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004ca8:	3204      	adds	r2, #4

08004caa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004caa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004cac:	d3fb      	bcc.n	8004ca6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004cae:	f008 f8ff 	bl	800ceb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004cb2:	f7ff f8e5 	bl	8003e80 <main>
  bx  lr    
 8004cb6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004cb8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004cbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004cc0:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8004cc4:	0806fc50 	.word	0x0806fc50
  ldr r2, =_sbss
 8004cc8:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8004ccc:	20006074 	.word	0x20006074

08004cd0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004cd0:	e7fe      	b.n	8004cd0 <ADC_IRQHandler>

08004cd2 <arm_bitreversal_32>:

ARM_DSP_ATTRIBUTE void arm_bitreversal_32(
        uint32_t *pSrc,
  const uint16_t bitRevLen,
  const uint16_t *pBitRevTab)
{
 8004cd2:	b480      	push	{r7}
 8004cd4:	b089      	sub	sp, #36	@ 0x24
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	60f8      	str	r0, [r7, #12]
 8004cda:	460b      	mov	r3, r1
 8004cdc:	607a      	str	r2, [r7, #4]
 8004cde:	817b      	strh	r3, [r7, #10]
  uint32_t a, b, i, tmp;

  for (i = 0; i < bitRevLen; )
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	61fb      	str	r3, [r7, #28]
 8004ce4:	e043      	b.n	8004d6e <arm_bitreversal_32+0x9c>
  {
     a = pBitRevTab[i    ] >> 2;
 8004ce6:	69fb      	ldr	r3, [r7, #28]
 8004ce8:	005b      	lsls	r3, r3, #1
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	4413      	add	r3, r2
 8004cee:	881b      	ldrh	r3, [r3, #0]
 8004cf0:	089b      	lsrs	r3, r3, #2
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	61bb      	str	r3, [r7, #24]
     b = pBitRevTab[i + 1] >> 2;
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	005b      	lsls	r3, r3, #1
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	4413      	add	r3, r2
 8004d00:	881b      	ldrh	r3, [r3, #0]
 8004d02:	089b      	lsrs	r3, r3, #2
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	617b      	str	r3, [r7, #20]

     //real
     tmp = pSrc[a];
 8004d08:	69bb      	ldr	r3, [r7, #24]
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	68fa      	ldr	r2, [r7, #12]
 8004d0e:	4413      	add	r3, r2
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	613b      	str	r3, [r7, #16]
     pSrc[a] = pSrc[b];
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	68fa      	ldr	r2, [r7, #12]
 8004d1a:	441a      	add	r2, r3
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	68f9      	ldr	r1, [r7, #12]
 8004d22:	440b      	add	r3, r1
 8004d24:	6812      	ldr	r2, [r2, #0]
 8004d26:	601a      	str	r2, [r3, #0]
     pSrc[b] = tmp;
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	68fa      	ldr	r2, [r7, #12]
 8004d2e:	4413      	add	r3, r2
 8004d30:	693a      	ldr	r2, [r7, #16]
 8004d32:	601a      	str	r2, [r3, #0]

     //complex
     tmp = pSrc[a+1];
 8004d34:	69bb      	ldr	r3, [r7, #24]
 8004d36:	3301      	adds	r3, #1
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	68fa      	ldr	r2, [r7, #12]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	613b      	str	r3, [r7, #16]
     pSrc[a+1] = pSrc[b+1];
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	3301      	adds	r3, #1
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	68fa      	ldr	r2, [r7, #12]
 8004d4a:	441a      	add	r2, r3
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	3301      	adds	r3, #1
 8004d50:	009b      	lsls	r3, r3, #2
 8004d52:	68f9      	ldr	r1, [r7, #12]
 8004d54:	440b      	add	r3, r1
 8004d56:	6812      	ldr	r2, [r2, #0]
 8004d58:	601a      	str	r2, [r3, #0]
     pSrc[b+1] = tmp;
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	3301      	adds	r3, #1
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	68fa      	ldr	r2, [r7, #12]
 8004d62:	4413      	add	r3, r2
 8004d64:	693a      	ldr	r2, [r7, #16]
 8004d66:	601a      	str	r2, [r3, #0]

    i += 2;
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	3302      	adds	r3, #2
 8004d6c:	61fb      	str	r3, [r7, #28]
  for (i = 0; i < bitRevLen; )
 8004d6e:	897b      	ldrh	r3, [r7, #10]
 8004d70:	69fa      	ldr	r2, [r7, #28]
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d3b7      	bcc.n	8004ce6 <arm_bitreversal_32+0x14>
  }
}
 8004d76:	bf00      	nop
 8004d78:	bf00      	nop
 8004d7a:	3724      	adds	r7, #36	@ 0x24
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <arm_cfft_radix8by2_f32>:
  @endcode

 */

static void arm_cfft_radix8by2_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b0a0      	sub	sp, #128	@ 0x80
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
  uint32_t    L  = S->fftLen;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	881b      	ldrh	r3, [r3, #0]
 8004d92:	66bb      	str	r3, [r7, #104]	@ 0x68
  float32_t * pCol1, * pCol2, * pMid1, * pMid2;
  float32_t * p2 = p1 + L;
 8004d94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	683a      	ldr	r2, [r7, #0]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	677b      	str	r3, [r7, #116]	@ 0x74
  const float32_t * tw = (float32_t *) S->pTwiddle;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	673b      	str	r3, [r7, #112]	@ 0x70
  float32_t t1[4], t2[4], t3[4], t4[4], twR, twI;
  float32_t m0, m1, m2, m3;
  uint32_t l;

  pCol1 = p1;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	667b      	str	r3, [r7, #100]	@ 0x64
  pCol2 = p2;
 8004da8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004daa:	663b      	str	r3, [r7, #96]	@ 0x60

  /* Define new length */
  L >>= 1;
 8004dac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004dae:	085b      	lsrs	r3, r3, #1
 8004db0:	66bb      	str	r3, [r7, #104]	@ 0x68

  /* Initialize mid pointers */
  pMid1 = p1 + L;
 8004db2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004db4:	009b      	lsls	r3, r3, #2
 8004db6:	683a      	ldr	r2, [r7, #0]
 8004db8:	4413      	add	r3, r2
 8004dba:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pMid2 = p2 + L;
 8004dbc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004dc2:	4413      	add	r3, r2
 8004dc4:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* do two dot Fourier transform */
  for (l = L >> 2; l > 0; l-- )
 8004dc6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004dc8:	089b      	lsrs	r3, r3, #2
 8004dca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004dcc:	e1b6      	b.n	800513c <arm_cfft_radix8by2_f32+0x3b8>
  {
    t1[0] = p1[0];
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	63bb      	str	r3, [r7, #56]	@ 0x38
    t1[1] = p1[1];
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    t1[2] = p1[2];
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	643b      	str	r3, [r7, #64]	@ 0x40
    t1[3] = p1[3];
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	647b      	str	r3, [r7, #68]	@ 0x44

    t2[0] = p2[0];
 8004de6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	62bb      	str	r3, [r7, #40]	@ 0x28
    t2[1] = p2[1];
 8004dec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t2[2] = p2[2];
 8004df2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	633b      	str	r3, [r7, #48]	@ 0x30
    t2[3] = p2[3];
 8004df8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	637b      	str	r3, [r7, #52]	@ 0x34

    t3[0] = pMid1[0];
 8004dfe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	61bb      	str	r3, [r7, #24]
    t3[1] = pMid1[1];
 8004e04:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	61fb      	str	r3, [r7, #28]
    t3[2] = pMid1[2];
 8004e0a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	623b      	str	r3, [r7, #32]
    t3[3] = pMid1[3];
 8004e10:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	627b      	str	r3, [r7, #36]	@ 0x24

    t4[0] = pMid2[0];
 8004e16:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	60bb      	str	r3, [r7, #8]
    t4[1] = pMid2[1];
 8004e1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	60fb      	str	r3, [r7, #12]
    t4[2] = pMid2[2];
 8004e22:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	613b      	str	r3, [r7, #16]
    t4[3] = pMid2[3];
 8004e28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e2a:	68db      	ldr	r3, [r3, #12]
 8004e2c:	617b      	str	r3, [r7, #20]

    *p1++ = t1[0] + t2[0];
 8004e2e:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8004e32:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	1d1a      	adds	r2, r3, #4
 8004e3a:	603a      	str	r2, [r7, #0]
 8004e3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e40:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[1] + t2[1];
 8004e44:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8004e48:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	1d1a      	adds	r2, r3, #4
 8004e50:	603a      	str	r2, [r7, #0]
 8004e52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e56:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[2] + t2[2];
 8004e5a:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8004e5e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	1d1a      	adds	r2, r3, #4
 8004e66:	603a      	str	r2, [r7, #0]
 8004e68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e6c:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[3] + t2[3];    /* col 1 */
 8004e70:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8004e74:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	1d1a      	adds	r2, r3, #4
 8004e7c:	603a      	str	r2, [r7, #0]
 8004e7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e82:	edc3 7a00 	vstr	s15, [r3]

    t2[0] = t1[0] - t2[0];
 8004e86:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8004e8a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004e8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e92:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    t2[1] = t1[1] - t2[1];
 8004e96:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8004e9a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004e9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ea2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    t2[2] = t1[2] - t2[2];
 8004ea6:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8004eaa:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8004eae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004eb2:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    t2[3] = t1[3] - t2[3];    /* for col 2 */
 8004eb6:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8004eba:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8004ebe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ec2:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    *pMid1++ = t3[0] + t4[0];
 8004ec6:	ed97 7a06 	vldr	s14, [r7, #24]
 8004eca:	edd7 7a02 	vldr	s15, [r7, #8]
 8004ece:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004ed0:	1d1a      	adds	r2, r3, #4
 8004ed2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004ed4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ed8:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[1] + t4[1];
 8004edc:	ed97 7a07 	vldr	s14, [r7, #28]
 8004ee0:	edd7 7a03 	vldr	s15, [r7, #12]
 8004ee4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004ee6:	1d1a      	adds	r2, r3, #4
 8004ee8:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004eea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004eee:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[2] + t4[2];
 8004ef2:	ed97 7a08 	vldr	s14, [r7, #32]
 8004ef6:	edd7 7a04 	vldr	s15, [r7, #16]
 8004efa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004efc:	1d1a      	adds	r2, r3, #4
 8004efe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004f00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f04:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 8004f08:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8004f0c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004f10:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004f12:	1d1a      	adds	r2, r3, #4
 8004f14:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004f16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f1a:	edc3 7a00 	vstr	s15, [r3]

    t4[0] = t4[0] - t3[0];
 8004f1e:	ed97 7a02 	vldr	s14, [r7, #8]
 8004f22:	edd7 7a06 	vldr	s15, [r7, #24]
 8004f26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f2a:	edc7 7a02 	vstr	s15, [r7, #8]
    t4[1] = t4[1] - t3[1];
 8004f2e:	ed97 7a03 	vldr	s14, [r7, #12]
 8004f32:	edd7 7a07 	vldr	s15, [r7, #28]
 8004f36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f3a:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[2] = t4[2] - t3[2];
 8004f3e:	ed97 7a04 	vldr	s14, [r7, #16]
 8004f42:	edd7 7a08 	vldr	s15, [r7, #32]
 8004f46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f4a:	edc7 7a04 	vstr	s15, [r7, #16]
    t4[3] = t4[3] - t3[3];    /* for col 2 */
 8004f4e:	ed97 7a05 	vldr	s14, [r7, #20]
 8004f52:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004f56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f5a:	edc7 7a05 	vstr	s15, [r7, #20]

    twR = *tw++;
 8004f5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f60:	1d1a      	adds	r2, r3, #4
 8004f62:	673a      	str	r2, [r7, #112]	@ 0x70
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	65fb      	str	r3, [r7, #92]	@ 0x5c
    twI = *tw++;
 8004f68:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f6a:	1d1a      	adds	r2, r3, #4
 8004f6c:	673a      	str	r2, [r7, #112]	@ 0x70
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* multiply by twiddle factors */
    m0 = t2[0] * twR;
 8004f72:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004f76:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8004f7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f7e:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    m1 = t2[1] * twI;
 8004f82:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004f86:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8004f8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f8e:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    m2 = t2[1] * twR;
 8004f92:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004f96:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8004f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f9e:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    m3 = t2[0] * twI;
 8004fa2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004fa6:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8004faa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fae:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    /* R  =  R  *  Tr - I * Ti */
    *p2++ = m0 + m1;
 8004fb2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004fb4:	1d1a      	adds	r2, r3, #4
 8004fb6:	677a      	str	r2, [r7, #116]	@ 0x74
 8004fb8:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8004fbc:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8004fc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fc4:	edc3 7a00 	vstr	s15, [r3]
    /* I  =  I  *  Tr + R * Ti */
    *p2++ = m2 - m3;
 8004fc8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004fca:	1d1a      	adds	r2, r3, #4
 8004fcc:	677a      	str	r2, [r7, #116]	@ 0x74
 8004fce:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8004fd2:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8004fd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004fda:	edc3 7a00 	vstr	s15, [r3]

    /* use vertical symmetry */
    /*  0.9988 - 0.0491i <==> -0.0491 - 0.9988i */
    m0 = t4[0] * twI;
 8004fde:	edd7 7a02 	vldr	s15, [r7, #8]
 8004fe2:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8004fe6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fea:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    m1 = t4[1] * twR;
 8004fee:	edd7 7a03 	vldr	s15, [r7, #12]
 8004ff2:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8004ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ffa:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    m2 = t4[1] * twI;
 8004ffe:	edd7 7a03 	vldr	s15, [r7, #12]
 8005002:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8005006:	ee67 7a27 	vmul.f32	s15, s14, s15
 800500a:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    m3 = t4[0] * twR;
 800500e:	edd7 7a02 	vldr	s15, [r7, #8]
 8005012:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8005016:	ee67 7a27 	vmul.f32	s15, s14, s15
 800501a:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    *pMid2++ = m0 - m1;
 800501e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005020:	1d1a      	adds	r2, r3, #4
 8005022:	67ba      	str	r2, [r7, #120]	@ 0x78
 8005024:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8005028:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800502c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005030:	edc3 7a00 	vstr	s15, [r3]
    *pMid2++ = m2 + m3;
 8005034:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005036:	1d1a      	adds	r2, r3, #4
 8005038:	67ba      	str	r2, [r7, #120]	@ 0x78
 800503a:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800503e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8005042:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005046:	edc3 7a00 	vstr	s15, [r3]

    twR = *tw++;
 800504a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800504c:	1d1a      	adds	r2, r3, #4
 800504e:	673a      	str	r2, [r7, #112]	@ 0x70
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	65fb      	str	r3, [r7, #92]	@ 0x5c
    twI = *tw++;
 8005054:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005056:	1d1a      	adds	r2, r3, #4
 8005058:	673a      	str	r2, [r7, #112]	@ 0x70
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	65bb      	str	r3, [r7, #88]	@ 0x58

    m0 = t2[2] * twR;
 800505e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8005062:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8005066:	ee67 7a27 	vmul.f32	s15, s14, s15
 800506a:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    m1 = t2[3] * twI;
 800506e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8005072:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8005076:	ee67 7a27 	vmul.f32	s15, s14, s15
 800507a:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    m2 = t2[3] * twR;
 800507e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8005082:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8005086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800508a:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    m3 = t2[2] * twI;
 800508e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8005092:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8005096:	ee67 7a27 	vmul.f32	s15, s14, s15
 800509a:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    *p2++ = m0 + m1;
 800509e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050a0:	1d1a      	adds	r2, r3, #4
 80050a2:	677a      	str	r2, [r7, #116]	@ 0x74
 80050a4:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80050a8:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80050ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050b0:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 80050b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050b6:	1d1a      	adds	r2, r3, #4
 80050b8:	677a      	str	r2, [r7, #116]	@ 0x74
 80050ba:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80050be:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80050c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050c6:	edc3 7a00 	vstr	s15, [r3]

    m0 = t4[2] * twI;
 80050ca:	edd7 7a04 	vldr	s15, [r7, #16]
 80050ce:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80050d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050d6:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    m1 = t4[3] * twR;
 80050da:	edd7 7a05 	vldr	s15, [r7, #20]
 80050de:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80050e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050e6:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    m2 = t4[3] * twI;
 80050ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80050ee:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80050f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050f6:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    m3 = t4[2] * twR;
 80050fa:	edd7 7a04 	vldr	s15, [r7, #16]
 80050fe:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8005102:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005106:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    *pMid2++ = m0 - m1;
 800510a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800510c:	1d1a      	adds	r2, r3, #4
 800510e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8005110:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8005114:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8005118:	ee77 7a67 	vsub.f32	s15, s14, s15
 800511c:	edc3 7a00 	vstr	s15, [r3]
    *pMid2++ = m2 + m3;
 8005120:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005122:	1d1a      	adds	r2, r3, #4
 8005124:	67ba      	str	r2, [r7, #120]	@ 0x78
 8005126:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800512a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800512e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005132:	edc3 7a00 	vstr	s15, [r3]
  for (l = L >> 2; l > 0; l-- )
 8005136:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005138:	3b01      	subs	r3, #1
 800513a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800513c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800513e:	2b00      	cmp	r3, #0
 8005140:	f47f ae45 	bne.w	8004dce <arm_cfft_radix8by2_f32+0x4a>
  }

  /* first col */
  arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 2U);
 8005144:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005146:	b299      	uxth	r1, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	685a      	ldr	r2, [r3, #4]
 800514c:	2302      	movs	r3, #2
 800514e:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8005150:	f001 f80e 	bl	8006170 <arm_radix8_butterfly_f32>

  /* second col */
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 8005154:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005156:	b299      	uxth	r1, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685a      	ldr	r2, [r3, #4]
 800515c:	2302      	movs	r3, #2
 800515e:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8005160:	f001 f806 	bl	8006170 <arm_radix8_butterfly_f32>
}
 8005164:	bf00      	nop
 8005166:	3780      	adds	r7, #128	@ 0x80
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}

0800516c <arm_cfft_radix8by4_f32>:

static void arm_cfft_radix8by4_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b0ac      	sub	sp, #176	@ 0xb0
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen >> 1;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	881b      	ldrh	r3, [r3, #0]
 800517a:	085b      	lsrs	r3, r3, #1
 800517c:	b29b      	uxth	r3, r3
 800517e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    float32_t * pCol1, *pCol2, *pCol3, *pCol4, *pEnd1, *pEnd2, *pEnd3, *pEnd4;
    const float32_t *tw2, *tw3, *tw4;
    float32_t * p2 = p1 + L;
 8005182:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005186:	009b      	lsls	r3, r3, #2
 8005188:	683a      	ldr	r2, [r7, #0]
 800518a:	4413      	add	r3, r2
 800518c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    float32_t * p3 = p2 + L;
 8005190:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800519a:	4413      	add	r3, r2
 800519c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    float32_t * p4 = p3 + L;
 80051a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80051aa:	4413      	add	r3, r2
 80051ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    float32_t t2[4], t3[4], t4[4], twR, twI;
    float32_t p1ap3_0, p1sp3_0, p1ap3_1, p1sp3_1;
    float32_t m0, m1, m2, m3;
    uint32_t l, twMod2, twMod3, twMod4;

    pCol1 = p1;         /* points to real values by default */
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    pCol2 = p2;
 80051b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80051b8:	67bb      	str	r3, [r7, #120]	@ 0x78
    pCol3 = p3;
 80051ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80051be:	677b      	str	r3, [r7, #116]	@ 0x74
    pCol4 = p4;
 80051c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80051c4:	673b      	str	r3, [r7, #112]	@ 0x70
    pEnd1 = p2 - 1;     /* points to imaginary values by default */
 80051c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80051ca:	3b04      	subs	r3, #4
 80051cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    pEnd2 = p3 - 1;
 80051d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80051d4:	3b04      	subs	r3, #4
 80051d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    pEnd3 = p4 - 1;
 80051da:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80051de:	3b04      	subs	r3, #4
 80051e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    pEnd4 = pEnd3 + L;
 80051e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80051e8:	009b      	lsls	r3, r3, #2
 80051ea:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80051ee:	4413      	add	r3, r2
 80051f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80051fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005200:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005204:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005208:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

    L >>= 1;
 800520c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005210:	085b      	lsrs	r3, r3, #1
 8005212:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

    /* do four dot Fourier transform */

    twMod2 = 2;
 8005216:	2302      	movs	r3, #2
 8005218:	66fb      	str	r3, [r7, #108]	@ 0x6c
    twMod3 = 4;
 800521a:	2304      	movs	r3, #4
 800521c:	66bb      	str	r3, [r7, #104]	@ 0x68
    twMod4 = 6;
 800521e:	2306      	movs	r3, #6
 8005220:	667b      	str	r3, [r7, #100]	@ 0x64

    /* TOP */
    p1ap3_0 = p1[0] + p3[0];
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	ed93 7a00 	vldr	s14, [r3]
 8005228:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800522c:	edd3 7a00 	vldr	s15, [r3]
 8005230:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005234:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    p1sp3_0 = p1[0] - p3[0];
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	ed93 7a00 	vldr	s14, [r3]
 800523e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005242:	edd3 7a00 	vldr	s15, [r3]
 8005246:	ee77 7a67 	vsub.f32	s15, s14, s15
 800524a:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    p1ap3_1 = p1[1] + p3[1];
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	3304      	adds	r3, #4
 8005252:	ed93 7a00 	vldr	s14, [r3]
 8005256:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800525a:	3304      	adds	r3, #4
 800525c:	edd3 7a00 	vldr	s15, [r3]
 8005260:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005264:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    p1sp3_1 = p1[1] - p3[1];
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	3304      	adds	r3, #4
 800526c:	ed93 7a00 	vldr	s14, [r3]
 8005270:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005274:	3304      	adds	r3, #4
 8005276:	edd3 7a00 	vldr	s15, [r3]
 800527a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800527e:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8005282:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005286:	3304      	adds	r3, #4
 8005288:	ed93 7a00 	vldr	s14, [r3]
 800528c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8005290:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005294:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005298:	3304      	adds	r3, #4
 800529a:	edd3 7a00 	vldr	s15, [r3]
 800529e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80052a2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 80052a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80052aa:	edd3 7a00 	vldr	s15, [r3]
 80052ae:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80052b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80052b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80052ba:	edd3 7a00 	vldr	s15, [r3]
 80052be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80052c2:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    /* col 3 */
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 80052c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80052ca:	edd3 7a00 	vldr	s15, [r3]
 80052ce:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80052d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80052d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80052da:	edd3 7a00 	vldr	s15, [r3]
 80052de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80052e2:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 80052e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80052ea:	3304      	adds	r3, #4
 80052ec:	edd3 7a00 	vldr	s15, [r3]
 80052f0:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80052f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80052f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80052fc:	3304      	adds	r3, #4
 80052fe:	edd3 7a00 	vldr	s15, [r3]
 8005302:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005306:	edc7 7a08 	vstr	s15, [r7, #32]
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 800530a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800530e:	3304      	adds	r3, #4
 8005310:	edd3 7a00 	vldr	s15, [r3]
 8005314:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8005318:	ee37 7a67 	vsub.f32	s14, s14, s15
 800531c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005320:	3304      	adds	r3, #4
 8005322:	edd3 7a00 	vldr	s15, [r3]
 8005326:	ee77 7a27 	vadd.f32	s15, s14, s15
 800532a:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 800532e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005332:	ed93 7a00 	vldr	s14, [r3]
 8005336:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800533a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800533e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005342:	edd3 7a00 	vldr	s15, [r3]
 8005346:	ee77 7a67 	vsub.f32	s15, s14, s15
 800534a:	edc7 7a04 	vstr	s15, [r7, #16]
    /* col 1 */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 800534e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005352:	ed93 7a00 	vldr	s14, [r3]
 8005356:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800535a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800535e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005362:	edd3 7a00 	vldr	s15, [r3]
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	1d1a      	adds	r2, r3, #4
 800536a:	603a      	str	r2, [r7, #0]
 800536c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005370:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8005374:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005378:	3304      	adds	r3, #4
 800537a:	ed93 7a00 	vldr	s14, [r3]
 800537e:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8005382:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005386:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800538a:	3304      	adds	r3, #4
 800538c:	edd3 7a00 	vldr	s15, [r3]
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	1d1a      	adds	r2, r3, #4
 8005394:	603a      	str	r2, [r7, #0]
 8005396:	ee77 7a27 	vadd.f32	s15, s14, s15
 800539a:	edc3 7a00 	vstr	s15, [r3]

    /* Twiddle factors are ones */
    *p2++ = t2[0];
 800539e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80053a2:	1d1a      	adds	r2, r3, #4
 80053a4:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80053a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053aa:	601a      	str	r2, [r3, #0]
    *p2++ = t2[1];
 80053ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80053b0:	1d1a      	adds	r2, r3, #4
 80053b2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80053b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053b8:	601a      	str	r2, [r3, #0]
    *p3++ = t3[0];
 80053ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053be:	1d1a      	adds	r2, r3, #4
 80053c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80053c4:	69fa      	ldr	r2, [r7, #28]
 80053c6:	601a      	str	r2, [r3, #0]
    *p3++ = t3[1];
 80053c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053cc:	1d1a      	adds	r2, r3, #4
 80053ce:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80053d2:	6a3a      	ldr	r2, [r7, #32]
 80053d4:	601a      	str	r2, [r3, #0]
    *p4++ = t4[0];
 80053d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80053da:	1d1a      	adds	r2, r3, #4
 80053dc:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 80053e0:	68fa      	ldr	r2, [r7, #12]
 80053e2:	601a      	str	r2, [r3, #0]
    *p4++ = t4[1];
 80053e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80053e8:	1d1a      	adds	r2, r3, #4
 80053ea:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 80053ee:	693a      	ldr	r2, [r7, #16]
 80053f0:	601a      	str	r2, [r3, #0]

    tw2 += twMod2;
 80053f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80053fa:	4413      	add	r3, r2
 80053fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    tw3 += twMod3;
 8005400:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8005408:	4413      	add	r3, r2
 800540a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    tw4 += twMod4;
 800540e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005416:	4413      	add	r3, r2
 8005418:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    for (l = (L - 2) >> 1; l > 0; l-- )
 800541c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005420:	3b02      	subs	r3, #2
 8005422:	085b      	lsrs	r3, r3, #1
 8005424:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005428:	e31c      	b.n	8005a64 <arm_cfft_radix8by4_f32+0x8f8>
    {
      /* TOP */
      p1ap3_0 = p1[0] + p3[0];
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	ed93 7a00 	vldr	s14, [r3]
 8005430:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005434:	edd3 7a00 	vldr	s15, [r3]
 8005438:	ee77 7a27 	vadd.f32	s15, s14, s15
 800543c:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
      p1sp3_0 = p1[0] - p3[0];
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	ed93 7a00 	vldr	s14, [r3]
 8005446:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800544a:	edd3 7a00 	vldr	s15, [r3]
 800544e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005452:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
      p1ap3_1 = p1[1] + p3[1];
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	3304      	adds	r3, #4
 800545a:	ed93 7a00 	vldr	s14, [r3]
 800545e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005462:	3304      	adds	r3, #4
 8005464:	edd3 7a00 	vldr	s15, [r3]
 8005468:	ee77 7a27 	vadd.f32	s15, s14, s15
 800546c:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
      p1sp3_1 = p1[1] - p3[1];
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	3304      	adds	r3, #4
 8005474:	ed93 7a00 	vldr	s14, [r3]
 8005478:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800547c:	3304      	adds	r3, #4
 800547e:	edd3 7a00 	vldr	s15, [r3]
 8005482:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005486:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
      /* col 2 */
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 800548a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800548e:	3304      	adds	r3, #4
 8005490:	ed93 7a00 	vldr	s14, [r3]
 8005494:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8005498:	ee37 7a27 	vadd.f32	s14, s14, s15
 800549c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80054a0:	3304      	adds	r3, #4
 80054a2:	edd3 7a00 	vldr	s15, [r3]
 80054a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80054aa:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 80054ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80054b2:	edd3 7a00 	vldr	s15, [r3]
 80054b6:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80054ba:	ee37 7a67 	vsub.f32	s14, s14, s15
 80054be:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80054c2:	edd3 7a00 	vldr	s15, [r3]
 80054c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80054ca:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
      /* col 3 */
      t3[0] = p1ap3_0 - p2[0] - p4[0];
 80054ce:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80054d2:	edd3 7a00 	vldr	s15, [r3]
 80054d6:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80054da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80054de:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80054e2:	edd3 7a00 	vldr	s15, [r3]
 80054e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80054ea:	edc7 7a07 	vstr	s15, [r7, #28]
      t3[1] = p1ap3_1 - p2[1] - p4[1];
 80054ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80054f2:	3304      	adds	r3, #4
 80054f4:	edd3 7a00 	vldr	s15, [r3]
 80054f8:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80054fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005500:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005504:	3304      	adds	r3, #4
 8005506:	edd3 7a00 	vldr	s15, [r3]
 800550a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800550e:	edc7 7a08 	vstr	s15, [r7, #32]
      /* col 4 */
      t4[0] = p1sp3_0 - p2[1] + p4[1];
 8005512:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005516:	3304      	adds	r3, #4
 8005518:	edd3 7a00 	vldr	s15, [r3]
 800551c:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8005520:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005524:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005528:	3304      	adds	r3, #4
 800552a:	edd3 7a00 	vldr	s15, [r3]
 800552e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005532:	edc7 7a03 	vstr	s15, [r7, #12]
      t4[1] = p1sp3_1 + p2[0] - p4[0];
 8005536:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800553a:	ed93 7a00 	vldr	s14, [r3]
 800553e:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8005542:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005546:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800554a:	edd3 7a00 	vldr	s15, [r3]
 800554e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005552:	edc7 7a04 	vstr	s15, [r7, #16]
      /* col 1 - top */
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8005556:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800555a:	ed93 7a00 	vldr	s14, [r3]
 800555e:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8005562:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005566:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800556a:	edd3 7a00 	vldr	s15, [r3]
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	1d1a      	adds	r2, r3, #4
 8005572:	603a      	str	r2, [r7, #0]
 8005574:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005578:	edc3 7a00 	vstr	s15, [r3]
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 800557c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005580:	3304      	adds	r3, #4
 8005582:	ed93 7a00 	vldr	s14, [r3]
 8005586:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800558a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800558e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005592:	3304      	adds	r3, #4
 8005594:	edd3 7a00 	vldr	s15, [r3]
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	1d1a      	adds	r2, r3, #4
 800559c:	603a      	str	r2, [r7, #0]
 800559e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055a2:	edc3 7a00 	vstr	s15, [r3]

      /* BOTTOM */
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 80055a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055aa:	3b04      	subs	r3, #4
 80055ac:	ed93 7a00 	vldr	s14, [r3]
 80055b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80055b4:	3b04      	subs	r3, #4
 80055b6:	edd3 7a00 	vldr	s15, [r3]
 80055ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055be:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
      p1sp3_1 = pEnd1[-1] - pEnd3[-1];
 80055c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055c6:	3b04      	subs	r3, #4
 80055c8:	ed93 7a00 	vldr	s14, [r3]
 80055cc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80055d0:	3b04      	subs	r3, #4
 80055d2:	edd3 7a00 	vldr	s15, [r3]
 80055d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80055da:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 80055de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055e2:	ed93 7a00 	vldr	s14, [r3]
 80055e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80055ea:	edd3 7a00 	vldr	s15, [r3]
 80055ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055f2:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
      p1sp3_0 = pEnd1[ 0] - pEnd3[0];
 80055f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055fa:	ed93 7a00 	vldr	s14, [r3]
 80055fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005602:	edd3 7a00 	vldr	s15, [r3]
 8005606:	ee77 7a67 	vsub.f32	s15, s14, s15
 800560a:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
      /* col 2 */
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 800560e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005612:	ed93 7a00 	vldr	s14, [r3]
 8005616:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800561a:	edd3 7a00 	vldr	s15, [r3]
 800561e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005622:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8005626:	ee77 7a27 	vadd.f32	s15, s14, s15
 800562a:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 800562e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005632:	ed93 7a00 	vldr	s14, [r3]
 8005636:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800563a:	edd3 7a00 	vldr	s15, [r3]
 800563e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005642:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005646:	3b04      	subs	r3, #4
 8005648:	edd3 7a00 	vldr	s15, [r3]
 800564c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005650:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005654:	3b04      	subs	r3, #4
 8005656:	edd3 7a00 	vldr	s15, [r3]
 800565a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800565e:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
      /* col 3 */
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8005662:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005666:	3b04      	subs	r3, #4
 8005668:	edd3 7a00 	vldr	s15, [r3]
 800566c:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8005670:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005674:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005678:	3b04      	subs	r3, #4
 800567a:	edd3 7a00 	vldr	s15, [r3]
 800567e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005682:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 8005686:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800568a:	edd3 7a00 	vldr	s15, [r3]
 800568e:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8005692:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005696:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800569a:	edd3 7a00 	vldr	s15, [r3]
 800569e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80056a2:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
      /* col 4 */
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 80056a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80056aa:	ed93 7a00 	vldr	s14, [r3]
 80056ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80056b2:	edd3 7a00 	vldr	s15, [r3]
 80056b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80056ba:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80056be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80056c2:	edc7 7a05 	vstr	s15, [r7, #20]
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 80056c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80056ca:	3b04      	subs	r3, #4
 80056cc:	ed93 7a00 	vldr	s14, [r3]
 80056d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80056d4:	3b04      	subs	r3, #4
 80056d6:	edd3 7a00 	vldr	s15, [r3]
 80056da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80056de:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80056e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80056e6:	edc7 7a06 	vstr	s15, [r7, #24]
      /* col 1 - Bottom */
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 80056ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80056ee:	ed93 7a00 	vldr	s14, [r3]
 80056f2:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80056f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80056fe:	edd3 7a00 	vldr	s15, [r3]
 8005702:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005706:	1f1a      	subs	r2, r3, #4
 8005708:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800570c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005710:	edc3 7a00 	vstr	s15, [r3]
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8005714:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005718:	3b04      	subs	r3, #4
 800571a:	ed93 7a00 	vldr	s14, [r3]
 800571e:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8005722:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005726:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800572a:	3b04      	subs	r3, #4
 800572c:	edd3 7a00 	vldr	s15, [r3]
 8005730:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005734:	1f1a      	subs	r2, r3, #4
 8005736:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800573a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800573e:	edc3 7a00 	vstr	s15, [r3]

      /* COL 2 */
      /* read twiddle factors */
      twR = *tw2++;
 8005742:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005746:	1d1a      	adds	r2, r3, #4
 8005748:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	653b      	str	r3, [r7, #80]	@ 0x50
      twI = *tw2++;
 8005750:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005754:	1d1a      	adds	r2, r3, #4
 8005756:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	64fb      	str	r3, [r7, #76]	@ 0x4c
      /* multiply by twiddle factors */
      /*  let    Z1 = a + i(b),   Z2 = c + i(d) */
      /*   =>  Z1 * Z2  =  (a*c - b*d) + i(b*c + a*d) */

      /* Top */
      m0 = t2[0] * twR;
 800575e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8005762:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8005766:	ee67 7a27 	vmul.f32	s15, s14, s15
 800576a:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t2[1] * twI;
 800576e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8005772:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8005776:	ee67 7a27 	vmul.f32	s15, s14, s15
 800577a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t2[1] * twR;
 800577e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8005782:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8005786:	ee67 7a27 	vmul.f32	s15, s14, s15
 800578a:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t2[0] * twI;
 800578e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8005792:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8005796:	ee67 7a27 	vmul.f32	s15, s14, s15
 800579a:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *p2++ = m0 + m1;
 800579e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80057a2:	1d1a      	adds	r2, r3, #4
 80057a4:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80057a8:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80057ac:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80057b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80057b4:	edc3 7a00 	vstr	s15, [r3]
      *p2++ = m2 - m3;
 80057b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80057bc:	1d1a      	adds	r2, r3, #4
 80057be:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80057c2:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80057c6:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80057ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80057ce:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 2 */
      /* 0.9997 - 0.0245i  <==>  0.0245 - 0.9997i */
      /* Bottom */
      m0 = t2[3] * twI;
 80057d2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80057d6:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80057da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057de:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t2[2] * twR;
 80057e2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80057e6:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80057ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057ee:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t2[2] * twI;
 80057f2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80057f6:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80057fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057fe:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t2[3] * twR;
 8005802:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8005806:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800580a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800580e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *pEnd2-- = m0 - m1;
 8005812:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005816:	1f1a      	subs	r2, r3, #4
 8005818:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800581c:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8005820:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8005824:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005828:	edc3 7a00 	vstr	s15, [r3]
      *pEnd2-- = m2 + m3;
 800582c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005830:	1f1a      	subs	r2, r3, #4
 8005832:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005836:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800583a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800583e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005842:	edc3 7a00 	vstr	s15, [r3]

      /* COL 3 */
      twR = tw3[0];
 8005846:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	653b      	str	r3, [r7, #80]	@ 0x50
      twI = tw3[1];
 800584e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005852:	3304      	adds	r3, #4
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	64fb      	str	r3, [r7, #76]	@ 0x4c
      tw3 += twMod3;
 8005858:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8005860:	4413      	add	r3, r2
 8005862:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
      /* Top */
      m0 = t3[0] * twR;
 8005866:	edd7 7a07 	vldr	s15, [r7, #28]
 800586a:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800586e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005872:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t3[1] * twI;
 8005876:	edd7 7a08 	vldr	s15, [r7, #32]
 800587a:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800587e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005882:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t3[1] * twR;
 8005886:	edd7 7a08 	vldr	s15, [r7, #32]
 800588a:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800588e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005892:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t3[0] * twI;
 8005896:	edd7 7a07 	vldr	s15, [r7, #28]
 800589a:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800589e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058a2:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *p3++ = m0 + m1;
 80058a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80058aa:	1d1a      	adds	r2, r3, #4
 80058ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80058b0:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80058b4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80058b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80058bc:	edc3 7a00 	vstr	s15, [r3]
      *p3++ = m2 - m3;
 80058c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80058c4:	1d1a      	adds	r2, r3, #4
 80058c6:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80058ca:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80058ce:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80058d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80058d6:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 3 */
      /* 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i */
      /* Bottom */
      m0 = -t3[3] * twR;
 80058da:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80058de:	eef1 7a67 	vneg.f32	s15, s15
 80058e2:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80058e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058ea:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 =  t3[2] * twI;
 80058ee:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80058f2:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80058f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058fa:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 =  t3[2] * twR;
 80058fe:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005902:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8005906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800590a:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 =  t3[3] * twI;
 800590e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8005912:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8005916:	ee67 7a27 	vmul.f32	s15, s14, s15
 800591a:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *pEnd3-- = m0 - m1;
 800591e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005922:	1f1a      	subs	r2, r3, #4
 8005924:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005928:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800592c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8005930:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005934:	edc3 7a00 	vstr	s15, [r3]
      *pEnd3-- = m3 - m2;
 8005938:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800593c:	1f1a      	subs	r2, r3, #4
 800593e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005942:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8005946:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800594a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800594e:	edc3 7a00 	vstr	s15, [r3]

      /* COL 4 */
      twR = tw4[0];
 8005952:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	653b      	str	r3, [r7, #80]	@ 0x50
      twI = tw4[1];
 800595a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800595e:	3304      	adds	r3, #4
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	64fb      	str	r3, [r7, #76]	@ 0x4c
      tw4 += twMod4;
 8005964:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800596c:	4413      	add	r3, r2
 800596e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      /* Top */
      m0 = t4[0] * twR;
 8005972:	edd7 7a03 	vldr	s15, [r7, #12]
 8005976:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800597a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800597e:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t4[1] * twI;
 8005982:	edd7 7a04 	vldr	s15, [r7, #16]
 8005986:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 800598a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800598e:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t4[1] * twR;
 8005992:	edd7 7a04 	vldr	s15, [r7, #16]
 8005996:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800599a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800599e:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t4[0] * twI;
 80059a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80059a6:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80059aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059ae:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *p4++ = m0 + m1;
 80059b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80059b6:	1d1a      	adds	r2, r3, #4
 80059b8:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 80059bc:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80059c0:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80059c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059c8:	edc3 7a00 	vstr	s15, [r3]
      *p4++ = m2 - m3;
 80059cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80059d0:	1d1a      	adds	r2, r3, #4
 80059d2:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 80059d6:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80059da:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80059de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059e2:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 4 */
      /* 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i */
      /* Bottom */
      m0 = t4[3] * twI;
 80059e6:	edd7 7a06 	vldr	s15, [r7, #24]
 80059ea:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80059ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059f2:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t4[2] * twR;
 80059f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80059fa:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80059fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a02:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t4[2] * twI;
 8005a06:	edd7 7a05 	vldr	s15, [r7, #20]
 8005a0a:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8005a0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a12:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t4[3] * twR;
 8005a16:	edd7 7a06 	vldr	s15, [r7, #24]
 8005a1a:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8005a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a22:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *pEnd4-- = m0 - m1;
 8005a26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005a2a:	1f1a      	subs	r2, r3, #4
 8005a2c:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 8005a30:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8005a34:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8005a38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a3c:	edc3 7a00 	vstr	s15, [r3]
      *pEnd4-- = m2 + m3;
 8005a40:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005a44:	1f1a      	subs	r2, r3, #4
 8005a46:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 8005a4a:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8005a4e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8005a52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a56:	edc3 7a00 	vstr	s15, [r3]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8005a5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005a64:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	f47f acde 	bne.w	800542a <arm_cfft_radix8by4_f32+0x2be>
    }

    /* MIDDLE */
    /* Twiddle factors are */
    /*  1.0000  0.7071-0.7071i  -1.0000i  -0.7071-0.7071i */
    p1ap3_0 = p1[0] + p3[0];
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	ed93 7a00 	vldr	s14, [r3]
 8005a74:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a78:	edd3 7a00 	vldr	s15, [r3]
 8005a7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a80:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    p1sp3_0 = p1[0] - p3[0];
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	ed93 7a00 	vldr	s14, [r3]
 8005a8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a8e:	edd3 7a00 	vldr	s15, [r3]
 8005a92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a96:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	3304      	adds	r3, #4
 8005a9e:	ed93 7a00 	vldr	s14, [r3]
 8005aa2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005aa6:	3304      	adds	r3, #4
 8005aa8:	edd3 7a00 	vldr	s15, [r3]
 8005aac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ab0:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    p1sp3_1 = p1[1] - p3[1];
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	3304      	adds	r3, #4
 8005ab8:	ed93 7a00 	vldr	s14, [r3]
 8005abc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ac0:	3304      	adds	r3, #4
 8005ac2:	edd3 7a00 	vldr	s15, [r3]
 8005ac6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005aca:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8005ace:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005ad2:	3304      	adds	r3, #4
 8005ad4:	ed93 7a00 	vldr	s14, [r3]
 8005ad8:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8005adc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005ae0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005ae4:	3304      	adds	r3, #4
 8005ae6:	edd3 7a00 	vldr	s15, [r3]
 8005aea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005aee:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8005af2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005af6:	edd3 7a00 	vldr	s15, [r3]
 8005afa:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8005afe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005b02:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005b06:	edd3 7a00 	vldr	s15, [r3]
 8005b0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b0e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    /* col 3 */
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8005b12:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005b16:	edd3 7a00 	vldr	s15, [r3]
 8005b1a:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8005b1e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005b22:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005b26:	edd3 7a00 	vldr	s15, [r3]
 8005b2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b2e:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8005b32:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005b36:	3304      	adds	r3, #4
 8005b38:	edd3 7a00 	vldr	s15, [r3]
 8005b3c:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8005b40:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005b44:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005b48:	3304      	adds	r3, #4
 8005b4a:	edd3 7a00 	vldr	s15, [r3]
 8005b4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b52:	edc7 7a08 	vstr	s15, [r7, #32]
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8005b56:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005b5a:	3304      	adds	r3, #4
 8005b5c:	edd3 7a00 	vldr	s15, [r3]
 8005b60:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8005b64:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005b68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005b6c:	3304      	adds	r3, #4
 8005b6e:	edd3 7a00 	vldr	s15, [r3]
 8005b72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b76:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8005b7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005b7e:	ed93 7a00 	vldr	s14, [r3]
 8005b82:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8005b86:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b8a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005b8e:	edd3 7a00 	vldr	s15, [r3]
 8005b92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b96:	edc7 7a04 	vstr	s15, [r7, #16]
    /* col 1 - Top */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8005b9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005b9e:	ed93 7a00 	vldr	s14, [r3]
 8005ba2:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8005ba6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005baa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005bae:	edd3 7a00 	vldr	s15, [r3]
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	1d1a      	adds	r2, r3, #4
 8005bb6:	603a      	str	r2, [r7, #0]
 8005bb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005bbc:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8005bc0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005bc4:	3304      	adds	r3, #4
 8005bc6:	ed93 7a00 	vldr	s14, [r3]
 8005bca:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8005bce:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005bd2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005bd6:	3304      	adds	r3, #4
 8005bd8:	edd3 7a00 	vldr	s15, [r3]
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	1d1a      	adds	r2, r3, #4
 8005be0:	603a      	str	r2, [r7, #0]
 8005be2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005be6:	edc3 7a00 	vstr	s15, [r3]

    /* COL 2 */
    twR = tw2[0];
 8005bea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	653b      	str	r3, [r7, #80]	@ 0x50
    twI = tw2[1];
 8005bf2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005bf6:	3304      	adds	r3, #4
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	64fb      	str	r3, [r7, #76]	@ 0x4c

    m0 = t2[0] * twR;
 8005bfc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8005c00:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8005c04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c08:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    m1 = t2[1] * twI;
 8005c0c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8005c10:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8005c14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c18:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    m2 = t2[1] * twR;
 8005c1c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8005c20:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8005c24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c28:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    m3 = t2[0] * twI;
 8005c2c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8005c30:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8005c34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c38:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    *p2++ = m0 + m1;
 8005c3c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005c40:	1d1a      	adds	r2, r3, #4
 8005c42:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8005c46:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8005c4a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8005c4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c52:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 8005c56:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005c5a:	1d1a      	adds	r2, r3, #4
 8005c5c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8005c60:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8005c64:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8005c68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c6c:	edc3 7a00 	vstr	s15, [r3]
    /* COL 3 */
    twR = tw3[0];
 8005c70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	653b      	str	r3, [r7, #80]	@ 0x50
    twI = tw3[1];
 8005c78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c7c:	3304      	adds	r3, #4
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	64fb      	str	r3, [r7, #76]	@ 0x4c

    m0 = t3[0] * twR;
 8005c82:	edd7 7a07 	vldr	s15, [r7, #28]
 8005c86:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8005c8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c8e:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    m1 = t3[1] * twI;
 8005c92:	edd7 7a08 	vldr	s15, [r7, #32]
 8005c96:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8005c9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c9e:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    m2 = t3[1] * twR;
 8005ca2:	edd7 7a08 	vldr	s15, [r7, #32]
 8005ca6:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8005caa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cae:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    m3 = t3[0] * twI;
 8005cb2:	edd7 7a07 	vldr	s15, [r7, #28]
 8005cb6:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8005cba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cbe:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    *p3++ = m0 + m1;
 8005cc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005cc6:	1d1a      	adds	r2, r3, #4
 8005cc8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005ccc:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8005cd0:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8005cd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005cd8:	edc3 7a00 	vstr	s15, [r3]
    *p3++ = m2 - m3;
 8005cdc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ce0:	1d1a      	adds	r2, r3, #4
 8005ce2:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005ce6:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8005cea:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8005cee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005cf2:	edc3 7a00 	vstr	s15, [r3]
    /* COL 4 */
    twR = tw4[0];
 8005cf6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	653b      	str	r3, [r7, #80]	@ 0x50
    twI = tw4[1];
 8005cfe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005d02:	3304      	adds	r3, #4
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	64fb      	str	r3, [r7, #76]	@ 0x4c

    m0 = t4[0] * twR;
 8005d08:	edd7 7a03 	vldr	s15, [r7, #12]
 8005d0c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8005d10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d14:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    m1 = t4[1] * twI;
 8005d18:	edd7 7a04 	vldr	s15, [r7, #16]
 8005d1c:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8005d20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d24:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    m2 = t4[1] * twR;
 8005d28:	edd7 7a04 	vldr	s15, [r7, #16]
 8005d2c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8005d30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d34:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    m3 = t4[0] * twI;
 8005d38:	edd7 7a03 	vldr	s15, [r7, #12]
 8005d3c:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8005d40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d44:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    *p4++ = m0 + m1;
 8005d48:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005d4c:	1d1a      	adds	r2, r3, #4
 8005d4e:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8005d52:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8005d56:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8005d5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d5e:	edc3 7a00 	vstr	s15, [r3]
    *p4++ = m2 - m3;
 8005d62:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005d66:	1d1a      	adds	r2, r3, #4
 8005d68:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8005d6c:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8005d70:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8005d74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d78:	edc3 7a00 	vstr	s15, [r3]

    /* first col */
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8005d7c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005d80:	b299      	uxth	r1, r3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	685a      	ldr	r2, [r3, #4]
 8005d86:	2304      	movs	r3, #4
 8005d88:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8005d8a:	f000 f9f1 	bl	8006170 <arm_radix8_butterfly_f32>

    /* second col */
    arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 4U);
 8005d8e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005d92:	b299      	uxth	r1, r3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	685a      	ldr	r2, [r3, #4]
 8005d98:	2304      	movs	r3, #4
 8005d9a:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8005d9c:	f000 f9e8 	bl	8006170 <arm_radix8_butterfly_f32>

    /* third col */
    arm_radix8_butterfly_f32 (pCol3, L, (float32_t *) S->pTwiddle, 4U);
 8005da0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005da4:	b299      	uxth	r1, r3
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685a      	ldr	r2, [r3, #4]
 8005daa:	2304      	movs	r3, #4
 8005dac:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8005dae:	f000 f9df 	bl	8006170 <arm_radix8_butterfly_f32>

    /* fourth col */
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8005db2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005db6:	b299      	uxth	r1, r3
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	685a      	ldr	r2, [r3, #4]
 8005dbc:	2304      	movs	r3, #4
 8005dbe:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8005dc0:	f000 f9d6 	bl	8006170 <arm_radix8_butterfly_f32>
}
 8005dc4:	bf00      	nop
 8005dc6:	37b0      	adds	r7, #176	@ 0xb0
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <arm_cfft_f32>:
ARM_DSP_ATTRIBUTE void arm_cfft_f32(
  const arm_cfft_instance_f32 * S,
        float32_t * p1,
        uint8_t ifftFlag,
        uint8_t bitReverseFlag)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b088      	sub	sp, #32
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	60b9      	str	r1, [r7, #8]
 8005dd6:	4611      	mov	r1, r2
 8005dd8:	461a      	mov	r2, r3
 8005dda:	460b      	mov	r3, r1
 8005ddc:	71fb      	strb	r3, [r7, #7]
 8005dde:	4613      	mov	r3, r2
 8005de0:	71bb      	strb	r3, [r7, #6]
  uint32_t  L = S->fftLen, l;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	881b      	ldrh	r3, [r3, #0]
 8005de6:	617b      	str	r3, [r7, #20]
  float32_t invL, * pSrc;

  if (ifftFlag == 1U)
 8005de8:	79fb      	ldrb	r3, [r7, #7]
 8005dea:	2b01      	cmp	r3, #1
 8005dec:	d117      	bne.n	8005e1e <arm_cfft_f32+0x52>
  {
    /* Conjugate input data */
    pSrc = p1 + 1;
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	3304      	adds	r3, #4
 8005df2:	61bb      	str	r3, [r7, #24]
    for (l = 0; l < L; l++)
 8005df4:	2300      	movs	r3, #0
 8005df6:	61fb      	str	r3, [r7, #28]
 8005df8:	e00d      	b.n	8005e16 <arm_cfft_f32+0x4a>
    {
      *pSrc = -*pSrc;
 8005dfa:	69bb      	ldr	r3, [r7, #24]
 8005dfc:	edd3 7a00 	vldr	s15, [r3]
 8005e00:	eef1 7a67 	vneg.f32	s15, s15
 8005e04:	69bb      	ldr	r3, [r7, #24]
 8005e06:	edc3 7a00 	vstr	s15, [r3]
      pSrc += 2;
 8005e0a:	69bb      	ldr	r3, [r7, #24]
 8005e0c:	3308      	adds	r3, #8
 8005e0e:	61bb      	str	r3, [r7, #24]
    for (l = 0; l < L; l++)
 8005e10:	69fb      	ldr	r3, [r7, #28]
 8005e12:	3301      	adds	r3, #1
 8005e14:	61fb      	str	r3, [r7, #28]
 8005e16:	69fa      	ldr	r2, [r7, #28]
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d3ed      	bcc.n	8005dfa <arm_cfft_f32+0x2e>
    }
  }

  switch (L)
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e24:	d040      	beq.n	8005ea8 <arm_cfft_f32+0xdc>
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e2c:	d845      	bhi.n	8005eba <arm_cfft_f32+0xee>
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e34:	d033      	beq.n	8005e9e <arm_cfft_f32+0xd2>
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e3c:	d83d      	bhi.n	8005eba <arm_cfft_f32+0xee>
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e44:	d026      	beq.n	8005e94 <arm_cfft_f32+0xc8>
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e4c:	d835      	bhi.n	8005eba <arm_cfft_f32+0xee>
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e54:	d028      	beq.n	8005ea8 <arm_cfft_f32+0xdc>
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e5c:	d82d      	bhi.n	8005eba <arm_cfft_f32+0xee>
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e64:	d01b      	beq.n	8005e9e <arm_cfft_f32+0xd2>
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e6c:	d825      	bhi.n	8005eba <arm_cfft_f32+0xee>
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	2b80      	cmp	r3, #128	@ 0x80
 8005e72:	d00f      	beq.n	8005e94 <arm_cfft_f32+0xc8>
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	2b80      	cmp	r3, #128	@ 0x80
 8005e78:	d81f      	bhi.n	8005eba <arm_cfft_f32+0xee>
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	2b40      	cmp	r3, #64	@ 0x40
 8005e7e:	d013      	beq.n	8005ea8 <arm_cfft_f32+0xdc>
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	2b40      	cmp	r3, #64	@ 0x40
 8005e84:	d819      	bhi.n	8005eba <arm_cfft_f32+0xee>
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	2b10      	cmp	r3, #16
 8005e8a:	d003      	beq.n	8005e94 <arm_cfft_f32+0xc8>
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	2b20      	cmp	r3, #32
 8005e90:	d005      	beq.n	8005e9e <arm_cfft_f32+0xd2>
 8005e92:	e012      	b.n	8005eba <arm_cfft_f32+0xee>
  {
  case 16:
  case 128:
  case 1024:
    arm_cfft_radix8by2_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8005e94:	68b9      	ldr	r1, [r7, #8]
 8005e96:	68f8      	ldr	r0, [r7, #12]
 8005e98:	f7fe ff74 	bl	8004d84 <arm_cfft_radix8by2_f32>
    break;
 8005e9c:	e00d      	b.n	8005eba <arm_cfft_f32+0xee>
  case 32:
  case 256:
  case 2048:
    arm_cfft_radix8by4_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8005e9e:	68b9      	ldr	r1, [r7, #8]
 8005ea0:	68f8      	ldr	r0, [r7, #12]
 8005ea2:	f7ff f963 	bl	800516c <arm_cfft_radix8by4_f32>
    break;
 8005ea6:	e008      	b.n	8005eba <arm_cfft_f32+0xee>
  case 64:
  case 512:
  case 4096:
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	b299      	uxth	r1, r3
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	685a      	ldr	r2, [r3, #4]
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	68b8      	ldr	r0, [r7, #8]
 8005eb4:	f000 f95c 	bl	8006170 <arm_radix8_butterfly_f32>
    break;
 8005eb8:	bf00      	nop
  }

  if ( bitReverseFlag )
 8005eba:	79bb      	ldrb	r3, [r7, #6]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d007      	beq.n	8005ed0 <arm_cfft_f32+0x104>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	8999      	ldrh	r1, [r3, #12]
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	461a      	mov	r2, r3
 8005eca:	68b8      	ldr	r0, [r7, #8]
 8005ecc:	f7fe ff01 	bl	8004cd2 <arm_bitreversal_32>

  if (ifftFlag == 1U)
 8005ed0:	79fb      	ldrb	r3, [r7, #7]
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d130      	bne.n	8005f38 <arm_cfft_f32+0x16c>
  {
    invL = 1.0f / (float32_t)L;
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	ee07 3a90 	vmov	s15, r3
 8005edc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005ee0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ee4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ee8:	edc7 7a04 	vstr	s15, [r7, #16]

    /* Conjugate and scale output data */
    pSrc = p1;
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	61bb      	str	r3, [r7, #24]
    for (l= 0; l < L; l++)
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	61fb      	str	r3, [r7, #28]
 8005ef4:	e01c      	b.n	8005f30 <arm_cfft_f32+0x164>
    {
      *pSrc++ *=   invL ;
 8005ef6:	69bb      	ldr	r3, [r7, #24]
 8005ef8:	1d1a      	adds	r2, r3, #4
 8005efa:	61ba      	str	r2, [r7, #24]
 8005efc:	ed93 7a00 	vldr	s14, [r3]
 8005f00:	edd7 7a04 	vldr	s15, [r7, #16]
 8005f04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f08:	edc3 7a00 	vstr	s15, [r3]
      *pSrc    = -(*pSrc) * invL;
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	edd3 7a00 	vldr	s15, [r3]
 8005f12:	eeb1 7a67 	vneg.f32	s14, s15
 8005f16:	edd7 7a04 	vldr	s15, [r7, #16]
 8005f1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f1e:	69bb      	ldr	r3, [r7, #24]
 8005f20:	edc3 7a00 	vstr	s15, [r3]
      pSrc++;
 8005f24:	69bb      	ldr	r3, [r7, #24]
 8005f26:	3304      	adds	r3, #4
 8005f28:	61bb      	str	r3, [r7, #24]
    for (l= 0; l < L; l++)
 8005f2a:	69fb      	ldr	r3, [r7, #28]
 8005f2c:	3301      	adds	r3, #1
 8005f2e:	61fb      	str	r3, [r7, #28]
 8005f30:	69fa      	ldr	r2, [r7, #28]
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d3de      	bcc.n	8005ef6 <arm_cfft_f32+0x12a>
    }
  }
}
 8005f38:	bf00      	nop
 8005f3a:	3720      	adds	r7, #32
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <arm_cfft_init_2048_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(2048,1024)
 8005f40:	b480      	push	{r7}
 8005f42:	b085      	sub	sp, #20
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	2300      	movs	r3, #0
 8005f4a:	73fb      	strb	r3, [r7, #15]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f52:	801a      	strh	r2, [r3, #0]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2200      	movs	r2, #0
 8005f58:	605a      	str	r2, [r3, #4]
 8005f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8005f84 <arm_cfft_init_2048_f32+0x44>)
 8005f5c:	899a      	ldrh	r2, [r3, #12]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	819a      	strh	r2, [r3, #12]
 8005f62:	4b08      	ldr	r3, [pc, #32]	@ (8005f84 <arm_cfft_init_2048_f32+0x44>)
 8005f64:	689a      	ldr	r2, [r3, #8]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	609a      	str	r2, [r3, #8]
 8005f6a:	4b06      	ldr	r3, [pc, #24]	@ (8005f84 <arm_cfft_init_2048_f32+0x44>)
 8005f6c:	685a      	ldr	r2, [r3, #4]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	605a      	str	r2, [r3, #4]
 8005f72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f76:	4618      	mov	r0, r3
 8005f78:	3714      	adds	r7, #20
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr
 8005f82:	bf00      	nop
 8005f84:	0806f680 	.word	0x0806f680

08005f88 <arm_cfft_init_1024_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(1024,1024)
 8005f88:	b480      	push	{r7}
 8005f8a:	b085      	sub	sp, #20
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
 8005f90:	2300      	movs	r3, #0
 8005f92:	73fb      	strb	r3, [r7, #15]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005f9a:	801a      	strh	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	605a      	str	r2, [r3, #4]
 8005fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8005fcc <arm_cfft_init_1024_f32+0x44>)
 8005fa4:	899a      	ldrh	r2, [r3, #12]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	819a      	strh	r2, [r3, #12]
 8005faa:	4b08      	ldr	r3, [pc, #32]	@ (8005fcc <arm_cfft_init_1024_f32+0x44>)
 8005fac:	689a      	ldr	r2, [r3, #8]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	609a      	str	r2, [r3, #8]
 8005fb2:	4b06      	ldr	r3, [pc, #24]	@ (8005fcc <arm_cfft_init_1024_f32+0x44>)
 8005fb4:	685a      	ldr	r2, [r3, #4]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	605a      	str	r2, [r3, #4]
 8005fba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3714      	adds	r7, #20
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr
 8005fca:	bf00      	nop
 8005fcc:	0806f670 	.word	0x0806f670

08005fd0 <arm_cfft_init_512_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(512,256)
 8005fd0:	b480      	push	{r7}
 8005fd2:	b085      	sub	sp, #20
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	2300      	movs	r3, #0
 8005fda:	73fb      	strb	r3, [r7, #15]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005fe2:	801a      	strh	r2, [r3, #0]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	605a      	str	r2, [r3, #4]
 8005fea:	4b0a      	ldr	r3, [pc, #40]	@ (8006014 <arm_cfft_init_512_f32+0x44>)
 8005fec:	899a      	ldrh	r2, [r3, #12]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	819a      	strh	r2, [r3, #12]
 8005ff2:	4b08      	ldr	r3, [pc, #32]	@ (8006014 <arm_cfft_init_512_f32+0x44>)
 8005ff4:	689a      	ldr	r2, [r3, #8]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	609a      	str	r2, [r3, #8]
 8005ffa:	4b06      	ldr	r3, [pc, #24]	@ (8006014 <arm_cfft_init_512_f32+0x44>)
 8005ffc:	685a      	ldr	r2, [r3, #4]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	605a      	str	r2, [r3, #4]
 8006002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006006:	4618      	mov	r0, r3
 8006008:	3714      	adds	r7, #20
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr
 8006012:	bf00      	nop
 8006014:	0806f660 	.word	0x0806f660

08006018 <arm_cfft_init_256_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(256,256)
 8006018:	b480      	push	{r7}
 800601a:	b085      	sub	sp, #20
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	2300      	movs	r3, #0
 8006022:	73fb      	strb	r3, [r7, #15]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800602a:	801a      	strh	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2200      	movs	r2, #0
 8006030:	605a      	str	r2, [r3, #4]
 8006032:	4b0a      	ldr	r3, [pc, #40]	@ (800605c <arm_cfft_init_256_f32+0x44>)
 8006034:	899a      	ldrh	r2, [r3, #12]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	819a      	strh	r2, [r3, #12]
 800603a:	4b08      	ldr	r3, [pc, #32]	@ (800605c <arm_cfft_init_256_f32+0x44>)
 800603c:	689a      	ldr	r2, [r3, #8]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	609a      	str	r2, [r3, #8]
 8006042:	4b06      	ldr	r3, [pc, #24]	@ (800605c <arm_cfft_init_256_f32+0x44>)
 8006044:	685a      	ldr	r2, [r3, #4]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	605a      	str	r2, [r3, #4]
 800604a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800604e:	4618      	mov	r0, r3
 8006050:	3714      	adds	r7, #20
 8006052:	46bd      	mov	sp, r7
 8006054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006058:	4770      	bx	lr
 800605a:	bf00      	nop
 800605c:	0806f650 	.word	0x0806f650

08006060 <arm_cfft_init_128_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(128,64)
 8006060:	b480      	push	{r7}
 8006062:	b085      	sub	sp, #20
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	2300      	movs	r3, #0
 800606a:	73fb      	strb	r3, [r7, #15]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2280      	movs	r2, #128	@ 0x80
 8006070:	801a      	strh	r2, [r3, #0]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2200      	movs	r2, #0
 8006076:	605a      	str	r2, [r3, #4]
 8006078:	4b09      	ldr	r3, [pc, #36]	@ (80060a0 <arm_cfft_init_128_f32+0x40>)
 800607a:	899a      	ldrh	r2, [r3, #12]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	819a      	strh	r2, [r3, #12]
 8006080:	4b07      	ldr	r3, [pc, #28]	@ (80060a0 <arm_cfft_init_128_f32+0x40>)
 8006082:	689a      	ldr	r2, [r3, #8]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	609a      	str	r2, [r3, #8]
 8006088:	4b05      	ldr	r3, [pc, #20]	@ (80060a0 <arm_cfft_init_128_f32+0x40>)
 800608a:	685a      	ldr	r2, [r3, #4]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	605a      	str	r2, [r3, #4]
 8006090:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006094:	4618      	mov	r0, r3
 8006096:	3714      	adds	r7, #20
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr
 80060a0:	0806f640 	.word	0x0806f640

080060a4 <arm_cfft_init_64_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(64,64)
 80060a4:	b480      	push	{r7}
 80060a6:	b085      	sub	sp, #20
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	2300      	movs	r3, #0
 80060ae:	73fb      	strb	r3, [r7, #15]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2240      	movs	r2, #64	@ 0x40
 80060b4:	801a      	strh	r2, [r3, #0]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2200      	movs	r2, #0
 80060ba:	605a      	str	r2, [r3, #4]
 80060bc:	4b09      	ldr	r3, [pc, #36]	@ (80060e4 <arm_cfft_init_64_f32+0x40>)
 80060be:	899a      	ldrh	r2, [r3, #12]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	819a      	strh	r2, [r3, #12]
 80060c4:	4b07      	ldr	r3, [pc, #28]	@ (80060e4 <arm_cfft_init_64_f32+0x40>)
 80060c6:	689a      	ldr	r2, [r3, #8]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	609a      	str	r2, [r3, #8]
 80060cc:	4b05      	ldr	r3, [pc, #20]	@ (80060e4 <arm_cfft_init_64_f32+0x40>)
 80060ce:	685a      	ldr	r2, [r3, #4]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	605a      	str	r2, [r3, #4]
 80060d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80060d8:	4618      	mov	r0, r3
 80060da:	3714      	adds	r7, #20
 80060dc:	46bd      	mov	sp, r7
 80060de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e2:	4770      	bx	lr
 80060e4:	0806f630 	.word	0x0806f630

080060e8 <arm_cfft_init_32_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(32,16)
 80060e8:	b480      	push	{r7}
 80060ea:	b085      	sub	sp, #20
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	2300      	movs	r3, #0
 80060f2:	73fb      	strb	r3, [r7, #15]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2220      	movs	r2, #32
 80060f8:	801a      	strh	r2, [r3, #0]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	605a      	str	r2, [r3, #4]
 8006100:	4b09      	ldr	r3, [pc, #36]	@ (8006128 <arm_cfft_init_32_f32+0x40>)
 8006102:	899a      	ldrh	r2, [r3, #12]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	819a      	strh	r2, [r3, #12]
 8006108:	4b07      	ldr	r3, [pc, #28]	@ (8006128 <arm_cfft_init_32_f32+0x40>)
 800610a:	689a      	ldr	r2, [r3, #8]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	609a      	str	r2, [r3, #8]
 8006110:	4b05      	ldr	r3, [pc, #20]	@ (8006128 <arm_cfft_init_32_f32+0x40>)
 8006112:	685a      	ldr	r2, [r3, #4]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	605a      	str	r2, [r3, #4]
 8006118:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800611c:	4618      	mov	r0, r3
 800611e:	3714      	adds	r7, #20
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr
 8006128:	0806f620 	.word	0x0806f620

0800612c <arm_cfft_init_16_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(16,16)
 800612c:	b480      	push	{r7}
 800612e:	b085      	sub	sp, #20
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	2300      	movs	r3, #0
 8006136:	73fb      	strb	r3, [r7, #15]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2210      	movs	r2, #16
 800613c:	801a      	strh	r2, [r3, #0]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2200      	movs	r2, #0
 8006142:	605a      	str	r2, [r3, #4]
 8006144:	4b09      	ldr	r3, [pc, #36]	@ (800616c <arm_cfft_init_16_f32+0x40>)
 8006146:	899a      	ldrh	r2, [r3, #12]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	819a      	strh	r2, [r3, #12]
 800614c:	4b07      	ldr	r3, [pc, #28]	@ (800616c <arm_cfft_init_16_f32+0x40>)
 800614e:	689a      	ldr	r2, [r3, #8]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	609a      	str	r2, [r3, #8]
 8006154:	4b05      	ldr	r3, [pc, #20]	@ (800616c <arm_cfft_init_16_f32+0x40>)
 8006156:	685a      	ldr	r2, [r3, #4]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	605a      	str	r2, [r3, #4]
 800615c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006160:	4618      	mov	r0, r3
 8006162:	3714      	adds	r7, #20
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr
 800616c:	0806f610 	.word	0x0806f610

08006170 <arm_radix8_butterfly_f32>:
ARM_DSP_ATTRIBUTE void arm_radix8_butterfly_f32(
  float32_t * pSrc,
  uint16_t fftLen,
  const float32_t * pCoef,
  uint16_t twidCoefModifier)
{
 8006170:	b480      	push	{r7}
 8006172:	b0bd      	sub	sp, #244	@ 0xf4
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	607a      	str	r2, [r7, #4]
 800617a:	461a      	mov	r2, r3
 800617c:	460b      	mov	r3, r1
 800617e:	817b      	strh	r3, [r7, #10]
 8006180:	4613      	mov	r3, r2
 8006182:	813b      	strh	r3, [r7, #8]
   float32_t t1, t2;
   float32_t s1, s2, s3, s4, s5, s6, s7, s8;
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;
 8006184:	4b09      	ldr	r3, [pc, #36]	@ (80061ac <arm_radix8_butterfly_f32+0x3c>)
 8006186:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

   n2 = fftLen;
 800618a:	897b      	ldrh	r3, [r7, #10]
 800618c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

   do
   {
      n1 = n2;
 8006190:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006194:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      n2 = n2 >> 3;
 8006198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800619c:	08db      	lsrs	r3, r3, #3
 800619e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
      i1 = 0;
 80061a2:	2300      	movs	r3, #0
 80061a4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80061a8:	e002      	b.n	80061b0 <arm_radix8_butterfly_f32+0x40>
 80061aa:	bf00      	nop
 80061ac:	3f3504f3 	.word	0x3f3504f3

      do
      {
         i2 = i1 + n2;
 80061b0:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 80061b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061b8:	4413      	add	r3, r2
 80061ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
         i3 = i2 + n2;
 80061be:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80061c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061c6:	4413      	add	r3, r2
 80061c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
         i4 = i3 + n2;
 80061cc:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80061d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061d4:	4413      	add	r3, r2
 80061d6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
         i5 = i4 + n2;
 80061da:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80061de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061e2:	4413      	add	r3, r2
 80061e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
         i6 = i5 + n2;
 80061e8:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80061ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061f0:	4413      	add	r3, r2
 80061f2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
         i7 = i6 + n2;
 80061f6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80061fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061fe:	4413      	add	r3, r2
 8006200:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
         i8 = i7 + n2;
 8006204:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006208:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800620c:	4413      	add	r3, r2
 800620e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8006212:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006216:	00db      	lsls	r3, r3, #3
 8006218:	68fa      	ldr	r2, [r7, #12]
 800621a:	4413      	add	r3, r2
 800621c:	ed93 7a00 	vldr	s14, [r3]
 8006220:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006224:	00db      	lsls	r3, r3, #3
 8006226:	68fa      	ldr	r2, [r7, #12]
 8006228:	4413      	add	r3, r2
 800622a:	edd3 7a00 	vldr	s15, [r3]
 800622e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006232:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 8006236:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800623a:	00db      	lsls	r3, r3, #3
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	4413      	add	r3, r2
 8006240:	ed93 7a00 	vldr	s14, [r3]
 8006244:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006248:	00db      	lsls	r3, r3, #3
 800624a:	68fa      	ldr	r2, [r7, #12]
 800624c:	4413      	add	r3, r2
 800624e:	edd3 7a00 	vldr	s15, [r3]
 8006252:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006256:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 800625a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800625e:	00db      	lsls	r3, r3, #3
 8006260:	68fa      	ldr	r2, [r7, #12]
 8006262:	4413      	add	r3, r2
 8006264:	ed93 7a00 	vldr	s14, [r3]
 8006268:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800626c:	00db      	lsls	r3, r3, #3
 800626e:	68fa      	ldr	r2, [r7, #12]
 8006270:	4413      	add	r3, r2
 8006272:	edd3 7a00 	vldr	s15, [r3]
 8006276:	ee77 7a27 	vadd.f32	s15, s14, s15
 800627a:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 800627e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006282:	00db      	lsls	r3, r3, #3
 8006284:	68fa      	ldr	r2, [r7, #12]
 8006286:	4413      	add	r3, r2
 8006288:	ed93 7a00 	vldr	s14, [r3]
 800628c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006290:	00db      	lsls	r3, r3, #3
 8006292:	68fa      	ldr	r2, [r7, #12]
 8006294:	4413      	add	r3, r2
 8006296:	edd3 7a00 	vldr	s15, [r3]
 800629a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800629e:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 80062a2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80062a6:	00db      	lsls	r3, r3, #3
 80062a8:	68fa      	ldr	r2, [r7, #12]
 80062aa:	4413      	add	r3, r2
 80062ac:	ed93 7a00 	vldr	s14, [r3]
 80062b0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80062b4:	00db      	lsls	r3, r3, #3
 80062b6:	68fa      	ldr	r2, [r7, #12]
 80062b8:	4413      	add	r3, r2
 80062ba:	edd3 7a00 	vldr	s15, [r3]
 80062be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80062c2:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 80062c6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80062ca:	00db      	lsls	r3, r3, #3
 80062cc:	68fa      	ldr	r2, [r7, #12]
 80062ce:	4413      	add	r3, r2
 80062d0:	ed93 7a00 	vldr	s14, [r3]
 80062d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80062d8:	00db      	lsls	r3, r3, #3
 80062da:	68fa      	ldr	r2, [r7, #12]
 80062dc:	4413      	add	r3, r2
 80062de:	edd3 7a00 	vldr	s15, [r3]
 80062e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80062e6:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 80062ea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80062ee:	00db      	lsls	r3, r3, #3
 80062f0:	68fa      	ldr	r2, [r7, #12]
 80062f2:	4413      	add	r3, r2
 80062f4:	ed93 7a00 	vldr	s14, [r3]
 80062f8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80062fc:	00db      	lsls	r3, r3, #3
 80062fe:	68fa      	ldr	r2, [r7, #12]
 8006300:	4413      	add	r3, r2
 8006302:	edd3 7a00 	vldr	s15, [r3]
 8006306:	ee77 7a27 	vadd.f32	s15, s14, s15
 800630a:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
         r8 = pSrc[2 * i4] - pSrc[2 * i8];
 800630e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006312:	00db      	lsls	r3, r3, #3
 8006314:	68fa      	ldr	r2, [r7, #12]
 8006316:	4413      	add	r3, r2
 8006318:	ed93 7a00 	vldr	s14, [r3]
 800631c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006320:	00db      	lsls	r3, r3, #3
 8006322:	68fa      	ldr	r2, [r7, #12]
 8006324:	4413      	add	r3, r2
 8006326:	edd3 7a00 	vldr	s15, [r3]
 800632a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800632e:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
         t1 = r1 - r3;
 8006332:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8006336:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800633a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800633e:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
         r1 = r1 + r3;
 8006342:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8006346:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800634a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800634e:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         r3 = r2 - r4;
 8006352:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 8006356:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 800635a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800635e:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
         r2 = r2 + r4;
 8006362:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 8006366:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 800636a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800636e:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         pSrc[2 * i1] = r1 + r2;
 8006372:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006376:	00db      	lsls	r3, r3, #3
 8006378:	68fa      	ldr	r2, [r7, #12]
 800637a:	4413      	add	r3, r2
 800637c:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8006380:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8006384:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006388:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5] = r1 - r2;
 800638c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006390:	00db      	lsls	r3, r3, #3
 8006392:	68fa      	ldr	r2, [r7, #12]
 8006394:	4413      	add	r3, r2
 8006396:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800639a:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800639e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063a2:	edc3 7a00 	vstr	s15, [r3]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80063a6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80063aa:	00db      	lsls	r3, r3, #3
 80063ac:	3304      	adds	r3, #4
 80063ae:	68fa      	ldr	r2, [r7, #12]
 80063b0:	4413      	add	r3, r2
 80063b2:	ed93 7a00 	vldr	s14, [r3]
 80063b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80063ba:	00db      	lsls	r3, r3, #3
 80063bc:	3304      	adds	r3, #4
 80063be:	68fa      	ldr	r2, [r7, #12]
 80063c0:	4413      	add	r3, r2
 80063c2:	edd3 7a00 	vldr	s15, [r3]
 80063c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063ca:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 80063ce:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80063d2:	00db      	lsls	r3, r3, #3
 80063d4:	3304      	adds	r3, #4
 80063d6:	68fa      	ldr	r2, [r7, #12]
 80063d8:	4413      	add	r3, r2
 80063da:	ed93 7a00 	vldr	s14, [r3]
 80063de:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80063e2:	00db      	lsls	r3, r3, #3
 80063e4:	3304      	adds	r3, #4
 80063e6:	68fa      	ldr	r2, [r7, #12]
 80063e8:	4413      	add	r3, r2
 80063ea:	edd3 7a00 	vldr	s15, [r3]
 80063ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063f2:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 80063f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80063fa:	00db      	lsls	r3, r3, #3
 80063fc:	3304      	adds	r3, #4
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	4413      	add	r3, r2
 8006402:	ed93 7a00 	vldr	s14, [r3]
 8006406:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800640a:	00db      	lsls	r3, r3, #3
 800640c:	3304      	adds	r3, #4
 800640e:	68fa      	ldr	r2, [r7, #12]
 8006410:	4413      	add	r3, r2
 8006412:	edd3 7a00 	vldr	s15, [r3]
 8006416:	ee77 7a27 	vadd.f32	s15, s14, s15
 800641a:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 800641e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006422:	00db      	lsls	r3, r3, #3
 8006424:	3304      	adds	r3, #4
 8006426:	68fa      	ldr	r2, [r7, #12]
 8006428:	4413      	add	r3, r2
 800642a:	ed93 7a00 	vldr	s14, [r3]
 800642e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006432:	00db      	lsls	r3, r3, #3
 8006434:	3304      	adds	r3, #4
 8006436:	68fa      	ldr	r2, [r7, #12]
 8006438:	4413      	add	r3, r2
 800643a:	edd3 7a00 	vldr	s15, [r3]
 800643e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006442:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8006446:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800644a:	00db      	lsls	r3, r3, #3
 800644c:	3304      	adds	r3, #4
 800644e:	68fa      	ldr	r2, [r7, #12]
 8006450:	4413      	add	r3, r2
 8006452:	ed93 7a00 	vldr	s14, [r3]
 8006456:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800645a:	00db      	lsls	r3, r3, #3
 800645c:	3304      	adds	r3, #4
 800645e:	68fa      	ldr	r2, [r7, #12]
 8006460:	4413      	add	r3, r2
 8006462:	edd3 7a00 	vldr	s15, [r3]
 8006466:	ee77 7a27 	vadd.f32	s15, s14, s15
 800646a:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 800646e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006472:	00db      	lsls	r3, r3, #3
 8006474:	3304      	adds	r3, #4
 8006476:	68fa      	ldr	r2, [r7, #12]
 8006478:	4413      	add	r3, r2
 800647a:	ed93 7a00 	vldr	s14, [r3]
 800647e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006482:	00db      	lsls	r3, r3, #3
 8006484:	3304      	adds	r3, #4
 8006486:	68fa      	ldr	r2, [r7, #12]
 8006488:	4413      	add	r3, r2
 800648a:	edd3 7a00 	vldr	s15, [r3]
 800648e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006492:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8006496:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800649a:	00db      	lsls	r3, r3, #3
 800649c:	3304      	adds	r3, #4
 800649e:	68fa      	ldr	r2, [r7, #12]
 80064a0:	4413      	add	r3, r2
 80064a2:	ed93 7a00 	vldr	s14, [r3]
 80064a6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80064aa:	00db      	lsls	r3, r3, #3
 80064ac:	3304      	adds	r3, #4
 80064ae:	68fa      	ldr	r2, [r7, #12]
 80064b0:	4413      	add	r3, r2
 80064b2:	edd3 7a00 	vldr	s15, [r3]
 80064b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064ba:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
         s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 80064be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80064c2:	00db      	lsls	r3, r3, #3
 80064c4:	3304      	adds	r3, #4
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	4413      	add	r3, r2
 80064ca:	ed93 7a00 	vldr	s14, [r3]
 80064ce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80064d2:	00db      	lsls	r3, r3, #3
 80064d4:	3304      	adds	r3, #4
 80064d6:	68fa      	ldr	r2, [r7, #12]
 80064d8:	4413      	add	r3, r2
 80064da:	edd3 7a00 	vldr	s15, [r3]
 80064de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80064e2:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         t2 = r1 - s3;
 80064e6:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80064ea:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80064ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80064f2:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         r1 = r1 + s3;
 80064f6:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80064fa:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80064fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006502:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         s3 = r2 - r4;
 8006506:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 800650a:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 800650e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006512:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
         r2 = r2 + r4;
 8006516:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 800651a:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 800651e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006522:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         pSrc[2 * i1 + 1] = r1 + r2;
 8006526:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800652a:	00db      	lsls	r3, r3, #3
 800652c:	3304      	adds	r3, #4
 800652e:	68fa      	ldr	r2, [r7, #12]
 8006530:	4413      	add	r3, r2
 8006532:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8006536:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800653a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800653e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5 + 1] = r1 - r2;
 8006542:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006546:	00db      	lsls	r3, r3, #3
 8006548:	3304      	adds	r3, #4
 800654a:	68fa      	ldr	r2, [r7, #12]
 800654c:	4413      	add	r3, r2
 800654e:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8006552:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8006556:	ee77 7a67 	vsub.f32	s15, s14, s15
 800655a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3]     = t1 + s3;
 800655e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006562:	00db      	lsls	r3, r3, #3
 8006564:	68fa      	ldr	r2, [r7, #12]
 8006566:	4413      	add	r3, r2
 8006568:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 800656c:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8006570:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006574:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7]     = t1 - s3;
 8006578:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800657c:	00db      	lsls	r3, r3, #3
 800657e:	68fa      	ldr	r2, [r7, #12]
 8006580:	4413      	add	r3, r2
 8006582:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8006586:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800658a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800658e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3 + 1] = t2 - r3;
 8006592:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006596:	00db      	lsls	r3, r3, #3
 8006598:	3304      	adds	r3, #4
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	4413      	add	r3, r2
 800659e:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 80065a2:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80065a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065aa:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7 + 1] = t2 + r3;
 80065ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80065b2:	00db      	lsls	r3, r3, #3
 80065b4:	3304      	adds	r3, #4
 80065b6:	68fa      	ldr	r2, [r7, #12]
 80065b8:	4413      	add	r3, r2
 80065ba:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 80065be:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80065c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065c6:	edc3 7a00 	vstr	s15, [r3]
         r1 = (r6 - r8) * C81;
 80065ca:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 80065ce:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80065d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065d6:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 80065da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065de:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         r6 = (r6 + r8) * C81;
 80065e2:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 80065e6:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80065ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065ee:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 80065f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065f6:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
         r2 = (s6 - s8) * C81;
 80065fa:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 80065fe:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8006602:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006606:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 800660a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800660e:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         s6 = (s6 + s8) * C81;
 8006612:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8006616:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800661a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800661e:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8006622:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006626:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
         t1 = r5 - r1;
 800662a:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 800662e:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8006632:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006636:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
         r5 = r5 + r1;
 800663a:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 800663e:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8006642:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006646:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
         r8 = r7 - r6;
 800664a:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 800664e:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8006652:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006656:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
         r7 = r7 + r6;
 800665a:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 800665e:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8006662:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006666:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
         t2 = s5 - r2;
 800666a:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 800666e:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8006672:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006676:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         s5 = s5 + r2;
 800667a:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 800667e:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8006682:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006686:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
         s8 = s7 - s6;
 800668a:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 800668e:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8006692:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006696:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         s7 = s7 + s6;
 800669a:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 800669e:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 80066a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066a6:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
         pSrc[2 * i2]     = r5 + s7;
 80066aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80066ae:	00db      	lsls	r3, r3, #3
 80066b0:	68fa      	ldr	r2, [r7, #12]
 80066b2:	4413      	add	r3, r2
 80066b4:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 80066b8:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80066bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066c0:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8]     = r5 - s7;
 80066c4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80066c8:	00db      	lsls	r3, r3, #3
 80066ca:	68fa      	ldr	r2, [r7, #12]
 80066cc:	4413      	add	r3, r2
 80066ce:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 80066d2:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80066d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80066da:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6]     = t1 + s8;
 80066de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80066e2:	00db      	lsls	r3, r3, #3
 80066e4:	68fa      	ldr	r2, [r7, #12]
 80066e6:	4413      	add	r3, r2
 80066e8:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 80066ec:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80066f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066f4:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4]     = t1 - s8;
 80066f8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80066fc:	00db      	lsls	r3, r3, #3
 80066fe:	68fa      	ldr	r2, [r7, #12]
 8006700:	4413      	add	r3, r2
 8006702:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8006706:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800670a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800670e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i2 + 1] = s5 - r7;
 8006712:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006716:	00db      	lsls	r3, r3, #3
 8006718:	3304      	adds	r3, #4
 800671a:	68fa      	ldr	r2, [r7, #12]
 800671c:	4413      	add	r3, r2
 800671e:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8006722:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8006726:	ee77 7a67 	vsub.f32	s15, s14, s15
 800672a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8 + 1] = s5 + r7;
 800672e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006732:	00db      	lsls	r3, r3, #3
 8006734:	3304      	adds	r3, #4
 8006736:	68fa      	ldr	r2, [r7, #12]
 8006738:	4413      	add	r3, r2
 800673a:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 800673e:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8006742:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006746:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6 + 1] = t2 - r8;
 800674a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800674e:	00db      	lsls	r3, r3, #3
 8006750:	3304      	adds	r3, #4
 8006752:	68fa      	ldr	r2, [r7, #12]
 8006754:	4413      	add	r3, r2
 8006756:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800675a:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800675e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006762:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4 + 1] = t2 + r8;
 8006766:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800676a:	00db      	lsls	r3, r3, #3
 800676c:	3304      	adds	r3, #4
 800676e:	68fa      	ldr	r2, [r7, #12]
 8006770:	4413      	add	r3, r2
 8006772:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8006776:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800677a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800677e:	edc3 7a00 	vstr	s15, [r3]

         i1 += n1;
 8006782:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8006786:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800678a:	4413      	add	r3, r2
 800678c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
      } while (i1 < fftLen);
 8006790:	897b      	ldrh	r3, [r7, #10]
 8006792:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8006796:	429a      	cmp	r2, r3
 8006798:	f4ff ad0a 	bcc.w	80061b0 <arm_radix8_butterfly_f32+0x40>

      if (n2 < 8)
 800679c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067a0:	2b07      	cmp	r3, #7
 80067a2:	f240 84e3 	bls.w	800716c <arm_radix8_butterfly_f32+0xffc>
         break;

      ia1 = 0;
 80067a6:	2300      	movs	r3, #0
 80067a8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
      j = 1;
 80067ac:	2301      	movs	r3, #1
 80067ae:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

      do
      {
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 80067b2:	893b      	ldrh	r3, [r7, #8]
 80067b4:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 80067b8:	4413      	add	r3, r2
 80067ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
         ia1 = id;
 80067bc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80067be:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
         ia2 = ia1 + id;
 80067c2:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 80067c6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80067c8:	4413      	add	r3, r2
 80067ca:	67bb      	str	r3, [r7, #120]	@ 0x78
         ia3 = ia2 + id;
 80067cc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80067ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80067d0:	4413      	add	r3, r2
 80067d2:	677b      	str	r3, [r7, #116]	@ 0x74
         ia4 = ia3 + id;
 80067d4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80067d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80067d8:	4413      	add	r3, r2
 80067da:	673b      	str	r3, [r7, #112]	@ 0x70
         ia5 = ia4 + id;
 80067dc:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80067de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80067e0:	4413      	add	r3, r2
 80067e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
         ia6 = ia5 + id;
 80067e4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80067e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80067e8:	4413      	add	r3, r2
 80067ea:	66bb      	str	r3, [r7, #104]	@ 0x68
         ia7 = ia6 + id;
 80067ec:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80067ee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80067f0:	4413      	add	r3, r2
 80067f2:	667b      	str	r3, [r7, #100]	@ 0x64

         co2 = pCoef[2 * ia1];
 80067f4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80067f8:	00db      	lsls	r3, r3, #3
 80067fa:	687a      	ldr	r2, [r7, #4]
 80067fc:	4413      	add	r3, r2
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	663b      	str	r3, [r7, #96]	@ 0x60
         co3 = pCoef[2 * ia2];
 8006802:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006804:	00db      	lsls	r3, r3, #3
 8006806:	687a      	ldr	r2, [r7, #4]
 8006808:	4413      	add	r3, r2
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	65fb      	str	r3, [r7, #92]	@ 0x5c
         co4 = pCoef[2 * ia3];
 800680e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006810:	00db      	lsls	r3, r3, #3
 8006812:	687a      	ldr	r2, [r7, #4]
 8006814:	4413      	add	r3, r2
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	65bb      	str	r3, [r7, #88]	@ 0x58
         co5 = pCoef[2 * ia4];
 800681a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800681c:	00db      	lsls	r3, r3, #3
 800681e:	687a      	ldr	r2, [r7, #4]
 8006820:	4413      	add	r3, r2
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	657b      	str	r3, [r7, #84]	@ 0x54
         co6 = pCoef[2 * ia5];
 8006826:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006828:	00db      	lsls	r3, r3, #3
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	4413      	add	r3, r2
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	653b      	str	r3, [r7, #80]	@ 0x50
         co7 = pCoef[2 * ia6];
 8006832:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006834:	00db      	lsls	r3, r3, #3
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	4413      	add	r3, r2
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	64fb      	str	r3, [r7, #76]	@ 0x4c
         co8 = pCoef[2 * ia7];
 800683e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006840:	00db      	lsls	r3, r3, #3
 8006842:	687a      	ldr	r2, [r7, #4]
 8006844:	4413      	add	r3, r2
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	64bb      	str	r3, [r7, #72]	@ 0x48
         si2 = pCoef[2 * ia1 + 1];
 800684a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800684e:	00db      	lsls	r3, r3, #3
 8006850:	3304      	adds	r3, #4
 8006852:	687a      	ldr	r2, [r7, #4]
 8006854:	4413      	add	r3, r2
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	647b      	str	r3, [r7, #68]	@ 0x44
         si3 = pCoef[2 * ia2 + 1];
 800685a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800685c:	00db      	lsls	r3, r3, #3
 800685e:	3304      	adds	r3, #4
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	4413      	add	r3, r2
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	643b      	str	r3, [r7, #64]	@ 0x40
         si4 = pCoef[2 * ia3 + 1];
 8006868:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800686a:	00db      	lsls	r3, r3, #3
 800686c:	3304      	adds	r3, #4
 800686e:	687a      	ldr	r2, [r7, #4]
 8006870:	4413      	add	r3, r2
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	63fb      	str	r3, [r7, #60]	@ 0x3c
         si5 = pCoef[2 * ia4 + 1];
 8006876:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006878:	00db      	lsls	r3, r3, #3
 800687a:	3304      	adds	r3, #4
 800687c:	687a      	ldr	r2, [r7, #4]
 800687e:	4413      	add	r3, r2
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	63bb      	str	r3, [r7, #56]	@ 0x38
         si6 = pCoef[2 * ia5 + 1];
 8006884:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006886:	00db      	lsls	r3, r3, #3
 8006888:	3304      	adds	r3, #4
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	4413      	add	r3, r2
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	637b      	str	r3, [r7, #52]	@ 0x34
         si7 = pCoef[2 * ia6 + 1];
 8006892:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006894:	00db      	lsls	r3, r3, #3
 8006896:	3304      	adds	r3, #4
 8006898:	687a      	ldr	r2, [r7, #4]
 800689a:	4413      	add	r3, r2
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	633b      	str	r3, [r7, #48]	@ 0x30
         si8 = pCoef[2 * ia7 + 1];
 80068a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80068a2:	00db      	lsls	r3, r3, #3
 80068a4:	3304      	adds	r3, #4
 80068a6:	687a      	ldr	r2, [r7, #4]
 80068a8:	4413      	add	r3, r2
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

         i1 = j;
 80068ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

         do
         {
            /*  index calculation for the input */
            i2 = i1 + n2;
 80068b6:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 80068ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068be:	4413      	add	r3, r2
 80068c0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
            i3 = i2 + n2;
 80068c4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80068c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068cc:	4413      	add	r3, r2
 80068ce:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
            i4 = i3 + n2;
 80068d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80068d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068da:	4413      	add	r3, r2
 80068dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
            i5 = i4 + n2;
 80068e0:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80068e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068e8:	4413      	add	r3, r2
 80068ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
            i6 = i5 + n2;
 80068ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80068f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068f6:	4413      	add	r3, r2
 80068f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
            i7 = i6 + n2;
 80068fc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006900:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006904:	4413      	add	r3, r2
 8006906:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
            i8 = i7 + n2;
 800690a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800690e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006912:	4413      	add	r3, r2
 8006914:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8006918:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800691c:	00db      	lsls	r3, r3, #3
 800691e:	68fa      	ldr	r2, [r7, #12]
 8006920:	4413      	add	r3, r2
 8006922:	ed93 7a00 	vldr	s14, [r3]
 8006926:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800692a:	00db      	lsls	r3, r3, #3
 800692c:	68fa      	ldr	r2, [r7, #12]
 800692e:	4413      	add	r3, r2
 8006930:	edd3 7a00 	vldr	s15, [r3]
 8006934:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006938:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 800693c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006940:	00db      	lsls	r3, r3, #3
 8006942:	68fa      	ldr	r2, [r7, #12]
 8006944:	4413      	add	r3, r2
 8006946:	ed93 7a00 	vldr	s14, [r3]
 800694a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800694e:	00db      	lsls	r3, r3, #3
 8006950:	68fa      	ldr	r2, [r7, #12]
 8006952:	4413      	add	r3, r2
 8006954:	edd3 7a00 	vldr	s15, [r3]
 8006958:	ee77 7a67 	vsub.f32	s15, s14, s15
 800695c:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8006960:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006964:	00db      	lsls	r3, r3, #3
 8006966:	68fa      	ldr	r2, [r7, #12]
 8006968:	4413      	add	r3, r2
 800696a:	ed93 7a00 	vldr	s14, [r3]
 800696e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006972:	00db      	lsls	r3, r3, #3
 8006974:	68fa      	ldr	r2, [r7, #12]
 8006976:	4413      	add	r3, r2
 8006978:	edd3 7a00 	vldr	s15, [r3]
 800697c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006980:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 8006984:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006988:	00db      	lsls	r3, r3, #3
 800698a:	68fa      	ldr	r2, [r7, #12]
 800698c:	4413      	add	r3, r2
 800698e:	ed93 7a00 	vldr	s14, [r3]
 8006992:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006996:	00db      	lsls	r3, r3, #3
 8006998:	68fa      	ldr	r2, [r7, #12]
 800699a:	4413      	add	r3, r2
 800699c:	edd3 7a00 	vldr	s15, [r3]
 80069a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80069a4:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 80069a8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80069ac:	00db      	lsls	r3, r3, #3
 80069ae:	68fa      	ldr	r2, [r7, #12]
 80069b0:	4413      	add	r3, r2
 80069b2:	ed93 7a00 	vldr	s14, [r3]
 80069b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80069ba:	00db      	lsls	r3, r3, #3
 80069bc:	68fa      	ldr	r2, [r7, #12]
 80069be:	4413      	add	r3, r2
 80069c0:	edd3 7a00 	vldr	s15, [r3]
 80069c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80069c8:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 80069cc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80069d0:	00db      	lsls	r3, r3, #3
 80069d2:	68fa      	ldr	r2, [r7, #12]
 80069d4:	4413      	add	r3, r2
 80069d6:	ed93 7a00 	vldr	s14, [r3]
 80069da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80069de:	00db      	lsls	r3, r3, #3
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	4413      	add	r3, r2
 80069e4:	edd3 7a00 	vldr	s15, [r3]
 80069e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80069ec:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 80069f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80069f4:	00db      	lsls	r3, r3, #3
 80069f6:	68fa      	ldr	r2, [r7, #12]
 80069f8:	4413      	add	r3, r2
 80069fa:	ed93 7a00 	vldr	s14, [r3]
 80069fe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006a02:	00db      	lsls	r3, r3, #3
 8006a04:	68fa      	ldr	r2, [r7, #12]
 8006a06:	4413      	add	r3, r2
 8006a08:	edd3 7a00 	vldr	s15, [r3]
 8006a0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a10:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
            r8 = pSrc[2 * i4] - pSrc[2 * i8];
 8006a14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006a18:	00db      	lsls	r3, r3, #3
 8006a1a:	68fa      	ldr	r2, [r7, #12]
 8006a1c:	4413      	add	r3, r2
 8006a1e:	ed93 7a00 	vldr	s14, [r3]
 8006a22:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006a26:	00db      	lsls	r3, r3, #3
 8006a28:	68fa      	ldr	r2, [r7, #12]
 8006a2a:	4413      	add	r3, r2
 8006a2c:	edd3 7a00 	vldr	s15, [r3]
 8006a30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a34:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
            t1 = r1 - r3;
 8006a38:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8006a3c:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8006a40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a44:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            r1 = r1 + r3;
 8006a48:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8006a4c:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8006a50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a54:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r3 = r2 - r4;
 8006a58:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 8006a5c:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8006a60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a64:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
            r2 = r2 + r4;
 8006a68:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 8006a6c:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8006a70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a74:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
            pSrc[2 * i1] = r1 + r2;
 8006a78:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006a7c:	00db      	lsls	r3, r3, #3
 8006a7e:	68fa      	ldr	r2, [r7, #12]
 8006a80:	4413      	add	r3, r2
 8006a82:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8006a86:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8006a8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a8e:	edc3 7a00 	vstr	s15, [r3]
            r2 = r1 - r2;
 8006a92:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8006a96:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8006a9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a9e:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8006aa2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006aa6:	00db      	lsls	r3, r3, #3
 8006aa8:	3304      	adds	r3, #4
 8006aaa:	68fa      	ldr	r2, [r7, #12]
 8006aac:	4413      	add	r3, r2
 8006aae:	ed93 7a00 	vldr	s14, [r3]
 8006ab2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006ab6:	00db      	lsls	r3, r3, #3
 8006ab8:	3304      	adds	r3, #4
 8006aba:	68fa      	ldr	r2, [r7, #12]
 8006abc:	4413      	add	r3, r2
 8006abe:	edd3 7a00 	vldr	s15, [r3]
 8006ac2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ac6:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8006aca:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006ace:	00db      	lsls	r3, r3, #3
 8006ad0:	3304      	adds	r3, #4
 8006ad2:	68fa      	ldr	r2, [r7, #12]
 8006ad4:	4413      	add	r3, r2
 8006ad6:	ed93 7a00 	vldr	s14, [r3]
 8006ada:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006ade:	00db      	lsls	r3, r3, #3
 8006ae0:	3304      	adds	r3, #4
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	4413      	add	r3, r2
 8006ae6:	edd3 7a00 	vldr	s15, [r3]
 8006aea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006aee:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8006af2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006af6:	00db      	lsls	r3, r3, #3
 8006af8:	3304      	adds	r3, #4
 8006afa:	68fa      	ldr	r2, [r7, #12]
 8006afc:	4413      	add	r3, r2
 8006afe:	ed93 7a00 	vldr	s14, [r3]
 8006b02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b06:	00db      	lsls	r3, r3, #3
 8006b08:	3304      	adds	r3, #4
 8006b0a:	68fa      	ldr	r2, [r7, #12]
 8006b0c:	4413      	add	r3, r2
 8006b0e:	edd3 7a00 	vldr	s15, [r3]
 8006b12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b16:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 8006b1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b1e:	00db      	lsls	r3, r3, #3
 8006b20:	3304      	adds	r3, #4
 8006b22:	68fa      	ldr	r2, [r7, #12]
 8006b24:	4413      	add	r3, r2
 8006b26:	ed93 7a00 	vldr	s14, [r3]
 8006b2a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b2e:	00db      	lsls	r3, r3, #3
 8006b30:	3304      	adds	r3, #4
 8006b32:	68fa      	ldr	r2, [r7, #12]
 8006b34:	4413      	add	r3, r2
 8006b36:	edd3 7a00 	vldr	s15, [r3]
 8006b3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b3e:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8006b42:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006b46:	00db      	lsls	r3, r3, #3
 8006b48:	3304      	adds	r3, #4
 8006b4a:	68fa      	ldr	r2, [r7, #12]
 8006b4c:	4413      	add	r3, r2
 8006b4e:	ed93 7a00 	vldr	s14, [r3]
 8006b52:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006b56:	00db      	lsls	r3, r3, #3
 8006b58:	3304      	adds	r3, #4
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	4413      	add	r3, r2
 8006b5e:	edd3 7a00 	vldr	s15, [r3]
 8006b62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b66:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8006b6a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006b6e:	00db      	lsls	r3, r3, #3
 8006b70:	3304      	adds	r3, #4
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	4413      	add	r3, r2
 8006b76:	ed93 7a00 	vldr	s14, [r3]
 8006b7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006b7e:	00db      	lsls	r3, r3, #3
 8006b80:	3304      	adds	r3, #4
 8006b82:	68fa      	ldr	r2, [r7, #12]
 8006b84:	4413      	add	r3, r2
 8006b86:	edd3 7a00 	vldr	s15, [r3]
 8006b8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b8e:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8006b92:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006b96:	00db      	lsls	r3, r3, #3
 8006b98:	3304      	adds	r3, #4
 8006b9a:	68fa      	ldr	r2, [r7, #12]
 8006b9c:	4413      	add	r3, r2
 8006b9e:	ed93 7a00 	vldr	s14, [r3]
 8006ba2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006ba6:	00db      	lsls	r3, r3, #3
 8006ba8:	3304      	adds	r3, #4
 8006baa:	68fa      	ldr	r2, [r7, #12]
 8006bac:	4413      	add	r3, r2
 8006bae:	edd3 7a00 	vldr	s15, [r3]
 8006bb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006bb6:	edc7 7a08 	vstr	s15, [r7, #32]
            s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 8006bba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006bbe:	00db      	lsls	r3, r3, #3
 8006bc0:	3304      	adds	r3, #4
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	4413      	add	r3, r2
 8006bc6:	ed93 7a00 	vldr	s14, [r3]
 8006bca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006bce:	00db      	lsls	r3, r3, #3
 8006bd0:	3304      	adds	r3, #4
 8006bd2:	68fa      	ldr	r2, [r7, #12]
 8006bd4:	4413      	add	r3, r2
 8006bd6:	edd3 7a00 	vldr	s15, [r3]
 8006bda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006bde:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
            t2 = s1 - s3;
 8006be2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8006be6:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8006bea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006bee:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            s1 = s1 + s3;
 8006bf2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8006bf6:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8006bfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006bfe:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s3 = s2 - s4;
 8006c02:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8006c06:	edd7 7a08 	vldr	s15, [r7, #32]
 8006c0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c0e:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
            s2 = s2 + s4;
 8006c12:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8006c16:	edd7 7a08 	vldr	s15, [r7, #32]
 8006c1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c1e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            r1 = t1 + s3;
 8006c22:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8006c26:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8006c2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c2e:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            t1 = t1 - s3;
 8006c32:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8006c36:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8006c3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c3e:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            pSrc[2 * i1 + 1] = s1 + s2;
 8006c42:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006c46:	00db      	lsls	r3, r3, #3
 8006c48:	3304      	adds	r3, #4
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	4413      	add	r3, r2
 8006c4e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8006c52:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8006c56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c5a:	edc3 7a00 	vstr	s15, [r3]
            s2 = s1 - s2;
 8006c5e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8006c62:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8006c66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c6a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            s1 = t2 - r3;
 8006c6e:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8006c72:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8006c76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c7a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            t2 = t2 + r3;
 8006c7e:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8006c82:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8006c86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c8a:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            p1 = co5 * r2;
 8006c8e:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8006c92:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8006c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c9a:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si5 * s2;
 8006c9e:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8006ca2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8006ca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006caa:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co5 * s2;
 8006cae:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8006cb2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8006cb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cba:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si5 * r2;
 8006cbe:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8006cc2:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8006cc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cca:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i5]     = p1 + p2;
 8006cce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006cd2:	00db      	lsls	r3, r3, #3
 8006cd4:	68fa      	ldr	r2, [r7, #12]
 8006cd6:	4413      	add	r3, r2
 8006cd8:	ed97 7a07 	vldr	s14, [r7, #28]
 8006cdc:	edd7 7a06 	vldr	s15, [r7, #24]
 8006ce0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ce4:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i5 + 1] = p3 - p4;
 8006ce8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006cec:	00db      	lsls	r3, r3, #3
 8006cee:	3304      	adds	r3, #4
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	4413      	add	r3, r2
 8006cf4:	ed97 7a05 	vldr	s14, [r7, #20]
 8006cf8:	edd7 7a04 	vldr	s15, [r7, #16]
 8006cfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006d00:	edc3 7a00 	vstr	s15, [r3]
            p1 = co3 * r1;
 8006d04:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8006d08:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8006d0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d10:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si3 * s1;
 8006d14:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8006d18:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8006d1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d20:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co3 * s1;
 8006d24:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8006d28:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8006d2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d30:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si3 * r1;
 8006d34:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8006d38:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8006d3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d40:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i3]     = p1 + p2;
 8006d44:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006d48:	00db      	lsls	r3, r3, #3
 8006d4a:	68fa      	ldr	r2, [r7, #12]
 8006d4c:	4413      	add	r3, r2
 8006d4e:	ed97 7a07 	vldr	s14, [r7, #28]
 8006d52:	edd7 7a06 	vldr	s15, [r7, #24]
 8006d56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006d5a:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i3 + 1] = p3 - p4;
 8006d5e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006d62:	00db      	lsls	r3, r3, #3
 8006d64:	3304      	adds	r3, #4
 8006d66:	68fa      	ldr	r2, [r7, #12]
 8006d68:	4413      	add	r3, r2
 8006d6a:	ed97 7a05 	vldr	s14, [r7, #20]
 8006d6e:	edd7 7a04 	vldr	s15, [r7, #16]
 8006d72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006d76:	edc3 7a00 	vstr	s15, [r3]
            p1 = co7 * t1;
 8006d7a:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8006d7e:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8006d82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d86:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si7 * t2;
 8006d8a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8006d8e:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8006d92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d96:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co7 * t2;
 8006d9a:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8006d9e:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8006da2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006da6:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si7 * t1;
 8006daa:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8006dae:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8006db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006db6:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i7]     = p1 + p2;
 8006dba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006dbe:	00db      	lsls	r3, r3, #3
 8006dc0:	68fa      	ldr	r2, [r7, #12]
 8006dc2:	4413      	add	r3, r2
 8006dc4:	ed97 7a07 	vldr	s14, [r7, #28]
 8006dc8:	edd7 7a06 	vldr	s15, [r7, #24]
 8006dcc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006dd0:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i7 + 1] = p3 - p4;
 8006dd4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006dd8:	00db      	lsls	r3, r3, #3
 8006dda:	3304      	adds	r3, #4
 8006ddc:	68fa      	ldr	r2, [r7, #12]
 8006dde:	4413      	add	r3, r2
 8006de0:	ed97 7a05 	vldr	s14, [r7, #20]
 8006de4:	edd7 7a04 	vldr	s15, [r7, #16]
 8006de8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006dec:	edc3 7a00 	vstr	s15, [r3]
            r1 = (r6 - r8) * C81;
 8006df0:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8006df4:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8006df8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006dfc:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8006e00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e04:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r6 = (r6 + r8) * C81;
 8006e08:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8006e0c:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8006e10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e14:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8006e18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e1c:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
            s1 = (s6 - s8) * C81;
 8006e20:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8006e24:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8006e28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006e2c:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8006e30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e34:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s6 = (s6 + s8) * C81;
 8006e38:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8006e3c:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8006e40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e44:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8006e48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e4c:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            t1 = r5 - r1;
 8006e50:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8006e54:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8006e58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006e5c:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            r5 = r5 + r1;
 8006e60:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8006e64:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8006e68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e6c:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
            r8 = r7 - r6;
 8006e70:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 8006e74:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8006e78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006e7c:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
            r7 = r7 + r6;
 8006e80:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 8006e84:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8006e88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e8c:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
            t2 = s5 - s1;
 8006e90:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8006e94:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8006e98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006e9c:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            s5 = s5 + s1;
 8006ea0:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8006ea4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8006ea8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006eac:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            s8 = s7 - s6;
 8006eb0:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8006eb4:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8006eb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ebc:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
            s7 = s7 + s6;
 8006ec0:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8006ec4:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8006ec8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ecc:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
            r1 = r5 + s7;
 8006ed0:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8006ed4:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8006ed8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006edc:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r5 = r5 - s7;
 8006ee0:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8006ee4:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8006ee8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006eec:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
            r6 = t1 + s8;
 8006ef0:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8006ef4:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8006ef8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006efc:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
            t1 = t1 - s8;
 8006f00:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8006f04:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8006f08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006f0c:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            s1 = s5 - r7;
 8006f10:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8006f14:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8006f18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006f1c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s5 = s5 + r7;
 8006f20:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8006f24:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8006f28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006f2c:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            s6 = t2 - r8;
 8006f30:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8006f34:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8006f38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006f3c:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            t2 = t2 + r8;
 8006f40:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8006f44:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8006f48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006f4c:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            p1 = co2 * r1;
 8006f50:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8006f54:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8006f58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f5c:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si2 * s1;
 8006f60:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8006f64:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8006f68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f6c:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co2 * s1;
 8006f70:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8006f74:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8006f78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f7c:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si2 * r1;
 8006f80:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8006f84:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8006f88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f8c:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i2]     = p1 + p2;
 8006f90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f94:	00db      	lsls	r3, r3, #3
 8006f96:	68fa      	ldr	r2, [r7, #12]
 8006f98:	4413      	add	r3, r2
 8006f9a:	ed97 7a07 	vldr	s14, [r7, #28]
 8006f9e:	edd7 7a06 	vldr	s15, [r7, #24]
 8006fa2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006fa6:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i2 + 1] = p3 - p4;
 8006faa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006fae:	00db      	lsls	r3, r3, #3
 8006fb0:	3304      	adds	r3, #4
 8006fb2:	68fa      	ldr	r2, [r7, #12]
 8006fb4:	4413      	add	r3, r2
 8006fb6:	ed97 7a05 	vldr	s14, [r7, #20]
 8006fba:	edd7 7a04 	vldr	s15, [r7, #16]
 8006fbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006fc2:	edc3 7a00 	vstr	s15, [r3]
            p1 = co8 * r5;
 8006fc6:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8006fca:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8006fce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fd2:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si8 * s5;
 8006fd6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8006fda:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8006fde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fe2:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co8 * s5;
 8006fe6:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8006fea:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8006fee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ff2:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si8 * r5;
 8006ff6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8006ffa:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8006ffe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007002:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i8]     = p1 + p2;
 8007006:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800700a:	00db      	lsls	r3, r3, #3
 800700c:	68fa      	ldr	r2, [r7, #12]
 800700e:	4413      	add	r3, r2
 8007010:	ed97 7a07 	vldr	s14, [r7, #28]
 8007014:	edd7 7a06 	vldr	s15, [r7, #24]
 8007018:	ee77 7a27 	vadd.f32	s15, s14, s15
 800701c:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i8 + 1] = p3 - p4;
 8007020:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007024:	00db      	lsls	r3, r3, #3
 8007026:	3304      	adds	r3, #4
 8007028:	68fa      	ldr	r2, [r7, #12]
 800702a:	4413      	add	r3, r2
 800702c:	ed97 7a05 	vldr	s14, [r7, #20]
 8007030:	edd7 7a04 	vldr	s15, [r7, #16]
 8007034:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007038:	edc3 7a00 	vstr	s15, [r3]
            p1 = co6 * r6;
 800703c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8007040:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8007044:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007048:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si6 * s6;
 800704c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8007050:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8007054:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007058:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co6 * s6;
 800705c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8007060:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8007064:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007068:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si6 * r6;
 800706c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8007070:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8007074:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007078:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i6]     = p1 + p2;
 800707c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007080:	00db      	lsls	r3, r3, #3
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	4413      	add	r3, r2
 8007086:	ed97 7a07 	vldr	s14, [r7, #28]
 800708a:	edd7 7a06 	vldr	s15, [r7, #24]
 800708e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007092:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i6 + 1] = p3 - p4;
 8007096:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800709a:	00db      	lsls	r3, r3, #3
 800709c:	3304      	adds	r3, #4
 800709e:	68fa      	ldr	r2, [r7, #12]
 80070a0:	4413      	add	r3, r2
 80070a2:	ed97 7a05 	vldr	s14, [r7, #20]
 80070a6:	edd7 7a04 	vldr	s15, [r7, #16]
 80070aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80070ae:	edc3 7a00 	vstr	s15, [r3]
            p1 = co4 * t1;
 80070b2:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80070b6:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80070ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070be:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si4 * t2;
 80070c2:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80070c6:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 80070ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070ce:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co4 * t2;
 80070d2:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80070d6:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 80070da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070de:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si4 * t1;
 80070e2:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80070e6:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80070ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070ee:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i4]     = p1 + p2;
 80070f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80070f6:	00db      	lsls	r3, r3, #3
 80070f8:	68fa      	ldr	r2, [r7, #12]
 80070fa:	4413      	add	r3, r2
 80070fc:	ed97 7a07 	vldr	s14, [r7, #28]
 8007100:	edd7 7a06 	vldr	s15, [r7, #24]
 8007104:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007108:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i4 + 1] = p3 - p4;
 800710c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007110:	00db      	lsls	r3, r3, #3
 8007112:	3304      	adds	r3, #4
 8007114:	68fa      	ldr	r2, [r7, #12]
 8007116:	4413      	add	r3, r2
 8007118:	ed97 7a05 	vldr	s14, [r7, #20]
 800711c:	edd7 7a04 	vldr	s15, [r7, #16]
 8007120:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007124:	edc3 7a00 	vstr	s15, [r3]

            i1 += n1;
 8007128:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800712c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007130:	4413      	add	r3, r2
 8007132:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
         } while (i1 < fftLen);
 8007136:	897b      	ldrh	r3, [r7, #10]
 8007138:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800713c:	429a      	cmp	r2, r3
 800713e:	f4ff abba 	bcc.w	80068b6 <arm_radix8_butterfly_f32+0x746>

         j++;
 8007142:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007146:	3301      	adds	r3, #1
 8007148:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      } while (j < n2);
 800714c:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007150:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007154:	429a      	cmp	r2, r3
 8007156:	f4ff ab2c 	bcc.w	80067b2 <arm_radix8_butterfly_f32+0x642>

      twidCoefModifier <<= 3;
 800715a:	893b      	ldrh	r3, [r7, #8]
 800715c:	00db      	lsls	r3, r3, #3
 800715e:	813b      	strh	r3, [r7, #8]
   } while (n2 > 7);
 8007160:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007164:	2b07      	cmp	r3, #7
 8007166:	f63f a813 	bhi.w	8006190 <arm_radix8_butterfly_f32+0x20>
}
 800716a:	e000      	b.n	800716e <arm_radix8_butterfly_f32+0xffe>
         break;
 800716c:	bf00      	nop
}
 800716e:	bf00      	nop
 8007170:	37f4      	adds	r7, #244	@ 0xf4
 8007172:	46bd      	mov	sp, r7
 8007174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007178:	4770      	bx	lr
 800717a:	bf00      	nop

0800717c <stage_rfft_f32>:
#else
static void stage_rfft_f32(
  const arm_rfft_fast_instance_f32 * S,
  const float32_t * p,
        float32_t * pOut)
{
 800717c:	b480      	push	{r7}
 800717e:	b095      	sub	sp, #84	@ 0x54
 8007180:	af00      	add	r7, sp, #0
 8007182:	60f8      	str	r0, [r7, #12]
 8007184:	60b9      	str	r1, [r7, #8]
 8007186:	607a      	str	r2, [r7, #4]
        int32_t  k;                                /* Loop Counter */
        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
  const float32_t * pCoeff = S->pTwiddleRFFT;       /* Points to RFFT Twiddle factors */
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	695b      	ldr	r3, [r3, #20]
 800718c:	64bb      	str	r3, [r7, #72]	@ 0x48
  const float32_t *pA = p;                          /* increasing pointer */
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	647b      	str	r3, [r7, #68]	@ 0x44
  const float32_t *pB = p;                          /* decreasing pointer */
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	643b      	str	r3, [r7, #64]	@ 0x40
        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
        float32_t t1a, t1b;                         /* temporary variables */
        float32_t p0, p1, p2, p3;                   /* temporary variables */


   k = (S->Sint).fftLen - 1;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	881b      	ldrh	r3, [r3, #0]
 800719a:	3b01      	subs	r3, #1
 800719c:	64fb      	str	r3, [r7, #76]	@ 0x4c

   /* Pack first and last sample of the frequency domain together */

   xBR = pB[0];
 800719e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   xBI = pB[1];
 80071a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071a6:	3304      	adds	r3, #4
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   xAR = pA[0];
 80071ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	637b      	str	r3, [r7, #52]	@ 0x34
   xAI = pA[1];
 80071b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071b4:	3304      	adds	r3, #4
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	633b      	str	r3, [r7, #48]	@ 0x30

   twR = *pCoeff++ ;
 80071ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071bc:	1d1a      	adds	r2, r3, #4
 80071be:	64ba      	str	r2, [r7, #72]	@ 0x48
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   twI = *pCoeff++ ;
 80071c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071c6:	1d1a      	adds	r2, r3, #4
 80071c8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	62bb      	str	r3, [r7, #40]	@ 0x28


   // U1 = XA(1) + XB(1); % It is real
   t1a = xBR + xAR  ;
 80071ce:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80071d2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80071d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80071da:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

   // U2 = XB(1) - XA(1); % It is imaginary
   t1b = xBI + xAI  ;
 80071de:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80071e2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80071e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80071ea:	edc7 7a08 	vstr	s15, [r7, #32]

   // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
   // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
   *pOut++ = 0.5f * ( t1a + t1b );
 80071ee:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80071f2:	edd7 7a08 	vldr	s15, [r7, #32]
 80071f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	1d1a      	adds	r2, r3, #4
 80071fe:	607a      	str	r2, [r7, #4]
 8007200:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8007204:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007208:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( t1a - t1b );
 800720c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8007210:	edd7 7a08 	vldr	s15, [r7, #32]
 8007214:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	1d1a      	adds	r2, r3, #4
 800721c:	607a      	str	r2, [r7, #4]
 800721e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8007222:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007226:	edc3 7a00 	vstr	s15, [r3]

   // XA(1) = 1/2*( U1 - imag(U2) +  i*( U1 +imag(U2) ));
   pB  = p + 2*k;
 800722a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800722c:	00db      	lsls	r3, r3, #3
 800722e:	68ba      	ldr	r2, [r7, #8]
 8007230:	4413      	add	r3, r2
 8007232:	643b      	str	r3, [r7, #64]	@ 0x40
   pA += 2;
 8007234:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007236:	3308      	adds	r3, #8
 8007238:	647b      	str	r3, [r7, #68]	@ 0x44
         end
         XA(1) = 1/2* (XA(1) + XB(1) + TW(1) * (XB(1) - XA(1))) + i*( 1/2*( XA(1) + XB(1) + i*( XA(1) - XB(1))));
         X = XA;
      */

      xBI = pB[1];
 800723a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800723c:	3304      	adds	r3, #4
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	63bb      	str	r3, [r7, #56]	@ 0x38
      xBR = pB[0];
 8007242:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	63fb      	str	r3, [r7, #60]	@ 0x3c
      xAR = pA[0];
 8007248:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	637b      	str	r3, [r7, #52]	@ 0x34
      xAI = pA[1];
 800724e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007250:	3304      	adds	r3, #4
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	633b      	str	r3, [r7, #48]	@ 0x30

      twR = *pCoeff++;
 8007256:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007258:	1d1a      	adds	r2, r3, #4
 800725a:	64ba      	str	r2, [r7, #72]	@ 0x48
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      twI = *pCoeff++;
 8007260:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007262:	1d1a      	adds	r2, r3, #4
 8007264:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	62bb      	str	r3, [r7, #40]	@ 0x28

      t1a = xBR - xAR ;
 800726a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800726e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8007272:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007276:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      t1b = xBI + xAI ;
 800727a:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800727e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8007282:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007286:	edc7 7a08 	vstr	s15, [r7, #32]

      // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
      // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
      p0 = twR * t1a;
 800728a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800728e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8007292:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007296:	edc7 7a07 	vstr	s15, [r7, #28]
      p1 = twI * t1a;
 800729a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800729e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80072a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072a6:	edc7 7a06 	vstr	s15, [r7, #24]
      p2 = twR * t1b;
 80072aa:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80072ae:	edd7 7a08 	vldr	s15, [r7, #32]
 80072b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072b6:	edc7 7a05 	vstr	s15, [r7, #20]
      p3 = twI * t1b;
 80072ba:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80072be:	edd7 7a08 	vldr	s15, [r7, #32]
 80072c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072c6:	edc7 7a04 	vstr	s15, [r7, #16]

      *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
 80072ca:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80072ce:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80072d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80072d6:	edd7 7a07 	vldr	s15, [r7, #28]
 80072da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80072de:	edd7 7a04 	vldr	s15, [r7, #16]
 80072e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	1d1a      	adds	r2, r3, #4
 80072ea:	607a      	str	r2, [r7, #4]
 80072ec:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80072f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80072f4:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
 80072f8:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80072fc:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8007300:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007304:	edd7 7a06 	vldr	s15, [r7, #24]
 8007308:	ee37 7a27 	vadd.f32	s14, s14, s15
 800730c:	edd7 7a05 	vldr	s15, [r7, #20]
 8007310:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	1d1a      	adds	r2, r3, #4
 8007318:	607a      	str	r2, [r7, #4]
 800731a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800731e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007322:	edc3 7a00 	vstr	s15, [r3]


      pA += 2;
 8007326:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007328:	3308      	adds	r3, #8
 800732a:	647b      	str	r3, [r7, #68]	@ 0x44
      pB -= 2;
 800732c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800732e:	3b08      	subs	r3, #8
 8007330:	643b      	str	r3, [r7, #64]	@ 0x40
      k--;
 8007332:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007334:	3b01      	subs	r3, #1
 8007336:	64fb      	str	r3, [r7, #76]	@ 0x4c
   } while (k > 0);
 8007338:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800733a:	2b00      	cmp	r3, #0
 800733c:	f73f af7d 	bgt.w	800723a <stage_rfft_f32+0xbe>
}
 8007340:	bf00      	nop
 8007342:	bf00      	nop
 8007344:	3754      	adds	r7, #84	@ 0x54
 8007346:	46bd      	mov	sp, r7
 8007348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734c:	4770      	bx	lr

0800734e <merge_rfft_f32>:
/* Prepares data for inverse cfft */
static void merge_rfft_f32(
  const arm_rfft_fast_instance_f32 * S,
  const float32_t * p,
        float32_t * pOut)
{
 800734e:	b480      	push	{r7}
 8007350:	b095      	sub	sp, #84	@ 0x54
 8007352:	af00      	add	r7, sp, #0
 8007354:	60f8      	str	r0, [r7, #12]
 8007356:	60b9      	str	r1, [r7, #8]
 8007358:	607a      	str	r2, [r7, #4]
        int32_t  k;                                /* Loop Counter */
        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
  const float32_t *pCoeff = S->pTwiddleRFFT;        /* Points to RFFT Twiddle factors */
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	695b      	ldr	r3, [r3, #20]
 800735e:	64bb      	str	r3, [r7, #72]	@ 0x48
  const float32_t *pA = p;                          /* increasing pointer */
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	647b      	str	r3, [r7, #68]	@ 0x44
  const float32_t *pB = p;                          /* decreasing pointer */
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	643b      	str	r3, [r7, #64]	@ 0x40
        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
        float32_t t1a, t1b, r, s, t, u;             /* temporary variables */

   k = (S->Sint).fftLen - 1;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	881b      	ldrh	r3, [r3, #0]
 800736c:	3b01      	subs	r3, #1
 800736e:	64fb      	str	r3, [r7, #76]	@ 0x4c

   xAR = pA[0];
 8007370:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	63fb      	str	r3, [r7, #60]	@ 0x3c
   xAI = pA[1];
 8007376:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007378:	3304      	adds	r3, #4
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	63bb      	str	r3, [r7, #56]	@ 0x38

   pCoeff += 2 ;
 800737e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007380:	3308      	adds	r3, #8
 8007382:	64bb      	str	r3, [r7, #72]	@ 0x48

   *pOut++ = 0.5f * ( xAR + xAI );
 8007384:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8007388:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800738c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	1d1a      	adds	r2, r3, #4
 8007394:	607a      	str	r2, [r7, #4]
 8007396:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800739a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800739e:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( xAR - xAI );
 80073a2:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80073a6:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80073aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	1d1a      	adds	r2, r3, #4
 80073b2:	607a      	str	r2, [r7, #4]
 80073b4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80073b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80073bc:	edc3 7a00 	vstr	s15, [r3]

   pB  =  p + 2*k ;
 80073c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073c2:	00db      	lsls	r3, r3, #3
 80073c4:	68ba      	ldr	r2, [r7, #8]
 80073c6:	4413      	add	r3, r2
 80073c8:	643b      	str	r3, [r7, #64]	@ 0x40
   pA +=  2	   ;
 80073ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073cc:	3308      	adds	r3, #8
 80073ce:	647b      	str	r3, [r7, #68]	@ 0x44

   while (k > 0)
 80073d0:	e07e      	b.n	80074d0 <merge_rfft_f32+0x182>
   {
      /* G is half of the frequency complex spectrum */
      //for k = 2:N
      //    Xk(k) = 1/2 * (G(k) + conj(G(N-k+2)) + Tw(k)*( G(k) - conj(G(N-k+2))));
      xBI =   pB[1]    ;
 80073d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073d4:	3304      	adds	r3, #4
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	637b      	str	r3, [r7, #52]	@ 0x34
      xBR =   pB[0]    ;
 80073da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	633b      	str	r3, [r7, #48]	@ 0x30
      xAR =  pA[0];
 80073e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      xAI =  pA[1];
 80073e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073e8:	3304      	adds	r3, #4
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	63bb      	str	r3, [r7, #56]	@ 0x38

      twR = *pCoeff++;
 80073ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073f0:	1d1a      	adds	r2, r3, #4
 80073f2:	64ba      	str	r2, [r7, #72]	@ 0x48
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      twI = *pCoeff++;
 80073f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073fa:	1d1a      	adds	r2, r3, #4
 80073fc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	62bb      	str	r3, [r7, #40]	@ 0x28

      t1a = xAR - xBR ;
 8007402:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8007406:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800740a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800740e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      t1b = xAI + xBI ;
 8007412:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8007416:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800741a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800741e:	edc7 7a08 	vstr	s15, [r7, #32]

      r = twR * t1a;
 8007422:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8007426:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800742a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800742e:	edc7 7a07 	vstr	s15, [r7, #28]
      s = twI * t1b;
 8007432:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8007436:	edd7 7a08 	vldr	s15, [r7, #32]
 800743a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800743e:	edc7 7a06 	vstr	s15, [r7, #24]
      t = twI * t1a;
 8007442:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8007446:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800744a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800744e:	edc7 7a05 	vstr	s15, [r7, #20]
      u = twR * t1b;
 8007452:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8007456:	edd7 7a08 	vldr	s15, [r7, #32]
 800745a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800745e:	edc7 7a04 	vstr	s15, [r7, #16]

      // real(tw * (xA - xB)) = twR * (xAR - xBR) - twI * (xAI - xBI);
      // imag(tw * (xA - xB)) = twI * (xAR - xBR) + twR * (xAI - xBI);
      *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
 8007462:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8007466:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800746a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800746e:	edd7 7a07 	vldr	s15, [r7, #28]
 8007472:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007476:	edd7 7a06 	vldr	s15, [r7, #24]
 800747a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	1d1a      	adds	r2, r3, #4
 8007482:	607a      	str	r2, [r7, #4]
 8007484:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8007488:	ee67 7a87 	vmul.f32	s15, s15, s14
 800748c:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
 8007490:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8007494:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8007498:	ee37 7a67 	vsub.f32	s14, s14, s15
 800749c:	edd7 7a05 	vldr	s15, [r7, #20]
 80074a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80074a4:	edd7 7a04 	vldr	s15, [r7, #16]
 80074a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	1d1a      	adds	r2, r3, #4
 80074b0:	607a      	str	r2, [r7, #4]
 80074b2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80074b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80074ba:	edc3 7a00 	vstr	s15, [r3]

      pA += 2;
 80074be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074c0:	3308      	adds	r3, #8
 80074c2:	647b      	str	r3, [r7, #68]	@ 0x44
      pB -= 2;
 80074c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074c6:	3b08      	subs	r3, #8
 80074c8:	643b      	str	r3, [r7, #64]	@ 0x40
      k--;
 80074ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074cc:	3b01      	subs	r3, #1
 80074ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   while (k > 0)
 80074d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	f73f af7d 	bgt.w	80073d2 <merge_rfft_f32+0x84>
   }

}
 80074d8:	bf00      	nop
 80074da:	bf00      	nop
 80074dc:	3754      	adds	r7, #84	@ 0x54
 80074de:	46bd      	mov	sp, r7
 80074e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e4:	4770      	bx	lr

080074e6 <arm_rfft_fast_f32>:
ARM_DSP_ATTRIBUTE void arm_rfft_fast_f32(
  const arm_rfft_fast_instance_f32 * S,
  float32_t * p,
  float32_t * pOut,
  uint8_t ifftFlag)
{
 80074e6:	b580      	push	{r7, lr}
 80074e8:	b086      	sub	sp, #24
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	60f8      	str	r0, [r7, #12]
 80074ee:	60b9      	str	r1, [r7, #8]
 80074f0:	607a      	str	r2, [r7, #4]
 80074f2:	70fb      	strb	r3, [r7, #3]
   const arm_cfft_instance_f32 * Sint = &(S->Sint);
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	617b      	str	r3, [r7, #20]

   /* Calculation of Real FFT */
   if (ifftFlag)
 80074f8:	78fb      	ldrb	r3, [r7, #3]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d00b      	beq.n	8007516 <arm_rfft_fast_f32+0x30>
   {
      /*  Real FFT compression */
      merge_rfft_f32(S, p, pOut);
 80074fe:	687a      	ldr	r2, [r7, #4]
 8007500:	68b9      	ldr	r1, [r7, #8]
 8007502:	68f8      	ldr	r0, [r7, #12]
 8007504:	f7ff ff23 	bl	800734e <merge_rfft_f32>
      /* Complex radix-4 IFFT process */
      arm_cfft_f32( Sint, pOut, ifftFlag, 1);
 8007508:	78fa      	ldrb	r2, [r7, #3]
 800750a:	2301      	movs	r3, #1
 800750c:	6879      	ldr	r1, [r7, #4]
 800750e:	6978      	ldr	r0, [r7, #20]
 8007510:	f7fe fc5c 	bl	8005dcc <arm_cfft_f32>
      arm_cfft_f32( Sint, p, ifftFlag, 1);

      /*  Real FFT extraction */
      stage_rfft_f32(S, p, pOut);
   }
}
 8007514:	e00a      	b.n	800752c <arm_rfft_fast_f32+0x46>
      arm_cfft_f32( Sint, p, ifftFlag, 1);
 8007516:	78fa      	ldrb	r2, [r7, #3]
 8007518:	2301      	movs	r3, #1
 800751a:	68b9      	ldr	r1, [r7, #8]
 800751c:	6978      	ldr	r0, [r7, #20]
 800751e:	f7fe fc55 	bl	8005dcc <arm_cfft_f32>
      stage_rfft_f32(S, p, pOut);
 8007522:	687a      	ldr	r2, [r7, #4]
 8007524:	68b9      	ldr	r1, [r7, #8]
 8007526:	68f8      	ldr	r0, [r7, #12]
 8007528:	f7ff fe28 	bl	800717c <stage_rfft_f32>
}
 800752c:	bf00      	nop
 800752e:	3718      	adds	r7, #24
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}

08007534 <arm_rfft_fast_init_32_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_32_f32( arm_rfft_fast_instance_f32 * S ) {
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d102      	bne.n	8007548 <arm_rfft_fast_init_32_f32+0x14>
 8007542:	f04f 33ff 	mov.w	r3, #4294967295
 8007546:	e013      	b.n	8007570 <arm_rfft_fast_init_32_f32+0x3c>

  status=arm_cfft_init_16_f32(&(S->Sint));
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	4618      	mov	r0, r3
 800754c:	f7fe fdee 	bl	800612c <arm_cfft_init_16_f32>
 8007550:	4603      	mov	r3, r0
 8007552:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8007554:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d002      	beq.n	8007562 <arm_rfft_fast_init_32_f32+0x2e>
  {
    return(status);
 800755c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007560:	e006      	b.n	8007570 <arm_rfft_fast_init_32_f32+0x3c>
  }

  S->fftLenRFFT = 32U;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2220      	movs	r2, #32
 8007566:	821a      	strh	r2, [r3, #16]
  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_32;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	4a03      	ldr	r2, [pc, #12]	@ (8007578 <arm_rfft_fast_init_32_f32+0x44>)
 800756c:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 800756e:	2300      	movs	r3, #0
}
 8007570:	4618      	mov	r0, r3
 8007572:	3710      	adds	r7, #16
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}
 8007578:	08067690 	.word	0x08067690

0800757c <arm_rfft_fast_init_64_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_64_f32( arm_rfft_fast_instance_f32 * S ) {
 800757c:	b580      	push	{r7, lr}
 800757e:	b084      	sub	sp, #16
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d102      	bne.n	8007590 <arm_rfft_fast_init_64_f32+0x14>
 800758a:	f04f 33ff 	mov.w	r3, #4294967295
 800758e:	e013      	b.n	80075b8 <arm_rfft_fast_init_64_f32+0x3c>

  status=arm_cfft_init_32_f32(&(S->Sint));
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	4618      	mov	r0, r3
 8007594:	f7fe fda8 	bl	80060e8 <arm_cfft_init_32_f32>
 8007598:	4603      	mov	r3, r0
 800759a:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 800759c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d002      	beq.n	80075aa <arm_rfft_fast_init_64_f32+0x2e>
  {
    return(status);
 80075a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80075a8:	e006      	b.n	80075b8 <arm_rfft_fast_init_64_f32+0x3c>
  }
  S->fftLenRFFT = 64U;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2240      	movs	r2, #64	@ 0x40
 80075ae:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_64;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	4a03      	ldr	r2, [pc, #12]	@ (80075c0 <arm_rfft_fast_init_64_f32+0x44>)
 80075b4:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80075b6:	2300      	movs	r3, #0
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3710      	adds	r7, #16
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}
 80075c0:	08067710 	.word	0x08067710

080075c4 <arm_rfft_fast_init_128_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_128_f32( arm_rfft_fast_instance_f32 * S ) {
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d102      	bne.n	80075d8 <arm_rfft_fast_init_128_f32+0x14>
 80075d2:	f04f 33ff 	mov.w	r3, #4294967295
 80075d6:	e013      	b.n	8007600 <arm_rfft_fast_init_128_f32+0x3c>

  status=arm_cfft_init_64_f32(&(S->Sint));
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	4618      	mov	r0, r3
 80075dc:	f7fe fd62 	bl	80060a4 <arm_cfft_init_64_f32>
 80075e0:	4603      	mov	r3, r0
 80075e2:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80075e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d002      	beq.n	80075f2 <arm_rfft_fast_init_128_f32+0x2e>
  {
    return(status);
 80075ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80075f0:	e006      	b.n	8007600 <arm_rfft_fast_init_128_f32+0x3c>
  }
  S->fftLenRFFT = 128;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2280      	movs	r2, #128	@ 0x80
 80075f6:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_128;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	4a03      	ldr	r2, [pc, #12]	@ (8007608 <arm_rfft_fast_init_128_f32+0x44>)
 80075fc:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80075fe:	2300      	movs	r3, #0
}
 8007600:	4618      	mov	r0, r3
 8007602:	3710      	adds	r7, #16
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}
 8007608:	08067810 	.word	0x08067810

0800760c <arm_rfft_fast_init_256_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
*/

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_256_f32( arm_rfft_fast_instance_f32 * S ) {
 800760c:	b580      	push	{r7, lr}
 800760e:	b084      	sub	sp, #16
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d102      	bne.n	8007620 <arm_rfft_fast_init_256_f32+0x14>
 800761a:	f04f 33ff 	mov.w	r3, #4294967295
 800761e:	e014      	b.n	800764a <arm_rfft_fast_init_256_f32+0x3e>

  status=arm_cfft_init_128_f32(&(S->Sint));
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	4618      	mov	r0, r3
 8007624:	f7fe fd1c 	bl	8006060 <arm_cfft_init_128_f32>
 8007628:	4603      	mov	r3, r0
 800762a:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 800762c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d002      	beq.n	800763a <arm_rfft_fast_init_256_f32+0x2e>
  {
    return(status);
 8007634:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007638:	e007      	b.n	800764a <arm_rfft_fast_init_256_f32+0x3e>
  }
  S->fftLenRFFT = 256U;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007640:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_256;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	4a03      	ldr	r2, [pc, #12]	@ (8007654 <arm_rfft_fast_init_256_f32+0x48>)
 8007646:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8007648:	2300      	movs	r3, #0
}
 800764a:	4618      	mov	r0, r3
 800764c:	3710      	adds	r7, #16
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}
 8007652:	bf00      	nop
 8007654:	08067a10 	.word	0x08067a10

08007658 <arm_rfft_fast_init_512_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_512_f32( arm_rfft_fast_instance_f32 * S ) {
 8007658:	b580      	push	{r7, lr}
 800765a:	b084      	sub	sp, #16
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d102      	bne.n	800766c <arm_rfft_fast_init_512_f32+0x14>
 8007666:	f04f 33ff 	mov.w	r3, #4294967295
 800766a:	e014      	b.n	8007696 <arm_rfft_fast_init_512_f32+0x3e>

  status=arm_cfft_init_256_f32(&(S->Sint));
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	4618      	mov	r0, r3
 8007670:	f7fe fcd2 	bl	8006018 <arm_cfft_init_256_f32>
 8007674:	4603      	mov	r3, r0
 8007676:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8007678:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d002      	beq.n	8007686 <arm_rfft_fast_init_512_f32+0x2e>
  {
    return(status);
 8007680:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007684:	e007      	b.n	8007696 <arm_rfft_fast_init_512_f32+0x3e>
  }
  S->fftLenRFFT = 512U;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800768c:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_512;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	4a03      	ldr	r2, [pc, #12]	@ (80076a0 <arm_rfft_fast_init_512_f32+0x48>)
 8007692:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8007694:	2300      	movs	r3, #0
}
 8007696:	4618      	mov	r0, r3
 8007698:	3710      	adds	r7, #16
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
 800769e:	bf00      	nop
 80076a0:	08067e10 	.word	0x08067e10

080076a4 <arm_rfft_fast_init_1024_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_1024_f32( arm_rfft_fast_instance_f32 * S ) {
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b084      	sub	sp, #16
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d102      	bne.n	80076b8 <arm_rfft_fast_init_1024_f32+0x14>
 80076b2:	f04f 33ff 	mov.w	r3, #4294967295
 80076b6:	e014      	b.n	80076e2 <arm_rfft_fast_init_1024_f32+0x3e>

  status=arm_cfft_init_512_f32(&(S->Sint));
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4618      	mov	r0, r3
 80076bc:	f7fe fc88 	bl	8005fd0 <arm_cfft_init_512_f32>
 80076c0:	4603      	mov	r3, r0
 80076c2:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80076c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d002      	beq.n	80076d2 <arm_rfft_fast_init_1024_f32+0x2e>
  {
    return(status);
 80076cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80076d0:	e007      	b.n	80076e2 <arm_rfft_fast_init_1024_f32+0x3e>
  }
  S->fftLenRFFT = 1024U;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80076d8:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_1024;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	4a03      	ldr	r2, [pc, #12]	@ (80076ec <arm_rfft_fast_init_1024_f32+0x48>)
 80076de:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80076e0:	2300      	movs	r3, #0
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3710      	adds	r7, #16
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}
 80076ea:	bf00      	nop
 80076ec:	08068610 	.word	0x08068610

080076f0 <arm_rfft_fast_init_2048_f32>:
  @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */
ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_2048_f32( arm_rfft_fast_instance_f32 * S ) {
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b084      	sub	sp, #16
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d102      	bne.n	8007704 <arm_rfft_fast_init_2048_f32+0x14>
 80076fe:	f04f 33ff 	mov.w	r3, #4294967295
 8007702:	e014      	b.n	800772e <arm_rfft_fast_init_2048_f32+0x3e>

  status=arm_cfft_init_1024_f32(&(S->Sint));
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	4618      	mov	r0, r3
 8007708:	f7fe fc3e 	bl	8005f88 <arm_cfft_init_1024_f32>
 800770c:	4603      	mov	r3, r0
 800770e:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8007710:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d002      	beq.n	800771e <arm_rfft_fast_init_2048_f32+0x2e>
  {
    return(status);
 8007718:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800771c:	e007      	b.n	800772e <arm_rfft_fast_init_2048_f32+0x3e>
  }
  S->fftLenRFFT = 2048U;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007724:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_2048;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	4a03      	ldr	r2, [pc, #12]	@ (8007738 <arm_rfft_fast_init_2048_f32+0x48>)
 800772a:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 800772c:	2300      	movs	r3, #0
}
 800772e:	4618      	mov	r0, r3
 8007730:	3710      	adds	r7, #16
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
 8007736:	bf00      	nop
 8007738:	08069610 	.word	0x08069610

0800773c <arm_rfft_fast_init_4096_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_4096_f32( arm_rfft_fast_instance_f32 * S ) {
 800773c:	b580      	push	{r7, lr}
 800773e:	b084      	sub	sp, #16
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d102      	bne.n	8007750 <arm_rfft_fast_init_4096_f32+0x14>
 800774a:	f04f 33ff 	mov.w	r3, #4294967295
 800774e:	e014      	b.n	800777a <arm_rfft_fast_init_4096_f32+0x3e>

  status=arm_cfft_init_2048_f32(&(S->Sint));
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4618      	mov	r0, r3
 8007754:	f7fe fbf4 	bl	8005f40 <arm_cfft_init_2048_f32>
 8007758:	4603      	mov	r3, r0
 800775a:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 800775c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d002      	beq.n	800776a <arm_rfft_fast_init_4096_f32+0x2e>
  {
    return(status);
 8007764:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007768:	e007      	b.n	800777a <arm_rfft_fast_init_4096_f32+0x3e>
  }
  S->fftLenRFFT = 4096U;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007770:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_4096;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4a03      	ldr	r2, [pc, #12]	@ (8007784 <arm_rfft_fast_init_4096_f32+0x48>)
 8007776:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8007778:	2300      	movs	r3, #0
}
 800777a:	4618      	mov	r0, r3
 800777c:	3710      	adds	r7, #16
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}
 8007782:	bf00      	nop
 8007784:	0806b610 	.word	0x0806b610

08007788 <arm_rfft_fast_init_f32>:
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_f32(
  arm_rfft_fast_instance_f32 * S,
  uint16_t fftLen)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b084      	sub	sp, #16
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
 8007790:	460b      	mov	r3, r1
 8007792:	807b      	strh	r3, [r7, #2]
  arm_status status;


  switch (fftLen)
 8007794:	887b      	ldrh	r3, [r7, #2]
 8007796:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800779a:	d023      	beq.n	80077e4 <arm_rfft_fast_init_f32+0x5c>
 800779c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077a0:	dc50      	bgt.n	8007844 <arm_rfft_fast_init_f32+0xbc>
 80077a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077a6:	d023      	beq.n	80077f0 <arm_rfft_fast_init_f32+0x68>
 80077a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077ac:	dc4a      	bgt.n	8007844 <arm_rfft_fast_init_f32+0xbc>
 80077ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077b2:	d023      	beq.n	80077fc <arm_rfft_fast_init_f32+0x74>
 80077b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077b8:	dc44      	bgt.n	8007844 <arm_rfft_fast_init_f32+0xbc>
 80077ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077be:	d023      	beq.n	8007808 <arm_rfft_fast_init_f32+0x80>
 80077c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077c4:	dc3e      	bgt.n	8007844 <arm_rfft_fast_init_f32+0xbc>
 80077c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077ca:	d023      	beq.n	8007814 <arm_rfft_fast_init_f32+0x8c>
 80077cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077d0:	dc38      	bgt.n	8007844 <arm_rfft_fast_init_f32+0xbc>
 80077d2:	2b80      	cmp	r3, #128	@ 0x80
 80077d4:	d024      	beq.n	8007820 <arm_rfft_fast_init_f32+0x98>
 80077d6:	2b80      	cmp	r3, #128	@ 0x80
 80077d8:	dc34      	bgt.n	8007844 <arm_rfft_fast_init_f32+0xbc>
 80077da:	2b20      	cmp	r3, #32
 80077dc:	d02c      	beq.n	8007838 <arm_rfft_fast_init_f32+0xb0>
 80077de:	2b40      	cmp	r3, #64	@ 0x40
 80077e0:	d024      	beq.n	800782c <arm_rfft_fast_init_f32+0xa4>
 80077e2:	e02f      	b.n	8007844 <arm_rfft_fast_init_f32+0xbc>
  {
  case 4096U:
    status = arm_rfft_fast_init_4096_f32(S);
 80077e4:	6878      	ldr	r0, [r7, #4]
 80077e6:	f7ff ffa9 	bl	800773c <arm_rfft_fast_init_4096_f32>
 80077ea:	4603      	mov	r3, r0
 80077ec:	73fb      	strb	r3, [r7, #15]
    break;
 80077ee:	e02c      	b.n	800784a <arm_rfft_fast_init_f32+0xc2>
  case 2048U:
    status = arm_rfft_fast_init_2048_f32(S);
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f7ff ff7d 	bl	80076f0 <arm_rfft_fast_init_2048_f32>
 80077f6:	4603      	mov	r3, r0
 80077f8:	73fb      	strb	r3, [r7, #15]
    break;
 80077fa:	e026      	b.n	800784a <arm_rfft_fast_init_f32+0xc2>
  case 1024U:
    status = arm_rfft_fast_init_1024_f32(S);
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f7ff ff51 	bl	80076a4 <arm_rfft_fast_init_1024_f32>
 8007802:	4603      	mov	r3, r0
 8007804:	73fb      	strb	r3, [r7, #15]
    break;
 8007806:	e020      	b.n	800784a <arm_rfft_fast_init_f32+0xc2>
  case 512U:
    status = arm_rfft_fast_init_512_f32(S);
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	f7ff ff25 	bl	8007658 <arm_rfft_fast_init_512_f32>
 800780e:	4603      	mov	r3, r0
 8007810:	73fb      	strb	r3, [r7, #15]
    break;
 8007812:	e01a      	b.n	800784a <arm_rfft_fast_init_f32+0xc2>
  case 256U:
    status = arm_rfft_fast_init_256_f32(S);
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f7ff fef9 	bl	800760c <arm_rfft_fast_init_256_f32>
 800781a:	4603      	mov	r3, r0
 800781c:	73fb      	strb	r3, [r7, #15]
    break;
 800781e:	e014      	b.n	800784a <arm_rfft_fast_init_f32+0xc2>
  case 128U:
    status = arm_rfft_fast_init_128_f32(S);
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f7ff fecf 	bl	80075c4 <arm_rfft_fast_init_128_f32>
 8007826:	4603      	mov	r3, r0
 8007828:	73fb      	strb	r3, [r7, #15]
    break;
 800782a:	e00e      	b.n	800784a <arm_rfft_fast_init_f32+0xc2>
  case 64U:
    status = arm_rfft_fast_init_64_f32(S);
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f7ff fea5 	bl	800757c <arm_rfft_fast_init_64_f32>
 8007832:	4603      	mov	r3, r0
 8007834:	73fb      	strb	r3, [r7, #15]
    break;
 8007836:	e008      	b.n	800784a <arm_rfft_fast_init_f32+0xc2>
  case 32U:
    status = arm_rfft_fast_init_32_f32(S);
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f7ff fe7b 	bl	8007534 <arm_rfft_fast_init_32_f32>
 800783e:	4603      	mov	r3, r0
 8007840:	73fb      	strb	r3, [r7, #15]
    break;
 8007842:	e002      	b.n	800784a <arm_rfft_fast_init_f32+0xc2>
  default:
    return(ARM_MATH_ARGUMENT_ERROR);
 8007844:	f04f 33ff 	mov.w	r3, #4294967295
 8007848:	e001      	b.n	800784e <arm_rfft_fast_init_f32+0xc6>
    break;
  }

  return(status);
 800784a:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800784e:	4618      	mov	r0, r3
 8007850:	3710      	adds	r7, #16
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}
	...

08007858 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800785c:	4b0e      	ldr	r3, [pc, #56]	@ (8007898 <HAL_Init+0x40>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4a0d      	ldr	r2, [pc, #52]	@ (8007898 <HAL_Init+0x40>)
 8007862:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007866:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007868:	4b0b      	ldr	r3, [pc, #44]	@ (8007898 <HAL_Init+0x40>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a0a      	ldr	r2, [pc, #40]	@ (8007898 <HAL_Init+0x40>)
 800786e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007872:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007874:	4b08      	ldr	r3, [pc, #32]	@ (8007898 <HAL_Init+0x40>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a07      	ldr	r2, [pc, #28]	@ (8007898 <HAL_Init+0x40>)
 800787a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800787e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007880:	2003      	movs	r0, #3
 8007882:	f000 fd5b 	bl	800833c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007886:	200f      	movs	r0, #15
 8007888:	f000 f808 	bl	800789c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800788c:	f7fc fe7c 	bl	8004588 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007890:	2300      	movs	r3, #0
}
 8007892:	4618      	mov	r0, r3
 8007894:	bd80      	pop	{r7, pc}
 8007896:	bf00      	nop
 8007898:	40023c00 	.word	0x40023c00

0800789c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b082      	sub	sp, #8
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80078a4:	4b12      	ldr	r3, [pc, #72]	@ (80078f0 <HAL_InitTick+0x54>)
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	4b12      	ldr	r3, [pc, #72]	@ (80078f4 <HAL_InitTick+0x58>)
 80078aa:	781b      	ldrb	r3, [r3, #0]
 80078ac:	4619      	mov	r1, r3
 80078ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80078b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80078b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80078ba:	4618      	mov	r0, r3
 80078bc:	f000 fd73 	bl	80083a6 <HAL_SYSTICK_Config>
 80078c0:	4603      	mov	r3, r0
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d001      	beq.n	80078ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80078c6:	2301      	movs	r3, #1
 80078c8:	e00e      	b.n	80078e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2b0f      	cmp	r3, #15
 80078ce:	d80a      	bhi.n	80078e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80078d0:	2200      	movs	r2, #0
 80078d2:	6879      	ldr	r1, [r7, #4]
 80078d4:	f04f 30ff 	mov.w	r0, #4294967295
 80078d8:	f000 fd3b 	bl	8008352 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80078dc:	4a06      	ldr	r2, [pc, #24]	@ (80078f8 <HAL_InitTick+0x5c>)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80078e2:	2300      	movs	r3, #0
 80078e4:	e000      	b.n	80078e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	3708      	adds	r7, #8
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}
 80078f0:	20000028 	.word	0x20000028
 80078f4:	20000030 	.word	0x20000030
 80078f8:	2000002c 	.word	0x2000002c

080078fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80078fc:	b480      	push	{r7}
 80078fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007900:	4b06      	ldr	r3, [pc, #24]	@ (800791c <HAL_IncTick+0x20>)
 8007902:	781b      	ldrb	r3, [r3, #0]
 8007904:	461a      	mov	r2, r3
 8007906:	4b06      	ldr	r3, [pc, #24]	@ (8007920 <HAL_IncTick+0x24>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	4413      	add	r3, r2
 800790c:	4a04      	ldr	r2, [pc, #16]	@ (8007920 <HAL_IncTick+0x24>)
 800790e:	6013      	str	r3, [r2, #0]
}
 8007910:	bf00      	nop
 8007912:	46bd      	mov	sp, r7
 8007914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007918:	4770      	bx	lr
 800791a:	bf00      	nop
 800791c:	20000030 	.word	0x20000030
 8007920:	20005f24 	.word	0x20005f24

08007924 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007924:	b480      	push	{r7}
 8007926:	af00      	add	r7, sp, #0
  return uwTick;
 8007928:	4b03      	ldr	r3, [pc, #12]	@ (8007938 <HAL_GetTick+0x14>)
 800792a:	681b      	ldr	r3, [r3, #0]
}
 800792c:	4618      	mov	r0, r3
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr
 8007936:	bf00      	nop
 8007938:	20005f24 	.word	0x20005f24

0800793c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b084      	sub	sp, #16
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007944:	f7ff ffee 	bl	8007924 <HAL_GetTick>
 8007948:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007954:	d005      	beq.n	8007962 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007956:	4b0a      	ldr	r3, [pc, #40]	@ (8007980 <HAL_Delay+0x44>)
 8007958:	781b      	ldrb	r3, [r3, #0]
 800795a:	461a      	mov	r2, r3
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	4413      	add	r3, r2
 8007960:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007962:	bf00      	nop
 8007964:	f7ff ffde 	bl	8007924 <HAL_GetTick>
 8007968:	4602      	mov	r2, r0
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	1ad3      	subs	r3, r2, r3
 800796e:	68fa      	ldr	r2, [r7, #12]
 8007970:	429a      	cmp	r2, r3
 8007972:	d8f7      	bhi.n	8007964 <HAL_Delay+0x28>
  {
  }
}
 8007974:	bf00      	nop
 8007976:	bf00      	nop
 8007978:	3710      	adds	r7, #16
 800797a:	46bd      	mov	sp, r7
 800797c:	bd80      	pop	{r7, pc}
 800797e:	bf00      	nop
 8007980:	20000030 	.word	0x20000030

08007984 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b084      	sub	sp, #16
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800798c:	2300      	movs	r3, #0
 800798e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d101      	bne.n	800799a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8007996:	2301      	movs	r3, #1
 8007998:	e033      	b.n	8007a02 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d109      	bne.n	80079b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f7fc fe18 	bl	80045d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2200      	movs	r2, #0
 80079ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079ba:	f003 0310 	and.w	r3, r3, #16
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d118      	bne.n	80079f4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079c6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80079ca:	f023 0302 	bic.w	r3, r3, #2
 80079ce:	f043 0202 	orr.w	r2, r3, #2
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f000 fa62 	bl	8007ea0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079e6:	f023 0303 	bic.w	r3, r3, #3
 80079ea:	f043 0201 	orr.w	r2, r3, #1
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	641a      	str	r2, [r3, #64]	@ 0x40
 80079f2:	e001      	b.n	80079f8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80079f4:	2301      	movs	r3, #1
 80079f6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2200      	movs	r2, #0
 80079fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8007a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3710      	adds	r7, #16
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
	...

08007a0c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b088      	sub	sp, #32
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	60f8      	str	r0, [r7, #12]
 8007a14:	60b9      	str	r1, [r7, #8]
 8007a16:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8007a18:	2300      	movs	r3, #0
 8007a1a:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a26:	2b01      	cmp	r3, #1
 8007a28:	d101      	bne.n	8007a2e <HAL_ADC_Start_DMA+0x22>
 8007a2a:	2302      	movs	r3, #2
 8007a2c:	e0eb      	b.n	8007c06 <HAL_ADC_Start_DMA+0x1fa>
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2201      	movs	r2, #1
 8007a32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	f003 0301 	and.w	r3, r3, #1
 8007a40:	2b01      	cmp	r3, #1
 8007a42:	d018      	beq.n	8007a76 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	689a      	ldr	r2, [r3, #8]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f042 0201 	orr.w	r2, r2, #1
 8007a52:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007a54:	4b6e      	ldr	r3, [pc, #440]	@ (8007c10 <HAL_ADC_Start_DMA+0x204>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4a6e      	ldr	r2, [pc, #440]	@ (8007c14 <HAL_ADC_Start_DMA+0x208>)
 8007a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a5e:	0c9a      	lsrs	r2, r3, #18
 8007a60:	4613      	mov	r3, r2
 8007a62:	005b      	lsls	r3, r3, #1
 8007a64:	4413      	add	r3, r2
 8007a66:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8007a68:	e002      	b.n	8007a70 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	3b01      	subs	r3, #1
 8007a6e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8007a70:	697b      	ldr	r3, [r7, #20]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d1f9      	bne.n	8007a6a <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a84:	d107      	bne.n	8007a96 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	689a      	ldr	r2, [r3, #8]
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007a94:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	f003 0301 	and.w	r3, r3, #1
 8007aa0:	2b01      	cmp	r3, #1
 8007aa2:	f040 80a3 	bne.w	8007bec <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aaa:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8007aae:	f023 0301 	bic.w	r3, r3, #1
 8007ab2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d007      	beq.n	8007ad8 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007acc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8007ad0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007adc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007ae0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ae4:	d106      	bne.n	8007af4 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007aea:	f023 0206 	bic.w	r2, r3, #6
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	645a      	str	r2, [r3, #68]	@ 0x44
 8007af2:	e002      	b.n	8007afa <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2200      	movs	r2, #0
 8007af8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2200      	movs	r2, #0
 8007afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007b02:	4b45      	ldr	r3, [pc, #276]	@ (8007c18 <HAL_ADC_Start_DMA+0x20c>)
 8007b04:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b0a:	4a44      	ldr	r2, [pc, #272]	@ (8007c1c <HAL_ADC_Start_DMA+0x210>)
 8007b0c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b12:	4a43      	ldr	r2, [pc, #268]	@ (8007c20 <HAL_ADC_Start_DMA+0x214>)
 8007b14:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b1a:	4a42      	ldr	r2, [pc, #264]	@ (8007c24 <HAL_ADC_Start_DMA+0x218>)
 8007b1c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8007b26:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	685a      	ldr	r2, [r3, #4]
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8007b36:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	689a      	ldr	r2, [r3, #8]
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007b46:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	334c      	adds	r3, #76	@ 0x4c
 8007b52:	4619      	mov	r1, r3
 8007b54:	68ba      	ldr	r2, [r7, #8]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f000 fce0 	bl	800851c <HAL_DMA_Start_IT>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8007b60:	69bb      	ldr	r3, [r7, #24]
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	f003 031f 	and.w	r3, r3, #31
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d12a      	bne.n	8007bc2 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a2d      	ldr	r2, [pc, #180]	@ (8007c28 <HAL_ADC_Start_DMA+0x21c>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d015      	beq.n	8007ba2 <HAL_ADC_Start_DMA+0x196>
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a2c      	ldr	r2, [pc, #176]	@ (8007c2c <HAL_ADC_Start_DMA+0x220>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d105      	bne.n	8007b8c <HAL_ADC_Start_DMA+0x180>
 8007b80:	4b25      	ldr	r3, [pc, #148]	@ (8007c18 <HAL_ADC_Start_DMA+0x20c>)
 8007b82:	685b      	ldr	r3, [r3, #4]
 8007b84:	f003 031f 	and.w	r3, r3, #31
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d00a      	beq.n	8007ba2 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a27      	ldr	r2, [pc, #156]	@ (8007c30 <HAL_ADC_Start_DMA+0x224>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d136      	bne.n	8007c04 <HAL_ADC_Start_DMA+0x1f8>
 8007b96:	4b20      	ldr	r3, [pc, #128]	@ (8007c18 <HAL_ADC_Start_DMA+0x20c>)
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	f003 0310 	and.w	r3, r3, #16
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d130      	bne.n	8007c04 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	689b      	ldr	r3, [r3, #8]
 8007ba8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d129      	bne.n	8007c04 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	689a      	ldr	r2, [r3, #8]
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8007bbe:	609a      	str	r2, [r3, #8]
 8007bc0:	e020      	b.n	8007c04 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	4a18      	ldr	r2, [pc, #96]	@ (8007c28 <HAL_ADC_Start_DMA+0x21c>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d11b      	bne.n	8007c04 <HAL_ADC_Start_DMA+0x1f8>
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d114      	bne.n	8007c04 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	689a      	ldr	r2, [r3, #8]
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8007be8:	609a      	str	r2, [r3, #8]
 8007bea:	e00b      	b.n	8007c04 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bf0:	f043 0210 	orr.w	r2, r3, #16
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bfc:	f043 0201 	orr.w	r2, r3, #1
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8007c04:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3720      	adds	r7, #32
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}
 8007c0e:	bf00      	nop
 8007c10:	20000028 	.word	0x20000028
 8007c14:	431bde83 	.word	0x431bde83
 8007c18:	40012300 	.word	0x40012300
 8007c1c:	08008099 	.word	0x08008099
 8007c20:	08008153 	.word	0x08008153
 8007c24:	0800816f 	.word	0x0800816f
 8007c28:	40012000 	.word	0x40012000
 8007c2c:	40012100 	.word	0x40012100
 8007c30:	40012200 	.word	0x40012200

08007c34 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8007c3c:	bf00      	nop
 8007c3e:	370c      	adds	r7, #12
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr

08007c48 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b083      	sub	sp, #12
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8007c50:	bf00      	nop
 8007c52:	370c      	adds	r7, #12
 8007c54:	46bd      	mov	sp, r7
 8007c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5a:	4770      	bx	lr

08007c5c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b085      	sub	sp, #20
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
 8007c64:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8007c66:	2300      	movs	r3, #0
 8007c68:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c70:	2b01      	cmp	r3, #1
 8007c72:	d101      	bne.n	8007c78 <HAL_ADC_ConfigChannel+0x1c>
 8007c74:	2302      	movs	r3, #2
 8007c76:	e105      	b.n	8007e84 <HAL_ADC_ConfigChannel+0x228>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	2b09      	cmp	r3, #9
 8007c86:	d925      	bls.n	8007cd4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	68d9      	ldr	r1, [r3, #12]
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	b29b      	uxth	r3, r3
 8007c94:	461a      	mov	r2, r3
 8007c96:	4613      	mov	r3, r2
 8007c98:	005b      	lsls	r3, r3, #1
 8007c9a:	4413      	add	r3, r2
 8007c9c:	3b1e      	subs	r3, #30
 8007c9e:	2207      	movs	r2, #7
 8007ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ca4:	43da      	mvns	r2, r3
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	400a      	ands	r2, r1
 8007cac:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	68d9      	ldr	r1, [r3, #12]
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	689a      	ldr	r2, [r3, #8]
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	005b      	lsls	r3, r3, #1
 8007cc4:	4403      	add	r3, r0
 8007cc6:	3b1e      	subs	r3, #30
 8007cc8:	409a      	lsls	r2, r3
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	430a      	orrs	r2, r1
 8007cd0:	60da      	str	r2, [r3, #12]
 8007cd2:	e022      	b.n	8007d1a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	6919      	ldr	r1, [r3, #16]
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	461a      	mov	r2, r3
 8007ce2:	4613      	mov	r3, r2
 8007ce4:	005b      	lsls	r3, r3, #1
 8007ce6:	4413      	add	r3, r2
 8007ce8:	2207      	movs	r2, #7
 8007cea:	fa02 f303 	lsl.w	r3, r2, r3
 8007cee:	43da      	mvns	r2, r3
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	400a      	ands	r2, r1
 8007cf6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	6919      	ldr	r1, [r3, #16]
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	689a      	ldr	r2, [r3, #8]
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	4618      	mov	r0, r3
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	005b      	lsls	r3, r3, #1
 8007d0e:	4403      	add	r3, r0
 8007d10:	409a      	lsls	r2, r3
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	430a      	orrs	r2, r1
 8007d18:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	2b06      	cmp	r3, #6
 8007d20:	d824      	bhi.n	8007d6c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	685a      	ldr	r2, [r3, #4]
 8007d2c:	4613      	mov	r3, r2
 8007d2e:	009b      	lsls	r3, r3, #2
 8007d30:	4413      	add	r3, r2
 8007d32:	3b05      	subs	r3, #5
 8007d34:	221f      	movs	r2, #31
 8007d36:	fa02 f303 	lsl.w	r3, r2, r3
 8007d3a:	43da      	mvns	r2, r3
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	400a      	ands	r2, r1
 8007d42:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	b29b      	uxth	r3, r3
 8007d50:	4618      	mov	r0, r3
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	685a      	ldr	r2, [r3, #4]
 8007d56:	4613      	mov	r3, r2
 8007d58:	009b      	lsls	r3, r3, #2
 8007d5a:	4413      	add	r3, r2
 8007d5c:	3b05      	subs	r3, #5
 8007d5e:	fa00 f203 	lsl.w	r2, r0, r3
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	430a      	orrs	r2, r1
 8007d68:	635a      	str	r2, [r3, #52]	@ 0x34
 8007d6a:	e04c      	b.n	8007e06 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	2b0c      	cmp	r3, #12
 8007d72:	d824      	bhi.n	8007dbe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	685a      	ldr	r2, [r3, #4]
 8007d7e:	4613      	mov	r3, r2
 8007d80:	009b      	lsls	r3, r3, #2
 8007d82:	4413      	add	r3, r2
 8007d84:	3b23      	subs	r3, #35	@ 0x23
 8007d86:	221f      	movs	r2, #31
 8007d88:	fa02 f303 	lsl.w	r3, r2, r3
 8007d8c:	43da      	mvns	r2, r3
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	400a      	ands	r2, r1
 8007d94:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	4618      	mov	r0, r3
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	685a      	ldr	r2, [r3, #4]
 8007da8:	4613      	mov	r3, r2
 8007daa:	009b      	lsls	r3, r3, #2
 8007dac:	4413      	add	r3, r2
 8007dae:	3b23      	subs	r3, #35	@ 0x23
 8007db0:	fa00 f203 	lsl.w	r2, r0, r3
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	430a      	orrs	r2, r1
 8007dba:	631a      	str	r2, [r3, #48]	@ 0x30
 8007dbc:	e023      	b.n	8007e06 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	685a      	ldr	r2, [r3, #4]
 8007dc8:	4613      	mov	r3, r2
 8007dca:	009b      	lsls	r3, r3, #2
 8007dcc:	4413      	add	r3, r2
 8007dce:	3b41      	subs	r3, #65	@ 0x41
 8007dd0:	221f      	movs	r2, #31
 8007dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8007dd6:	43da      	mvns	r2, r3
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	400a      	ands	r2, r1
 8007dde:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	b29b      	uxth	r3, r3
 8007dec:	4618      	mov	r0, r3
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	685a      	ldr	r2, [r3, #4]
 8007df2:	4613      	mov	r3, r2
 8007df4:	009b      	lsls	r3, r3, #2
 8007df6:	4413      	add	r3, r2
 8007df8:	3b41      	subs	r3, #65	@ 0x41
 8007dfa:	fa00 f203 	lsl.w	r2, r0, r3
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	430a      	orrs	r2, r1
 8007e04:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007e06:	4b22      	ldr	r3, [pc, #136]	@ (8007e90 <HAL_ADC_ConfigChannel+0x234>)
 8007e08:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4a21      	ldr	r2, [pc, #132]	@ (8007e94 <HAL_ADC_ConfigChannel+0x238>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d109      	bne.n	8007e28 <HAL_ADC_ConfigChannel+0x1cc>
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	2b12      	cmp	r3, #18
 8007e1a:	d105      	bne.n	8007e28 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a19      	ldr	r2, [pc, #100]	@ (8007e94 <HAL_ADC_ConfigChannel+0x238>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d123      	bne.n	8007e7a <HAL_ADC_ConfigChannel+0x21e>
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	2b10      	cmp	r3, #16
 8007e38:	d003      	beq.n	8007e42 <HAL_ADC_ConfigChannel+0x1e6>
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	2b11      	cmp	r3, #17
 8007e40:	d11b      	bne.n	8007e7a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	2b10      	cmp	r3, #16
 8007e54:	d111      	bne.n	8007e7a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8007e56:	4b10      	ldr	r3, [pc, #64]	@ (8007e98 <HAL_ADC_ConfigChannel+0x23c>)
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4a10      	ldr	r2, [pc, #64]	@ (8007e9c <HAL_ADC_ConfigChannel+0x240>)
 8007e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8007e60:	0c9a      	lsrs	r2, r3, #18
 8007e62:	4613      	mov	r3, r2
 8007e64:	009b      	lsls	r3, r3, #2
 8007e66:	4413      	add	r3, r2
 8007e68:	005b      	lsls	r3, r3, #1
 8007e6a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8007e6c:	e002      	b.n	8007e74 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	3b01      	subs	r3, #1
 8007e72:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d1f9      	bne.n	8007e6e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8007e82:	2300      	movs	r3, #0
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3714      	adds	r7, #20
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8e:	4770      	bx	lr
 8007e90:	40012300 	.word	0x40012300
 8007e94:	40012000 	.word	0x40012000
 8007e98:	20000028 	.word	0x20000028
 8007e9c:	431bde83 	.word	0x431bde83

08007ea0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b085      	sub	sp, #20
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007ea8:	4b79      	ldr	r3, [pc, #484]	@ (8008090 <ADC_Init+0x1f0>)
 8007eaa:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	685b      	ldr	r3, [r3, #4]
 8007eb0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	685a      	ldr	r2, [r3, #4]
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	431a      	orrs	r2, r3
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	685a      	ldr	r2, [r3, #4]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007ed4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	6859      	ldr	r1, [r3, #4]
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	691b      	ldr	r3, [r3, #16]
 8007ee0:	021a      	lsls	r2, r3, #8
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	430a      	orrs	r2, r1
 8007ee8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	685a      	ldr	r2, [r3, #4]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8007ef8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	6859      	ldr	r1, [r3, #4]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	689a      	ldr	r2, [r3, #8]
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	430a      	orrs	r2, r1
 8007f0a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	689a      	ldr	r2, [r3, #8]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007f1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	6899      	ldr	r1, [r3, #8]
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	68da      	ldr	r2, [r3, #12]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	430a      	orrs	r2, r1
 8007f2c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f32:	4a58      	ldr	r2, [pc, #352]	@ (8008094 <ADC_Init+0x1f4>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d022      	beq.n	8007f7e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	689a      	ldr	r2, [r3, #8]
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007f46:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	6899      	ldr	r1, [r3, #8]
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	430a      	orrs	r2, r1
 8007f58:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	689a      	ldr	r2, [r3, #8]
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8007f68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	6899      	ldr	r1, [r3, #8]
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	430a      	orrs	r2, r1
 8007f7a:	609a      	str	r2, [r3, #8]
 8007f7c:	e00f      	b.n	8007f9e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	689a      	ldr	r2, [r3, #8]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007f8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	689a      	ldr	r2, [r3, #8]
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8007f9c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	689a      	ldr	r2, [r3, #8]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f022 0202 	bic.w	r2, r2, #2
 8007fac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	6899      	ldr	r1, [r3, #8]
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	7e1b      	ldrb	r3, [r3, #24]
 8007fb8:	005a      	lsls	r2, r3, #1
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	430a      	orrs	r2, r1
 8007fc0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d01b      	beq.n	8008004 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	685a      	ldr	r2, [r3, #4]
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007fda:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	685a      	ldr	r2, [r3, #4]
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8007fea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	6859      	ldr	r1, [r3, #4]
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ff6:	3b01      	subs	r3, #1
 8007ff8:	035a      	lsls	r2, r3, #13
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	430a      	orrs	r2, r1
 8008000:	605a      	str	r2, [r3, #4]
 8008002:	e007      	b.n	8008014 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	685a      	ldr	r2, [r3, #4]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008012:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8008022:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	69db      	ldr	r3, [r3, #28]
 800802e:	3b01      	subs	r3, #1
 8008030:	051a      	lsls	r2, r3, #20
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	430a      	orrs	r2, r1
 8008038:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	689a      	ldr	r2, [r3, #8]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008048:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	6899      	ldr	r1, [r3, #8]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008056:	025a      	lsls	r2, r3, #9
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	430a      	orrs	r2, r1
 800805e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	689a      	ldr	r2, [r3, #8]
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800806e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	6899      	ldr	r1, [r3, #8]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	695b      	ldr	r3, [r3, #20]
 800807a:	029a      	lsls	r2, r3, #10
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	430a      	orrs	r2, r1
 8008082:	609a      	str	r2, [r3, #8]
}
 8008084:	bf00      	nop
 8008086:	3714      	adds	r7, #20
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr
 8008090:	40012300 	.word	0x40012300
 8008094:	0f000001 	.word	0x0f000001

08008098 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b084      	sub	sp, #16
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080a4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080aa:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d13c      	bne.n	800812c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080b6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	689b      	ldr	r3, [r3, #8]
 80080c4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d12b      	bne.n	8008124 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d127      	bne.n	8008124 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080da:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d006      	beq.n	80080f0 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	689b      	ldr	r3, [r3, #8]
 80080e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d119      	bne.n	8008124 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	685a      	ldr	r2, [r3, #4]
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f022 0220 	bic.w	r2, r2, #32
 80080fe:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008104:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008110:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008114:	2b00      	cmp	r3, #0
 8008116:	d105      	bne.n	8008124 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800811c:	f043 0201 	orr.w	r2, r3, #1
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008124:	68f8      	ldr	r0, [r7, #12]
 8008126:	f7ff fd85 	bl	8007c34 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800812a:	e00e      	b.n	800814a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008130:	f003 0310 	and.w	r3, r3, #16
 8008134:	2b00      	cmp	r3, #0
 8008136:	d003      	beq.n	8008140 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8008138:	68f8      	ldr	r0, [r7, #12]
 800813a:	f7ff fd85 	bl	8007c48 <HAL_ADC_ErrorCallback>
}
 800813e:	e004      	b.n	800814a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	4798      	blx	r3
}
 800814a:	bf00      	nop
 800814c:	3710      	adds	r7, #16
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}

08008152 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8008152:	b580      	push	{r7, lr}
 8008154:	b084      	sub	sp, #16
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800815e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8008160:	68f8      	ldr	r0, [r7, #12]
 8008162:	f7fb fe51 	bl	8003e08 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008166:	bf00      	nop
 8008168:	3710      	adds	r7, #16
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}

0800816e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800816e:	b580      	push	{r7, lr}
 8008170:	b084      	sub	sp, #16
 8008172:	af00      	add	r7, sp, #0
 8008174:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800817a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	2240      	movs	r2, #64	@ 0x40
 8008180:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008186:	f043 0204 	orr.w	r2, r3, #4
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800818e:	68f8      	ldr	r0, [r7, #12]
 8008190:	f7ff fd5a 	bl	8007c48 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008194:	bf00      	nop
 8008196:	3710      	adds	r7, #16
 8008198:	46bd      	mov	sp, r7
 800819a:	bd80      	pop	{r7, pc}

0800819c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800819c:	b480      	push	{r7}
 800819e:	b085      	sub	sp, #20
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f003 0307 	and.w	r3, r3, #7
 80081aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80081ac:	4b0c      	ldr	r3, [pc, #48]	@ (80081e0 <__NVIC_SetPriorityGrouping+0x44>)
 80081ae:	68db      	ldr	r3, [r3, #12]
 80081b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80081b2:	68ba      	ldr	r2, [r7, #8]
 80081b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80081b8:	4013      	ands	r3, r2
 80081ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80081c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80081c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80081ce:	4a04      	ldr	r2, [pc, #16]	@ (80081e0 <__NVIC_SetPriorityGrouping+0x44>)
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	60d3      	str	r3, [r2, #12]
}
 80081d4:	bf00      	nop
 80081d6:	3714      	adds	r7, #20
 80081d8:	46bd      	mov	sp, r7
 80081da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081de:	4770      	bx	lr
 80081e0:	e000ed00 	.word	0xe000ed00

080081e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80081e4:	b480      	push	{r7}
 80081e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80081e8:	4b04      	ldr	r3, [pc, #16]	@ (80081fc <__NVIC_GetPriorityGrouping+0x18>)
 80081ea:	68db      	ldr	r3, [r3, #12]
 80081ec:	0a1b      	lsrs	r3, r3, #8
 80081ee:	f003 0307 	and.w	r3, r3, #7
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr
 80081fc:	e000ed00 	.word	0xe000ed00

08008200 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008200:	b480      	push	{r7}
 8008202:	b083      	sub	sp, #12
 8008204:	af00      	add	r7, sp, #0
 8008206:	4603      	mov	r3, r0
 8008208:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800820a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800820e:	2b00      	cmp	r3, #0
 8008210:	db0b      	blt.n	800822a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008212:	79fb      	ldrb	r3, [r7, #7]
 8008214:	f003 021f 	and.w	r2, r3, #31
 8008218:	4907      	ldr	r1, [pc, #28]	@ (8008238 <__NVIC_EnableIRQ+0x38>)
 800821a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800821e:	095b      	lsrs	r3, r3, #5
 8008220:	2001      	movs	r0, #1
 8008222:	fa00 f202 	lsl.w	r2, r0, r2
 8008226:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800822a:	bf00      	nop
 800822c:	370c      	adds	r7, #12
 800822e:	46bd      	mov	sp, r7
 8008230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008234:	4770      	bx	lr
 8008236:	bf00      	nop
 8008238:	e000e100 	.word	0xe000e100

0800823c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800823c:	b480      	push	{r7}
 800823e:	b083      	sub	sp, #12
 8008240:	af00      	add	r7, sp, #0
 8008242:	4603      	mov	r3, r0
 8008244:	6039      	str	r1, [r7, #0]
 8008246:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008248:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800824c:	2b00      	cmp	r3, #0
 800824e:	db0a      	blt.n	8008266 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	b2da      	uxtb	r2, r3
 8008254:	490c      	ldr	r1, [pc, #48]	@ (8008288 <__NVIC_SetPriority+0x4c>)
 8008256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800825a:	0112      	lsls	r2, r2, #4
 800825c:	b2d2      	uxtb	r2, r2
 800825e:	440b      	add	r3, r1
 8008260:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008264:	e00a      	b.n	800827c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	b2da      	uxtb	r2, r3
 800826a:	4908      	ldr	r1, [pc, #32]	@ (800828c <__NVIC_SetPriority+0x50>)
 800826c:	79fb      	ldrb	r3, [r7, #7]
 800826e:	f003 030f 	and.w	r3, r3, #15
 8008272:	3b04      	subs	r3, #4
 8008274:	0112      	lsls	r2, r2, #4
 8008276:	b2d2      	uxtb	r2, r2
 8008278:	440b      	add	r3, r1
 800827a:	761a      	strb	r2, [r3, #24]
}
 800827c:	bf00      	nop
 800827e:	370c      	adds	r7, #12
 8008280:	46bd      	mov	sp, r7
 8008282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008286:	4770      	bx	lr
 8008288:	e000e100 	.word	0xe000e100
 800828c:	e000ed00 	.word	0xe000ed00

08008290 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008290:	b480      	push	{r7}
 8008292:	b089      	sub	sp, #36	@ 0x24
 8008294:	af00      	add	r7, sp, #0
 8008296:	60f8      	str	r0, [r7, #12]
 8008298:	60b9      	str	r1, [r7, #8]
 800829a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	f003 0307 	and.w	r3, r3, #7
 80082a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80082a4:	69fb      	ldr	r3, [r7, #28]
 80082a6:	f1c3 0307 	rsb	r3, r3, #7
 80082aa:	2b04      	cmp	r3, #4
 80082ac:	bf28      	it	cs
 80082ae:	2304      	movcs	r3, #4
 80082b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80082b2:	69fb      	ldr	r3, [r7, #28]
 80082b4:	3304      	adds	r3, #4
 80082b6:	2b06      	cmp	r3, #6
 80082b8:	d902      	bls.n	80082c0 <NVIC_EncodePriority+0x30>
 80082ba:	69fb      	ldr	r3, [r7, #28]
 80082bc:	3b03      	subs	r3, #3
 80082be:	e000      	b.n	80082c2 <NVIC_EncodePriority+0x32>
 80082c0:	2300      	movs	r3, #0
 80082c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80082c4:	f04f 32ff 	mov.w	r2, #4294967295
 80082c8:	69bb      	ldr	r3, [r7, #24]
 80082ca:	fa02 f303 	lsl.w	r3, r2, r3
 80082ce:	43da      	mvns	r2, r3
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	401a      	ands	r2, r3
 80082d4:	697b      	ldr	r3, [r7, #20]
 80082d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80082d8:	f04f 31ff 	mov.w	r1, #4294967295
 80082dc:	697b      	ldr	r3, [r7, #20]
 80082de:	fa01 f303 	lsl.w	r3, r1, r3
 80082e2:	43d9      	mvns	r1, r3
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80082e8:	4313      	orrs	r3, r2
         );
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	3724      	adds	r7, #36	@ 0x24
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr
	...

080082f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b082      	sub	sp, #8
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	3b01      	subs	r3, #1
 8008304:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008308:	d301      	bcc.n	800830e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800830a:	2301      	movs	r3, #1
 800830c:	e00f      	b.n	800832e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800830e:	4a0a      	ldr	r2, [pc, #40]	@ (8008338 <SysTick_Config+0x40>)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	3b01      	subs	r3, #1
 8008314:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008316:	210f      	movs	r1, #15
 8008318:	f04f 30ff 	mov.w	r0, #4294967295
 800831c:	f7ff ff8e 	bl	800823c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008320:	4b05      	ldr	r3, [pc, #20]	@ (8008338 <SysTick_Config+0x40>)
 8008322:	2200      	movs	r2, #0
 8008324:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008326:	4b04      	ldr	r3, [pc, #16]	@ (8008338 <SysTick_Config+0x40>)
 8008328:	2207      	movs	r2, #7
 800832a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800832c:	2300      	movs	r3, #0
}
 800832e:	4618      	mov	r0, r3
 8008330:	3708      	adds	r7, #8
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}
 8008336:	bf00      	nop
 8008338:	e000e010 	.word	0xe000e010

0800833c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b082      	sub	sp, #8
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f7ff ff29 	bl	800819c <__NVIC_SetPriorityGrouping>
}
 800834a:	bf00      	nop
 800834c:	3708      	adds	r7, #8
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}

08008352 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008352:	b580      	push	{r7, lr}
 8008354:	b086      	sub	sp, #24
 8008356:	af00      	add	r7, sp, #0
 8008358:	4603      	mov	r3, r0
 800835a:	60b9      	str	r1, [r7, #8]
 800835c:	607a      	str	r2, [r7, #4]
 800835e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008360:	2300      	movs	r3, #0
 8008362:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008364:	f7ff ff3e 	bl	80081e4 <__NVIC_GetPriorityGrouping>
 8008368:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800836a:	687a      	ldr	r2, [r7, #4]
 800836c:	68b9      	ldr	r1, [r7, #8]
 800836e:	6978      	ldr	r0, [r7, #20]
 8008370:	f7ff ff8e 	bl	8008290 <NVIC_EncodePriority>
 8008374:	4602      	mov	r2, r0
 8008376:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800837a:	4611      	mov	r1, r2
 800837c:	4618      	mov	r0, r3
 800837e:	f7ff ff5d 	bl	800823c <__NVIC_SetPriority>
}
 8008382:	bf00      	nop
 8008384:	3718      	adds	r7, #24
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}

0800838a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800838a:	b580      	push	{r7, lr}
 800838c:	b082      	sub	sp, #8
 800838e:	af00      	add	r7, sp, #0
 8008390:	4603      	mov	r3, r0
 8008392:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008398:	4618      	mov	r0, r3
 800839a:	f7ff ff31 	bl	8008200 <__NVIC_EnableIRQ>
}
 800839e:	bf00      	nop
 80083a0:	3708      	adds	r7, #8
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}

080083a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80083a6:	b580      	push	{r7, lr}
 80083a8:	b082      	sub	sp, #8
 80083aa:	af00      	add	r7, sp, #0
 80083ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f7ff ffa2 	bl	80082f8 <SysTick_Config>
 80083b4:	4603      	mov	r3, r0
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3708      	adds	r7, #8
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}
	...

080083c0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b086      	sub	sp, #24
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80083c8:	2300      	movs	r3, #0
 80083ca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80083cc:	f7ff faaa 	bl	8007924 <HAL_GetTick>
 80083d0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d101      	bne.n	80083dc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80083d8:	2301      	movs	r3, #1
 80083da:	e099      	b.n	8008510 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2202      	movs	r2, #2
 80083e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2200      	movs	r2, #0
 80083e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	681a      	ldr	r2, [r3, #0]
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f022 0201 	bic.w	r2, r2, #1
 80083fa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80083fc:	e00f      	b.n	800841e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80083fe:	f7ff fa91 	bl	8007924 <HAL_GetTick>
 8008402:	4602      	mov	r2, r0
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	1ad3      	subs	r3, r2, r3
 8008408:	2b05      	cmp	r3, #5
 800840a:	d908      	bls.n	800841e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2220      	movs	r2, #32
 8008410:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2203      	movs	r2, #3
 8008416:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800841a:	2303      	movs	r3, #3
 800841c:	e078      	b.n	8008510 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f003 0301 	and.w	r3, r3, #1
 8008428:	2b00      	cmp	r3, #0
 800842a:	d1e8      	bne.n	80083fe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008434:	697a      	ldr	r2, [r7, #20]
 8008436:	4b38      	ldr	r3, [pc, #224]	@ (8008518 <HAL_DMA_Init+0x158>)
 8008438:	4013      	ands	r3, r2
 800843a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	685a      	ldr	r2, [r3, #4]
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	689b      	ldr	r3, [r3, #8]
 8008444:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800844a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	691b      	ldr	r3, [r3, #16]
 8008450:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008456:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	699b      	ldr	r3, [r3, #24]
 800845c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008462:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6a1b      	ldr	r3, [r3, #32]
 8008468:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800846a:	697a      	ldr	r2, [r7, #20]
 800846c:	4313      	orrs	r3, r2
 800846e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008474:	2b04      	cmp	r3, #4
 8008476:	d107      	bne.n	8008488 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008480:	4313      	orrs	r3, r2
 8008482:	697a      	ldr	r2, [r7, #20]
 8008484:	4313      	orrs	r3, r2
 8008486:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	697a      	ldr	r2, [r7, #20]
 800848e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	695b      	ldr	r3, [r3, #20]
 8008496:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	f023 0307 	bic.w	r3, r3, #7
 800849e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084a4:	697a      	ldr	r2, [r7, #20]
 80084a6:	4313      	orrs	r3, r2
 80084a8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084ae:	2b04      	cmp	r3, #4
 80084b0:	d117      	bne.n	80084e2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084b6:	697a      	ldr	r2, [r7, #20]
 80084b8:	4313      	orrs	r3, r2
 80084ba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d00e      	beq.n	80084e2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	f000 fb01 	bl	8008acc <DMA_CheckFifoParam>
 80084ca:	4603      	mov	r3, r0
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d008      	beq.n	80084e2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2240      	movs	r2, #64	@ 0x40
 80084d4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2201      	movs	r2, #1
 80084da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80084de:	2301      	movs	r3, #1
 80084e0:	e016      	b.n	8008510 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	697a      	ldr	r2, [r7, #20]
 80084e8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 fab8 	bl	8008a60 <DMA_CalcBaseAndBitshift>
 80084f0:	4603      	mov	r3, r0
 80084f2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084f8:	223f      	movs	r2, #63	@ 0x3f
 80084fa:	409a      	lsls	r2, r3
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2200      	movs	r2, #0
 8008504:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2201      	movs	r2, #1
 800850a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800850e:	2300      	movs	r3, #0
}
 8008510:	4618      	mov	r0, r3
 8008512:	3718      	adds	r7, #24
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}
 8008518:	f010803f 	.word	0xf010803f

0800851c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b086      	sub	sp, #24
 8008520:	af00      	add	r7, sp, #0
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	60b9      	str	r1, [r7, #8]
 8008526:	607a      	str	r2, [r7, #4]
 8008528:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800852a:	2300      	movs	r3, #0
 800852c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008532:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800853a:	2b01      	cmp	r3, #1
 800853c:	d101      	bne.n	8008542 <HAL_DMA_Start_IT+0x26>
 800853e:	2302      	movs	r3, #2
 8008540:	e040      	b.n	80085c4 <HAL_DMA_Start_IT+0xa8>
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	2201      	movs	r2, #1
 8008546:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008550:	b2db      	uxtb	r3, r3
 8008552:	2b01      	cmp	r3, #1
 8008554:	d12f      	bne.n	80085b6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2202      	movs	r2, #2
 800855a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2200      	movs	r2, #0
 8008562:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	687a      	ldr	r2, [r7, #4]
 8008568:	68b9      	ldr	r1, [r7, #8]
 800856a:	68f8      	ldr	r0, [r7, #12]
 800856c:	f000 fa4a 	bl	8008a04 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008574:	223f      	movs	r2, #63	@ 0x3f
 8008576:	409a      	lsls	r2, r3
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	681a      	ldr	r2, [r3, #0]
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f042 0216 	orr.w	r2, r2, #22
 800858a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008590:	2b00      	cmp	r3, #0
 8008592:	d007      	beq.n	80085a4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	681a      	ldr	r2, [r3, #0]
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f042 0208 	orr.w	r2, r2, #8
 80085a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	681a      	ldr	r2, [r3, #0]
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f042 0201 	orr.w	r2, r2, #1
 80085b2:	601a      	str	r2, [r3, #0]
 80085b4:	e005      	b.n	80085c2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	2200      	movs	r2, #0
 80085ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80085be:	2302      	movs	r3, #2
 80085c0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80085c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3718      	adds	r7, #24
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b084      	sub	sp, #16
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085d8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80085da:	f7ff f9a3 	bl	8007924 <HAL_GetTick>
 80085de:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80085e6:	b2db      	uxtb	r3, r3
 80085e8:	2b02      	cmp	r3, #2
 80085ea:	d008      	beq.n	80085fe <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2280      	movs	r2, #128	@ 0x80
 80085f0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2200      	movs	r2, #0
 80085f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80085fa:	2301      	movs	r3, #1
 80085fc:	e052      	b.n	80086a4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	681a      	ldr	r2, [r3, #0]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f022 0216 	bic.w	r2, r2, #22
 800860c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	695a      	ldr	r2, [r3, #20]
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800861c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008622:	2b00      	cmp	r3, #0
 8008624:	d103      	bne.n	800862e <HAL_DMA_Abort+0x62>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800862a:	2b00      	cmp	r3, #0
 800862c:	d007      	beq.n	800863e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	681a      	ldr	r2, [r3, #0]
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f022 0208 	bic.w	r2, r2, #8
 800863c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f022 0201 	bic.w	r2, r2, #1
 800864c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800864e:	e013      	b.n	8008678 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008650:	f7ff f968 	bl	8007924 <HAL_GetTick>
 8008654:	4602      	mov	r2, r0
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	1ad3      	subs	r3, r2, r3
 800865a:	2b05      	cmp	r3, #5
 800865c:	d90c      	bls.n	8008678 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2220      	movs	r2, #32
 8008662:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2203      	movs	r2, #3
 8008668:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2200      	movs	r2, #0
 8008670:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8008674:	2303      	movs	r3, #3
 8008676:	e015      	b.n	80086a4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f003 0301 	and.w	r3, r3, #1
 8008682:	2b00      	cmp	r3, #0
 8008684:	d1e4      	bne.n	8008650 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800868a:	223f      	movs	r2, #63	@ 0x3f
 800868c:	409a      	lsls	r2, r3
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2201      	movs	r2, #1
 8008696:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2200      	movs	r2, #0
 800869e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80086a2:	2300      	movs	r3, #0
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	3710      	adds	r7, #16
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd80      	pop	{r7, pc}

080086ac <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80086ac:	b480      	push	{r7}
 80086ae:	b083      	sub	sp, #12
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80086ba:	b2db      	uxtb	r3, r3
 80086bc:	2b02      	cmp	r3, #2
 80086be:	d004      	beq.n	80086ca <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2280      	movs	r2, #128	@ 0x80
 80086c4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80086c6:	2301      	movs	r3, #1
 80086c8:	e00c      	b.n	80086e4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2205      	movs	r2, #5
 80086ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	681a      	ldr	r2, [r3, #0]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f022 0201 	bic.w	r2, r2, #1
 80086e0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80086e2:	2300      	movs	r3, #0
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	370c      	adds	r7, #12
 80086e8:	46bd      	mov	sp, r7
 80086ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ee:	4770      	bx	lr

080086f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b086      	sub	sp, #24
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80086f8:	2300      	movs	r3, #0
 80086fa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80086fc:	4b8e      	ldr	r3, [pc, #568]	@ (8008938 <HAL_DMA_IRQHandler+0x248>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4a8e      	ldr	r2, [pc, #568]	@ (800893c <HAL_DMA_IRQHandler+0x24c>)
 8008702:	fba2 2303 	umull	r2, r3, r2, r3
 8008706:	0a9b      	lsrs	r3, r3, #10
 8008708:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800870e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800871a:	2208      	movs	r2, #8
 800871c:	409a      	lsls	r2, r3
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	4013      	ands	r3, r2
 8008722:	2b00      	cmp	r3, #0
 8008724:	d01a      	beq.n	800875c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f003 0304 	and.w	r3, r3, #4
 8008730:	2b00      	cmp	r3, #0
 8008732:	d013      	beq.n	800875c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	681a      	ldr	r2, [r3, #0]
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f022 0204 	bic.w	r2, r2, #4
 8008742:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008748:	2208      	movs	r2, #8
 800874a:	409a      	lsls	r2, r3
 800874c:	693b      	ldr	r3, [r7, #16]
 800874e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008754:	f043 0201 	orr.w	r2, r3, #1
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008760:	2201      	movs	r2, #1
 8008762:	409a      	lsls	r2, r3
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	4013      	ands	r3, r2
 8008768:	2b00      	cmp	r3, #0
 800876a:	d012      	beq.n	8008792 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	695b      	ldr	r3, [r3, #20]
 8008772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008776:	2b00      	cmp	r3, #0
 8008778:	d00b      	beq.n	8008792 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800877e:	2201      	movs	r2, #1
 8008780:	409a      	lsls	r2, r3
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800878a:	f043 0202 	orr.w	r2, r3, #2
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008796:	2204      	movs	r2, #4
 8008798:	409a      	lsls	r2, r3
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	4013      	ands	r3, r2
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d012      	beq.n	80087c8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f003 0302 	and.w	r3, r3, #2
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d00b      	beq.n	80087c8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087b4:	2204      	movs	r2, #4
 80087b6:	409a      	lsls	r2, r3
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087c0:	f043 0204 	orr.w	r2, r3, #4
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087cc:	2210      	movs	r2, #16
 80087ce:	409a      	lsls	r2, r3
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	4013      	ands	r3, r2
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d043      	beq.n	8008860 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f003 0308 	and.w	r3, r3, #8
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d03c      	beq.n	8008860 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087ea:	2210      	movs	r2, #16
 80087ec:	409a      	lsls	r2, r3
 80087ee:	693b      	ldr	r3, [r7, #16]
 80087f0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d018      	beq.n	8008832 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800880a:	2b00      	cmp	r3, #0
 800880c:	d108      	bne.n	8008820 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008812:	2b00      	cmp	r3, #0
 8008814:	d024      	beq.n	8008860 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	4798      	blx	r3
 800881e:	e01f      	b.n	8008860 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008824:	2b00      	cmp	r3, #0
 8008826:	d01b      	beq.n	8008860 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	4798      	blx	r3
 8008830:	e016      	b.n	8008860 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800883c:	2b00      	cmp	r3, #0
 800883e:	d107      	bne.n	8008850 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	681a      	ldr	r2, [r3, #0]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f022 0208 	bic.w	r2, r2, #8
 800884e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008854:	2b00      	cmp	r3, #0
 8008856:	d003      	beq.n	8008860 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008864:	2220      	movs	r2, #32
 8008866:	409a      	lsls	r2, r3
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	4013      	ands	r3, r2
 800886c:	2b00      	cmp	r3, #0
 800886e:	f000 808f 	beq.w	8008990 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f003 0310 	and.w	r3, r3, #16
 800887c:	2b00      	cmp	r3, #0
 800887e:	f000 8087 	beq.w	8008990 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008886:	2220      	movs	r2, #32
 8008888:	409a      	lsls	r2, r3
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008894:	b2db      	uxtb	r3, r3
 8008896:	2b05      	cmp	r3, #5
 8008898:	d136      	bne.n	8008908 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	681a      	ldr	r2, [r3, #0]
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f022 0216 	bic.w	r2, r2, #22
 80088a8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	695a      	ldr	r2, [r3, #20]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80088b8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d103      	bne.n	80088ca <HAL_DMA_IRQHandler+0x1da>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d007      	beq.n	80088da <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f022 0208 	bic.w	r2, r2, #8
 80088d8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088de:	223f      	movs	r2, #63	@ 0x3f
 80088e0:	409a      	lsls	r2, r3
 80088e2:	693b      	ldr	r3, [r7, #16]
 80088e4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2201      	movs	r2, #1
 80088ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2200      	movs	r2, #0
 80088f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d07e      	beq.n	80089fc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	4798      	blx	r3
        }
        return;
 8008906:	e079      	b.n	80089fc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008912:	2b00      	cmp	r3, #0
 8008914:	d01d      	beq.n	8008952 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008920:	2b00      	cmp	r3, #0
 8008922:	d10d      	bne.n	8008940 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008928:	2b00      	cmp	r3, #0
 800892a:	d031      	beq.n	8008990 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	4798      	blx	r3
 8008934:	e02c      	b.n	8008990 <HAL_DMA_IRQHandler+0x2a0>
 8008936:	bf00      	nop
 8008938:	20000028 	.word	0x20000028
 800893c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008944:	2b00      	cmp	r3, #0
 8008946:	d023      	beq.n	8008990 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	4798      	blx	r3
 8008950:	e01e      	b.n	8008990 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800895c:	2b00      	cmp	r3, #0
 800895e:	d10f      	bne.n	8008980 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	681a      	ldr	r2, [r3, #0]
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f022 0210 	bic.w	r2, r2, #16
 800896e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2201      	movs	r2, #1
 8008974:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2200      	movs	r2, #0
 800897c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008984:	2b00      	cmp	r3, #0
 8008986:	d003      	beq.n	8008990 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008994:	2b00      	cmp	r3, #0
 8008996:	d032      	beq.n	80089fe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800899c:	f003 0301 	and.w	r3, r3, #1
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d022      	beq.n	80089ea <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2205      	movs	r2, #5
 80089a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	681a      	ldr	r2, [r3, #0]
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f022 0201 	bic.w	r2, r2, #1
 80089ba:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	3301      	adds	r3, #1
 80089c0:	60bb      	str	r3, [r7, #8]
 80089c2:	697a      	ldr	r2, [r7, #20]
 80089c4:	429a      	cmp	r2, r3
 80089c6:	d307      	bcc.n	80089d8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f003 0301 	and.w	r3, r3, #1
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d1f2      	bne.n	80089bc <HAL_DMA_IRQHandler+0x2cc>
 80089d6:	e000      	b.n	80089da <HAL_DMA_IRQHandler+0x2ea>
          break;
 80089d8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2201      	movs	r2, #1
 80089de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2200      	movs	r2, #0
 80089e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d005      	beq.n	80089fe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	4798      	blx	r3
 80089fa:	e000      	b.n	80089fe <HAL_DMA_IRQHandler+0x30e>
        return;
 80089fc:	bf00      	nop
    }
  }
}
 80089fe:	3718      	adds	r7, #24
 8008a00:	46bd      	mov	sp, r7
 8008a02:	bd80      	pop	{r7, pc}

08008a04 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b085      	sub	sp, #20
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	60f8      	str	r0, [r7, #12]
 8008a0c:	60b9      	str	r1, [r7, #8]
 8008a0e:	607a      	str	r2, [r7, #4]
 8008a10:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	681a      	ldr	r2, [r3, #0]
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008a20:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	683a      	ldr	r2, [r7, #0]
 8008a28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	689b      	ldr	r3, [r3, #8]
 8008a2e:	2b40      	cmp	r3, #64	@ 0x40
 8008a30:	d108      	bne.n	8008a44 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	687a      	ldr	r2, [r7, #4]
 8008a38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	68ba      	ldr	r2, [r7, #8]
 8008a40:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008a42:	e007      	b.n	8008a54 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	68ba      	ldr	r2, [r7, #8]
 8008a4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	687a      	ldr	r2, [r7, #4]
 8008a52:	60da      	str	r2, [r3, #12]
}
 8008a54:	bf00      	nop
 8008a56:	3714      	adds	r7, #20
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5e:	4770      	bx	lr

08008a60 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008a60:	b480      	push	{r7}
 8008a62:	b085      	sub	sp, #20
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	b2db      	uxtb	r3, r3
 8008a6e:	3b10      	subs	r3, #16
 8008a70:	4a14      	ldr	r2, [pc, #80]	@ (8008ac4 <DMA_CalcBaseAndBitshift+0x64>)
 8008a72:	fba2 2303 	umull	r2, r3, r2, r3
 8008a76:	091b      	lsrs	r3, r3, #4
 8008a78:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008a7a:	4a13      	ldr	r2, [pc, #76]	@ (8008ac8 <DMA_CalcBaseAndBitshift+0x68>)
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	4413      	add	r3, r2
 8008a80:	781b      	ldrb	r3, [r3, #0]
 8008a82:	461a      	mov	r2, r3
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	2b03      	cmp	r3, #3
 8008a8c:	d909      	bls.n	8008aa2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8008a96:	f023 0303 	bic.w	r3, r3, #3
 8008a9a:	1d1a      	adds	r2, r3, #4
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	659a      	str	r2, [r3, #88]	@ 0x58
 8008aa0:	e007      	b.n	8008ab2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8008aaa:	f023 0303 	bic.w	r3, r3, #3
 8008aae:	687a      	ldr	r2, [r7, #4]
 8008ab0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	3714      	adds	r7, #20
 8008aba:	46bd      	mov	sp, r7
 8008abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac0:	4770      	bx	lr
 8008ac2:	bf00      	nop
 8008ac4:	aaaaaaab 	.word	0xaaaaaaab
 8008ac8:	0806f690 	.word	0x0806f690

08008acc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008acc:	b480      	push	{r7}
 8008ace:	b085      	sub	sp, #20
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008adc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	699b      	ldr	r3, [r3, #24]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d11f      	bne.n	8008b26 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	2b03      	cmp	r3, #3
 8008aea:	d856      	bhi.n	8008b9a <DMA_CheckFifoParam+0xce>
 8008aec:	a201      	add	r2, pc, #4	@ (adr r2, 8008af4 <DMA_CheckFifoParam+0x28>)
 8008aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008af2:	bf00      	nop
 8008af4:	08008b05 	.word	0x08008b05
 8008af8:	08008b17 	.word	0x08008b17
 8008afc:	08008b05 	.word	0x08008b05
 8008b00:	08008b9b 	.word	0x08008b9b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d046      	beq.n	8008b9e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8008b10:	2301      	movs	r3, #1
 8008b12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008b14:	e043      	b.n	8008b9e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b1a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008b1e:	d140      	bne.n	8008ba2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8008b20:	2301      	movs	r3, #1
 8008b22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008b24:	e03d      	b.n	8008ba2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	699b      	ldr	r3, [r3, #24]
 8008b2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b2e:	d121      	bne.n	8008b74 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	2b03      	cmp	r3, #3
 8008b34:	d837      	bhi.n	8008ba6 <DMA_CheckFifoParam+0xda>
 8008b36:	a201      	add	r2, pc, #4	@ (adr r2, 8008b3c <DMA_CheckFifoParam+0x70>)
 8008b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b3c:	08008b4d 	.word	0x08008b4d
 8008b40:	08008b53 	.word	0x08008b53
 8008b44:	08008b4d 	.word	0x08008b4d
 8008b48:	08008b65 	.word	0x08008b65
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	73fb      	strb	r3, [r7, #15]
      break;
 8008b50:	e030      	b.n	8008bb4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b56:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d025      	beq.n	8008baa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8008b5e:	2301      	movs	r3, #1
 8008b60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008b62:	e022      	b.n	8008baa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b68:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008b6c:	d11f      	bne.n	8008bae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8008b6e:	2301      	movs	r3, #1
 8008b70:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008b72:	e01c      	b.n	8008bae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	2b02      	cmp	r3, #2
 8008b78:	d903      	bls.n	8008b82 <DMA_CheckFifoParam+0xb6>
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	2b03      	cmp	r3, #3
 8008b7e:	d003      	beq.n	8008b88 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008b80:	e018      	b.n	8008bb4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8008b82:	2301      	movs	r3, #1
 8008b84:	73fb      	strb	r3, [r7, #15]
      break;
 8008b86:	e015      	b.n	8008bb4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d00e      	beq.n	8008bb2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8008b94:	2301      	movs	r3, #1
 8008b96:	73fb      	strb	r3, [r7, #15]
      break;
 8008b98:	e00b      	b.n	8008bb2 <DMA_CheckFifoParam+0xe6>
      break;
 8008b9a:	bf00      	nop
 8008b9c:	e00a      	b.n	8008bb4 <DMA_CheckFifoParam+0xe8>
      break;
 8008b9e:	bf00      	nop
 8008ba0:	e008      	b.n	8008bb4 <DMA_CheckFifoParam+0xe8>
      break;
 8008ba2:	bf00      	nop
 8008ba4:	e006      	b.n	8008bb4 <DMA_CheckFifoParam+0xe8>
      break;
 8008ba6:	bf00      	nop
 8008ba8:	e004      	b.n	8008bb4 <DMA_CheckFifoParam+0xe8>
      break;
 8008baa:	bf00      	nop
 8008bac:	e002      	b.n	8008bb4 <DMA_CheckFifoParam+0xe8>
      break;   
 8008bae:	bf00      	nop
 8008bb0:	e000      	b.n	8008bb4 <DMA_CheckFifoParam+0xe8>
      break;
 8008bb2:	bf00      	nop
    }
  } 
  
  return status; 
 8008bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3714      	adds	r7, #20
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc0:	4770      	bx	lr
 8008bc2:	bf00      	nop

08008bc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b089      	sub	sp, #36	@ 0x24
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
 8008bcc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008bce:	2300      	movs	r3, #0
 8008bd0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008bda:	2300      	movs	r3, #0
 8008bdc:	61fb      	str	r3, [r7, #28]
 8008bde:	e16b      	b.n	8008eb8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008be0:	2201      	movs	r2, #1
 8008be2:	69fb      	ldr	r3, [r7, #28]
 8008be4:	fa02 f303 	lsl.w	r3, r2, r3
 8008be8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	697a      	ldr	r2, [r7, #20]
 8008bf0:	4013      	ands	r3, r2
 8008bf2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008bf4:	693a      	ldr	r2, [r7, #16]
 8008bf6:	697b      	ldr	r3, [r7, #20]
 8008bf8:	429a      	cmp	r2, r3
 8008bfa:	f040 815a 	bne.w	8008eb2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	685b      	ldr	r3, [r3, #4]
 8008c02:	f003 0303 	and.w	r3, r3, #3
 8008c06:	2b01      	cmp	r3, #1
 8008c08:	d005      	beq.n	8008c16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008c12:	2b02      	cmp	r3, #2
 8008c14:	d130      	bne.n	8008c78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	689b      	ldr	r3, [r3, #8]
 8008c1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008c1c:	69fb      	ldr	r3, [r7, #28]
 8008c1e:	005b      	lsls	r3, r3, #1
 8008c20:	2203      	movs	r2, #3
 8008c22:	fa02 f303 	lsl.w	r3, r2, r3
 8008c26:	43db      	mvns	r3, r3
 8008c28:	69ba      	ldr	r2, [r7, #24]
 8008c2a:	4013      	ands	r3, r2
 8008c2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	68da      	ldr	r2, [r3, #12]
 8008c32:	69fb      	ldr	r3, [r7, #28]
 8008c34:	005b      	lsls	r3, r3, #1
 8008c36:	fa02 f303 	lsl.w	r3, r2, r3
 8008c3a:	69ba      	ldr	r2, [r7, #24]
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	69ba      	ldr	r2, [r7, #24]
 8008c44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	685b      	ldr	r3, [r3, #4]
 8008c4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008c4c:	2201      	movs	r2, #1
 8008c4e:	69fb      	ldr	r3, [r7, #28]
 8008c50:	fa02 f303 	lsl.w	r3, r2, r3
 8008c54:	43db      	mvns	r3, r3
 8008c56:	69ba      	ldr	r2, [r7, #24]
 8008c58:	4013      	ands	r3, r2
 8008c5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	091b      	lsrs	r3, r3, #4
 8008c62:	f003 0201 	and.w	r2, r3, #1
 8008c66:	69fb      	ldr	r3, [r7, #28]
 8008c68:	fa02 f303 	lsl.w	r3, r2, r3
 8008c6c:	69ba      	ldr	r2, [r7, #24]
 8008c6e:	4313      	orrs	r3, r2
 8008c70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	69ba      	ldr	r2, [r7, #24]
 8008c76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	f003 0303 	and.w	r3, r3, #3
 8008c80:	2b03      	cmp	r3, #3
 8008c82:	d017      	beq.n	8008cb4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	68db      	ldr	r3, [r3, #12]
 8008c88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008c8a:	69fb      	ldr	r3, [r7, #28]
 8008c8c:	005b      	lsls	r3, r3, #1
 8008c8e:	2203      	movs	r2, #3
 8008c90:	fa02 f303 	lsl.w	r3, r2, r3
 8008c94:	43db      	mvns	r3, r3
 8008c96:	69ba      	ldr	r2, [r7, #24]
 8008c98:	4013      	ands	r3, r2
 8008c9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	689a      	ldr	r2, [r3, #8]
 8008ca0:	69fb      	ldr	r3, [r7, #28]
 8008ca2:	005b      	lsls	r3, r3, #1
 8008ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ca8:	69ba      	ldr	r2, [r7, #24]
 8008caa:	4313      	orrs	r3, r2
 8008cac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	69ba      	ldr	r2, [r7, #24]
 8008cb2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	685b      	ldr	r3, [r3, #4]
 8008cb8:	f003 0303 	and.w	r3, r3, #3
 8008cbc:	2b02      	cmp	r3, #2
 8008cbe:	d123      	bne.n	8008d08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008cc0:	69fb      	ldr	r3, [r7, #28]
 8008cc2:	08da      	lsrs	r2, r3, #3
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	3208      	adds	r2, #8
 8008cc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ccc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008cce:	69fb      	ldr	r3, [r7, #28]
 8008cd0:	f003 0307 	and.w	r3, r3, #7
 8008cd4:	009b      	lsls	r3, r3, #2
 8008cd6:	220f      	movs	r2, #15
 8008cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8008cdc:	43db      	mvns	r3, r3
 8008cde:	69ba      	ldr	r2, [r7, #24]
 8008ce0:	4013      	ands	r3, r2
 8008ce2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	691a      	ldr	r2, [r3, #16]
 8008ce8:	69fb      	ldr	r3, [r7, #28]
 8008cea:	f003 0307 	and.w	r3, r3, #7
 8008cee:	009b      	lsls	r3, r3, #2
 8008cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8008cf4:	69ba      	ldr	r2, [r7, #24]
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008cfa:	69fb      	ldr	r3, [r7, #28]
 8008cfc:	08da      	lsrs	r2, r3, #3
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	3208      	adds	r2, #8
 8008d02:	69b9      	ldr	r1, [r7, #24]
 8008d04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008d0e:	69fb      	ldr	r3, [r7, #28]
 8008d10:	005b      	lsls	r3, r3, #1
 8008d12:	2203      	movs	r2, #3
 8008d14:	fa02 f303 	lsl.w	r3, r2, r3
 8008d18:	43db      	mvns	r3, r3
 8008d1a:	69ba      	ldr	r2, [r7, #24]
 8008d1c:	4013      	ands	r3, r2
 8008d1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	f003 0203 	and.w	r2, r3, #3
 8008d28:	69fb      	ldr	r3, [r7, #28]
 8008d2a:	005b      	lsls	r3, r3, #1
 8008d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8008d30:	69ba      	ldr	r2, [r7, #24]
 8008d32:	4313      	orrs	r3, r2
 8008d34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	69ba      	ldr	r2, [r7, #24]
 8008d3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	685b      	ldr	r3, [r3, #4]
 8008d40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	f000 80b4 	beq.w	8008eb2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	60fb      	str	r3, [r7, #12]
 8008d4e:	4b60      	ldr	r3, [pc, #384]	@ (8008ed0 <HAL_GPIO_Init+0x30c>)
 8008d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d52:	4a5f      	ldr	r2, [pc, #380]	@ (8008ed0 <HAL_GPIO_Init+0x30c>)
 8008d54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008d58:	6453      	str	r3, [r2, #68]	@ 0x44
 8008d5a:	4b5d      	ldr	r3, [pc, #372]	@ (8008ed0 <HAL_GPIO_Init+0x30c>)
 8008d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008d62:	60fb      	str	r3, [r7, #12]
 8008d64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008d66:	4a5b      	ldr	r2, [pc, #364]	@ (8008ed4 <HAL_GPIO_Init+0x310>)
 8008d68:	69fb      	ldr	r3, [r7, #28]
 8008d6a:	089b      	lsrs	r3, r3, #2
 8008d6c:	3302      	adds	r3, #2
 8008d6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008d74:	69fb      	ldr	r3, [r7, #28]
 8008d76:	f003 0303 	and.w	r3, r3, #3
 8008d7a:	009b      	lsls	r3, r3, #2
 8008d7c:	220f      	movs	r2, #15
 8008d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d82:	43db      	mvns	r3, r3
 8008d84:	69ba      	ldr	r2, [r7, #24]
 8008d86:	4013      	ands	r3, r2
 8008d88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	4a52      	ldr	r2, [pc, #328]	@ (8008ed8 <HAL_GPIO_Init+0x314>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d02b      	beq.n	8008dea <HAL_GPIO_Init+0x226>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	4a51      	ldr	r2, [pc, #324]	@ (8008edc <HAL_GPIO_Init+0x318>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d025      	beq.n	8008de6 <HAL_GPIO_Init+0x222>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	4a50      	ldr	r2, [pc, #320]	@ (8008ee0 <HAL_GPIO_Init+0x31c>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d01f      	beq.n	8008de2 <HAL_GPIO_Init+0x21e>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	4a4f      	ldr	r2, [pc, #316]	@ (8008ee4 <HAL_GPIO_Init+0x320>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d019      	beq.n	8008dde <HAL_GPIO_Init+0x21a>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	4a4e      	ldr	r2, [pc, #312]	@ (8008ee8 <HAL_GPIO_Init+0x324>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d013      	beq.n	8008dda <HAL_GPIO_Init+0x216>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	4a4d      	ldr	r2, [pc, #308]	@ (8008eec <HAL_GPIO_Init+0x328>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d00d      	beq.n	8008dd6 <HAL_GPIO_Init+0x212>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	4a4c      	ldr	r2, [pc, #304]	@ (8008ef0 <HAL_GPIO_Init+0x32c>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d007      	beq.n	8008dd2 <HAL_GPIO_Init+0x20e>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	4a4b      	ldr	r2, [pc, #300]	@ (8008ef4 <HAL_GPIO_Init+0x330>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d101      	bne.n	8008dce <HAL_GPIO_Init+0x20a>
 8008dca:	2307      	movs	r3, #7
 8008dcc:	e00e      	b.n	8008dec <HAL_GPIO_Init+0x228>
 8008dce:	2308      	movs	r3, #8
 8008dd0:	e00c      	b.n	8008dec <HAL_GPIO_Init+0x228>
 8008dd2:	2306      	movs	r3, #6
 8008dd4:	e00a      	b.n	8008dec <HAL_GPIO_Init+0x228>
 8008dd6:	2305      	movs	r3, #5
 8008dd8:	e008      	b.n	8008dec <HAL_GPIO_Init+0x228>
 8008dda:	2304      	movs	r3, #4
 8008ddc:	e006      	b.n	8008dec <HAL_GPIO_Init+0x228>
 8008dde:	2303      	movs	r3, #3
 8008de0:	e004      	b.n	8008dec <HAL_GPIO_Init+0x228>
 8008de2:	2302      	movs	r3, #2
 8008de4:	e002      	b.n	8008dec <HAL_GPIO_Init+0x228>
 8008de6:	2301      	movs	r3, #1
 8008de8:	e000      	b.n	8008dec <HAL_GPIO_Init+0x228>
 8008dea:	2300      	movs	r3, #0
 8008dec:	69fa      	ldr	r2, [r7, #28]
 8008dee:	f002 0203 	and.w	r2, r2, #3
 8008df2:	0092      	lsls	r2, r2, #2
 8008df4:	4093      	lsls	r3, r2
 8008df6:	69ba      	ldr	r2, [r7, #24]
 8008df8:	4313      	orrs	r3, r2
 8008dfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008dfc:	4935      	ldr	r1, [pc, #212]	@ (8008ed4 <HAL_GPIO_Init+0x310>)
 8008dfe:	69fb      	ldr	r3, [r7, #28]
 8008e00:	089b      	lsrs	r3, r3, #2
 8008e02:	3302      	adds	r3, #2
 8008e04:	69ba      	ldr	r2, [r7, #24]
 8008e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008e0a:	4b3b      	ldr	r3, [pc, #236]	@ (8008ef8 <HAL_GPIO_Init+0x334>)
 8008e0c:	689b      	ldr	r3, [r3, #8]
 8008e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e10:	693b      	ldr	r3, [r7, #16]
 8008e12:	43db      	mvns	r3, r3
 8008e14:	69ba      	ldr	r2, [r7, #24]
 8008e16:	4013      	ands	r3, r2
 8008e18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d003      	beq.n	8008e2e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8008e26:	69ba      	ldr	r2, [r7, #24]
 8008e28:	693b      	ldr	r3, [r7, #16]
 8008e2a:	4313      	orrs	r3, r2
 8008e2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008e2e:	4a32      	ldr	r2, [pc, #200]	@ (8008ef8 <HAL_GPIO_Init+0x334>)
 8008e30:	69bb      	ldr	r3, [r7, #24]
 8008e32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008e34:	4b30      	ldr	r3, [pc, #192]	@ (8008ef8 <HAL_GPIO_Init+0x334>)
 8008e36:	68db      	ldr	r3, [r3, #12]
 8008e38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	43db      	mvns	r3, r3
 8008e3e:	69ba      	ldr	r2, [r7, #24]
 8008e40:	4013      	ands	r3, r2
 8008e42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d003      	beq.n	8008e58 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008e50:	69ba      	ldr	r2, [r7, #24]
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	4313      	orrs	r3, r2
 8008e56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008e58:	4a27      	ldr	r2, [pc, #156]	@ (8008ef8 <HAL_GPIO_Init+0x334>)
 8008e5a:	69bb      	ldr	r3, [r7, #24]
 8008e5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008e5e:	4b26      	ldr	r3, [pc, #152]	@ (8008ef8 <HAL_GPIO_Init+0x334>)
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e64:	693b      	ldr	r3, [r7, #16]
 8008e66:	43db      	mvns	r3, r3
 8008e68:	69ba      	ldr	r2, [r7, #24]
 8008e6a:	4013      	ands	r3, r2
 8008e6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d003      	beq.n	8008e82 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8008e7a:	69ba      	ldr	r2, [r7, #24]
 8008e7c:	693b      	ldr	r3, [r7, #16]
 8008e7e:	4313      	orrs	r3, r2
 8008e80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008e82:	4a1d      	ldr	r2, [pc, #116]	@ (8008ef8 <HAL_GPIO_Init+0x334>)
 8008e84:	69bb      	ldr	r3, [r7, #24]
 8008e86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008e88:	4b1b      	ldr	r3, [pc, #108]	@ (8008ef8 <HAL_GPIO_Init+0x334>)
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	43db      	mvns	r3, r3
 8008e92:	69ba      	ldr	r2, [r7, #24]
 8008e94:	4013      	ands	r3, r2
 8008e96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	685b      	ldr	r3, [r3, #4]
 8008e9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d003      	beq.n	8008eac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8008ea4:	69ba      	ldr	r2, [r7, #24]
 8008ea6:	693b      	ldr	r3, [r7, #16]
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008eac:	4a12      	ldr	r2, [pc, #72]	@ (8008ef8 <HAL_GPIO_Init+0x334>)
 8008eae:	69bb      	ldr	r3, [r7, #24]
 8008eb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008eb2:	69fb      	ldr	r3, [r7, #28]
 8008eb4:	3301      	adds	r3, #1
 8008eb6:	61fb      	str	r3, [r7, #28]
 8008eb8:	69fb      	ldr	r3, [r7, #28]
 8008eba:	2b0f      	cmp	r3, #15
 8008ebc:	f67f ae90 	bls.w	8008be0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008ec0:	bf00      	nop
 8008ec2:	bf00      	nop
 8008ec4:	3724      	adds	r7, #36	@ 0x24
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ecc:	4770      	bx	lr
 8008ece:	bf00      	nop
 8008ed0:	40023800 	.word	0x40023800
 8008ed4:	40013800 	.word	0x40013800
 8008ed8:	40020000 	.word	0x40020000
 8008edc:	40020400 	.word	0x40020400
 8008ee0:	40020800 	.word	0x40020800
 8008ee4:	40020c00 	.word	0x40020c00
 8008ee8:	40021000 	.word	0x40021000
 8008eec:	40021400 	.word	0x40021400
 8008ef0:	40021800 	.word	0x40021800
 8008ef4:	40021c00 	.word	0x40021c00
 8008ef8:	40013c00 	.word	0x40013c00

08008efc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008efc:	b480      	push	{r7}
 8008efe:	b085      	sub	sp, #20
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
 8008f04:	460b      	mov	r3, r1
 8008f06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	691a      	ldr	r2, [r3, #16]
 8008f0c:	887b      	ldrh	r3, [r7, #2]
 8008f0e:	4013      	ands	r3, r2
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d002      	beq.n	8008f1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008f14:	2301      	movs	r3, #1
 8008f16:	73fb      	strb	r3, [r7, #15]
 8008f18:	e001      	b.n	8008f1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	3714      	adds	r7, #20
 8008f24:	46bd      	mov	sp, r7
 8008f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2a:	4770      	bx	lr

08008f2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b083      	sub	sp, #12
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
 8008f34:	460b      	mov	r3, r1
 8008f36:	807b      	strh	r3, [r7, #2]
 8008f38:	4613      	mov	r3, r2
 8008f3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008f3c:	787b      	ldrb	r3, [r7, #1]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d003      	beq.n	8008f4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008f42:	887a      	ldrh	r2, [r7, #2]
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008f48:	e003      	b.n	8008f52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008f4a:	887b      	ldrh	r3, [r7, #2]
 8008f4c:	041a      	lsls	r2, r3, #16
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	619a      	str	r2, [r3, #24]
}
 8008f52:	bf00      	nop
 8008f54:	370c      	adds	r7, #12
 8008f56:	46bd      	mov	sp, r7
 8008f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5c:	4770      	bx	lr

08008f5e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008f5e:	b480      	push	{r7}
 8008f60:	b085      	sub	sp, #20
 8008f62:	af00      	add	r7, sp, #0
 8008f64:	6078      	str	r0, [r7, #4]
 8008f66:	460b      	mov	r3, r1
 8008f68:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	695b      	ldr	r3, [r3, #20]
 8008f6e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008f70:	887a      	ldrh	r2, [r7, #2]
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	4013      	ands	r3, r2
 8008f76:	041a      	lsls	r2, r3, #16
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	43d9      	mvns	r1, r3
 8008f7c:	887b      	ldrh	r3, [r7, #2]
 8008f7e:	400b      	ands	r3, r1
 8008f80:	431a      	orrs	r2, r3
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	619a      	str	r2, [r3, #24]
}
 8008f86:	bf00      	nop
 8008f88:	3714      	adds	r7, #20
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f90:	4770      	bx	lr
	...

08008f94 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b086      	sub	sp, #24
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d101      	bne.n	8008fa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	e267      	b.n	8009476 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f003 0301 	and.w	r3, r3, #1
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d075      	beq.n	800909e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008fb2:	4b88      	ldr	r3, [pc, #544]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 8008fb4:	689b      	ldr	r3, [r3, #8]
 8008fb6:	f003 030c 	and.w	r3, r3, #12
 8008fba:	2b04      	cmp	r3, #4
 8008fbc:	d00c      	beq.n	8008fd8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008fbe:	4b85      	ldr	r3, [pc, #532]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008fc6:	2b08      	cmp	r3, #8
 8008fc8:	d112      	bne.n	8008ff0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008fca:	4b82      	ldr	r3, [pc, #520]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 8008fcc:	685b      	ldr	r3, [r3, #4]
 8008fce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008fd2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008fd6:	d10b      	bne.n	8008ff0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008fd8:	4b7e      	ldr	r3, [pc, #504]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d05b      	beq.n	800909c <HAL_RCC_OscConfig+0x108>
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	685b      	ldr	r3, [r3, #4]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d157      	bne.n	800909c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008fec:	2301      	movs	r3, #1
 8008fee:	e242      	b.n	8009476 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ff8:	d106      	bne.n	8009008 <HAL_RCC_OscConfig+0x74>
 8008ffa:	4b76      	ldr	r3, [pc, #472]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4a75      	ldr	r2, [pc, #468]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 8009000:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009004:	6013      	str	r3, [r2, #0]
 8009006:	e01d      	b.n	8009044 <HAL_RCC_OscConfig+0xb0>
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009010:	d10c      	bne.n	800902c <HAL_RCC_OscConfig+0x98>
 8009012:	4b70      	ldr	r3, [pc, #448]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	4a6f      	ldr	r2, [pc, #444]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 8009018:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800901c:	6013      	str	r3, [r2, #0]
 800901e:	4b6d      	ldr	r3, [pc, #436]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	4a6c      	ldr	r2, [pc, #432]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 8009024:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009028:	6013      	str	r3, [r2, #0]
 800902a:	e00b      	b.n	8009044 <HAL_RCC_OscConfig+0xb0>
 800902c:	4b69      	ldr	r3, [pc, #420]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4a68      	ldr	r2, [pc, #416]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 8009032:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009036:	6013      	str	r3, [r2, #0]
 8009038:	4b66      	ldr	r3, [pc, #408]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	4a65      	ldr	r2, [pc, #404]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 800903e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009042:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	685b      	ldr	r3, [r3, #4]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d013      	beq.n	8009074 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800904c:	f7fe fc6a 	bl	8007924 <HAL_GetTick>
 8009050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009052:	e008      	b.n	8009066 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009054:	f7fe fc66 	bl	8007924 <HAL_GetTick>
 8009058:	4602      	mov	r2, r0
 800905a:	693b      	ldr	r3, [r7, #16]
 800905c:	1ad3      	subs	r3, r2, r3
 800905e:	2b64      	cmp	r3, #100	@ 0x64
 8009060:	d901      	bls.n	8009066 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009062:	2303      	movs	r3, #3
 8009064:	e207      	b.n	8009476 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009066:	4b5b      	ldr	r3, [pc, #364]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800906e:	2b00      	cmp	r3, #0
 8009070:	d0f0      	beq.n	8009054 <HAL_RCC_OscConfig+0xc0>
 8009072:	e014      	b.n	800909e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009074:	f7fe fc56 	bl	8007924 <HAL_GetTick>
 8009078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800907a:	e008      	b.n	800908e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800907c:	f7fe fc52 	bl	8007924 <HAL_GetTick>
 8009080:	4602      	mov	r2, r0
 8009082:	693b      	ldr	r3, [r7, #16]
 8009084:	1ad3      	subs	r3, r2, r3
 8009086:	2b64      	cmp	r3, #100	@ 0x64
 8009088:	d901      	bls.n	800908e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800908a:	2303      	movs	r3, #3
 800908c:	e1f3      	b.n	8009476 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800908e:	4b51      	ldr	r3, [pc, #324]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009096:	2b00      	cmp	r3, #0
 8009098:	d1f0      	bne.n	800907c <HAL_RCC_OscConfig+0xe8>
 800909a:	e000      	b.n	800909e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800909c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	f003 0302 	and.w	r3, r3, #2
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d063      	beq.n	8009172 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80090aa:	4b4a      	ldr	r3, [pc, #296]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 80090ac:	689b      	ldr	r3, [r3, #8]
 80090ae:	f003 030c 	and.w	r3, r3, #12
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d00b      	beq.n	80090ce <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80090b6:	4b47      	ldr	r3, [pc, #284]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 80090b8:	689b      	ldr	r3, [r3, #8]
 80090ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80090be:	2b08      	cmp	r3, #8
 80090c0:	d11c      	bne.n	80090fc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80090c2:	4b44      	ldr	r3, [pc, #272]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 80090c4:	685b      	ldr	r3, [r3, #4]
 80090c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d116      	bne.n	80090fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80090ce:	4b41      	ldr	r3, [pc, #260]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f003 0302 	and.w	r3, r3, #2
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d005      	beq.n	80090e6 <HAL_RCC_OscConfig+0x152>
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	68db      	ldr	r3, [r3, #12]
 80090de:	2b01      	cmp	r3, #1
 80090e0:	d001      	beq.n	80090e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80090e2:	2301      	movs	r3, #1
 80090e4:	e1c7      	b.n	8009476 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090e6:	4b3b      	ldr	r3, [pc, #236]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	691b      	ldr	r3, [r3, #16]
 80090f2:	00db      	lsls	r3, r3, #3
 80090f4:	4937      	ldr	r1, [pc, #220]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 80090f6:	4313      	orrs	r3, r2
 80090f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80090fa:	e03a      	b.n	8009172 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	68db      	ldr	r3, [r3, #12]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d020      	beq.n	8009146 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009104:	4b34      	ldr	r3, [pc, #208]	@ (80091d8 <HAL_RCC_OscConfig+0x244>)
 8009106:	2201      	movs	r2, #1
 8009108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800910a:	f7fe fc0b 	bl	8007924 <HAL_GetTick>
 800910e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009110:	e008      	b.n	8009124 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009112:	f7fe fc07 	bl	8007924 <HAL_GetTick>
 8009116:	4602      	mov	r2, r0
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	1ad3      	subs	r3, r2, r3
 800911c:	2b02      	cmp	r3, #2
 800911e:	d901      	bls.n	8009124 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009120:	2303      	movs	r3, #3
 8009122:	e1a8      	b.n	8009476 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009124:	4b2b      	ldr	r3, [pc, #172]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f003 0302 	and.w	r3, r3, #2
 800912c:	2b00      	cmp	r3, #0
 800912e:	d0f0      	beq.n	8009112 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009130:	4b28      	ldr	r3, [pc, #160]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	691b      	ldr	r3, [r3, #16]
 800913c:	00db      	lsls	r3, r3, #3
 800913e:	4925      	ldr	r1, [pc, #148]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 8009140:	4313      	orrs	r3, r2
 8009142:	600b      	str	r3, [r1, #0]
 8009144:	e015      	b.n	8009172 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009146:	4b24      	ldr	r3, [pc, #144]	@ (80091d8 <HAL_RCC_OscConfig+0x244>)
 8009148:	2200      	movs	r2, #0
 800914a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800914c:	f7fe fbea 	bl	8007924 <HAL_GetTick>
 8009150:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009152:	e008      	b.n	8009166 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009154:	f7fe fbe6 	bl	8007924 <HAL_GetTick>
 8009158:	4602      	mov	r2, r0
 800915a:	693b      	ldr	r3, [r7, #16]
 800915c:	1ad3      	subs	r3, r2, r3
 800915e:	2b02      	cmp	r3, #2
 8009160:	d901      	bls.n	8009166 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009162:	2303      	movs	r3, #3
 8009164:	e187      	b.n	8009476 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009166:	4b1b      	ldr	r3, [pc, #108]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f003 0302 	and.w	r3, r3, #2
 800916e:	2b00      	cmp	r3, #0
 8009170:	d1f0      	bne.n	8009154 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f003 0308 	and.w	r3, r3, #8
 800917a:	2b00      	cmp	r3, #0
 800917c:	d036      	beq.n	80091ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	695b      	ldr	r3, [r3, #20]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d016      	beq.n	80091b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009186:	4b15      	ldr	r3, [pc, #84]	@ (80091dc <HAL_RCC_OscConfig+0x248>)
 8009188:	2201      	movs	r2, #1
 800918a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800918c:	f7fe fbca 	bl	8007924 <HAL_GetTick>
 8009190:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009192:	e008      	b.n	80091a6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009194:	f7fe fbc6 	bl	8007924 <HAL_GetTick>
 8009198:	4602      	mov	r2, r0
 800919a:	693b      	ldr	r3, [r7, #16]
 800919c:	1ad3      	subs	r3, r2, r3
 800919e:	2b02      	cmp	r3, #2
 80091a0:	d901      	bls.n	80091a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80091a2:	2303      	movs	r3, #3
 80091a4:	e167      	b.n	8009476 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80091a6:	4b0b      	ldr	r3, [pc, #44]	@ (80091d4 <HAL_RCC_OscConfig+0x240>)
 80091a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091aa:	f003 0302 	and.w	r3, r3, #2
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d0f0      	beq.n	8009194 <HAL_RCC_OscConfig+0x200>
 80091b2:	e01b      	b.n	80091ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80091b4:	4b09      	ldr	r3, [pc, #36]	@ (80091dc <HAL_RCC_OscConfig+0x248>)
 80091b6:	2200      	movs	r2, #0
 80091b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80091ba:	f7fe fbb3 	bl	8007924 <HAL_GetTick>
 80091be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80091c0:	e00e      	b.n	80091e0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80091c2:	f7fe fbaf 	bl	8007924 <HAL_GetTick>
 80091c6:	4602      	mov	r2, r0
 80091c8:	693b      	ldr	r3, [r7, #16]
 80091ca:	1ad3      	subs	r3, r2, r3
 80091cc:	2b02      	cmp	r3, #2
 80091ce:	d907      	bls.n	80091e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80091d0:	2303      	movs	r3, #3
 80091d2:	e150      	b.n	8009476 <HAL_RCC_OscConfig+0x4e2>
 80091d4:	40023800 	.word	0x40023800
 80091d8:	42470000 	.word	0x42470000
 80091dc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80091e0:	4b88      	ldr	r3, [pc, #544]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 80091e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091e4:	f003 0302 	and.w	r3, r3, #2
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d1ea      	bne.n	80091c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f003 0304 	and.w	r3, r3, #4
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	f000 8097 	beq.w	8009328 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80091fa:	2300      	movs	r3, #0
 80091fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80091fe:	4b81      	ldr	r3, [pc, #516]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 8009200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009202:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009206:	2b00      	cmp	r3, #0
 8009208:	d10f      	bne.n	800922a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800920a:	2300      	movs	r3, #0
 800920c:	60bb      	str	r3, [r7, #8]
 800920e:	4b7d      	ldr	r3, [pc, #500]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 8009210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009212:	4a7c      	ldr	r2, [pc, #496]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 8009214:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009218:	6413      	str	r3, [r2, #64]	@ 0x40
 800921a:	4b7a      	ldr	r3, [pc, #488]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 800921c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800921e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009222:	60bb      	str	r3, [r7, #8]
 8009224:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009226:	2301      	movs	r3, #1
 8009228:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800922a:	4b77      	ldr	r3, [pc, #476]	@ (8009408 <HAL_RCC_OscConfig+0x474>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009232:	2b00      	cmp	r3, #0
 8009234:	d118      	bne.n	8009268 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009236:	4b74      	ldr	r3, [pc, #464]	@ (8009408 <HAL_RCC_OscConfig+0x474>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	4a73      	ldr	r2, [pc, #460]	@ (8009408 <HAL_RCC_OscConfig+0x474>)
 800923c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009240:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009242:	f7fe fb6f 	bl	8007924 <HAL_GetTick>
 8009246:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009248:	e008      	b.n	800925c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800924a:	f7fe fb6b 	bl	8007924 <HAL_GetTick>
 800924e:	4602      	mov	r2, r0
 8009250:	693b      	ldr	r3, [r7, #16]
 8009252:	1ad3      	subs	r3, r2, r3
 8009254:	2b02      	cmp	r3, #2
 8009256:	d901      	bls.n	800925c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8009258:	2303      	movs	r3, #3
 800925a:	e10c      	b.n	8009476 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800925c:	4b6a      	ldr	r3, [pc, #424]	@ (8009408 <HAL_RCC_OscConfig+0x474>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009264:	2b00      	cmp	r3, #0
 8009266:	d0f0      	beq.n	800924a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	689b      	ldr	r3, [r3, #8]
 800926c:	2b01      	cmp	r3, #1
 800926e:	d106      	bne.n	800927e <HAL_RCC_OscConfig+0x2ea>
 8009270:	4b64      	ldr	r3, [pc, #400]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 8009272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009274:	4a63      	ldr	r2, [pc, #396]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 8009276:	f043 0301 	orr.w	r3, r3, #1
 800927a:	6713      	str	r3, [r2, #112]	@ 0x70
 800927c:	e01c      	b.n	80092b8 <HAL_RCC_OscConfig+0x324>
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	689b      	ldr	r3, [r3, #8]
 8009282:	2b05      	cmp	r3, #5
 8009284:	d10c      	bne.n	80092a0 <HAL_RCC_OscConfig+0x30c>
 8009286:	4b5f      	ldr	r3, [pc, #380]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 8009288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800928a:	4a5e      	ldr	r2, [pc, #376]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 800928c:	f043 0304 	orr.w	r3, r3, #4
 8009290:	6713      	str	r3, [r2, #112]	@ 0x70
 8009292:	4b5c      	ldr	r3, [pc, #368]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 8009294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009296:	4a5b      	ldr	r2, [pc, #364]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 8009298:	f043 0301 	orr.w	r3, r3, #1
 800929c:	6713      	str	r3, [r2, #112]	@ 0x70
 800929e:	e00b      	b.n	80092b8 <HAL_RCC_OscConfig+0x324>
 80092a0:	4b58      	ldr	r3, [pc, #352]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 80092a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092a4:	4a57      	ldr	r2, [pc, #348]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 80092a6:	f023 0301 	bic.w	r3, r3, #1
 80092aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80092ac:	4b55      	ldr	r3, [pc, #340]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 80092ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092b0:	4a54      	ldr	r2, [pc, #336]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 80092b2:	f023 0304 	bic.w	r3, r3, #4
 80092b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	689b      	ldr	r3, [r3, #8]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d015      	beq.n	80092ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092c0:	f7fe fb30 	bl	8007924 <HAL_GetTick>
 80092c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80092c6:	e00a      	b.n	80092de <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80092c8:	f7fe fb2c 	bl	8007924 <HAL_GetTick>
 80092cc:	4602      	mov	r2, r0
 80092ce:	693b      	ldr	r3, [r7, #16]
 80092d0:	1ad3      	subs	r3, r2, r3
 80092d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d901      	bls.n	80092de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80092da:	2303      	movs	r3, #3
 80092dc:	e0cb      	b.n	8009476 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80092de:	4b49      	ldr	r3, [pc, #292]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 80092e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092e2:	f003 0302 	and.w	r3, r3, #2
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d0ee      	beq.n	80092c8 <HAL_RCC_OscConfig+0x334>
 80092ea:	e014      	b.n	8009316 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80092ec:	f7fe fb1a 	bl	8007924 <HAL_GetTick>
 80092f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80092f2:	e00a      	b.n	800930a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80092f4:	f7fe fb16 	bl	8007924 <HAL_GetTick>
 80092f8:	4602      	mov	r2, r0
 80092fa:	693b      	ldr	r3, [r7, #16]
 80092fc:	1ad3      	subs	r3, r2, r3
 80092fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009302:	4293      	cmp	r3, r2
 8009304:	d901      	bls.n	800930a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8009306:	2303      	movs	r3, #3
 8009308:	e0b5      	b.n	8009476 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800930a:	4b3e      	ldr	r3, [pc, #248]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 800930c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800930e:	f003 0302 	and.w	r3, r3, #2
 8009312:	2b00      	cmp	r3, #0
 8009314:	d1ee      	bne.n	80092f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009316:	7dfb      	ldrb	r3, [r7, #23]
 8009318:	2b01      	cmp	r3, #1
 800931a:	d105      	bne.n	8009328 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800931c:	4b39      	ldr	r3, [pc, #228]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 800931e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009320:	4a38      	ldr	r2, [pc, #224]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 8009322:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009326:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	699b      	ldr	r3, [r3, #24]
 800932c:	2b00      	cmp	r3, #0
 800932e:	f000 80a1 	beq.w	8009474 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009332:	4b34      	ldr	r3, [pc, #208]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 8009334:	689b      	ldr	r3, [r3, #8]
 8009336:	f003 030c 	and.w	r3, r3, #12
 800933a:	2b08      	cmp	r3, #8
 800933c:	d05c      	beq.n	80093f8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	699b      	ldr	r3, [r3, #24]
 8009342:	2b02      	cmp	r3, #2
 8009344:	d141      	bne.n	80093ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009346:	4b31      	ldr	r3, [pc, #196]	@ (800940c <HAL_RCC_OscConfig+0x478>)
 8009348:	2200      	movs	r2, #0
 800934a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800934c:	f7fe faea 	bl	8007924 <HAL_GetTick>
 8009350:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009352:	e008      	b.n	8009366 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009354:	f7fe fae6 	bl	8007924 <HAL_GetTick>
 8009358:	4602      	mov	r2, r0
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	1ad3      	subs	r3, r2, r3
 800935e:	2b02      	cmp	r3, #2
 8009360:	d901      	bls.n	8009366 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8009362:	2303      	movs	r3, #3
 8009364:	e087      	b.n	8009476 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009366:	4b27      	ldr	r3, [pc, #156]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800936e:	2b00      	cmp	r3, #0
 8009370:	d1f0      	bne.n	8009354 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	69da      	ldr	r2, [r3, #28]
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6a1b      	ldr	r3, [r3, #32]
 800937a:	431a      	orrs	r2, r3
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009380:	019b      	lsls	r3, r3, #6
 8009382:	431a      	orrs	r2, r3
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009388:	085b      	lsrs	r3, r3, #1
 800938a:	3b01      	subs	r3, #1
 800938c:	041b      	lsls	r3, r3, #16
 800938e:	431a      	orrs	r2, r3
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009394:	061b      	lsls	r3, r3, #24
 8009396:	491b      	ldr	r1, [pc, #108]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 8009398:	4313      	orrs	r3, r2
 800939a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800939c:	4b1b      	ldr	r3, [pc, #108]	@ (800940c <HAL_RCC_OscConfig+0x478>)
 800939e:	2201      	movs	r2, #1
 80093a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80093a2:	f7fe fabf 	bl	8007924 <HAL_GetTick>
 80093a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80093a8:	e008      	b.n	80093bc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80093aa:	f7fe fabb 	bl	8007924 <HAL_GetTick>
 80093ae:	4602      	mov	r2, r0
 80093b0:	693b      	ldr	r3, [r7, #16]
 80093b2:	1ad3      	subs	r3, r2, r3
 80093b4:	2b02      	cmp	r3, #2
 80093b6:	d901      	bls.n	80093bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80093b8:	2303      	movs	r3, #3
 80093ba:	e05c      	b.n	8009476 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80093bc:	4b11      	ldr	r3, [pc, #68]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d0f0      	beq.n	80093aa <HAL_RCC_OscConfig+0x416>
 80093c8:	e054      	b.n	8009474 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80093ca:	4b10      	ldr	r3, [pc, #64]	@ (800940c <HAL_RCC_OscConfig+0x478>)
 80093cc:	2200      	movs	r2, #0
 80093ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80093d0:	f7fe faa8 	bl	8007924 <HAL_GetTick>
 80093d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80093d6:	e008      	b.n	80093ea <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80093d8:	f7fe faa4 	bl	8007924 <HAL_GetTick>
 80093dc:	4602      	mov	r2, r0
 80093de:	693b      	ldr	r3, [r7, #16]
 80093e0:	1ad3      	subs	r3, r2, r3
 80093e2:	2b02      	cmp	r3, #2
 80093e4:	d901      	bls.n	80093ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80093e6:	2303      	movs	r3, #3
 80093e8:	e045      	b.n	8009476 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80093ea:	4b06      	ldr	r3, [pc, #24]	@ (8009404 <HAL_RCC_OscConfig+0x470>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d1f0      	bne.n	80093d8 <HAL_RCC_OscConfig+0x444>
 80093f6:	e03d      	b.n	8009474 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	699b      	ldr	r3, [r3, #24]
 80093fc:	2b01      	cmp	r3, #1
 80093fe:	d107      	bne.n	8009410 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009400:	2301      	movs	r3, #1
 8009402:	e038      	b.n	8009476 <HAL_RCC_OscConfig+0x4e2>
 8009404:	40023800 	.word	0x40023800
 8009408:	40007000 	.word	0x40007000
 800940c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009410:	4b1b      	ldr	r3, [pc, #108]	@ (8009480 <HAL_RCC_OscConfig+0x4ec>)
 8009412:	685b      	ldr	r3, [r3, #4]
 8009414:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	699b      	ldr	r3, [r3, #24]
 800941a:	2b01      	cmp	r3, #1
 800941c:	d028      	beq.n	8009470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009428:	429a      	cmp	r2, r3
 800942a:	d121      	bne.n	8009470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009436:	429a      	cmp	r2, r3
 8009438:	d11a      	bne.n	8009470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800943a:	68fa      	ldr	r2, [r7, #12]
 800943c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8009440:	4013      	ands	r3, r2
 8009442:	687a      	ldr	r2, [r7, #4]
 8009444:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009446:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009448:	4293      	cmp	r3, r2
 800944a:	d111      	bne.n	8009470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009456:	085b      	lsrs	r3, r3, #1
 8009458:	3b01      	subs	r3, #1
 800945a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800945c:	429a      	cmp	r2, r3
 800945e:	d107      	bne.n	8009470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800946a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800946c:	429a      	cmp	r2, r3
 800946e:	d001      	beq.n	8009474 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8009470:	2301      	movs	r3, #1
 8009472:	e000      	b.n	8009476 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8009474:	2300      	movs	r3, #0
}
 8009476:	4618      	mov	r0, r3
 8009478:	3718      	adds	r7, #24
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}
 800947e:	bf00      	nop
 8009480:	40023800 	.word	0x40023800

08009484 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b084      	sub	sp, #16
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
 800948c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d101      	bne.n	8009498 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009494:	2301      	movs	r3, #1
 8009496:	e0cc      	b.n	8009632 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009498:	4b68      	ldr	r3, [pc, #416]	@ (800963c <HAL_RCC_ClockConfig+0x1b8>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f003 0307 	and.w	r3, r3, #7
 80094a0:	683a      	ldr	r2, [r7, #0]
 80094a2:	429a      	cmp	r2, r3
 80094a4:	d90c      	bls.n	80094c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80094a6:	4b65      	ldr	r3, [pc, #404]	@ (800963c <HAL_RCC_ClockConfig+0x1b8>)
 80094a8:	683a      	ldr	r2, [r7, #0]
 80094aa:	b2d2      	uxtb	r2, r2
 80094ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80094ae:	4b63      	ldr	r3, [pc, #396]	@ (800963c <HAL_RCC_ClockConfig+0x1b8>)
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f003 0307 	and.w	r3, r3, #7
 80094b6:	683a      	ldr	r2, [r7, #0]
 80094b8:	429a      	cmp	r2, r3
 80094ba:	d001      	beq.n	80094c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80094bc:	2301      	movs	r3, #1
 80094be:	e0b8      	b.n	8009632 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f003 0302 	and.w	r3, r3, #2
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d020      	beq.n	800950e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f003 0304 	and.w	r3, r3, #4
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d005      	beq.n	80094e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80094d8:	4b59      	ldr	r3, [pc, #356]	@ (8009640 <HAL_RCC_ClockConfig+0x1bc>)
 80094da:	689b      	ldr	r3, [r3, #8]
 80094dc:	4a58      	ldr	r2, [pc, #352]	@ (8009640 <HAL_RCC_ClockConfig+0x1bc>)
 80094de:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80094e2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	f003 0308 	and.w	r3, r3, #8
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d005      	beq.n	80094fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80094f0:	4b53      	ldr	r3, [pc, #332]	@ (8009640 <HAL_RCC_ClockConfig+0x1bc>)
 80094f2:	689b      	ldr	r3, [r3, #8]
 80094f4:	4a52      	ldr	r2, [pc, #328]	@ (8009640 <HAL_RCC_ClockConfig+0x1bc>)
 80094f6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80094fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80094fc:	4b50      	ldr	r3, [pc, #320]	@ (8009640 <HAL_RCC_ClockConfig+0x1bc>)
 80094fe:	689b      	ldr	r3, [r3, #8]
 8009500:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	689b      	ldr	r3, [r3, #8]
 8009508:	494d      	ldr	r1, [pc, #308]	@ (8009640 <HAL_RCC_ClockConfig+0x1bc>)
 800950a:	4313      	orrs	r3, r2
 800950c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f003 0301 	and.w	r3, r3, #1
 8009516:	2b00      	cmp	r3, #0
 8009518:	d044      	beq.n	80095a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	685b      	ldr	r3, [r3, #4]
 800951e:	2b01      	cmp	r3, #1
 8009520:	d107      	bne.n	8009532 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009522:	4b47      	ldr	r3, [pc, #284]	@ (8009640 <HAL_RCC_ClockConfig+0x1bc>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800952a:	2b00      	cmp	r3, #0
 800952c:	d119      	bne.n	8009562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800952e:	2301      	movs	r3, #1
 8009530:	e07f      	b.n	8009632 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	685b      	ldr	r3, [r3, #4]
 8009536:	2b02      	cmp	r3, #2
 8009538:	d003      	beq.n	8009542 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800953e:	2b03      	cmp	r3, #3
 8009540:	d107      	bne.n	8009552 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009542:	4b3f      	ldr	r3, [pc, #252]	@ (8009640 <HAL_RCC_ClockConfig+0x1bc>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800954a:	2b00      	cmp	r3, #0
 800954c:	d109      	bne.n	8009562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800954e:	2301      	movs	r3, #1
 8009550:	e06f      	b.n	8009632 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009552:	4b3b      	ldr	r3, [pc, #236]	@ (8009640 <HAL_RCC_ClockConfig+0x1bc>)
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f003 0302 	and.w	r3, r3, #2
 800955a:	2b00      	cmp	r3, #0
 800955c:	d101      	bne.n	8009562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800955e:	2301      	movs	r3, #1
 8009560:	e067      	b.n	8009632 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009562:	4b37      	ldr	r3, [pc, #220]	@ (8009640 <HAL_RCC_ClockConfig+0x1bc>)
 8009564:	689b      	ldr	r3, [r3, #8]
 8009566:	f023 0203 	bic.w	r2, r3, #3
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	685b      	ldr	r3, [r3, #4]
 800956e:	4934      	ldr	r1, [pc, #208]	@ (8009640 <HAL_RCC_ClockConfig+0x1bc>)
 8009570:	4313      	orrs	r3, r2
 8009572:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009574:	f7fe f9d6 	bl	8007924 <HAL_GetTick>
 8009578:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800957a:	e00a      	b.n	8009592 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800957c:	f7fe f9d2 	bl	8007924 <HAL_GetTick>
 8009580:	4602      	mov	r2, r0
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	1ad3      	subs	r3, r2, r3
 8009586:	f241 3288 	movw	r2, #5000	@ 0x1388
 800958a:	4293      	cmp	r3, r2
 800958c:	d901      	bls.n	8009592 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800958e:	2303      	movs	r3, #3
 8009590:	e04f      	b.n	8009632 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009592:	4b2b      	ldr	r3, [pc, #172]	@ (8009640 <HAL_RCC_ClockConfig+0x1bc>)
 8009594:	689b      	ldr	r3, [r3, #8]
 8009596:	f003 020c 	and.w	r2, r3, #12
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	685b      	ldr	r3, [r3, #4]
 800959e:	009b      	lsls	r3, r3, #2
 80095a0:	429a      	cmp	r2, r3
 80095a2:	d1eb      	bne.n	800957c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80095a4:	4b25      	ldr	r3, [pc, #148]	@ (800963c <HAL_RCC_ClockConfig+0x1b8>)
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f003 0307 	and.w	r3, r3, #7
 80095ac:	683a      	ldr	r2, [r7, #0]
 80095ae:	429a      	cmp	r2, r3
 80095b0:	d20c      	bcs.n	80095cc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80095b2:	4b22      	ldr	r3, [pc, #136]	@ (800963c <HAL_RCC_ClockConfig+0x1b8>)
 80095b4:	683a      	ldr	r2, [r7, #0]
 80095b6:	b2d2      	uxtb	r2, r2
 80095b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80095ba:	4b20      	ldr	r3, [pc, #128]	@ (800963c <HAL_RCC_ClockConfig+0x1b8>)
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	f003 0307 	and.w	r3, r3, #7
 80095c2:	683a      	ldr	r2, [r7, #0]
 80095c4:	429a      	cmp	r2, r3
 80095c6:	d001      	beq.n	80095cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80095c8:	2301      	movs	r3, #1
 80095ca:	e032      	b.n	8009632 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f003 0304 	and.w	r3, r3, #4
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d008      	beq.n	80095ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80095d8:	4b19      	ldr	r3, [pc, #100]	@ (8009640 <HAL_RCC_ClockConfig+0x1bc>)
 80095da:	689b      	ldr	r3, [r3, #8]
 80095dc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	68db      	ldr	r3, [r3, #12]
 80095e4:	4916      	ldr	r1, [pc, #88]	@ (8009640 <HAL_RCC_ClockConfig+0x1bc>)
 80095e6:	4313      	orrs	r3, r2
 80095e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f003 0308 	and.w	r3, r3, #8
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d009      	beq.n	800960a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80095f6:	4b12      	ldr	r3, [pc, #72]	@ (8009640 <HAL_RCC_ClockConfig+0x1bc>)
 80095f8:	689b      	ldr	r3, [r3, #8]
 80095fa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	691b      	ldr	r3, [r3, #16]
 8009602:	00db      	lsls	r3, r3, #3
 8009604:	490e      	ldr	r1, [pc, #56]	@ (8009640 <HAL_RCC_ClockConfig+0x1bc>)
 8009606:	4313      	orrs	r3, r2
 8009608:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800960a:	f000 f821 	bl	8009650 <HAL_RCC_GetSysClockFreq>
 800960e:	4602      	mov	r2, r0
 8009610:	4b0b      	ldr	r3, [pc, #44]	@ (8009640 <HAL_RCC_ClockConfig+0x1bc>)
 8009612:	689b      	ldr	r3, [r3, #8]
 8009614:	091b      	lsrs	r3, r3, #4
 8009616:	f003 030f 	and.w	r3, r3, #15
 800961a:	490a      	ldr	r1, [pc, #40]	@ (8009644 <HAL_RCC_ClockConfig+0x1c0>)
 800961c:	5ccb      	ldrb	r3, [r1, r3]
 800961e:	fa22 f303 	lsr.w	r3, r2, r3
 8009622:	4a09      	ldr	r2, [pc, #36]	@ (8009648 <HAL_RCC_ClockConfig+0x1c4>)
 8009624:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8009626:	4b09      	ldr	r3, [pc, #36]	@ (800964c <HAL_RCC_ClockConfig+0x1c8>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	4618      	mov	r0, r3
 800962c:	f7fe f936 	bl	800789c <HAL_InitTick>

  return HAL_OK;
 8009630:	2300      	movs	r3, #0
}
 8009632:	4618      	mov	r0, r3
 8009634:	3710      	adds	r7, #16
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}
 800963a:	bf00      	nop
 800963c:	40023c00 	.word	0x40023c00
 8009640:	40023800 	.word	0x40023800
 8009644:	0805c1a0 	.word	0x0805c1a0
 8009648:	20000028 	.word	0x20000028
 800964c:	2000002c 	.word	0x2000002c

08009650 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009654:	b094      	sub	sp, #80	@ 0x50
 8009656:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009658:	2300      	movs	r3, #0
 800965a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800965c:	2300      	movs	r3, #0
 800965e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8009660:	2300      	movs	r3, #0
 8009662:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8009664:	2300      	movs	r3, #0
 8009666:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009668:	4b79      	ldr	r3, [pc, #484]	@ (8009850 <HAL_RCC_GetSysClockFreq+0x200>)
 800966a:	689b      	ldr	r3, [r3, #8]
 800966c:	f003 030c 	and.w	r3, r3, #12
 8009670:	2b08      	cmp	r3, #8
 8009672:	d00d      	beq.n	8009690 <HAL_RCC_GetSysClockFreq+0x40>
 8009674:	2b08      	cmp	r3, #8
 8009676:	f200 80e1 	bhi.w	800983c <HAL_RCC_GetSysClockFreq+0x1ec>
 800967a:	2b00      	cmp	r3, #0
 800967c:	d002      	beq.n	8009684 <HAL_RCC_GetSysClockFreq+0x34>
 800967e:	2b04      	cmp	r3, #4
 8009680:	d003      	beq.n	800968a <HAL_RCC_GetSysClockFreq+0x3a>
 8009682:	e0db      	b.n	800983c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009684:	4b73      	ldr	r3, [pc, #460]	@ (8009854 <HAL_RCC_GetSysClockFreq+0x204>)
 8009686:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009688:	e0db      	b.n	8009842 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800968a:	4b73      	ldr	r3, [pc, #460]	@ (8009858 <HAL_RCC_GetSysClockFreq+0x208>)
 800968c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800968e:	e0d8      	b.n	8009842 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009690:	4b6f      	ldr	r3, [pc, #444]	@ (8009850 <HAL_RCC_GetSysClockFreq+0x200>)
 8009692:	685b      	ldr	r3, [r3, #4]
 8009694:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009698:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800969a:	4b6d      	ldr	r3, [pc, #436]	@ (8009850 <HAL_RCC_GetSysClockFreq+0x200>)
 800969c:	685b      	ldr	r3, [r3, #4]
 800969e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d063      	beq.n	800976e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80096a6:	4b6a      	ldr	r3, [pc, #424]	@ (8009850 <HAL_RCC_GetSysClockFreq+0x200>)
 80096a8:	685b      	ldr	r3, [r3, #4]
 80096aa:	099b      	lsrs	r3, r3, #6
 80096ac:	2200      	movs	r2, #0
 80096ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 80096b0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80096b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80096ba:	2300      	movs	r3, #0
 80096bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80096be:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80096c2:	4622      	mov	r2, r4
 80096c4:	462b      	mov	r3, r5
 80096c6:	f04f 0000 	mov.w	r0, #0
 80096ca:	f04f 0100 	mov.w	r1, #0
 80096ce:	0159      	lsls	r1, r3, #5
 80096d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80096d4:	0150      	lsls	r0, r2, #5
 80096d6:	4602      	mov	r2, r0
 80096d8:	460b      	mov	r3, r1
 80096da:	4621      	mov	r1, r4
 80096dc:	1a51      	subs	r1, r2, r1
 80096de:	6139      	str	r1, [r7, #16]
 80096e0:	4629      	mov	r1, r5
 80096e2:	eb63 0301 	sbc.w	r3, r3, r1
 80096e6:	617b      	str	r3, [r7, #20]
 80096e8:	f04f 0200 	mov.w	r2, #0
 80096ec:	f04f 0300 	mov.w	r3, #0
 80096f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80096f4:	4659      	mov	r1, fp
 80096f6:	018b      	lsls	r3, r1, #6
 80096f8:	4651      	mov	r1, sl
 80096fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80096fe:	4651      	mov	r1, sl
 8009700:	018a      	lsls	r2, r1, #6
 8009702:	4651      	mov	r1, sl
 8009704:	ebb2 0801 	subs.w	r8, r2, r1
 8009708:	4659      	mov	r1, fp
 800970a:	eb63 0901 	sbc.w	r9, r3, r1
 800970e:	f04f 0200 	mov.w	r2, #0
 8009712:	f04f 0300 	mov.w	r3, #0
 8009716:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800971a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800971e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009722:	4690      	mov	r8, r2
 8009724:	4699      	mov	r9, r3
 8009726:	4623      	mov	r3, r4
 8009728:	eb18 0303 	adds.w	r3, r8, r3
 800972c:	60bb      	str	r3, [r7, #8]
 800972e:	462b      	mov	r3, r5
 8009730:	eb49 0303 	adc.w	r3, r9, r3
 8009734:	60fb      	str	r3, [r7, #12]
 8009736:	f04f 0200 	mov.w	r2, #0
 800973a:	f04f 0300 	mov.w	r3, #0
 800973e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8009742:	4629      	mov	r1, r5
 8009744:	024b      	lsls	r3, r1, #9
 8009746:	4621      	mov	r1, r4
 8009748:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800974c:	4621      	mov	r1, r4
 800974e:	024a      	lsls	r2, r1, #9
 8009750:	4610      	mov	r0, r2
 8009752:	4619      	mov	r1, r3
 8009754:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009756:	2200      	movs	r2, #0
 8009758:	62bb      	str	r3, [r7, #40]	@ 0x28
 800975a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800975c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009760:	f7f7 fa42 	bl	8000be8 <__aeabi_uldivmod>
 8009764:	4602      	mov	r2, r0
 8009766:	460b      	mov	r3, r1
 8009768:	4613      	mov	r3, r2
 800976a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800976c:	e058      	b.n	8009820 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800976e:	4b38      	ldr	r3, [pc, #224]	@ (8009850 <HAL_RCC_GetSysClockFreq+0x200>)
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	099b      	lsrs	r3, r3, #6
 8009774:	2200      	movs	r2, #0
 8009776:	4618      	mov	r0, r3
 8009778:	4611      	mov	r1, r2
 800977a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800977e:	623b      	str	r3, [r7, #32]
 8009780:	2300      	movs	r3, #0
 8009782:	627b      	str	r3, [r7, #36]	@ 0x24
 8009784:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8009788:	4642      	mov	r2, r8
 800978a:	464b      	mov	r3, r9
 800978c:	f04f 0000 	mov.w	r0, #0
 8009790:	f04f 0100 	mov.w	r1, #0
 8009794:	0159      	lsls	r1, r3, #5
 8009796:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800979a:	0150      	lsls	r0, r2, #5
 800979c:	4602      	mov	r2, r0
 800979e:	460b      	mov	r3, r1
 80097a0:	4641      	mov	r1, r8
 80097a2:	ebb2 0a01 	subs.w	sl, r2, r1
 80097a6:	4649      	mov	r1, r9
 80097a8:	eb63 0b01 	sbc.w	fp, r3, r1
 80097ac:	f04f 0200 	mov.w	r2, #0
 80097b0:	f04f 0300 	mov.w	r3, #0
 80097b4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80097b8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80097bc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80097c0:	ebb2 040a 	subs.w	r4, r2, sl
 80097c4:	eb63 050b 	sbc.w	r5, r3, fp
 80097c8:	f04f 0200 	mov.w	r2, #0
 80097cc:	f04f 0300 	mov.w	r3, #0
 80097d0:	00eb      	lsls	r3, r5, #3
 80097d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80097d6:	00e2      	lsls	r2, r4, #3
 80097d8:	4614      	mov	r4, r2
 80097da:	461d      	mov	r5, r3
 80097dc:	4643      	mov	r3, r8
 80097de:	18e3      	adds	r3, r4, r3
 80097e0:	603b      	str	r3, [r7, #0]
 80097e2:	464b      	mov	r3, r9
 80097e4:	eb45 0303 	adc.w	r3, r5, r3
 80097e8:	607b      	str	r3, [r7, #4]
 80097ea:	f04f 0200 	mov.w	r2, #0
 80097ee:	f04f 0300 	mov.w	r3, #0
 80097f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80097f6:	4629      	mov	r1, r5
 80097f8:	028b      	lsls	r3, r1, #10
 80097fa:	4621      	mov	r1, r4
 80097fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009800:	4621      	mov	r1, r4
 8009802:	028a      	lsls	r2, r1, #10
 8009804:	4610      	mov	r0, r2
 8009806:	4619      	mov	r1, r3
 8009808:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800980a:	2200      	movs	r2, #0
 800980c:	61bb      	str	r3, [r7, #24]
 800980e:	61fa      	str	r2, [r7, #28]
 8009810:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009814:	f7f7 f9e8 	bl	8000be8 <__aeabi_uldivmod>
 8009818:	4602      	mov	r2, r0
 800981a:	460b      	mov	r3, r1
 800981c:	4613      	mov	r3, r2
 800981e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8009820:	4b0b      	ldr	r3, [pc, #44]	@ (8009850 <HAL_RCC_GetSysClockFreq+0x200>)
 8009822:	685b      	ldr	r3, [r3, #4]
 8009824:	0c1b      	lsrs	r3, r3, #16
 8009826:	f003 0303 	and.w	r3, r3, #3
 800982a:	3301      	adds	r3, #1
 800982c:	005b      	lsls	r3, r3, #1
 800982e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8009830:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009832:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009834:	fbb2 f3f3 	udiv	r3, r2, r3
 8009838:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800983a:	e002      	b.n	8009842 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800983c:	4b05      	ldr	r3, [pc, #20]	@ (8009854 <HAL_RCC_GetSysClockFreq+0x204>)
 800983e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009840:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009842:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8009844:	4618      	mov	r0, r3
 8009846:	3750      	adds	r7, #80	@ 0x50
 8009848:	46bd      	mov	sp, r7
 800984a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800984e:	bf00      	nop
 8009850:	40023800 	.word	0x40023800
 8009854:	00f42400 	.word	0x00f42400
 8009858:	007a1200 	.word	0x007a1200

0800985c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800985c:	b480      	push	{r7}
 800985e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009860:	4b03      	ldr	r3, [pc, #12]	@ (8009870 <HAL_RCC_GetHCLKFreq+0x14>)
 8009862:	681b      	ldr	r3, [r3, #0]
}
 8009864:	4618      	mov	r0, r3
 8009866:	46bd      	mov	sp, r7
 8009868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986c:	4770      	bx	lr
 800986e:	bf00      	nop
 8009870:	20000028 	.word	0x20000028

08009874 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009878:	f7ff fff0 	bl	800985c <HAL_RCC_GetHCLKFreq>
 800987c:	4602      	mov	r2, r0
 800987e:	4b05      	ldr	r3, [pc, #20]	@ (8009894 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009880:	689b      	ldr	r3, [r3, #8]
 8009882:	0a9b      	lsrs	r3, r3, #10
 8009884:	f003 0307 	and.w	r3, r3, #7
 8009888:	4903      	ldr	r1, [pc, #12]	@ (8009898 <HAL_RCC_GetPCLK1Freq+0x24>)
 800988a:	5ccb      	ldrb	r3, [r1, r3]
 800988c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009890:	4618      	mov	r0, r3
 8009892:	bd80      	pop	{r7, pc}
 8009894:	40023800 	.word	0x40023800
 8009898:	0805c1b0 	.word	0x0805c1b0

0800989c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80098a0:	f7ff ffdc 	bl	800985c <HAL_RCC_GetHCLKFreq>
 80098a4:	4602      	mov	r2, r0
 80098a6:	4b05      	ldr	r3, [pc, #20]	@ (80098bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80098a8:	689b      	ldr	r3, [r3, #8]
 80098aa:	0b5b      	lsrs	r3, r3, #13
 80098ac:	f003 0307 	and.w	r3, r3, #7
 80098b0:	4903      	ldr	r1, [pc, #12]	@ (80098c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80098b2:	5ccb      	ldrb	r3, [r1, r3]
 80098b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	bd80      	pop	{r7, pc}
 80098bc:	40023800 	.word	0x40023800
 80098c0:	0805c1b0 	.word	0x0805c1b0

080098c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b082      	sub	sp, #8
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d101      	bne.n	80098d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80098d2:	2301      	movs	r3, #1
 80098d4:	e07b      	b.n	80099ce <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d108      	bne.n	80098f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	685b      	ldr	r3, [r3, #4]
 80098e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80098e6:	d009      	beq.n	80098fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2200      	movs	r2, #0
 80098ec:	61da      	str	r2, [r3, #28]
 80098ee:	e005      	b.n	80098fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2200      	movs	r2, #0
 80098f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2200      	movs	r2, #0
 80098fa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2200      	movs	r2, #0
 8009900:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009908:	b2db      	uxtb	r3, r3
 800990a:	2b00      	cmp	r3, #0
 800990c:	d106      	bne.n	800991c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2200      	movs	r2, #0
 8009912:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f7fa fed6 	bl	80046c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2202      	movs	r2, #2
 8009920:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	681a      	ldr	r2, [r3, #0]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009932:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	685b      	ldr	r3, [r3, #4]
 8009938:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	689b      	ldr	r3, [r3, #8]
 8009940:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009944:	431a      	orrs	r2, r3
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	68db      	ldr	r3, [r3, #12]
 800994a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800994e:	431a      	orrs	r2, r3
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	691b      	ldr	r3, [r3, #16]
 8009954:	f003 0302 	and.w	r3, r3, #2
 8009958:	431a      	orrs	r2, r3
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	695b      	ldr	r3, [r3, #20]
 800995e:	f003 0301 	and.w	r3, r3, #1
 8009962:	431a      	orrs	r2, r3
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	699b      	ldr	r3, [r3, #24]
 8009968:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800996c:	431a      	orrs	r2, r3
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	69db      	ldr	r3, [r3, #28]
 8009972:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009976:	431a      	orrs	r2, r3
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	6a1b      	ldr	r3, [r3, #32]
 800997c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009980:	ea42 0103 	orr.w	r1, r2, r3
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009988:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	430a      	orrs	r2, r1
 8009992:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	699b      	ldr	r3, [r3, #24]
 8009998:	0c1b      	lsrs	r3, r3, #16
 800999a:	f003 0104 	and.w	r1, r3, #4
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099a2:	f003 0210 	and.w	r2, r3, #16
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	430a      	orrs	r2, r1
 80099ac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	69da      	ldr	r2, [r3, #28]
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80099bc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2200      	movs	r2, #0
 80099c2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2201      	movs	r2, #1
 80099c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80099cc:	2300      	movs	r3, #0
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	3708      	adds	r7, #8
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}

080099d6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80099d6:	b580      	push	{r7, lr}
 80099d8:	b08a      	sub	sp, #40	@ 0x28
 80099da:	af00      	add	r7, sp, #0
 80099dc:	60f8      	str	r0, [r7, #12]
 80099de:	60b9      	str	r1, [r7, #8]
 80099e0:	607a      	str	r2, [r7, #4]
 80099e2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80099e4:	2301      	movs	r3, #1
 80099e6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80099e8:	f7fd ff9c 	bl	8007924 <HAL_GetTick>
 80099ec:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80099f4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	685b      	ldr	r3, [r3, #4]
 80099fa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80099fc:	887b      	ldrh	r3, [r7, #2]
 80099fe:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009a00:	7ffb      	ldrb	r3, [r7, #31]
 8009a02:	2b01      	cmp	r3, #1
 8009a04:	d00c      	beq.n	8009a20 <HAL_SPI_TransmitReceive+0x4a>
 8009a06:	69bb      	ldr	r3, [r7, #24]
 8009a08:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009a0c:	d106      	bne.n	8009a1c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	689b      	ldr	r3, [r3, #8]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d102      	bne.n	8009a1c <HAL_SPI_TransmitReceive+0x46>
 8009a16:	7ffb      	ldrb	r3, [r7, #31]
 8009a18:	2b04      	cmp	r3, #4
 8009a1a:	d001      	beq.n	8009a20 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009a1c:	2302      	movs	r3, #2
 8009a1e:	e17f      	b.n	8009d20 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d005      	beq.n	8009a32 <HAL_SPI_TransmitReceive+0x5c>
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d002      	beq.n	8009a32 <HAL_SPI_TransmitReceive+0x5c>
 8009a2c:	887b      	ldrh	r3, [r7, #2]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d101      	bne.n	8009a36 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8009a32:	2301      	movs	r3, #1
 8009a34:	e174      	b.n	8009d20 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009a3c:	2b01      	cmp	r3, #1
 8009a3e:	d101      	bne.n	8009a44 <HAL_SPI_TransmitReceive+0x6e>
 8009a40:	2302      	movs	r3, #2
 8009a42:	e16d      	b.n	8009d20 <HAL_SPI_TransmitReceive+0x34a>
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	2201      	movs	r2, #1
 8009a48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009a52:	b2db      	uxtb	r3, r3
 8009a54:	2b04      	cmp	r3, #4
 8009a56:	d003      	beq.n	8009a60 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	2205      	movs	r2, #5
 8009a5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	2200      	movs	r2, #0
 8009a64:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	687a      	ldr	r2, [r7, #4]
 8009a6a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	887a      	ldrh	r2, [r7, #2]
 8009a70:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	887a      	ldrh	r2, [r7, #2]
 8009a76:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	68ba      	ldr	r2, [r7, #8]
 8009a7c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	887a      	ldrh	r2, [r7, #2]
 8009a82:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	887a      	ldrh	r2, [r7, #2]
 8009a88:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	2200      	movs	r2, #0
 8009a94:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009aa0:	2b40      	cmp	r3, #64	@ 0x40
 8009aa2:	d007      	beq.n	8009ab4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	681a      	ldr	r2, [r3, #0]
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009ab2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	68db      	ldr	r3, [r3, #12]
 8009ab8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009abc:	d17e      	bne.n	8009bbc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	685b      	ldr	r3, [r3, #4]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d002      	beq.n	8009acc <HAL_SPI_TransmitReceive+0xf6>
 8009ac6:	8afb      	ldrh	r3, [r7, #22]
 8009ac8:	2b01      	cmp	r3, #1
 8009aca:	d16c      	bne.n	8009ba6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ad0:	881a      	ldrh	r2, [r3, #0]
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009adc:	1c9a      	adds	r2, r3, #2
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009ae6:	b29b      	uxth	r3, r3
 8009ae8:	3b01      	subs	r3, #1
 8009aea:	b29a      	uxth	r2, r3
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009af0:	e059      	b.n	8009ba6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	689b      	ldr	r3, [r3, #8]
 8009af8:	f003 0302 	and.w	r3, r3, #2
 8009afc:	2b02      	cmp	r3, #2
 8009afe:	d11b      	bne.n	8009b38 <HAL_SPI_TransmitReceive+0x162>
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009b04:	b29b      	uxth	r3, r3
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d016      	beq.n	8009b38 <HAL_SPI_TransmitReceive+0x162>
 8009b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b0c:	2b01      	cmp	r3, #1
 8009b0e:	d113      	bne.n	8009b38 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b14:	881a      	ldrh	r2, [r3, #0]
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b20:	1c9a      	adds	r2, r3, #2
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009b2a:	b29b      	uxth	r3, r3
 8009b2c:	3b01      	subs	r3, #1
 8009b2e:	b29a      	uxth	r2, r3
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009b34:	2300      	movs	r3, #0
 8009b36:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	689b      	ldr	r3, [r3, #8]
 8009b3e:	f003 0301 	and.w	r3, r3, #1
 8009b42:	2b01      	cmp	r3, #1
 8009b44:	d119      	bne.n	8009b7a <HAL_SPI_TransmitReceive+0x1a4>
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009b4a:	b29b      	uxth	r3, r3
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d014      	beq.n	8009b7a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	68da      	ldr	r2, [r3, #12]
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b5a:	b292      	uxth	r2, r2
 8009b5c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b62:	1c9a      	adds	r2, r3, #2
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009b6c:	b29b      	uxth	r3, r3
 8009b6e:	3b01      	subs	r3, #1
 8009b70:	b29a      	uxth	r2, r3
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009b76:	2301      	movs	r3, #1
 8009b78:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009b7a:	f7fd fed3 	bl	8007924 <HAL_GetTick>
 8009b7e:	4602      	mov	r2, r0
 8009b80:	6a3b      	ldr	r3, [r7, #32]
 8009b82:	1ad3      	subs	r3, r2, r3
 8009b84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b86:	429a      	cmp	r2, r3
 8009b88:	d80d      	bhi.n	8009ba6 <HAL_SPI_TransmitReceive+0x1d0>
 8009b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b90:	d009      	beq.n	8009ba6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	2201      	movs	r2, #1
 8009b96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009ba2:	2303      	movs	r3, #3
 8009ba4:	e0bc      	b.n	8009d20 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009baa:	b29b      	uxth	r3, r3
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d1a0      	bne.n	8009af2 <HAL_SPI_TransmitReceive+0x11c>
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009bb4:	b29b      	uxth	r3, r3
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d19b      	bne.n	8009af2 <HAL_SPI_TransmitReceive+0x11c>
 8009bba:	e082      	b.n	8009cc2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	685b      	ldr	r3, [r3, #4]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d002      	beq.n	8009bca <HAL_SPI_TransmitReceive+0x1f4>
 8009bc4:	8afb      	ldrh	r3, [r7, #22]
 8009bc6:	2b01      	cmp	r3, #1
 8009bc8:	d171      	bne.n	8009cae <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	330c      	adds	r3, #12
 8009bd4:	7812      	ldrb	r2, [r2, #0]
 8009bd6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bdc:	1c5a      	adds	r2, r3, #1
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009be6:	b29b      	uxth	r3, r3
 8009be8:	3b01      	subs	r3, #1
 8009bea:	b29a      	uxth	r2, r3
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009bf0:	e05d      	b.n	8009cae <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	689b      	ldr	r3, [r3, #8]
 8009bf8:	f003 0302 	and.w	r3, r3, #2
 8009bfc:	2b02      	cmp	r3, #2
 8009bfe:	d11c      	bne.n	8009c3a <HAL_SPI_TransmitReceive+0x264>
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009c04:	b29b      	uxth	r3, r3
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d017      	beq.n	8009c3a <HAL_SPI_TransmitReceive+0x264>
 8009c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c0c:	2b01      	cmp	r3, #1
 8009c0e:	d114      	bne.n	8009c3a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	330c      	adds	r3, #12
 8009c1a:	7812      	ldrb	r2, [r2, #0]
 8009c1c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c22:	1c5a      	adds	r2, r3, #1
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009c2c:	b29b      	uxth	r3, r3
 8009c2e:	3b01      	subs	r3, #1
 8009c30:	b29a      	uxth	r2, r3
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009c36:	2300      	movs	r3, #0
 8009c38:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	689b      	ldr	r3, [r3, #8]
 8009c40:	f003 0301 	and.w	r3, r3, #1
 8009c44:	2b01      	cmp	r3, #1
 8009c46:	d119      	bne.n	8009c7c <HAL_SPI_TransmitReceive+0x2a6>
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009c4c:	b29b      	uxth	r3, r3
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d014      	beq.n	8009c7c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	68da      	ldr	r2, [r3, #12]
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c5c:	b2d2      	uxtb	r2, r2
 8009c5e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c64:	1c5a      	adds	r2, r3, #1
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009c6e:	b29b      	uxth	r3, r3
 8009c70:	3b01      	subs	r3, #1
 8009c72:	b29a      	uxth	r2, r3
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009c78:	2301      	movs	r3, #1
 8009c7a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009c7c:	f7fd fe52 	bl	8007924 <HAL_GetTick>
 8009c80:	4602      	mov	r2, r0
 8009c82:	6a3b      	ldr	r3, [r7, #32]
 8009c84:	1ad3      	subs	r3, r2, r3
 8009c86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c88:	429a      	cmp	r2, r3
 8009c8a:	d803      	bhi.n	8009c94 <HAL_SPI_TransmitReceive+0x2be>
 8009c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c92:	d102      	bne.n	8009c9a <HAL_SPI_TransmitReceive+0x2c4>
 8009c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d109      	bne.n	8009cae <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	2201      	movs	r2, #1
 8009c9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009caa:	2303      	movs	r3, #3
 8009cac:	e038      	b.n	8009d20 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d19c      	bne.n	8009bf2 <HAL_SPI_TransmitReceive+0x21c>
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009cbc:	b29b      	uxth	r3, r3
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d197      	bne.n	8009bf2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009cc2:	6a3a      	ldr	r2, [r7, #32]
 8009cc4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009cc6:	68f8      	ldr	r0, [r7, #12]
 8009cc8:	f000 f8b6 	bl	8009e38 <SPI_EndRxTxTransaction>
 8009ccc:	4603      	mov	r3, r0
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d008      	beq.n	8009ce4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2220      	movs	r2, #32
 8009cd6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	2200      	movs	r2, #0
 8009cdc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	e01d      	b.n	8009d20 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	689b      	ldr	r3, [r3, #8]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d10a      	bne.n	8009d02 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009cec:	2300      	movs	r3, #0
 8009cee:	613b      	str	r3, [r7, #16]
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	68db      	ldr	r3, [r3, #12]
 8009cf6:	613b      	str	r3, [r7, #16]
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	689b      	ldr	r3, [r3, #8]
 8009cfe:	613b      	str	r3, [r7, #16]
 8009d00:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2201      	movs	r2, #1
 8009d06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d001      	beq.n	8009d1e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8009d1a:	2301      	movs	r3, #1
 8009d1c:	e000      	b.n	8009d20 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8009d1e:	2300      	movs	r3, #0
  }
}
 8009d20:	4618      	mov	r0, r3
 8009d22:	3728      	adds	r7, #40	@ 0x28
 8009d24:	46bd      	mov	sp, r7
 8009d26:	bd80      	pop	{r7, pc}

08009d28 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b088      	sub	sp, #32
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	60f8      	str	r0, [r7, #12]
 8009d30:	60b9      	str	r1, [r7, #8]
 8009d32:	603b      	str	r3, [r7, #0]
 8009d34:	4613      	mov	r3, r2
 8009d36:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009d38:	f7fd fdf4 	bl	8007924 <HAL_GetTick>
 8009d3c:	4602      	mov	r2, r0
 8009d3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d40:	1a9b      	subs	r3, r3, r2
 8009d42:	683a      	ldr	r2, [r7, #0]
 8009d44:	4413      	add	r3, r2
 8009d46:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009d48:	f7fd fdec 	bl	8007924 <HAL_GetTick>
 8009d4c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009d4e:	4b39      	ldr	r3, [pc, #228]	@ (8009e34 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	015b      	lsls	r3, r3, #5
 8009d54:	0d1b      	lsrs	r3, r3, #20
 8009d56:	69fa      	ldr	r2, [r7, #28]
 8009d58:	fb02 f303 	mul.w	r3, r2, r3
 8009d5c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009d5e:	e055      	b.n	8009e0c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009d60:	683b      	ldr	r3, [r7, #0]
 8009d62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d66:	d051      	beq.n	8009e0c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009d68:	f7fd fddc 	bl	8007924 <HAL_GetTick>
 8009d6c:	4602      	mov	r2, r0
 8009d6e:	69bb      	ldr	r3, [r7, #24]
 8009d70:	1ad3      	subs	r3, r2, r3
 8009d72:	69fa      	ldr	r2, [r7, #28]
 8009d74:	429a      	cmp	r2, r3
 8009d76:	d902      	bls.n	8009d7e <SPI_WaitFlagStateUntilTimeout+0x56>
 8009d78:	69fb      	ldr	r3, [r7, #28]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d13d      	bne.n	8009dfa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	685a      	ldr	r2, [r3, #4]
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009d8c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	685b      	ldr	r3, [r3, #4]
 8009d92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009d96:	d111      	bne.n	8009dbc <SPI_WaitFlagStateUntilTimeout+0x94>
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	689b      	ldr	r3, [r3, #8]
 8009d9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009da0:	d004      	beq.n	8009dac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	689b      	ldr	r3, [r3, #8]
 8009da6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009daa:	d107      	bne.n	8009dbc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	681a      	ldr	r2, [r3, #0]
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009dba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dc0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009dc4:	d10f      	bne.n	8009de6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	681a      	ldr	r2, [r3, #0]
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009dd4:	601a      	str	r2, [r3, #0]
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	681a      	ldr	r2, [r3, #0]
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009de4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	2201      	movs	r2, #1
 8009dea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	2200      	movs	r2, #0
 8009df2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8009df6:	2303      	movs	r3, #3
 8009df8:	e018      	b.n	8009e2c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009dfa:	697b      	ldr	r3, [r7, #20]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d102      	bne.n	8009e06 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8009e00:	2300      	movs	r3, #0
 8009e02:	61fb      	str	r3, [r7, #28]
 8009e04:	e002      	b.n	8009e0c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8009e06:	697b      	ldr	r3, [r7, #20]
 8009e08:	3b01      	subs	r3, #1
 8009e0a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	689a      	ldr	r2, [r3, #8]
 8009e12:	68bb      	ldr	r3, [r7, #8]
 8009e14:	4013      	ands	r3, r2
 8009e16:	68ba      	ldr	r2, [r7, #8]
 8009e18:	429a      	cmp	r2, r3
 8009e1a:	bf0c      	ite	eq
 8009e1c:	2301      	moveq	r3, #1
 8009e1e:	2300      	movne	r3, #0
 8009e20:	b2db      	uxtb	r3, r3
 8009e22:	461a      	mov	r2, r3
 8009e24:	79fb      	ldrb	r3, [r7, #7]
 8009e26:	429a      	cmp	r2, r3
 8009e28:	d19a      	bne.n	8009d60 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8009e2a:	2300      	movs	r3, #0
}
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	3720      	adds	r7, #32
 8009e30:	46bd      	mov	sp, r7
 8009e32:	bd80      	pop	{r7, pc}
 8009e34:	20000028 	.word	0x20000028

08009e38 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b088      	sub	sp, #32
 8009e3c:	af02      	add	r7, sp, #8
 8009e3e:	60f8      	str	r0, [r7, #12]
 8009e40:	60b9      	str	r1, [r7, #8]
 8009e42:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	9300      	str	r3, [sp, #0]
 8009e48:	68bb      	ldr	r3, [r7, #8]
 8009e4a:	2201      	movs	r2, #1
 8009e4c:	2102      	movs	r1, #2
 8009e4e:	68f8      	ldr	r0, [r7, #12]
 8009e50:	f7ff ff6a 	bl	8009d28 <SPI_WaitFlagStateUntilTimeout>
 8009e54:	4603      	mov	r3, r0
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d007      	beq.n	8009e6a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e5e:	f043 0220 	orr.w	r2, r3, #32
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8009e66:	2303      	movs	r3, #3
 8009e68:	e032      	b.n	8009ed0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009e6a:	4b1b      	ldr	r3, [pc, #108]	@ (8009ed8 <SPI_EndRxTxTransaction+0xa0>)
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	4a1b      	ldr	r2, [pc, #108]	@ (8009edc <SPI_EndRxTxTransaction+0xa4>)
 8009e70:	fba2 2303 	umull	r2, r3, r2, r3
 8009e74:	0d5b      	lsrs	r3, r3, #21
 8009e76:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009e7a:	fb02 f303 	mul.w	r3, r2, r3
 8009e7e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	685b      	ldr	r3, [r3, #4]
 8009e84:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009e88:	d112      	bne.n	8009eb0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	9300      	str	r3, [sp, #0]
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	2200      	movs	r2, #0
 8009e92:	2180      	movs	r1, #128	@ 0x80
 8009e94:	68f8      	ldr	r0, [r7, #12]
 8009e96:	f7ff ff47 	bl	8009d28 <SPI_WaitFlagStateUntilTimeout>
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d016      	beq.n	8009ece <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ea4:	f043 0220 	orr.w	r2, r3, #32
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8009eac:	2303      	movs	r3, #3
 8009eae:	e00f      	b.n	8009ed0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009eb0:	697b      	ldr	r3, [r7, #20]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d00a      	beq.n	8009ecc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8009eb6:	697b      	ldr	r3, [r7, #20]
 8009eb8:	3b01      	subs	r3, #1
 8009eba:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	689b      	ldr	r3, [r3, #8]
 8009ec2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ec6:	2b80      	cmp	r3, #128	@ 0x80
 8009ec8:	d0f2      	beq.n	8009eb0 <SPI_EndRxTxTransaction+0x78>
 8009eca:	e000      	b.n	8009ece <SPI_EndRxTxTransaction+0x96>
        break;
 8009ecc:	bf00      	nop
  }

  return HAL_OK;
 8009ece:	2300      	movs	r3, #0
}
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	3718      	adds	r7, #24
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	bd80      	pop	{r7, pc}
 8009ed8:	20000028 	.word	0x20000028
 8009edc:	165e9f81 	.word	0x165e9f81

08009ee0 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b084      	sub	sp, #16
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	60f8      	str	r0, [r7, #12]
 8009ee8:	60b9      	str	r1, [r7, #8]
 8009eea:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d101      	bne.n	8009ef6 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8009ef2:	2301      	movs	r3, #1
 8009ef4:	e038      	b.n	8009f68 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8009efc:	b2db      	uxtb	r3, r3
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d106      	bne.n	8009f10 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	2200      	movs	r2, #0
 8009f06:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8009f0a:	68f8      	ldr	r0, [r7, #12]
 8009f0c:	f7fa fd88 	bl	8004a20 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	681a      	ldr	r2, [r3, #0]
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	3308      	adds	r3, #8
 8009f18:	4619      	mov	r1, r3
 8009f1a:	4610      	mov	r0, r2
 8009f1c:	f002 f906 	bl	800c12c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	6818      	ldr	r0, [r3, #0]
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	689b      	ldr	r3, [r3, #8]
 8009f28:	461a      	mov	r2, r3
 8009f2a:	68b9      	ldr	r1, [r7, #8]
 8009f2c:	f002 f968 	bl	800c200 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	6858      	ldr	r0, [r3, #4]
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	689a      	ldr	r2, [r3, #8]
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f3c:	6879      	ldr	r1, [r7, #4]
 8009f3e:	f002 f98d 	bl	800c25c <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	68fa      	ldr	r2, [r7, #12]
 8009f48:	6892      	ldr	r2, [r2, #8]
 8009f4a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	68fa      	ldr	r2, [r7, #12]
 8009f54:	6892      	ldr	r2, [r2, #8]
 8009f56:	f041 0101 	orr.w	r1, r1, #1
 8009f5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	2201      	movs	r2, #1
 8009f62:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 8009f66:	2300      	movs	r3, #0
}
 8009f68:	4618      	mov	r0, r3
 8009f6a:	3710      	adds	r7, #16
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	bd80      	pop	{r7, pc}

08009f70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b082      	sub	sp, #8
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d101      	bne.n	8009f82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009f7e:	2301      	movs	r3, #1
 8009f80:	e041      	b.n	800a006 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f88:	b2db      	uxtb	r3, r3
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d106      	bne.n	8009f9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	2200      	movs	r2, #0
 8009f92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009f96:	6878      	ldr	r0, [r7, #4]
 8009f98:	f7fa fbde 	bl	8004758 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2202      	movs	r2, #2
 8009fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681a      	ldr	r2, [r3, #0]
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	3304      	adds	r3, #4
 8009fac:	4619      	mov	r1, r3
 8009fae:	4610      	mov	r0, r2
 8009fb0:	f000 fdf8 	bl	800aba4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2201      	movs	r2, #1
 8009fb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	2201      	movs	r2, #1
 8009fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2201      	movs	r2, #1
 8009fd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	2201      	movs	r2, #1
 8009fd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2201      	movs	r2, #1
 8009fe0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2201      	movs	r2, #1
 8009fe8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	2201      	movs	r2, #1
 8009ff0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2201      	movs	r2, #1
 8009ff8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2201      	movs	r2, #1
 800a000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a004:	2300      	movs	r3, #0
}
 800a006:	4618      	mov	r0, r3
 800a008:	3708      	adds	r7, #8
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd80      	pop	{r7, pc}
	...

0800a010 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a010:	b480      	push	{r7}
 800a012:	b085      	sub	sp, #20
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a01e:	b2db      	uxtb	r3, r3
 800a020:	2b01      	cmp	r3, #1
 800a022:	d001      	beq.n	800a028 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a024:	2301      	movs	r3, #1
 800a026:	e046      	b.n	800a0b6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2202      	movs	r2, #2
 800a02c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	4a23      	ldr	r2, [pc, #140]	@ (800a0c4 <HAL_TIM_Base_Start+0xb4>)
 800a036:	4293      	cmp	r3, r2
 800a038:	d022      	beq.n	800a080 <HAL_TIM_Base_Start+0x70>
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a042:	d01d      	beq.n	800a080 <HAL_TIM_Base_Start+0x70>
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	4a1f      	ldr	r2, [pc, #124]	@ (800a0c8 <HAL_TIM_Base_Start+0xb8>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d018      	beq.n	800a080 <HAL_TIM_Base_Start+0x70>
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	4a1e      	ldr	r2, [pc, #120]	@ (800a0cc <HAL_TIM_Base_Start+0xbc>)
 800a054:	4293      	cmp	r3, r2
 800a056:	d013      	beq.n	800a080 <HAL_TIM_Base_Start+0x70>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	4a1c      	ldr	r2, [pc, #112]	@ (800a0d0 <HAL_TIM_Base_Start+0xc0>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d00e      	beq.n	800a080 <HAL_TIM_Base_Start+0x70>
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	4a1b      	ldr	r2, [pc, #108]	@ (800a0d4 <HAL_TIM_Base_Start+0xc4>)
 800a068:	4293      	cmp	r3, r2
 800a06a:	d009      	beq.n	800a080 <HAL_TIM_Base_Start+0x70>
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	4a19      	ldr	r2, [pc, #100]	@ (800a0d8 <HAL_TIM_Base_Start+0xc8>)
 800a072:	4293      	cmp	r3, r2
 800a074:	d004      	beq.n	800a080 <HAL_TIM_Base_Start+0x70>
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	4a18      	ldr	r2, [pc, #96]	@ (800a0dc <HAL_TIM_Base_Start+0xcc>)
 800a07c:	4293      	cmp	r3, r2
 800a07e:	d111      	bne.n	800a0a4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	689b      	ldr	r3, [r3, #8]
 800a086:	f003 0307 	and.w	r3, r3, #7
 800a08a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	2b06      	cmp	r3, #6
 800a090:	d010      	beq.n	800a0b4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	681a      	ldr	r2, [r3, #0]
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	f042 0201 	orr.w	r2, r2, #1
 800a0a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0a2:	e007      	b.n	800a0b4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	681a      	ldr	r2, [r3, #0]
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	f042 0201 	orr.w	r2, r2, #1
 800a0b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a0b4:	2300      	movs	r3, #0
}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	3714      	adds	r7, #20
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c0:	4770      	bx	lr
 800a0c2:	bf00      	nop
 800a0c4:	40010000 	.word	0x40010000
 800a0c8:	40000400 	.word	0x40000400
 800a0cc:	40000800 	.word	0x40000800
 800a0d0:	40000c00 	.word	0x40000c00
 800a0d4:	40010400 	.word	0x40010400
 800a0d8:	40014000 	.word	0x40014000
 800a0dc:	40001800 	.word	0x40001800

0800a0e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b082      	sub	sp, #8
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d101      	bne.n	800a0f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	e041      	b.n	800a176 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a0f8:	b2db      	uxtb	r3, r3
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d106      	bne.n	800a10c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2200      	movs	r2, #0
 800a102:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f000 f839 	bl	800a17e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	2202      	movs	r2, #2
 800a110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681a      	ldr	r2, [r3, #0]
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	3304      	adds	r3, #4
 800a11c:	4619      	mov	r1, r3
 800a11e:	4610      	mov	r0, r2
 800a120:	f000 fd40 	bl	800aba4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2201      	movs	r2, #1
 800a128:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	2201      	movs	r2, #1
 800a130:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	2201      	movs	r2, #1
 800a138:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2201      	movs	r2, #1
 800a140:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2201      	movs	r2, #1
 800a148:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	2201      	movs	r2, #1
 800a150:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	2201      	movs	r2, #1
 800a158:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2201      	movs	r2, #1
 800a160:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2201      	movs	r2, #1
 800a168:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	2201      	movs	r2, #1
 800a170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a174:	2300      	movs	r3, #0
}
 800a176:	4618      	mov	r0, r3
 800a178:	3708      	adds	r7, #8
 800a17a:	46bd      	mov	sp, r7
 800a17c:	bd80      	pop	{r7, pc}

0800a17e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a17e:	b480      	push	{r7}
 800a180:	b083      	sub	sp, #12
 800a182:	af00      	add	r7, sp, #0
 800a184:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a186:	bf00      	nop
 800a188:	370c      	adds	r7, #12
 800a18a:	46bd      	mov	sp, r7
 800a18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a190:	4770      	bx	lr
	...

0800a194 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b086      	sub	sp, #24
 800a198:	af00      	add	r7, sp, #0
 800a19a:	60f8      	str	r0, [r7, #12]
 800a19c:	60b9      	str	r1, [r7, #8]
 800a19e:	607a      	str	r2, [r7, #4]
 800a1a0:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800a1a6:	68bb      	ldr	r3, [r7, #8]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d109      	bne.n	800a1c0 <HAL_TIM_PWM_Start_DMA+0x2c>
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a1b2:	b2db      	uxtb	r3, r3
 800a1b4:	2b02      	cmp	r3, #2
 800a1b6:	bf0c      	ite	eq
 800a1b8:	2301      	moveq	r3, #1
 800a1ba:	2300      	movne	r3, #0
 800a1bc:	b2db      	uxtb	r3, r3
 800a1be:	e022      	b.n	800a206 <HAL_TIM_PWM_Start_DMA+0x72>
 800a1c0:	68bb      	ldr	r3, [r7, #8]
 800a1c2:	2b04      	cmp	r3, #4
 800a1c4:	d109      	bne.n	800a1da <HAL_TIM_PWM_Start_DMA+0x46>
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a1cc:	b2db      	uxtb	r3, r3
 800a1ce:	2b02      	cmp	r3, #2
 800a1d0:	bf0c      	ite	eq
 800a1d2:	2301      	moveq	r3, #1
 800a1d4:	2300      	movne	r3, #0
 800a1d6:	b2db      	uxtb	r3, r3
 800a1d8:	e015      	b.n	800a206 <HAL_TIM_PWM_Start_DMA+0x72>
 800a1da:	68bb      	ldr	r3, [r7, #8]
 800a1dc:	2b08      	cmp	r3, #8
 800a1de:	d109      	bne.n	800a1f4 <HAL_TIM_PWM_Start_DMA+0x60>
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a1e6:	b2db      	uxtb	r3, r3
 800a1e8:	2b02      	cmp	r3, #2
 800a1ea:	bf0c      	ite	eq
 800a1ec:	2301      	moveq	r3, #1
 800a1ee:	2300      	movne	r3, #0
 800a1f0:	b2db      	uxtb	r3, r3
 800a1f2:	e008      	b.n	800a206 <HAL_TIM_PWM_Start_DMA+0x72>
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a1fa:	b2db      	uxtb	r3, r3
 800a1fc:	2b02      	cmp	r3, #2
 800a1fe:	bf0c      	ite	eq
 800a200:	2301      	moveq	r3, #1
 800a202:	2300      	movne	r3, #0
 800a204:	b2db      	uxtb	r3, r3
 800a206:	2b00      	cmp	r3, #0
 800a208:	d001      	beq.n	800a20e <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800a20a:	2302      	movs	r3, #2
 800a20c:	e171      	b.n	800a4f2 <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800a20e:	68bb      	ldr	r3, [r7, #8]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d109      	bne.n	800a228 <HAL_TIM_PWM_Start_DMA+0x94>
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a21a:	b2db      	uxtb	r3, r3
 800a21c:	2b01      	cmp	r3, #1
 800a21e:	bf0c      	ite	eq
 800a220:	2301      	moveq	r3, #1
 800a222:	2300      	movne	r3, #0
 800a224:	b2db      	uxtb	r3, r3
 800a226:	e022      	b.n	800a26e <HAL_TIM_PWM_Start_DMA+0xda>
 800a228:	68bb      	ldr	r3, [r7, #8]
 800a22a:	2b04      	cmp	r3, #4
 800a22c:	d109      	bne.n	800a242 <HAL_TIM_PWM_Start_DMA+0xae>
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a234:	b2db      	uxtb	r3, r3
 800a236:	2b01      	cmp	r3, #1
 800a238:	bf0c      	ite	eq
 800a23a:	2301      	moveq	r3, #1
 800a23c:	2300      	movne	r3, #0
 800a23e:	b2db      	uxtb	r3, r3
 800a240:	e015      	b.n	800a26e <HAL_TIM_PWM_Start_DMA+0xda>
 800a242:	68bb      	ldr	r3, [r7, #8]
 800a244:	2b08      	cmp	r3, #8
 800a246:	d109      	bne.n	800a25c <HAL_TIM_PWM_Start_DMA+0xc8>
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a24e:	b2db      	uxtb	r3, r3
 800a250:	2b01      	cmp	r3, #1
 800a252:	bf0c      	ite	eq
 800a254:	2301      	moveq	r3, #1
 800a256:	2300      	movne	r3, #0
 800a258:	b2db      	uxtb	r3, r3
 800a25a:	e008      	b.n	800a26e <HAL_TIM_PWM_Start_DMA+0xda>
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a262:	b2db      	uxtb	r3, r3
 800a264:	2b01      	cmp	r3, #1
 800a266:	bf0c      	ite	eq
 800a268:	2301      	moveq	r3, #1
 800a26a:	2300      	movne	r3, #0
 800a26c:	b2db      	uxtb	r3, r3
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d024      	beq.n	800a2bc <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d002      	beq.n	800a27e <HAL_TIM_PWM_Start_DMA+0xea>
 800a278:	887b      	ldrh	r3, [r7, #2]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d101      	bne.n	800a282 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 800a27e:	2301      	movs	r3, #1
 800a280:	e137      	b.n	800a4f2 <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a282:	68bb      	ldr	r3, [r7, #8]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d104      	bne.n	800a292 <HAL_TIM_PWM_Start_DMA+0xfe>
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	2202      	movs	r2, #2
 800a28c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a290:	e016      	b.n	800a2c0 <HAL_TIM_PWM_Start_DMA+0x12c>
 800a292:	68bb      	ldr	r3, [r7, #8]
 800a294:	2b04      	cmp	r3, #4
 800a296:	d104      	bne.n	800a2a2 <HAL_TIM_PWM_Start_DMA+0x10e>
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	2202      	movs	r2, #2
 800a29c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a2a0:	e00e      	b.n	800a2c0 <HAL_TIM_PWM_Start_DMA+0x12c>
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	2b08      	cmp	r3, #8
 800a2a6:	d104      	bne.n	800a2b2 <HAL_TIM_PWM_Start_DMA+0x11e>
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	2202      	movs	r2, #2
 800a2ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a2b0:	e006      	b.n	800a2c0 <HAL_TIM_PWM_Start_DMA+0x12c>
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	2202      	movs	r2, #2
 800a2b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a2ba:	e001      	b.n	800a2c0 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 800a2bc:	2301      	movs	r3, #1
 800a2be:	e118      	b.n	800a4f2 <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 800a2c0:	68bb      	ldr	r3, [r7, #8]
 800a2c2:	2b0c      	cmp	r3, #12
 800a2c4:	f200 80ae 	bhi.w	800a424 <HAL_TIM_PWM_Start_DMA+0x290>
 800a2c8:	a201      	add	r2, pc, #4	@ (adr r2, 800a2d0 <HAL_TIM_PWM_Start_DMA+0x13c>)
 800a2ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2ce:	bf00      	nop
 800a2d0:	0800a305 	.word	0x0800a305
 800a2d4:	0800a425 	.word	0x0800a425
 800a2d8:	0800a425 	.word	0x0800a425
 800a2dc:	0800a425 	.word	0x0800a425
 800a2e0:	0800a34d 	.word	0x0800a34d
 800a2e4:	0800a425 	.word	0x0800a425
 800a2e8:	0800a425 	.word	0x0800a425
 800a2ec:	0800a425 	.word	0x0800a425
 800a2f0:	0800a395 	.word	0x0800a395
 800a2f4:	0800a425 	.word	0x0800a425
 800a2f8:	0800a425 	.word	0x0800a425
 800a2fc:	0800a425 	.word	0x0800a425
 800a300:	0800a3dd 	.word	0x0800a3dd
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a308:	4a7c      	ldr	r2, [pc, #496]	@ (800a4fc <HAL_TIM_PWM_Start_DMA+0x368>)
 800a30a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a310:	4a7b      	ldr	r2, [pc, #492]	@ (800a500 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800a312:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a318:	4a7a      	ldr	r2, [pc, #488]	@ (800a504 <HAL_TIM_PWM_Start_DMA+0x370>)
 800a31a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800a320:	6879      	ldr	r1, [r7, #4]
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	3334      	adds	r3, #52	@ 0x34
 800a328:	461a      	mov	r2, r3
 800a32a:	887b      	ldrh	r3, [r7, #2]
 800a32c:	f7fe f8f6 	bl	800851c <HAL_DMA_Start_IT>
 800a330:	4603      	mov	r3, r0
 800a332:	2b00      	cmp	r3, #0
 800a334:	d001      	beq.n	800a33a <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a336:	2301      	movs	r3, #1
 800a338:	e0db      	b.n	800a4f2 <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	68da      	ldr	r2, [r3, #12]
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a348:	60da      	str	r2, [r3, #12]
      break;
 800a34a:	e06e      	b.n	800a42a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a350:	4a6a      	ldr	r2, [pc, #424]	@ (800a4fc <HAL_TIM_PWM_Start_DMA+0x368>)
 800a352:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a358:	4a69      	ldr	r2, [pc, #420]	@ (800a500 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800a35a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a360:	4a68      	ldr	r2, [pc, #416]	@ (800a504 <HAL_TIM_PWM_Start_DMA+0x370>)
 800a362:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800a368:	6879      	ldr	r1, [r7, #4]
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	3338      	adds	r3, #56	@ 0x38
 800a370:	461a      	mov	r2, r3
 800a372:	887b      	ldrh	r3, [r7, #2]
 800a374:	f7fe f8d2 	bl	800851c <HAL_DMA_Start_IT>
 800a378:	4603      	mov	r3, r0
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d001      	beq.n	800a382 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a37e:	2301      	movs	r3, #1
 800a380:	e0b7      	b.n	800a4f2 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	68da      	ldr	r2, [r3, #12]
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a390:	60da      	str	r2, [r3, #12]
      break;
 800a392:	e04a      	b.n	800a42a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a398:	4a58      	ldr	r2, [pc, #352]	@ (800a4fc <HAL_TIM_PWM_Start_DMA+0x368>)
 800a39a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3a0:	4a57      	ldr	r2, [pc, #348]	@ (800a500 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800a3a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3a8:	4a56      	ldr	r2, [pc, #344]	@ (800a504 <HAL_TIM_PWM_Start_DMA+0x370>)
 800a3aa:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800a3b0:	6879      	ldr	r1, [r7, #4]
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	333c      	adds	r3, #60	@ 0x3c
 800a3b8:	461a      	mov	r2, r3
 800a3ba:	887b      	ldrh	r3, [r7, #2]
 800a3bc:	f7fe f8ae 	bl	800851c <HAL_DMA_Start_IT>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d001      	beq.n	800a3ca <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	e093      	b.n	800a4f2 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	68da      	ldr	r2, [r3, #12]
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a3d8:	60da      	str	r2, [r3, #12]
      break;
 800a3da:	e026      	b.n	800a42a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3e0:	4a46      	ldr	r2, [pc, #280]	@ (800a4fc <HAL_TIM_PWM_Start_DMA+0x368>)
 800a3e2:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3e8:	4a45      	ldr	r2, [pc, #276]	@ (800a500 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800a3ea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3f0:	4a44      	ldr	r2, [pc, #272]	@ (800a504 <HAL_TIM_PWM_Start_DMA+0x370>)
 800a3f2:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a3f8:	6879      	ldr	r1, [r7, #4]
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	3340      	adds	r3, #64	@ 0x40
 800a400:	461a      	mov	r2, r3
 800a402:	887b      	ldrh	r3, [r7, #2]
 800a404:	f7fe f88a 	bl	800851c <HAL_DMA_Start_IT>
 800a408:	4603      	mov	r3, r0
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d001      	beq.n	800a412 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a40e:	2301      	movs	r3, #1
 800a410:	e06f      	b.n	800a4f2 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	68da      	ldr	r2, [r3, #12]
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a420:	60da      	str	r2, [r3, #12]
      break;
 800a422:	e002      	b.n	800a42a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 800a424:	2301      	movs	r3, #1
 800a426:	75fb      	strb	r3, [r7, #23]
      break;
 800a428:	bf00      	nop
  }

  if (status == HAL_OK)
 800a42a:	7dfb      	ldrb	r3, [r7, #23]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d15f      	bne.n	800a4f0 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	2201      	movs	r2, #1
 800a436:	68b9      	ldr	r1, [r7, #8]
 800a438:	4618      	mov	r0, r3
 800a43a:	f000 fea3 	bl	800b184 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	4a31      	ldr	r2, [pc, #196]	@ (800a508 <HAL_TIM_PWM_Start_DMA+0x374>)
 800a444:	4293      	cmp	r3, r2
 800a446:	d004      	beq.n	800a452 <HAL_TIM_PWM_Start_DMA+0x2be>
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	4a2f      	ldr	r2, [pc, #188]	@ (800a50c <HAL_TIM_PWM_Start_DMA+0x378>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d101      	bne.n	800a456 <HAL_TIM_PWM_Start_DMA+0x2c2>
 800a452:	2301      	movs	r3, #1
 800a454:	e000      	b.n	800a458 <HAL_TIM_PWM_Start_DMA+0x2c4>
 800a456:	2300      	movs	r3, #0
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d007      	beq.n	800a46c <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a46a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	4a25      	ldr	r2, [pc, #148]	@ (800a508 <HAL_TIM_PWM_Start_DMA+0x374>)
 800a472:	4293      	cmp	r3, r2
 800a474:	d022      	beq.n	800a4bc <HAL_TIM_PWM_Start_DMA+0x328>
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a47e:	d01d      	beq.n	800a4bc <HAL_TIM_PWM_Start_DMA+0x328>
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	4a22      	ldr	r2, [pc, #136]	@ (800a510 <HAL_TIM_PWM_Start_DMA+0x37c>)
 800a486:	4293      	cmp	r3, r2
 800a488:	d018      	beq.n	800a4bc <HAL_TIM_PWM_Start_DMA+0x328>
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	4a21      	ldr	r2, [pc, #132]	@ (800a514 <HAL_TIM_PWM_Start_DMA+0x380>)
 800a490:	4293      	cmp	r3, r2
 800a492:	d013      	beq.n	800a4bc <HAL_TIM_PWM_Start_DMA+0x328>
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	4a1f      	ldr	r2, [pc, #124]	@ (800a518 <HAL_TIM_PWM_Start_DMA+0x384>)
 800a49a:	4293      	cmp	r3, r2
 800a49c:	d00e      	beq.n	800a4bc <HAL_TIM_PWM_Start_DMA+0x328>
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	4a1a      	ldr	r2, [pc, #104]	@ (800a50c <HAL_TIM_PWM_Start_DMA+0x378>)
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	d009      	beq.n	800a4bc <HAL_TIM_PWM_Start_DMA+0x328>
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	4a1b      	ldr	r2, [pc, #108]	@ (800a51c <HAL_TIM_PWM_Start_DMA+0x388>)
 800a4ae:	4293      	cmp	r3, r2
 800a4b0:	d004      	beq.n	800a4bc <HAL_TIM_PWM_Start_DMA+0x328>
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	4a1a      	ldr	r2, [pc, #104]	@ (800a520 <HAL_TIM_PWM_Start_DMA+0x38c>)
 800a4b8:	4293      	cmp	r3, r2
 800a4ba:	d111      	bne.n	800a4e0 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	689b      	ldr	r3, [r3, #8]
 800a4c2:	f003 0307 	and.w	r3, r3, #7
 800a4c6:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4c8:	693b      	ldr	r3, [r7, #16]
 800a4ca:	2b06      	cmp	r3, #6
 800a4cc:	d010      	beq.n	800a4f0 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	681a      	ldr	r2, [r3, #0]
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	f042 0201 	orr.w	r2, r2, #1
 800a4dc:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4de:	e007      	b.n	800a4f0 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	681a      	ldr	r2, [r3, #0]
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	f042 0201 	orr.w	r2, r2, #1
 800a4ee:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800a4f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	3718      	adds	r7, #24
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	bd80      	pop	{r7, pc}
 800a4fa:	bf00      	nop
 800a4fc:	0800aa95 	.word	0x0800aa95
 800a500:	0800ab3d 	.word	0x0800ab3d
 800a504:	0800aa03 	.word	0x0800aa03
 800a508:	40010000 	.word	0x40010000
 800a50c:	40010400 	.word	0x40010400
 800a510:	40000400 	.word	0x40000400
 800a514:	40000800 	.word	0x40000800
 800a518:	40000c00 	.word	0x40000c00
 800a51c:	40014000 	.word	0x40014000
 800a520:	40001800 	.word	0x40001800

0800a524 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b084      	sub	sp, #16
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
 800a52c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a52e:	2300      	movs	r3, #0
 800a530:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	2b0c      	cmp	r3, #12
 800a536:	d855      	bhi.n	800a5e4 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800a538:	a201      	add	r2, pc, #4	@ (adr r2, 800a540 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800a53a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a53e:	bf00      	nop
 800a540:	0800a575 	.word	0x0800a575
 800a544:	0800a5e5 	.word	0x0800a5e5
 800a548:	0800a5e5 	.word	0x0800a5e5
 800a54c:	0800a5e5 	.word	0x0800a5e5
 800a550:	0800a591 	.word	0x0800a591
 800a554:	0800a5e5 	.word	0x0800a5e5
 800a558:	0800a5e5 	.word	0x0800a5e5
 800a55c:	0800a5e5 	.word	0x0800a5e5
 800a560:	0800a5ad 	.word	0x0800a5ad
 800a564:	0800a5e5 	.word	0x0800a5e5
 800a568:	0800a5e5 	.word	0x0800a5e5
 800a56c:	0800a5e5 	.word	0x0800a5e5
 800a570:	0800a5c9 	.word	0x0800a5c9
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	68da      	ldr	r2, [r3, #12]
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800a582:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a588:	4618      	mov	r0, r3
 800a58a:	f7fe f88f 	bl	80086ac <HAL_DMA_Abort_IT>
      break;
 800a58e:	e02c      	b.n	800a5ea <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	68da      	ldr	r2, [r3, #12]
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a59e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	f7fe f881 	bl	80086ac <HAL_DMA_Abort_IT>
      break;
 800a5aa:	e01e      	b.n	800a5ea <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	68da      	ldr	r2, [r3, #12]
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a5ba:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	f7fe f873 	bl	80086ac <HAL_DMA_Abort_IT>
      break;
 800a5c6:	e010      	b.n	800a5ea <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	68da      	ldr	r2, [r3, #12]
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a5d6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5dc:	4618      	mov	r0, r3
 800a5de:	f7fe f865 	bl	80086ac <HAL_DMA_Abort_IT>
      break;
 800a5e2:	e002      	b.n	800a5ea <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	73fb      	strb	r3, [r7, #15]
      break;
 800a5e8:	bf00      	nop
  }

  if (status == HAL_OK)
 800a5ea:	7bfb      	ldrb	r3, [r7, #15]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d161      	bne.n	800a6b4 <HAL_TIM_PWM_Stop_DMA+0x190>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	6839      	ldr	r1, [r7, #0]
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	f000 fdc3 	bl	800b184 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	4a2f      	ldr	r2, [pc, #188]	@ (800a6c0 <HAL_TIM_PWM_Stop_DMA+0x19c>)
 800a604:	4293      	cmp	r3, r2
 800a606:	d004      	beq.n	800a612 <HAL_TIM_PWM_Stop_DMA+0xee>
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	4a2d      	ldr	r2, [pc, #180]	@ (800a6c4 <HAL_TIM_PWM_Stop_DMA+0x1a0>)
 800a60e:	4293      	cmp	r3, r2
 800a610:	d101      	bne.n	800a616 <HAL_TIM_PWM_Stop_DMA+0xf2>
 800a612:	2301      	movs	r3, #1
 800a614:	e000      	b.n	800a618 <HAL_TIM_PWM_Stop_DMA+0xf4>
 800a616:	2300      	movs	r3, #0
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d017      	beq.n	800a64c <HAL_TIM_PWM_Stop_DMA+0x128>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	6a1a      	ldr	r2, [r3, #32]
 800a622:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a626:	4013      	ands	r3, r2
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d10f      	bne.n	800a64c <HAL_TIM_PWM_Stop_DMA+0x128>
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	6a1a      	ldr	r2, [r3, #32]
 800a632:	f240 4344 	movw	r3, #1092	@ 0x444
 800a636:	4013      	ands	r3, r2
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d107      	bne.n	800a64c <HAL_TIM_PWM_Stop_DMA+0x128>
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a64a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	6a1a      	ldr	r2, [r3, #32]
 800a652:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a656:	4013      	ands	r3, r2
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d10f      	bne.n	800a67c <HAL_TIM_PWM_Stop_DMA+0x158>
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	6a1a      	ldr	r2, [r3, #32]
 800a662:	f240 4344 	movw	r3, #1092	@ 0x444
 800a666:	4013      	ands	r3, r2
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d107      	bne.n	800a67c <HAL_TIM_PWM_Stop_DMA+0x158>
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	681a      	ldr	r2, [r3, #0]
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	f022 0201 	bic.w	r2, r2, #1
 800a67a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d104      	bne.n	800a68c <HAL_TIM_PWM_Stop_DMA+0x168>
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	2201      	movs	r2, #1
 800a686:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a68a:	e013      	b.n	800a6b4 <HAL_TIM_PWM_Stop_DMA+0x190>
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	2b04      	cmp	r3, #4
 800a690:	d104      	bne.n	800a69c <HAL_TIM_PWM_Stop_DMA+0x178>
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	2201      	movs	r2, #1
 800a696:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a69a:	e00b      	b.n	800a6b4 <HAL_TIM_PWM_Stop_DMA+0x190>
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	2b08      	cmp	r3, #8
 800a6a0:	d104      	bne.n	800a6ac <HAL_TIM_PWM_Stop_DMA+0x188>
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	2201      	movs	r2, #1
 800a6a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a6aa:	e003      	b.n	800a6b4 <HAL_TIM_PWM_Stop_DMA+0x190>
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 800a6b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	3710      	adds	r7, #16
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bd80      	pop	{r7, pc}
 800a6be:	bf00      	nop
 800a6c0:	40010000 	.word	0x40010000
 800a6c4:	40010400 	.word	0x40010400

0800a6c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b086      	sub	sp, #24
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	60f8      	str	r0, [r7, #12]
 800a6d0:	60b9      	str	r1, [r7, #8]
 800a6d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a6de:	2b01      	cmp	r3, #1
 800a6e0:	d101      	bne.n	800a6e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a6e2:	2302      	movs	r3, #2
 800a6e4:	e0ae      	b.n	800a844 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	2201      	movs	r2, #1
 800a6ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	2b0c      	cmp	r3, #12
 800a6f2:	f200 809f 	bhi.w	800a834 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800a6f6:	a201      	add	r2, pc, #4	@ (adr r2, 800a6fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a6f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6fc:	0800a731 	.word	0x0800a731
 800a700:	0800a835 	.word	0x0800a835
 800a704:	0800a835 	.word	0x0800a835
 800a708:	0800a835 	.word	0x0800a835
 800a70c:	0800a771 	.word	0x0800a771
 800a710:	0800a835 	.word	0x0800a835
 800a714:	0800a835 	.word	0x0800a835
 800a718:	0800a835 	.word	0x0800a835
 800a71c:	0800a7b3 	.word	0x0800a7b3
 800a720:	0800a835 	.word	0x0800a835
 800a724:	0800a835 	.word	0x0800a835
 800a728:	0800a835 	.word	0x0800a835
 800a72c:	0800a7f3 	.word	0x0800a7f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	68b9      	ldr	r1, [r7, #8]
 800a736:	4618      	mov	r0, r3
 800a738:	f000 fada 	bl	800acf0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	699a      	ldr	r2, [r3, #24]
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f042 0208 	orr.w	r2, r2, #8
 800a74a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	699a      	ldr	r2, [r3, #24]
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f022 0204 	bic.w	r2, r2, #4
 800a75a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	6999      	ldr	r1, [r3, #24]
 800a762:	68bb      	ldr	r3, [r7, #8]
 800a764:	691a      	ldr	r2, [r3, #16]
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	430a      	orrs	r2, r1
 800a76c:	619a      	str	r2, [r3, #24]
      break;
 800a76e:	e064      	b.n	800a83a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	68b9      	ldr	r1, [r7, #8]
 800a776:	4618      	mov	r0, r3
 800a778:	f000 fb2a 	bl	800add0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	699a      	ldr	r2, [r3, #24]
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a78a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	699a      	ldr	r2, [r3, #24]
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a79a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	6999      	ldr	r1, [r3, #24]
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	691b      	ldr	r3, [r3, #16]
 800a7a6:	021a      	lsls	r2, r3, #8
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	430a      	orrs	r2, r1
 800a7ae:	619a      	str	r2, [r3, #24]
      break;
 800a7b0:	e043      	b.n	800a83a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	68b9      	ldr	r1, [r7, #8]
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f000 fb7f 	bl	800aebc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	69da      	ldr	r2, [r3, #28]
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	f042 0208 	orr.w	r2, r2, #8
 800a7cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	69da      	ldr	r2, [r3, #28]
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	f022 0204 	bic.w	r2, r2, #4
 800a7dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	69d9      	ldr	r1, [r3, #28]
 800a7e4:	68bb      	ldr	r3, [r7, #8]
 800a7e6:	691a      	ldr	r2, [r3, #16]
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	430a      	orrs	r2, r1
 800a7ee:	61da      	str	r2, [r3, #28]
      break;
 800a7f0:	e023      	b.n	800a83a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	68b9      	ldr	r1, [r7, #8]
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	f000 fbd3 	bl	800afa4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	69da      	ldr	r2, [r3, #28]
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a80c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	69da      	ldr	r2, [r3, #28]
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a81c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	69d9      	ldr	r1, [r3, #28]
 800a824:	68bb      	ldr	r3, [r7, #8]
 800a826:	691b      	ldr	r3, [r3, #16]
 800a828:	021a      	lsls	r2, r3, #8
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	430a      	orrs	r2, r1
 800a830:	61da      	str	r2, [r3, #28]
      break;
 800a832:	e002      	b.n	800a83a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800a834:	2301      	movs	r3, #1
 800a836:	75fb      	strb	r3, [r7, #23]
      break;
 800a838:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	2200      	movs	r2, #0
 800a83e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a842:	7dfb      	ldrb	r3, [r7, #23]
}
 800a844:	4618      	mov	r0, r3
 800a846:	3718      	adds	r7, #24
 800a848:	46bd      	mov	sp, r7
 800a84a:	bd80      	pop	{r7, pc}

0800a84c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b084      	sub	sp, #16
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
 800a854:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a856:	2300      	movs	r3, #0
 800a858:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a860:	2b01      	cmp	r3, #1
 800a862:	d101      	bne.n	800a868 <HAL_TIM_ConfigClockSource+0x1c>
 800a864:	2302      	movs	r3, #2
 800a866:	e0b4      	b.n	800a9d2 <HAL_TIM_ConfigClockSource+0x186>
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2201      	movs	r2, #1
 800a86c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2202      	movs	r2, #2
 800a874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	689b      	ldr	r3, [r3, #8]
 800a87e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a880:	68bb      	ldr	r3, [r7, #8]
 800a882:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a886:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a88e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	68ba      	ldr	r2, [r7, #8]
 800a896:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a8a0:	d03e      	beq.n	800a920 <HAL_TIM_ConfigClockSource+0xd4>
 800a8a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a8a6:	f200 8087 	bhi.w	800a9b8 <HAL_TIM_ConfigClockSource+0x16c>
 800a8aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8ae:	f000 8086 	beq.w	800a9be <HAL_TIM_ConfigClockSource+0x172>
 800a8b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8b6:	d87f      	bhi.n	800a9b8 <HAL_TIM_ConfigClockSource+0x16c>
 800a8b8:	2b70      	cmp	r3, #112	@ 0x70
 800a8ba:	d01a      	beq.n	800a8f2 <HAL_TIM_ConfigClockSource+0xa6>
 800a8bc:	2b70      	cmp	r3, #112	@ 0x70
 800a8be:	d87b      	bhi.n	800a9b8 <HAL_TIM_ConfigClockSource+0x16c>
 800a8c0:	2b60      	cmp	r3, #96	@ 0x60
 800a8c2:	d050      	beq.n	800a966 <HAL_TIM_ConfigClockSource+0x11a>
 800a8c4:	2b60      	cmp	r3, #96	@ 0x60
 800a8c6:	d877      	bhi.n	800a9b8 <HAL_TIM_ConfigClockSource+0x16c>
 800a8c8:	2b50      	cmp	r3, #80	@ 0x50
 800a8ca:	d03c      	beq.n	800a946 <HAL_TIM_ConfigClockSource+0xfa>
 800a8cc:	2b50      	cmp	r3, #80	@ 0x50
 800a8ce:	d873      	bhi.n	800a9b8 <HAL_TIM_ConfigClockSource+0x16c>
 800a8d0:	2b40      	cmp	r3, #64	@ 0x40
 800a8d2:	d058      	beq.n	800a986 <HAL_TIM_ConfigClockSource+0x13a>
 800a8d4:	2b40      	cmp	r3, #64	@ 0x40
 800a8d6:	d86f      	bhi.n	800a9b8 <HAL_TIM_ConfigClockSource+0x16c>
 800a8d8:	2b30      	cmp	r3, #48	@ 0x30
 800a8da:	d064      	beq.n	800a9a6 <HAL_TIM_ConfigClockSource+0x15a>
 800a8dc:	2b30      	cmp	r3, #48	@ 0x30
 800a8de:	d86b      	bhi.n	800a9b8 <HAL_TIM_ConfigClockSource+0x16c>
 800a8e0:	2b20      	cmp	r3, #32
 800a8e2:	d060      	beq.n	800a9a6 <HAL_TIM_ConfigClockSource+0x15a>
 800a8e4:	2b20      	cmp	r3, #32
 800a8e6:	d867      	bhi.n	800a9b8 <HAL_TIM_ConfigClockSource+0x16c>
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d05c      	beq.n	800a9a6 <HAL_TIM_ConfigClockSource+0x15a>
 800a8ec:	2b10      	cmp	r3, #16
 800a8ee:	d05a      	beq.n	800a9a6 <HAL_TIM_ConfigClockSource+0x15a>
 800a8f0:	e062      	b.n	800a9b8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a8fa:	683b      	ldr	r3, [r7, #0]
 800a8fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a902:	f000 fc1f 	bl	800b144 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	689b      	ldr	r3, [r3, #8]
 800a90c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a914:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	68ba      	ldr	r2, [r7, #8]
 800a91c:	609a      	str	r2, [r3, #8]
      break;
 800a91e:	e04f      	b.n	800a9c0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a928:	683b      	ldr	r3, [r7, #0]
 800a92a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a930:	f000 fc08 	bl	800b144 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	689a      	ldr	r2, [r3, #8]
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a942:	609a      	str	r2, [r3, #8]
      break;
 800a944:	e03c      	b.n	800a9c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a94a:	683b      	ldr	r3, [r7, #0]
 800a94c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a952:	461a      	mov	r2, r3
 800a954:	f000 fb7c 	bl	800b050 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	2150      	movs	r1, #80	@ 0x50
 800a95e:	4618      	mov	r0, r3
 800a960:	f000 fbd5 	bl	800b10e <TIM_ITRx_SetConfig>
      break;
 800a964:	e02c      	b.n	800a9c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a972:	461a      	mov	r2, r3
 800a974:	f000 fb9b 	bl	800b0ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	2160      	movs	r1, #96	@ 0x60
 800a97e:	4618      	mov	r0, r3
 800a980:	f000 fbc5 	bl	800b10e <TIM_ITRx_SetConfig>
      break;
 800a984:	e01c      	b.n	800a9c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a992:	461a      	mov	r2, r3
 800a994:	f000 fb5c 	bl	800b050 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	2140      	movs	r1, #64	@ 0x40
 800a99e:	4618      	mov	r0, r3
 800a9a0:	f000 fbb5 	bl	800b10e <TIM_ITRx_SetConfig>
      break;
 800a9a4:	e00c      	b.n	800a9c0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681a      	ldr	r2, [r3, #0]
 800a9aa:	683b      	ldr	r3, [r7, #0]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	4619      	mov	r1, r3
 800a9b0:	4610      	mov	r0, r2
 800a9b2:	f000 fbac 	bl	800b10e <TIM_ITRx_SetConfig>
      break;
 800a9b6:	e003      	b.n	800a9c0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a9b8:	2301      	movs	r3, #1
 800a9ba:	73fb      	strb	r3, [r7, #15]
      break;
 800a9bc:	e000      	b.n	800a9c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a9be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2201      	movs	r2, #1
 800a9c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a9d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	3710      	adds	r7, #16
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	bd80      	pop	{r7, pc}

0800a9da <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a9da:	b480      	push	{r7}
 800a9dc:	b083      	sub	sp, #12
 800a9de:	af00      	add	r7, sp, #0
 800a9e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800a9e2:	bf00      	nop
 800a9e4:	370c      	adds	r7, #12
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ec:	4770      	bx	lr

0800a9ee <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800a9ee:	b480      	push	{r7}
 800a9f0:	b083      	sub	sp, #12
 800a9f2:	af00      	add	r7, sp, #0
 800a9f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800a9f6:	bf00      	nop
 800a9f8:	370c      	adds	r7, #12
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa00:	4770      	bx	lr

0800aa02 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800aa02:	b580      	push	{r7, lr}
 800aa04:	b084      	sub	sp, #16
 800aa06:	af00      	add	r7, sp, #0
 800aa08:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa0e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa14:	687a      	ldr	r2, [r7, #4]
 800aa16:	429a      	cmp	r2, r3
 800aa18:	d107      	bne.n	800aa2a <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	2201      	movs	r2, #1
 800aa1e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	2201      	movs	r2, #1
 800aa24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aa28:	e02a      	b.n	800aa80 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa2e:	687a      	ldr	r2, [r7, #4]
 800aa30:	429a      	cmp	r2, r3
 800aa32:	d107      	bne.n	800aa44 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	2202      	movs	r2, #2
 800aa38:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	2201      	movs	r2, #1
 800aa3e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aa42:	e01d      	b.n	800aa80 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa48:	687a      	ldr	r2, [r7, #4]
 800aa4a:	429a      	cmp	r2, r3
 800aa4c:	d107      	bne.n	800aa5e <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	2204      	movs	r2, #4
 800aa52:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	2201      	movs	r2, #1
 800aa58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aa5c:	e010      	b.n	800aa80 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa62:	687a      	ldr	r2, [r7, #4]
 800aa64:	429a      	cmp	r2, r3
 800aa66:	d107      	bne.n	800aa78 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	2208      	movs	r2, #8
 800aa6c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	2201      	movs	r2, #1
 800aa72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aa76:	e003      	b.n	800aa80 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	2201      	movs	r2, #1
 800aa7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800aa80:	68f8      	ldr	r0, [r7, #12]
 800aa82:	f7ff ffb4 	bl	800a9ee <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	2200      	movs	r2, #0
 800aa8a:	771a      	strb	r2, [r3, #28]
}
 800aa8c:	bf00      	nop
 800aa8e:	3710      	adds	r7, #16
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}

0800aa94 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b084      	sub	sp, #16
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaa0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaa6:	687a      	ldr	r2, [r7, #4]
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	d10b      	bne.n	800aac4 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	2201      	movs	r2, #1
 800aab0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	69db      	ldr	r3, [r3, #28]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d136      	bne.n	800ab28 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	2201      	movs	r2, #1
 800aabe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aac2:	e031      	b.n	800ab28 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aac8:	687a      	ldr	r2, [r7, #4]
 800aaca:	429a      	cmp	r2, r3
 800aacc:	d10b      	bne.n	800aae6 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	2202      	movs	r2, #2
 800aad2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	69db      	ldr	r3, [r3, #28]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d125      	bne.n	800ab28 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	2201      	movs	r2, #1
 800aae0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aae4:	e020      	b.n	800ab28 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaea:	687a      	ldr	r2, [r7, #4]
 800aaec:	429a      	cmp	r2, r3
 800aaee:	d10b      	bne.n	800ab08 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	2204      	movs	r2, #4
 800aaf4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	69db      	ldr	r3, [r3, #28]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d114      	bne.n	800ab28 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	2201      	movs	r2, #1
 800ab02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ab06:	e00f      	b.n	800ab28 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab0c:	687a      	ldr	r2, [r7, #4]
 800ab0e:	429a      	cmp	r2, r3
 800ab10:	d10a      	bne.n	800ab28 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	2208      	movs	r2, #8
 800ab16:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	69db      	ldr	r3, [r3, #28]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d103      	bne.n	800ab28 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	2201      	movs	r2, #1
 800ab24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab28:	68f8      	ldr	r0, [r7, #12]
 800ab2a:	f7f9 f959 	bl	8003de0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	2200      	movs	r2, #0
 800ab32:	771a      	strb	r2, [r3, #28]
}
 800ab34:	bf00      	nop
 800ab36:	3710      	adds	r7, #16
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	bd80      	pop	{r7, pc}

0800ab3c <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b084      	sub	sp, #16
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab48:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab4e:	687a      	ldr	r2, [r7, #4]
 800ab50:	429a      	cmp	r2, r3
 800ab52:	d103      	bne.n	800ab5c <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	2201      	movs	r2, #1
 800ab58:	771a      	strb	r2, [r3, #28]
 800ab5a:	e019      	b.n	800ab90 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab60:	687a      	ldr	r2, [r7, #4]
 800ab62:	429a      	cmp	r2, r3
 800ab64:	d103      	bne.n	800ab6e <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	2202      	movs	r2, #2
 800ab6a:	771a      	strb	r2, [r3, #28]
 800ab6c:	e010      	b.n	800ab90 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab72:	687a      	ldr	r2, [r7, #4]
 800ab74:	429a      	cmp	r2, r3
 800ab76:	d103      	bne.n	800ab80 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	2204      	movs	r2, #4
 800ab7c:	771a      	strb	r2, [r3, #28]
 800ab7e:	e007      	b.n	800ab90 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab84:	687a      	ldr	r2, [r7, #4]
 800ab86:	429a      	cmp	r2, r3
 800ab88:	d102      	bne.n	800ab90 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	2208      	movs	r2, #8
 800ab8e:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800ab90:	68f8      	ldr	r0, [r7, #12]
 800ab92:	f7ff ff22 	bl	800a9da <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	2200      	movs	r2, #0
 800ab9a:	771a      	strb	r2, [r3, #28]
}
 800ab9c:	bf00      	nop
 800ab9e:	3710      	adds	r7, #16
 800aba0:	46bd      	mov	sp, r7
 800aba2:	bd80      	pop	{r7, pc}

0800aba4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800aba4:	b480      	push	{r7}
 800aba6:	b085      	sub	sp, #20
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
 800abac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	4a43      	ldr	r2, [pc, #268]	@ (800acc4 <TIM_Base_SetConfig+0x120>)
 800abb8:	4293      	cmp	r3, r2
 800abba:	d013      	beq.n	800abe4 <TIM_Base_SetConfig+0x40>
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800abc2:	d00f      	beq.n	800abe4 <TIM_Base_SetConfig+0x40>
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	4a40      	ldr	r2, [pc, #256]	@ (800acc8 <TIM_Base_SetConfig+0x124>)
 800abc8:	4293      	cmp	r3, r2
 800abca:	d00b      	beq.n	800abe4 <TIM_Base_SetConfig+0x40>
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	4a3f      	ldr	r2, [pc, #252]	@ (800accc <TIM_Base_SetConfig+0x128>)
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d007      	beq.n	800abe4 <TIM_Base_SetConfig+0x40>
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	4a3e      	ldr	r2, [pc, #248]	@ (800acd0 <TIM_Base_SetConfig+0x12c>)
 800abd8:	4293      	cmp	r3, r2
 800abda:	d003      	beq.n	800abe4 <TIM_Base_SetConfig+0x40>
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	4a3d      	ldr	r2, [pc, #244]	@ (800acd4 <TIM_Base_SetConfig+0x130>)
 800abe0:	4293      	cmp	r3, r2
 800abe2:	d108      	bne.n	800abf6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800abea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	685b      	ldr	r3, [r3, #4]
 800abf0:	68fa      	ldr	r2, [r7, #12]
 800abf2:	4313      	orrs	r3, r2
 800abf4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	4a32      	ldr	r2, [pc, #200]	@ (800acc4 <TIM_Base_SetConfig+0x120>)
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d02b      	beq.n	800ac56 <TIM_Base_SetConfig+0xb2>
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac04:	d027      	beq.n	800ac56 <TIM_Base_SetConfig+0xb2>
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	4a2f      	ldr	r2, [pc, #188]	@ (800acc8 <TIM_Base_SetConfig+0x124>)
 800ac0a:	4293      	cmp	r3, r2
 800ac0c:	d023      	beq.n	800ac56 <TIM_Base_SetConfig+0xb2>
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	4a2e      	ldr	r2, [pc, #184]	@ (800accc <TIM_Base_SetConfig+0x128>)
 800ac12:	4293      	cmp	r3, r2
 800ac14:	d01f      	beq.n	800ac56 <TIM_Base_SetConfig+0xb2>
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	4a2d      	ldr	r2, [pc, #180]	@ (800acd0 <TIM_Base_SetConfig+0x12c>)
 800ac1a:	4293      	cmp	r3, r2
 800ac1c:	d01b      	beq.n	800ac56 <TIM_Base_SetConfig+0xb2>
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	4a2c      	ldr	r2, [pc, #176]	@ (800acd4 <TIM_Base_SetConfig+0x130>)
 800ac22:	4293      	cmp	r3, r2
 800ac24:	d017      	beq.n	800ac56 <TIM_Base_SetConfig+0xb2>
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	4a2b      	ldr	r2, [pc, #172]	@ (800acd8 <TIM_Base_SetConfig+0x134>)
 800ac2a:	4293      	cmp	r3, r2
 800ac2c:	d013      	beq.n	800ac56 <TIM_Base_SetConfig+0xb2>
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	4a2a      	ldr	r2, [pc, #168]	@ (800acdc <TIM_Base_SetConfig+0x138>)
 800ac32:	4293      	cmp	r3, r2
 800ac34:	d00f      	beq.n	800ac56 <TIM_Base_SetConfig+0xb2>
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	4a29      	ldr	r2, [pc, #164]	@ (800ace0 <TIM_Base_SetConfig+0x13c>)
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d00b      	beq.n	800ac56 <TIM_Base_SetConfig+0xb2>
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	4a28      	ldr	r2, [pc, #160]	@ (800ace4 <TIM_Base_SetConfig+0x140>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d007      	beq.n	800ac56 <TIM_Base_SetConfig+0xb2>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	4a27      	ldr	r2, [pc, #156]	@ (800ace8 <TIM_Base_SetConfig+0x144>)
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d003      	beq.n	800ac56 <TIM_Base_SetConfig+0xb2>
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	4a26      	ldr	r2, [pc, #152]	@ (800acec <TIM_Base_SetConfig+0x148>)
 800ac52:	4293      	cmp	r3, r2
 800ac54:	d108      	bne.n	800ac68 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ac5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	68db      	ldr	r3, [r3, #12]
 800ac62:	68fa      	ldr	r2, [r7, #12]
 800ac64:	4313      	orrs	r3, r2
 800ac66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ac6e:	683b      	ldr	r3, [r7, #0]
 800ac70:	695b      	ldr	r3, [r3, #20]
 800ac72:	4313      	orrs	r3, r2
 800ac74:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ac76:	683b      	ldr	r3, [r7, #0]
 800ac78:	689a      	ldr	r2, [r3, #8]
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ac7e:	683b      	ldr	r3, [r7, #0]
 800ac80:	681a      	ldr	r2, [r3, #0]
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	4a0e      	ldr	r2, [pc, #56]	@ (800acc4 <TIM_Base_SetConfig+0x120>)
 800ac8a:	4293      	cmp	r3, r2
 800ac8c:	d003      	beq.n	800ac96 <TIM_Base_SetConfig+0xf2>
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	4a10      	ldr	r2, [pc, #64]	@ (800acd4 <TIM_Base_SetConfig+0x130>)
 800ac92:	4293      	cmp	r3, r2
 800ac94:	d103      	bne.n	800ac9e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	691a      	ldr	r2, [r3, #16]
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	f043 0204 	orr.w	r2, r3, #4
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	2201      	movs	r2, #1
 800acae:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	68fa      	ldr	r2, [r7, #12]
 800acb4:	601a      	str	r2, [r3, #0]
}
 800acb6:	bf00      	nop
 800acb8:	3714      	adds	r7, #20
 800acba:	46bd      	mov	sp, r7
 800acbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc0:	4770      	bx	lr
 800acc2:	bf00      	nop
 800acc4:	40010000 	.word	0x40010000
 800acc8:	40000400 	.word	0x40000400
 800accc:	40000800 	.word	0x40000800
 800acd0:	40000c00 	.word	0x40000c00
 800acd4:	40010400 	.word	0x40010400
 800acd8:	40014000 	.word	0x40014000
 800acdc:	40014400 	.word	0x40014400
 800ace0:	40014800 	.word	0x40014800
 800ace4:	40001800 	.word	0x40001800
 800ace8:	40001c00 	.word	0x40001c00
 800acec:	40002000 	.word	0x40002000

0800acf0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800acf0:	b480      	push	{r7}
 800acf2:	b087      	sub	sp, #28
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6a1b      	ldr	r3, [r3, #32]
 800acfe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	6a1b      	ldr	r3, [r3, #32]
 800ad04:	f023 0201 	bic.w	r2, r3, #1
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	685b      	ldr	r3, [r3, #4]
 800ad10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	699b      	ldr	r3, [r3, #24]
 800ad16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	f023 0303 	bic.w	r3, r3, #3
 800ad26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	68fa      	ldr	r2, [r7, #12]
 800ad2e:	4313      	orrs	r3, r2
 800ad30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ad32:	697b      	ldr	r3, [r7, #20]
 800ad34:	f023 0302 	bic.w	r3, r3, #2
 800ad38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ad3a:	683b      	ldr	r3, [r7, #0]
 800ad3c:	689b      	ldr	r3, [r3, #8]
 800ad3e:	697a      	ldr	r2, [r7, #20]
 800ad40:	4313      	orrs	r3, r2
 800ad42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	4a20      	ldr	r2, [pc, #128]	@ (800adc8 <TIM_OC1_SetConfig+0xd8>)
 800ad48:	4293      	cmp	r3, r2
 800ad4a:	d003      	beq.n	800ad54 <TIM_OC1_SetConfig+0x64>
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	4a1f      	ldr	r2, [pc, #124]	@ (800adcc <TIM_OC1_SetConfig+0xdc>)
 800ad50:	4293      	cmp	r3, r2
 800ad52:	d10c      	bne.n	800ad6e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ad54:	697b      	ldr	r3, [r7, #20]
 800ad56:	f023 0308 	bic.w	r3, r3, #8
 800ad5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	68db      	ldr	r3, [r3, #12]
 800ad60:	697a      	ldr	r2, [r7, #20]
 800ad62:	4313      	orrs	r3, r2
 800ad64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ad66:	697b      	ldr	r3, [r7, #20]
 800ad68:	f023 0304 	bic.w	r3, r3, #4
 800ad6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	4a15      	ldr	r2, [pc, #84]	@ (800adc8 <TIM_OC1_SetConfig+0xd8>)
 800ad72:	4293      	cmp	r3, r2
 800ad74:	d003      	beq.n	800ad7e <TIM_OC1_SetConfig+0x8e>
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	4a14      	ldr	r2, [pc, #80]	@ (800adcc <TIM_OC1_SetConfig+0xdc>)
 800ad7a:	4293      	cmp	r3, r2
 800ad7c:	d111      	bne.n	800ada2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ad7e:	693b      	ldr	r3, [r7, #16]
 800ad80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ad84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ad86:	693b      	ldr	r3, [r7, #16]
 800ad88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ad8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ad8e:	683b      	ldr	r3, [r7, #0]
 800ad90:	695b      	ldr	r3, [r3, #20]
 800ad92:	693a      	ldr	r2, [r7, #16]
 800ad94:	4313      	orrs	r3, r2
 800ad96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	699b      	ldr	r3, [r3, #24]
 800ad9c:	693a      	ldr	r2, [r7, #16]
 800ad9e:	4313      	orrs	r3, r2
 800ada0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	693a      	ldr	r2, [r7, #16]
 800ada6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	68fa      	ldr	r2, [r7, #12]
 800adac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	685a      	ldr	r2, [r3, #4]
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	697a      	ldr	r2, [r7, #20]
 800adba:	621a      	str	r2, [r3, #32]
}
 800adbc:	bf00      	nop
 800adbe:	371c      	adds	r7, #28
 800adc0:	46bd      	mov	sp, r7
 800adc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc6:	4770      	bx	lr
 800adc8:	40010000 	.word	0x40010000
 800adcc:	40010400 	.word	0x40010400

0800add0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800add0:	b480      	push	{r7}
 800add2:	b087      	sub	sp, #28
 800add4:	af00      	add	r7, sp, #0
 800add6:	6078      	str	r0, [r7, #4]
 800add8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	6a1b      	ldr	r3, [r3, #32]
 800adde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	6a1b      	ldr	r3, [r3, #32]
 800ade4:	f023 0210 	bic.w	r2, r3, #16
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	685b      	ldr	r3, [r3, #4]
 800adf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	699b      	ldr	r3, [r3, #24]
 800adf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800adfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ae06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	021b      	lsls	r3, r3, #8
 800ae0e:	68fa      	ldr	r2, [r7, #12]
 800ae10:	4313      	orrs	r3, r2
 800ae12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ae14:	697b      	ldr	r3, [r7, #20]
 800ae16:	f023 0320 	bic.w	r3, r3, #32
 800ae1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	689b      	ldr	r3, [r3, #8]
 800ae20:	011b      	lsls	r3, r3, #4
 800ae22:	697a      	ldr	r2, [r7, #20]
 800ae24:	4313      	orrs	r3, r2
 800ae26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	4a22      	ldr	r2, [pc, #136]	@ (800aeb4 <TIM_OC2_SetConfig+0xe4>)
 800ae2c:	4293      	cmp	r3, r2
 800ae2e:	d003      	beq.n	800ae38 <TIM_OC2_SetConfig+0x68>
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	4a21      	ldr	r2, [pc, #132]	@ (800aeb8 <TIM_OC2_SetConfig+0xe8>)
 800ae34:	4293      	cmp	r3, r2
 800ae36:	d10d      	bne.n	800ae54 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ae38:	697b      	ldr	r3, [r7, #20]
 800ae3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ae3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	68db      	ldr	r3, [r3, #12]
 800ae44:	011b      	lsls	r3, r3, #4
 800ae46:	697a      	ldr	r2, [r7, #20]
 800ae48:	4313      	orrs	r3, r2
 800ae4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ae4c:	697b      	ldr	r3, [r7, #20]
 800ae4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae52:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	4a17      	ldr	r2, [pc, #92]	@ (800aeb4 <TIM_OC2_SetConfig+0xe4>)
 800ae58:	4293      	cmp	r3, r2
 800ae5a:	d003      	beq.n	800ae64 <TIM_OC2_SetConfig+0x94>
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	4a16      	ldr	r2, [pc, #88]	@ (800aeb8 <TIM_OC2_SetConfig+0xe8>)
 800ae60:	4293      	cmp	r3, r2
 800ae62:	d113      	bne.n	800ae8c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ae64:	693b      	ldr	r3, [r7, #16]
 800ae66:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ae6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ae6c:	693b      	ldr	r3, [r7, #16]
 800ae6e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ae72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	695b      	ldr	r3, [r3, #20]
 800ae78:	009b      	lsls	r3, r3, #2
 800ae7a:	693a      	ldr	r2, [r7, #16]
 800ae7c:	4313      	orrs	r3, r2
 800ae7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	699b      	ldr	r3, [r3, #24]
 800ae84:	009b      	lsls	r3, r3, #2
 800ae86:	693a      	ldr	r2, [r7, #16]
 800ae88:	4313      	orrs	r3, r2
 800ae8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	693a      	ldr	r2, [r7, #16]
 800ae90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	68fa      	ldr	r2, [r7, #12]
 800ae96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	685a      	ldr	r2, [r3, #4]
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	697a      	ldr	r2, [r7, #20]
 800aea4:	621a      	str	r2, [r3, #32]
}
 800aea6:	bf00      	nop
 800aea8:	371c      	adds	r7, #28
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb0:	4770      	bx	lr
 800aeb2:	bf00      	nop
 800aeb4:	40010000 	.word	0x40010000
 800aeb8:	40010400 	.word	0x40010400

0800aebc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aebc:	b480      	push	{r7}
 800aebe:	b087      	sub	sp, #28
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
 800aec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	6a1b      	ldr	r3, [r3, #32]
 800aeca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	6a1b      	ldr	r3, [r3, #32]
 800aed0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	685b      	ldr	r3, [r3, #4]
 800aedc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	69db      	ldr	r3, [r3, #28]
 800aee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aeea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	f023 0303 	bic.w	r3, r3, #3
 800aef2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aef4:	683b      	ldr	r3, [r7, #0]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	68fa      	ldr	r2, [r7, #12]
 800aefa:	4313      	orrs	r3, r2
 800aefc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800aefe:	697b      	ldr	r3, [r7, #20]
 800af00:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800af04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	689b      	ldr	r3, [r3, #8]
 800af0a:	021b      	lsls	r3, r3, #8
 800af0c:	697a      	ldr	r2, [r7, #20]
 800af0e:	4313      	orrs	r3, r2
 800af10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	4a21      	ldr	r2, [pc, #132]	@ (800af9c <TIM_OC3_SetConfig+0xe0>)
 800af16:	4293      	cmp	r3, r2
 800af18:	d003      	beq.n	800af22 <TIM_OC3_SetConfig+0x66>
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	4a20      	ldr	r2, [pc, #128]	@ (800afa0 <TIM_OC3_SetConfig+0xe4>)
 800af1e:	4293      	cmp	r3, r2
 800af20:	d10d      	bne.n	800af3e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800af22:	697b      	ldr	r3, [r7, #20]
 800af24:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800af28:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800af2a:	683b      	ldr	r3, [r7, #0]
 800af2c:	68db      	ldr	r3, [r3, #12]
 800af2e:	021b      	lsls	r3, r3, #8
 800af30:	697a      	ldr	r2, [r7, #20]
 800af32:	4313      	orrs	r3, r2
 800af34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800af36:	697b      	ldr	r3, [r7, #20]
 800af38:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800af3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	4a16      	ldr	r2, [pc, #88]	@ (800af9c <TIM_OC3_SetConfig+0xe0>)
 800af42:	4293      	cmp	r3, r2
 800af44:	d003      	beq.n	800af4e <TIM_OC3_SetConfig+0x92>
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	4a15      	ldr	r2, [pc, #84]	@ (800afa0 <TIM_OC3_SetConfig+0xe4>)
 800af4a:	4293      	cmp	r3, r2
 800af4c:	d113      	bne.n	800af76 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800af4e:	693b      	ldr	r3, [r7, #16]
 800af50:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800af56:	693b      	ldr	r3, [r7, #16]
 800af58:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800af5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	695b      	ldr	r3, [r3, #20]
 800af62:	011b      	lsls	r3, r3, #4
 800af64:	693a      	ldr	r2, [r7, #16]
 800af66:	4313      	orrs	r3, r2
 800af68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	699b      	ldr	r3, [r3, #24]
 800af6e:	011b      	lsls	r3, r3, #4
 800af70:	693a      	ldr	r2, [r7, #16]
 800af72:	4313      	orrs	r3, r2
 800af74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	693a      	ldr	r2, [r7, #16]
 800af7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	68fa      	ldr	r2, [r7, #12]
 800af80:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	685a      	ldr	r2, [r3, #4]
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	697a      	ldr	r2, [r7, #20]
 800af8e:	621a      	str	r2, [r3, #32]
}
 800af90:	bf00      	nop
 800af92:	371c      	adds	r7, #28
 800af94:	46bd      	mov	sp, r7
 800af96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9a:	4770      	bx	lr
 800af9c:	40010000 	.word	0x40010000
 800afa0:	40010400 	.word	0x40010400

0800afa4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800afa4:	b480      	push	{r7}
 800afa6:	b087      	sub	sp, #28
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
 800afac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	6a1b      	ldr	r3, [r3, #32]
 800afb2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	6a1b      	ldr	r3, [r3, #32]
 800afb8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	685b      	ldr	r3, [r3, #4]
 800afc4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	69db      	ldr	r3, [r3, #28]
 800afca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800afd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800afda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800afdc:	683b      	ldr	r3, [r7, #0]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	021b      	lsls	r3, r3, #8
 800afe2:	68fa      	ldr	r2, [r7, #12]
 800afe4:	4313      	orrs	r3, r2
 800afe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800afe8:	693b      	ldr	r3, [r7, #16]
 800afea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800afee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800aff0:	683b      	ldr	r3, [r7, #0]
 800aff2:	689b      	ldr	r3, [r3, #8]
 800aff4:	031b      	lsls	r3, r3, #12
 800aff6:	693a      	ldr	r2, [r7, #16]
 800aff8:	4313      	orrs	r3, r2
 800affa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	4a12      	ldr	r2, [pc, #72]	@ (800b048 <TIM_OC4_SetConfig+0xa4>)
 800b000:	4293      	cmp	r3, r2
 800b002:	d003      	beq.n	800b00c <TIM_OC4_SetConfig+0x68>
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	4a11      	ldr	r2, [pc, #68]	@ (800b04c <TIM_OC4_SetConfig+0xa8>)
 800b008:	4293      	cmp	r3, r2
 800b00a:	d109      	bne.n	800b020 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b00c:	697b      	ldr	r3, [r7, #20]
 800b00e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b012:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b014:	683b      	ldr	r3, [r7, #0]
 800b016:	695b      	ldr	r3, [r3, #20]
 800b018:	019b      	lsls	r3, r3, #6
 800b01a:	697a      	ldr	r2, [r7, #20]
 800b01c:	4313      	orrs	r3, r2
 800b01e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	697a      	ldr	r2, [r7, #20]
 800b024:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	68fa      	ldr	r2, [r7, #12]
 800b02a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b02c:	683b      	ldr	r3, [r7, #0]
 800b02e:	685a      	ldr	r2, [r3, #4]
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	693a      	ldr	r2, [r7, #16]
 800b038:	621a      	str	r2, [r3, #32]
}
 800b03a:	bf00      	nop
 800b03c:	371c      	adds	r7, #28
 800b03e:	46bd      	mov	sp, r7
 800b040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b044:	4770      	bx	lr
 800b046:	bf00      	nop
 800b048:	40010000 	.word	0x40010000
 800b04c:	40010400 	.word	0x40010400

0800b050 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b050:	b480      	push	{r7}
 800b052:	b087      	sub	sp, #28
 800b054:	af00      	add	r7, sp, #0
 800b056:	60f8      	str	r0, [r7, #12]
 800b058:	60b9      	str	r1, [r7, #8]
 800b05a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	6a1b      	ldr	r3, [r3, #32]
 800b060:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	6a1b      	ldr	r3, [r3, #32]
 800b066:	f023 0201 	bic.w	r2, r3, #1
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	699b      	ldr	r3, [r3, #24]
 800b072:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b074:	693b      	ldr	r3, [r7, #16]
 800b076:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b07a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	011b      	lsls	r3, r3, #4
 800b080:	693a      	ldr	r2, [r7, #16]
 800b082:	4313      	orrs	r3, r2
 800b084:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b086:	697b      	ldr	r3, [r7, #20]
 800b088:	f023 030a 	bic.w	r3, r3, #10
 800b08c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b08e:	697a      	ldr	r2, [r7, #20]
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	4313      	orrs	r3, r2
 800b094:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	693a      	ldr	r2, [r7, #16]
 800b09a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	697a      	ldr	r2, [r7, #20]
 800b0a0:	621a      	str	r2, [r3, #32]
}
 800b0a2:	bf00      	nop
 800b0a4:	371c      	adds	r7, #28
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ac:	4770      	bx	lr

0800b0ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b0ae:	b480      	push	{r7}
 800b0b0:	b087      	sub	sp, #28
 800b0b2:	af00      	add	r7, sp, #0
 800b0b4:	60f8      	str	r0, [r7, #12]
 800b0b6:	60b9      	str	r1, [r7, #8]
 800b0b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	6a1b      	ldr	r3, [r3, #32]
 800b0be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	6a1b      	ldr	r3, [r3, #32]
 800b0c4:	f023 0210 	bic.w	r2, r3, #16
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	699b      	ldr	r3, [r3, #24]
 800b0d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b0d2:	693b      	ldr	r3, [r7, #16]
 800b0d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b0d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	031b      	lsls	r3, r3, #12
 800b0de:	693a      	ldr	r2, [r7, #16]
 800b0e0:	4313      	orrs	r3, r2
 800b0e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b0e4:	697b      	ldr	r3, [r7, #20]
 800b0e6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b0ea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	011b      	lsls	r3, r3, #4
 800b0f0:	697a      	ldr	r2, [r7, #20]
 800b0f2:	4313      	orrs	r3, r2
 800b0f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	693a      	ldr	r2, [r7, #16]
 800b0fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	697a      	ldr	r2, [r7, #20]
 800b100:	621a      	str	r2, [r3, #32]
}
 800b102:	bf00      	nop
 800b104:	371c      	adds	r7, #28
 800b106:	46bd      	mov	sp, r7
 800b108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10c:	4770      	bx	lr

0800b10e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b10e:	b480      	push	{r7}
 800b110:	b085      	sub	sp, #20
 800b112:	af00      	add	r7, sp, #0
 800b114:	6078      	str	r0, [r7, #4]
 800b116:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	689b      	ldr	r3, [r3, #8]
 800b11c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b124:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b126:	683a      	ldr	r2, [r7, #0]
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	4313      	orrs	r3, r2
 800b12c:	f043 0307 	orr.w	r3, r3, #7
 800b130:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	68fa      	ldr	r2, [r7, #12]
 800b136:	609a      	str	r2, [r3, #8]
}
 800b138:	bf00      	nop
 800b13a:	3714      	adds	r7, #20
 800b13c:	46bd      	mov	sp, r7
 800b13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b142:	4770      	bx	lr

0800b144 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b144:	b480      	push	{r7}
 800b146:	b087      	sub	sp, #28
 800b148:	af00      	add	r7, sp, #0
 800b14a:	60f8      	str	r0, [r7, #12]
 800b14c:	60b9      	str	r1, [r7, #8]
 800b14e:	607a      	str	r2, [r7, #4]
 800b150:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	689b      	ldr	r3, [r3, #8]
 800b156:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b158:	697b      	ldr	r3, [r7, #20]
 800b15a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b15e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	021a      	lsls	r2, r3, #8
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	431a      	orrs	r2, r3
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	4313      	orrs	r3, r2
 800b16c:	697a      	ldr	r2, [r7, #20]
 800b16e:	4313      	orrs	r3, r2
 800b170:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	697a      	ldr	r2, [r7, #20]
 800b176:	609a      	str	r2, [r3, #8]
}
 800b178:	bf00      	nop
 800b17a:	371c      	adds	r7, #28
 800b17c:	46bd      	mov	sp, r7
 800b17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b182:	4770      	bx	lr

0800b184 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b184:	b480      	push	{r7}
 800b186:	b087      	sub	sp, #28
 800b188:	af00      	add	r7, sp, #0
 800b18a:	60f8      	str	r0, [r7, #12]
 800b18c:	60b9      	str	r1, [r7, #8]
 800b18e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b190:	68bb      	ldr	r3, [r7, #8]
 800b192:	f003 031f 	and.w	r3, r3, #31
 800b196:	2201      	movs	r2, #1
 800b198:	fa02 f303 	lsl.w	r3, r2, r3
 800b19c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	6a1a      	ldr	r2, [r3, #32]
 800b1a2:	697b      	ldr	r3, [r7, #20]
 800b1a4:	43db      	mvns	r3, r3
 800b1a6:	401a      	ands	r2, r3
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	6a1a      	ldr	r2, [r3, #32]
 800b1b0:	68bb      	ldr	r3, [r7, #8]
 800b1b2:	f003 031f 	and.w	r3, r3, #31
 800b1b6:	6879      	ldr	r1, [r7, #4]
 800b1b8:	fa01 f303 	lsl.w	r3, r1, r3
 800b1bc:	431a      	orrs	r2, r3
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	621a      	str	r2, [r3, #32]
}
 800b1c2:	bf00      	nop
 800b1c4:	371c      	adds	r7, #28
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1cc:	4770      	bx	lr
	...

0800b1d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b1d0:	b480      	push	{r7}
 800b1d2:	b085      	sub	sp, #20
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
 800b1d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b1e0:	2b01      	cmp	r3, #1
 800b1e2:	d101      	bne.n	800b1e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b1e4:	2302      	movs	r3, #2
 800b1e6:	e05a      	b.n	800b29e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	2201      	movs	r2, #1
 800b1ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	2202      	movs	r2, #2
 800b1f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	685b      	ldr	r3, [r3, #4]
 800b1fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	689b      	ldr	r3, [r3, #8]
 800b206:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b20e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	68fa      	ldr	r2, [r7, #12]
 800b216:	4313      	orrs	r3, r2
 800b218:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	68fa      	ldr	r2, [r7, #12]
 800b220:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	4a21      	ldr	r2, [pc, #132]	@ (800b2ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b228:	4293      	cmp	r3, r2
 800b22a:	d022      	beq.n	800b272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b234:	d01d      	beq.n	800b272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	4a1d      	ldr	r2, [pc, #116]	@ (800b2b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b23c:	4293      	cmp	r3, r2
 800b23e:	d018      	beq.n	800b272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	4a1b      	ldr	r2, [pc, #108]	@ (800b2b4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b246:	4293      	cmp	r3, r2
 800b248:	d013      	beq.n	800b272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	4a1a      	ldr	r2, [pc, #104]	@ (800b2b8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b250:	4293      	cmp	r3, r2
 800b252:	d00e      	beq.n	800b272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	4a18      	ldr	r2, [pc, #96]	@ (800b2bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b25a:	4293      	cmp	r3, r2
 800b25c:	d009      	beq.n	800b272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	4a17      	ldr	r2, [pc, #92]	@ (800b2c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b264:	4293      	cmp	r3, r2
 800b266:	d004      	beq.n	800b272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	4a15      	ldr	r2, [pc, #84]	@ (800b2c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b26e:	4293      	cmp	r3, r2
 800b270:	d10c      	bne.n	800b28c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b272:	68bb      	ldr	r3, [r7, #8]
 800b274:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b278:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	685b      	ldr	r3, [r3, #4]
 800b27e:	68ba      	ldr	r2, [r7, #8]
 800b280:	4313      	orrs	r3, r2
 800b282:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	68ba      	ldr	r2, [r7, #8]
 800b28a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	2201      	movs	r2, #1
 800b290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	2200      	movs	r2, #0
 800b298:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b29c:	2300      	movs	r3, #0
}
 800b29e:	4618      	mov	r0, r3
 800b2a0:	3714      	adds	r7, #20
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a8:	4770      	bx	lr
 800b2aa:	bf00      	nop
 800b2ac:	40010000 	.word	0x40010000
 800b2b0:	40000400 	.word	0x40000400
 800b2b4:	40000800 	.word	0x40000800
 800b2b8:	40000c00 	.word	0x40000c00
 800b2bc:	40010400 	.word	0x40010400
 800b2c0:	40014000 	.word	0x40014000
 800b2c4:	40001800 	.word	0x40001800

0800b2c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b082      	sub	sp, #8
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d101      	bne.n	800b2da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b2d6:	2301      	movs	r3, #1
 800b2d8:	e042      	b.n	800b360 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b2e0:	b2db      	uxtb	r3, r3
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d106      	bne.n	800b2f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	2200      	movs	r2, #0
 800b2ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	f7f9 fada 	bl	80048a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	2224      	movs	r2, #36	@ 0x24
 800b2f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	68da      	ldr	r2, [r3, #12]
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b30a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b30c:	6878      	ldr	r0, [r7, #4]
 800b30e:	f000 fc99 	bl	800bc44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	691a      	ldr	r2, [r3, #16]
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b320:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	695a      	ldr	r2, [r3, #20]
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b330:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	68da      	ldr	r2, [r3, #12]
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b340:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2200      	movs	r2, #0
 800b346:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	2220      	movs	r2, #32
 800b34c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	2220      	movs	r2, #32
 800b354:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	2200      	movs	r2, #0
 800b35c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800b35e:	2300      	movs	r3, #0
}
 800b360:	4618      	mov	r0, r3
 800b362:	3708      	adds	r7, #8
 800b364:	46bd      	mov	sp, r7
 800b366:	bd80      	pop	{r7, pc}

0800b368 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b368:	b580      	push	{r7, lr}
 800b36a:	b0ba      	sub	sp, #232	@ 0xe8
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	68db      	ldr	r3, [r3, #12]
 800b380:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	695b      	ldr	r3, [r3, #20]
 800b38a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800b38e:	2300      	movs	r3, #0
 800b390:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800b394:	2300      	movs	r3, #0
 800b396:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b39a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b39e:	f003 030f 	and.w	r3, r3, #15
 800b3a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800b3a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d10f      	bne.n	800b3ce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b3ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b3b2:	f003 0320 	and.w	r3, r3, #32
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d009      	beq.n	800b3ce <HAL_UART_IRQHandler+0x66>
 800b3ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b3be:	f003 0320 	and.w	r3, r3, #32
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d003      	beq.n	800b3ce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b3c6:	6878      	ldr	r0, [r7, #4]
 800b3c8:	f000 fb7e 	bl	800bac8 <UART_Receive_IT>
      return;
 800b3cc:	e273      	b.n	800b8b6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b3ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	f000 80de 	beq.w	800b594 <HAL_UART_IRQHandler+0x22c>
 800b3d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b3dc:	f003 0301 	and.w	r3, r3, #1
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d106      	bne.n	800b3f2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b3e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b3e8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	f000 80d1 	beq.w	800b594 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b3f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b3f6:	f003 0301 	and.w	r3, r3, #1
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d00b      	beq.n	800b416 <HAL_UART_IRQHandler+0xae>
 800b3fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b402:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b406:	2b00      	cmp	r3, #0
 800b408:	d005      	beq.n	800b416 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b40e:	f043 0201 	orr.w	r2, r3, #1
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b41a:	f003 0304 	and.w	r3, r3, #4
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d00b      	beq.n	800b43a <HAL_UART_IRQHandler+0xd2>
 800b422:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b426:	f003 0301 	and.w	r3, r3, #1
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d005      	beq.n	800b43a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b432:	f043 0202 	orr.w	r2, r3, #2
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b43a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b43e:	f003 0302 	and.w	r3, r3, #2
 800b442:	2b00      	cmp	r3, #0
 800b444:	d00b      	beq.n	800b45e <HAL_UART_IRQHandler+0xf6>
 800b446:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b44a:	f003 0301 	and.w	r3, r3, #1
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d005      	beq.n	800b45e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b456:	f043 0204 	orr.w	r2, r3, #4
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b45e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b462:	f003 0308 	and.w	r3, r3, #8
 800b466:	2b00      	cmp	r3, #0
 800b468:	d011      	beq.n	800b48e <HAL_UART_IRQHandler+0x126>
 800b46a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b46e:	f003 0320 	and.w	r3, r3, #32
 800b472:	2b00      	cmp	r3, #0
 800b474:	d105      	bne.n	800b482 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b476:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b47a:	f003 0301 	and.w	r3, r3, #1
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d005      	beq.n	800b48e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b486:	f043 0208 	orr.w	r2, r3, #8
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b492:	2b00      	cmp	r3, #0
 800b494:	f000 820a 	beq.w	800b8ac <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b498:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b49c:	f003 0320 	and.w	r3, r3, #32
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d008      	beq.n	800b4b6 <HAL_UART_IRQHandler+0x14e>
 800b4a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b4a8:	f003 0320 	and.w	r3, r3, #32
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d002      	beq.n	800b4b6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800b4b0:	6878      	ldr	r0, [r7, #4]
 800b4b2:	f000 fb09 	bl	800bac8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	695b      	ldr	r3, [r3, #20]
 800b4bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4c0:	2b40      	cmp	r3, #64	@ 0x40
 800b4c2:	bf0c      	ite	eq
 800b4c4:	2301      	moveq	r3, #1
 800b4c6:	2300      	movne	r3, #0
 800b4c8:	b2db      	uxtb	r3, r3
 800b4ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4d2:	f003 0308 	and.w	r3, r3, #8
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d103      	bne.n	800b4e2 <HAL_UART_IRQHandler+0x17a>
 800b4da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d04f      	beq.n	800b582 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b4e2:	6878      	ldr	r0, [r7, #4]
 800b4e4:	f000 fa14 	bl	800b910 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	695b      	ldr	r3, [r3, #20]
 800b4ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4f2:	2b40      	cmp	r3, #64	@ 0x40
 800b4f4:	d141      	bne.n	800b57a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	3314      	adds	r3, #20
 800b4fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b500:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b504:	e853 3f00 	ldrex	r3, [r3]
 800b508:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b50c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b510:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b514:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	3314      	adds	r3, #20
 800b51e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b522:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b526:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b52a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b52e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b532:	e841 2300 	strex	r3, r2, [r1]
 800b536:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b53a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d1d9      	bne.n	800b4f6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b546:	2b00      	cmp	r3, #0
 800b548:	d013      	beq.n	800b572 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b54e:	4a8a      	ldr	r2, [pc, #552]	@ (800b778 <HAL_UART_IRQHandler+0x410>)
 800b550:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b556:	4618      	mov	r0, r3
 800b558:	f7fd f8a8 	bl	80086ac <HAL_DMA_Abort_IT>
 800b55c:	4603      	mov	r3, r0
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d016      	beq.n	800b590 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b566:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b568:	687a      	ldr	r2, [r7, #4]
 800b56a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800b56c:	4610      	mov	r0, r2
 800b56e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b570:	e00e      	b.n	800b590 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b572:	6878      	ldr	r0, [r7, #4]
 800b574:	f000 f9b6 	bl	800b8e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b578:	e00a      	b.n	800b590 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b57a:	6878      	ldr	r0, [r7, #4]
 800b57c:	f000 f9b2 	bl	800b8e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b580:	e006      	b.n	800b590 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b582:	6878      	ldr	r0, [r7, #4]
 800b584:	f000 f9ae 	bl	800b8e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2200      	movs	r2, #0
 800b58c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800b58e:	e18d      	b.n	800b8ac <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b590:	bf00      	nop
    return;
 800b592:	e18b      	b.n	800b8ac <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b598:	2b01      	cmp	r3, #1
 800b59a:	f040 8167 	bne.w	800b86c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b59e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5a2:	f003 0310 	and.w	r3, r3, #16
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	f000 8160 	beq.w	800b86c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800b5ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5b0:	f003 0310 	and.w	r3, r3, #16
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	f000 8159 	beq.w	800b86c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	60bb      	str	r3, [r7, #8]
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	60bb      	str	r3, [r7, #8]
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	685b      	ldr	r3, [r3, #4]
 800b5cc:	60bb      	str	r3, [r7, #8]
 800b5ce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	695b      	ldr	r3, [r3, #20]
 800b5d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5da:	2b40      	cmp	r3, #64	@ 0x40
 800b5dc:	f040 80ce 	bne.w	800b77c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	685b      	ldr	r3, [r3, #4]
 800b5e8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b5ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	f000 80a9 	beq.w	800b748 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b5fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b5fe:	429a      	cmp	r2, r3
 800b600:	f080 80a2 	bcs.w	800b748 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b60a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b610:	69db      	ldr	r3, [r3, #28]
 800b612:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b616:	f000 8088 	beq.w	800b72a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	330c      	adds	r3, #12
 800b620:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b624:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b628:	e853 3f00 	ldrex	r3, [r3]
 800b62c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b630:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b634:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b638:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	330c      	adds	r3, #12
 800b642:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800b646:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b64a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b64e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b652:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b656:	e841 2300 	strex	r3, r2, [r1]
 800b65a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b65e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b662:	2b00      	cmp	r3, #0
 800b664:	d1d9      	bne.n	800b61a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	3314      	adds	r3, #20
 800b66c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b66e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b670:	e853 3f00 	ldrex	r3, [r3]
 800b674:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b676:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b678:	f023 0301 	bic.w	r3, r3, #1
 800b67c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	3314      	adds	r3, #20
 800b686:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b68a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b68e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b690:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b692:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b696:	e841 2300 	strex	r3, r2, [r1]
 800b69a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b69c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d1e1      	bne.n	800b666 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	3314      	adds	r3, #20
 800b6a8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6ac:	e853 3f00 	ldrex	r3, [r3]
 800b6b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b6b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b6b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b6b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	3314      	adds	r3, #20
 800b6c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b6c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b6c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6ca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b6cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b6ce:	e841 2300 	strex	r3, r2, [r1]
 800b6d2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b6d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d1e3      	bne.n	800b6a2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2220      	movs	r2, #32
 800b6de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	330c      	adds	r3, #12
 800b6ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b6f2:	e853 3f00 	ldrex	r3, [r3]
 800b6f6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b6f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b6fa:	f023 0310 	bic.w	r3, r3, #16
 800b6fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	330c      	adds	r3, #12
 800b708:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800b70c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800b70e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b710:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b712:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b714:	e841 2300 	strex	r3, r2, [r1]
 800b718:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b71a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d1e3      	bne.n	800b6e8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b724:	4618      	mov	r0, r3
 800b726:	f7fc ff51 	bl	80085cc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	2202      	movs	r2, #2
 800b72e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b738:	b29b      	uxth	r3, r3
 800b73a:	1ad3      	subs	r3, r2, r3
 800b73c:	b29b      	uxth	r3, r3
 800b73e:	4619      	mov	r1, r3
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	f000 f8d9 	bl	800b8f8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b746:	e0b3      	b.n	800b8b0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b74c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b750:	429a      	cmp	r2, r3
 800b752:	f040 80ad 	bne.w	800b8b0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b75a:	69db      	ldr	r3, [r3, #28]
 800b75c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b760:	f040 80a6 	bne.w	800b8b0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	2202      	movs	r2, #2
 800b768:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b76e:	4619      	mov	r1, r3
 800b770:	6878      	ldr	r0, [r7, #4]
 800b772:	f000 f8c1 	bl	800b8f8 <HAL_UARTEx_RxEventCallback>
      return;
 800b776:	e09b      	b.n	800b8b0 <HAL_UART_IRQHandler+0x548>
 800b778:	0800b9d7 	.word	0x0800b9d7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b784:	b29b      	uxth	r3, r3
 800b786:	1ad3      	subs	r3, r2, r3
 800b788:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b790:	b29b      	uxth	r3, r3
 800b792:	2b00      	cmp	r3, #0
 800b794:	f000 808e 	beq.w	800b8b4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800b798:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	f000 8089 	beq.w	800b8b4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	330c      	adds	r3, #12
 800b7a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7ac:	e853 3f00 	ldrex	r3, [r3]
 800b7b0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b7b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b7b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	330c      	adds	r3, #12
 800b7c2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800b7c6:	647a      	str	r2, [r7, #68]	@ 0x44
 800b7c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b7cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b7ce:	e841 2300 	strex	r3, r2, [r1]
 800b7d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b7d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d1e3      	bne.n	800b7a2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	3314      	adds	r3, #20
 800b7e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7e4:	e853 3f00 	ldrex	r3, [r3]
 800b7e8:	623b      	str	r3, [r7, #32]
   return(result);
 800b7ea:	6a3b      	ldr	r3, [r7, #32]
 800b7ec:	f023 0301 	bic.w	r3, r3, #1
 800b7f0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	3314      	adds	r3, #20
 800b7fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b7fe:	633a      	str	r2, [r7, #48]	@ 0x30
 800b800:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b802:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b804:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b806:	e841 2300 	strex	r3, r2, [r1]
 800b80a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b80c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d1e3      	bne.n	800b7da <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2220      	movs	r2, #32
 800b816:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	2200      	movs	r2, #0
 800b81e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	330c      	adds	r3, #12
 800b826:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b828:	693b      	ldr	r3, [r7, #16]
 800b82a:	e853 3f00 	ldrex	r3, [r3]
 800b82e:	60fb      	str	r3, [r7, #12]
   return(result);
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	f023 0310 	bic.w	r3, r3, #16
 800b836:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	330c      	adds	r3, #12
 800b840:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800b844:	61fa      	str	r2, [r7, #28]
 800b846:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b848:	69b9      	ldr	r1, [r7, #24]
 800b84a:	69fa      	ldr	r2, [r7, #28]
 800b84c:	e841 2300 	strex	r3, r2, [r1]
 800b850:	617b      	str	r3, [r7, #20]
   return(result);
 800b852:	697b      	ldr	r3, [r7, #20]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d1e3      	bne.n	800b820 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	2202      	movs	r2, #2
 800b85c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b85e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b862:	4619      	mov	r1, r3
 800b864:	6878      	ldr	r0, [r7, #4]
 800b866:	f000 f847 	bl	800b8f8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b86a:	e023      	b.n	800b8b4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b86c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b870:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b874:	2b00      	cmp	r3, #0
 800b876:	d009      	beq.n	800b88c <HAL_UART_IRQHandler+0x524>
 800b878:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b87c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b880:	2b00      	cmp	r3, #0
 800b882:	d003      	beq.n	800b88c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800b884:	6878      	ldr	r0, [r7, #4]
 800b886:	f000 f8b7 	bl	800b9f8 <UART_Transmit_IT>
    return;
 800b88a:	e014      	b.n	800b8b6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b88c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b890:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b894:	2b00      	cmp	r3, #0
 800b896:	d00e      	beq.n	800b8b6 <HAL_UART_IRQHandler+0x54e>
 800b898:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b89c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d008      	beq.n	800b8b6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800b8a4:	6878      	ldr	r0, [r7, #4]
 800b8a6:	f000 f8f7 	bl	800ba98 <UART_EndTransmit_IT>
    return;
 800b8aa:	e004      	b.n	800b8b6 <HAL_UART_IRQHandler+0x54e>
    return;
 800b8ac:	bf00      	nop
 800b8ae:	e002      	b.n	800b8b6 <HAL_UART_IRQHandler+0x54e>
      return;
 800b8b0:	bf00      	nop
 800b8b2:	e000      	b.n	800b8b6 <HAL_UART_IRQHandler+0x54e>
      return;
 800b8b4:	bf00      	nop
  }
}
 800b8b6:	37e8      	adds	r7, #232	@ 0xe8
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	bd80      	pop	{r7, pc}

0800b8bc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b083      	sub	sp, #12
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b8c4:	bf00      	nop
 800b8c6:	370c      	adds	r7, #12
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ce:	4770      	bx	lr

0800b8d0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b8d0:	b480      	push	{r7}
 800b8d2:	b083      	sub	sp, #12
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b8d8:	bf00      	nop
 800b8da:	370c      	adds	r7, #12
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e2:	4770      	bx	lr

0800b8e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b8e4:	b480      	push	{r7}
 800b8e6:	b083      	sub	sp, #12
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b8ec:	bf00      	nop
 800b8ee:	370c      	adds	r7, #12
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f6:	4770      	bx	lr

0800b8f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b8f8:	b480      	push	{r7}
 800b8fa:	b083      	sub	sp, #12
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
 800b900:	460b      	mov	r3, r1
 800b902:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b904:	bf00      	nop
 800b906:	370c      	adds	r7, #12
 800b908:	46bd      	mov	sp, r7
 800b90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90e:	4770      	bx	lr

0800b910 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b910:	b480      	push	{r7}
 800b912:	b095      	sub	sp, #84	@ 0x54
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	330c      	adds	r3, #12
 800b91e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b922:	e853 3f00 	ldrex	r3, [r3]
 800b926:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b92a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b92e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	330c      	adds	r3, #12
 800b936:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b938:	643a      	str	r2, [r7, #64]	@ 0x40
 800b93a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b93c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b93e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b940:	e841 2300 	strex	r3, r2, [r1]
 800b944:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d1e5      	bne.n	800b918 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	3314      	adds	r3, #20
 800b952:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b954:	6a3b      	ldr	r3, [r7, #32]
 800b956:	e853 3f00 	ldrex	r3, [r3]
 800b95a:	61fb      	str	r3, [r7, #28]
   return(result);
 800b95c:	69fb      	ldr	r3, [r7, #28]
 800b95e:	f023 0301 	bic.w	r3, r3, #1
 800b962:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	3314      	adds	r3, #20
 800b96a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b96c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b96e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b970:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b972:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b974:	e841 2300 	strex	r3, r2, [r1]
 800b978:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b97a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d1e5      	bne.n	800b94c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b984:	2b01      	cmp	r3, #1
 800b986:	d119      	bne.n	800b9bc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	330c      	adds	r3, #12
 800b98e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	e853 3f00 	ldrex	r3, [r3]
 800b996:	60bb      	str	r3, [r7, #8]
   return(result);
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	f023 0310 	bic.w	r3, r3, #16
 800b99e:	647b      	str	r3, [r7, #68]	@ 0x44
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	330c      	adds	r3, #12
 800b9a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b9a8:	61ba      	str	r2, [r7, #24]
 800b9aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9ac:	6979      	ldr	r1, [r7, #20]
 800b9ae:	69ba      	ldr	r2, [r7, #24]
 800b9b0:	e841 2300 	strex	r3, r2, [r1]
 800b9b4:	613b      	str	r3, [r7, #16]
   return(result);
 800b9b6:	693b      	ldr	r3, [r7, #16]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d1e5      	bne.n	800b988 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2220      	movs	r2, #32
 800b9c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	2200      	movs	r2, #0
 800b9c8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800b9ca:	bf00      	nop
 800b9cc:	3754      	adds	r7, #84	@ 0x54
 800b9ce:	46bd      	mov	sp, r7
 800b9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d4:	4770      	bx	lr

0800b9d6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b9d6:	b580      	push	{r7, lr}
 800b9d8:	b084      	sub	sp, #16
 800b9da:	af00      	add	r7, sp, #0
 800b9dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b9ea:	68f8      	ldr	r0, [r7, #12]
 800b9ec:	f7ff ff7a 	bl	800b8e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b9f0:	bf00      	nop
 800b9f2:	3710      	adds	r7, #16
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}

0800b9f8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b9f8:	b480      	push	{r7}
 800b9fa:	b085      	sub	sp, #20
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba06:	b2db      	uxtb	r3, r3
 800ba08:	2b21      	cmp	r3, #33	@ 0x21
 800ba0a:	d13e      	bne.n	800ba8a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	689b      	ldr	r3, [r3, #8]
 800ba10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba14:	d114      	bne.n	800ba40 <UART_Transmit_IT+0x48>
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	691b      	ldr	r3, [r3, #16]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d110      	bne.n	800ba40 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	6a1b      	ldr	r3, [r3, #32]
 800ba22:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	881b      	ldrh	r3, [r3, #0]
 800ba28:	461a      	mov	r2, r3
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ba32:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6a1b      	ldr	r3, [r3, #32]
 800ba38:	1c9a      	adds	r2, r3, #2
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	621a      	str	r2, [r3, #32]
 800ba3e:	e008      	b.n	800ba52 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	6a1b      	ldr	r3, [r3, #32]
 800ba44:	1c59      	adds	r1, r3, #1
 800ba46:	687a      	ldr	r2, [r7, #4]
 800ba48:	6211      	str	r1, [r2, #32]
 800ba4a:	781a      	ldrb	r2, [r3, #0]
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ba56:	b29b      	uxth	r3, r3
 800ba58:	3b01      	subs	r3, #1
 800ba5a:	b29b      	uxth	r3, r3
 800ba5c:	687a      	ldr	r2, [r7, #4]
 800ba5e:	4619      	mov	r1, r3
 800ba60:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d10f      	bne.n	800ba86 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	68da      	ldr	r2, [r3, #12]
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ba74:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	68da      	ldr	r2, [r3, #12]
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ba84:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ba86:	2300      	movs	r3, #0
 800ba88:	e000      	b.n	800ba8c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800ba8a:	2302      	movs	r3, #2
  }
}
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	3714      	adds	r7, #20
 800ba90:	46bd      	mov	sp, r7
 800ba92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba96:	4770      	bx	lr

0800ba98 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b082      	sub	sp, #8
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	68da      	ldr	r2, [r3, #12]
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800baae:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	2220      	movs	r2, #32
 800bab4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bab8:	6878      	ldr	r0, [r7, #4]
 800baba:	f7ff feff 	bl	800b8bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800babe:	2300      	movs	r3, #0
}
 800bac0:	4618      	mov	r0, r3
 800bac2:	3708      	adds	r7, #8
 800bac4:	46bd      	mov	sp, r7
 800bac6:	bd80      	pop	{r7, pc}

0800bac8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b08c      	sub	sp, #48	@ 0x30
 800bacc:	af00      	add	r7, sp, #0
 800bace:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800bad0:	2300      	movs	r3, #0
 800bad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800bad4:	2300      	movs	r3, #0
 800bad6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bade:	b2db      	uxtb	r3, r3
 800bae0:	2b22      	cmp	r3, #34	@ 0x22
 800bae2:	f040 80aa 	bne.w	800bc3a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	689b      	ldr	r3, [r3, #8]
 800baea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800baee:	d115      	bne.n	800bb1c <UART_Receive_IT+0x54>
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	691b      	ldr	r3, [r3, #16]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d111      	bne.n	800bb1c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bafc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	685b      	ldr	r3, [r3, #4]
 800bb04:	b29b      	uxth	r3, r3
 800bb06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb0a:	b29a      	uxth	r2, r3
 800bb0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb0e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb14:	1c9a      	adds	r2, r3, #2
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	629a      	str	r2, [r3, #40]	@ 0x28
 800bb1a:	e024      	b.n	800bb66 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb20:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	689b      	ldr	r3, [r3, #8]
 800bb26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bb2a:	d007      	beq.n	800bb3c <UART_Receive_IT+0x74>
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	689b      	ldr	r3, [r3, #8]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d10a      	bne.n	800bb4a <UART_Receive_IT+0x82>
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	691b      	ldr	r3, [r3, #16]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d106      	bne.n	800bb4a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	685b      	ldr	r3, [r3, #4]
 800bb42:	b2da      	uxtb	r2, r3
 800bb44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb46:	701a      	strb	r2, [r3, #0]
 800bb48:	e008      	b.n	800bb5c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	685b      	ldr	r3, [r3, #4]
 800bb50:	b2db      	uxtb	r3, r3
 800bb52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bb56:	b2da      	uxtb	r2, r3
 800bb58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb5a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb60:	1c5a      	adds	r2, r3, #1
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bb6a:	b29b      	uxth	r3, r3
 800bb6c:	3b01      	subs	r3, #1
 800bb6e:	b29b      	uxth	r3, r3
 800bb70:	687a      	ldr	r2, [r7, #4]
 800bb72:	4619      	mov	r1, r3
 800bb74:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d15d      	bne.n	800bc36 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	68da      	ldr	r2, [r3, #12]
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	f022 0220 	bic.w	r2, r2, #32
 800bb88:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	68da      	ldr	r2, [r3, #12]
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bb98:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	695a      	ldr	r2, [r3, #20]
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	f022 0201 	bic.w	r2, r2, #1
 800bba8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	2220      	movs	r2, #32
 800bbae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbbc:	2b01      	cmp	r3, #1
 800bbbe:	d135      	bne.n	800bc2c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	330c      	adds	r3, #12
 800bbcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbce:	697b      	ldr	r3, [r7, #20]
 800bbd0:	e853 3f00 	ldrex	r3, [r3]
 800bbd4:	613b      	str	r3, [r7, #16]
   return(result);
 800bbd6:	693b      	ldr	r3, [r7, #16]
 800bbd8:	f023 0310 	bic.w	r3, r3, #16
 800bbdc:	627b      	str	r3, [r7, #36]	@ 0x24
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	330c      	adds	r3, #12
 800bbe4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbe6:	623a      	str	r2, [r7, #32]
 800bbe8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbea:	69f9      	ldr	r1, [r7, #28]
 800bbec:	6a3a      	ldr	r2, [r7, #32]
 800bbee:	e841 2300 	strex	r3, r2, [r1]
 800bbf2:	61bb      	str	r3, [r7, #24]
   return(result);
 800bbf4:	69bb      	ldr	r3, [r7, #24]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d1e5      	bne.n	800bbc6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	f003 0310 	and.w	r3, r3, #16
 800bc04:	2b10      	cmp	r3, #16
 800bc06:	d10a      	bne.n	800bc1e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bc08:	2300      	movs	r3, #0
 800bc0a:	60fb      	str	r3, [r7, #12]
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	60fb      	str	r3, [r7, #12]
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	685b      	ldr	r3, [r3, #4]
 800bc1a:	60fb      	str	r3, [r7, #12]
 800bc1c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bc22:	4619      	mov	r1, r3
 800bc24:	6878      	ldr	r0, [r7, #4]
 800bc26:	f7ff fe67 	bl	800b8f8 <HAL_UARTEx_RxEventCallback>
 800bc2a:	e002      	b.n	800bc32 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800bc2c:	6878      	ldr	r0, [r7, #4]
 800bc2e:	f7ff fe4f 	bl	800b8d0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800bc32:	2300      	movs	r3, #0
 800bc34:	e002      	b.n	800bc3c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800bc36:	2300      	movs	r3, #0
 800bc38:	e000      	b.n	800bc3c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800bc3a:	2302      	movs	r3, #2
  }
}
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	3730      	adds	r7, #48	@ 0x30
 800bc40:	46bd      	mov	sp, r7
 800bc42:	bd80      	pop	{r7, pc}

0800bc44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bc44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bc48:	b0c0      	sub	sp, #256	@ 0x100
 800bc4a:	af00      	add	r7, sp, #0
 800bc4c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bc50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	691b      	ldr	r3, [r3, #16]
 800bc58:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800bc5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc60:	68d9      	ldr	r1, [r3, #12]
 800bc62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc66:	681a      	ldr	r2, [r3, #0]
 800bc68:	ea40 0301 	orr.w	r3, r0, r1
 800bc6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800bc6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc72:	689a      	ldr	r2, [r3, #8]
 800bc74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc78:	691b      	ldr	r3, [r3, #16]
 800bc7a:	431a      	orrs	r2, r3
 800bc7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc80:	695b      	ldr	r3, [r3, #20]
 800bc82:	431a      	orrs	r2, r3
 800bc84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc88:	69db      	ldr	r3, [r3, #28]
 800bc8a:	4313      	orrs	r3, r2
 800bc8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800bc90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	68db      	ldr	r3, [r3, #12]
 800bc98:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800bc9c:	f021 010c 	bic.w	r1, r1, #12
 800bca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bca4:	681a      	ldr	r2, [r3, #0]
 800bca6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800bcaa:	430b      	orrs	r3, r1
 800bcac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bcae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	695b      	ldr	r3, [r3, #20]
 800bcb6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800bcba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bcbe:	6999      	ldr	r1, [r3, #24]
 800bcc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bcc4:	681a      	ldr	r2, [r3, #0]
 800bcc6:	ea40 0301 	orr.w	r3, r0, r1
 800bcca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800bccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bcd0:	681a      	ldr	r2, [r3, #0]
 800bcd2:	4b8f      	ldr	r3, [pc, #572]	@ (800bf10 <UART_SetConfig+0x2cc>)
 800bcd4:	429a      	cmp	r2, r3
 800bcd6:	d005      	beq.n	800bce4 <UART_SetConfig+0xa0>
 800bcd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bcdc:	681a      	ldr	r2, [r3, #0]
 800bcde:	4b8d      	ldr	r3, [pc, #564]	@ (800bf14 <UART_SetConfig+0x2d0>)
 800bce0:	429a      	cmp	r2, r3
 800bce2:	d104      	bne.n	800bcee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800bce4:	f7fd fdda 	bl	800989c <HAL_RCC_GetPCLK2Freq>
 800bce8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800bcec:	e003      	b.n	800bcf6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800bcee:	f7fd fdc1 	bl	8009874 <HAL_RCC_GetPCLK1Freq>
 800bcf2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bcf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bcfa:	69db      	ldr	r3, [r3, #28]
 800bcfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bd00:	f040 810c 	bne.w	800bf1c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800bd04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bd08:	2200      	movs	r2, #0
 800bd0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800bd0e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800bd12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800bd16:	4622      	mov	r2, r4
 800bd18:	462b      	mov	r3, r5
 800bd1a:	1891      	adds	r1, r2, r2
 800bd1c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800bd1e:	415b      	adcs	r3, r3
 800bd20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bd22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800bd26:	4621      	mov	r1, r4
 800bd28:	eb12 0801 	adds.w	r8, r2, r1
 800bd2c:	4629      	mov	r1, r5
 800bd2e:	eb43 0901 	adc.w	r9, r3, r1
 800bd32:	f04f 0200 	mov.w	r2, #0
 800bd36:	f04f 0300 	mov.w	r3, #0
 800bd3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bd3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bd42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800bd46:	4690      	mov	r8, r2
 800bd48:	4699      	mov	r9, r3
 800bd4a:	4623      	mov	r3, r4
 800bd4c:	eb18 0303 	adds.w	r3, r8, r3
 800bd50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800bd54:	462b      	mov	r3, r5
 800bd56:	eb49 0303 	adc.w	r3, r9, r3
 800bd5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800bd5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bd62:	685b      	ldr	r3, [r3, #4]
 800bd64:	2200      	movs	r2, #0
 800bd66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800bd6a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800bd6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800bd72:	460b      	mov	r3, r1
 800bd74:	18db      	adds	r3, r3, r3
 800bd76:	653b      	str	r3, [r7, #80]	@ 0x50
 800bd78:	4613      	mov	r3, r2
 800bd7a:	eb42 0303 	adc.w	r3, r2, r3
 800bd7e:	657b      	str	r3, [r7, #84]	@ 0x54
 800bd80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800bd84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800bd88:	f7f4 ff2e 	bl	8000be8 <__aeabi_uldivmod>
 800bd8c:	4602      	mov	r2, r0
 800bd8e:	460b      	mov	r3, r1
 800bd90:	4b61      	ldr	r3, [pc, #388]	@ (800bf18 <UART_SetConfig+0x2d4>)
 800bd92:	fba3 2302 	umull	r2, r3, r3, r2
 800bd96:	095b      	lsrs	r3, r3, #5
 800bd98:	011c      	lsls	r4, r3, #4
 800bd9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bd9e:	2200      	movs	r2, #0
 800bda0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bda4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800bda8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800bdac:	4642      	mov	r2, r8
 800bdae:	464b      	mov	r3, r9
 800bdb0:	1891      	adds	r1, r2, r2
 800bdb2:	64b9      	str	r1, [r7, #72]	@ 0x48
 800bdb4:	415b      	adcs	r3, r3
 800bdb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bdb8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800bdbc:	4641      	mov	r1, r8
 800bdbe:	eb12 0a01 	adds.w	sl, r2, r1
 800bdc2:	4649      	mov	r1, r9
 800bdc4:	eb43 0b01 	adc.w	fp, r3, r1
 800bdc8:	f04f 0200 	mov.w	r2, #0
 800bdcc:	f04f 0300 	mov.w	r3, #0
 800bdd0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800bdd4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800bdd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bddc:	4692      	mov	sl, r2
 800bdde:	469b      	mov	fp, r3
 800bde0:	4643      	mov	r3, r8
 800bde2:	eb1a 0303 	adds.w	r3, sl, r3
 800bde6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bdea:	464b      	mov	r3, r9
 800bdec:	eb4b 0303 	adc.w	r3, fp, r3
 800bdf0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800bdf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdf8:	685b      	ldr	r3, [r3, #4]
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800be00:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800be04:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800be08:	460b      	mov	r3, r1
 800be0a:	18db      	adds	r3, r3, r3
 800be0c:	643b      	str	r3, [r7, #64]	@ 0x40
 800be0e:	4613      	mov	r3, r2
 800be10:	eb42 0303 	adc.w	r3, r2, r3
 800be14:	647b      	str	r3, [r7, #68]	@ 0x44
 800be16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800be1a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800be1e:	f7f4 fee3 	bl	8000be8 <__aeabi_uldivmod>
 800be22:	4602      	mov	r2, r0
 800be24:	460b      	mov	r3, r1
 800be26:	4611      	mov	r1, r2
 800be28:	4b3b      	ldr	r3, [pc, #236]	@ (800bf18 <UART_SetConfig+0x2d4>)
 800be2a:	fba3 2301 	umull	r2, r3, r3, r1
 800be2e:	095b      	lsrs	r3, r3, #5
 800be30:	2264      	movs	r2, #100	@ 0x64
 800be32:	fb02 f303 	mul.w	r3, r2, r3
 800be36:	1acb      	subs	r3, r1, r3
 800be38:	00db      	lsls	r3, r3, #3
 800be3a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800be3e:	4b36      	ldr	r3, [pc, #216]	@ (800bf18 <UART_SetConfig+0x2d4>)
 800be40:	fba3 2302 	umull	r2, r3, r3, r2
 800be44:	095b      	lsrs	r3, r3, #5
 800be46:	005b      	lsls	r3, r3, #1
 800be48:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800be4c:	441c      	add	r4, r3
 800be4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800be52:	2200      	movs	r2, #0
 800be54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800be58:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800be5c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800be60:	4642      	mov	r2, r8
 800be62:	464b      	mov	r3, r9
 800be64:	1891      	adds	r1, r2, r2
 800be66:	63b9      	str	r1, [r7, #56]	@ 0x38
 800be68:	415b      	adcs	r3, r3
 800be6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800be6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800be70:	4641      	mov	r1, r8
 800be72:	1851      	adds	r1, r2, r1
 800be74:	6339      	str	r1, [r7, #48]	@ 0x30
 800be76:	4649      	mov	r1, r9
 800be78:	414b      	adcs	r3, r1
 800be7a:	637b      	str	r3, [r7, #52]	@ 0x34
 800be7c:	f04f 0200 	mov.w	r2, #0
 800be80:	f04f 0300 	mov.w	r3, #0
 800be84:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800be88:	4659      	mov	r1, fp
 800be8a:	00cb      	lsls	r3, r1, #3
 800be8c:	4651      	mov	r1, sl
 800be8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800be92:	4651      	mov	r1, sl
 800be94:	00ca      	lsls	r2, r1, #3
 800be96:	4610      	mov	r0, r2
 800be98:	4619      	mov	r1, r3
 800be9a:	4603      	mov	r3, r0
 800be9c:	4642      	mov	r2, r8
 800be9e:	189b      	adds	r3, r3, r2
 800bea0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bea4:	464b      	mov	r3, r9
 800bea6:	460a      	mov	r2, r1
 800bea8:	eb42 0303 	adc.w	r3, r2, r3
 800beac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800beb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800beb4:	685b      	ldr	r3, [r3, #4]
 800beb6:	2200      	movs	r2, #0
 800beb8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800bebc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800bec0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800bec4:	460b      	mov	r3, r1
 800bec6:	18db      	adds	r3, r3, r3
 800bec8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800beca:	4613      	mov	r3, r2
 800becc:	eb42 0303 	adc.w	r3, r2, r3
 800bed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bed2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800bed6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800beda:	f7f4 fe85 	bl	8000be8 <__aeabi_uldivmod>
 800bede:	4602      	mov	r2, r0
 800bee0:	460b      	mov	r3, r1
 800bee2:	4b0d      	ldr	r3, [pc, #52]	@ (800bf18 <UART_SetConfig+0x2d4>)
 800bee4:	fba3 1302 	umull	r1, r3, r3, r2
 800bee8:	095b      	lsrs	r3, r3, #5
 800beea:	2164      	movs	r1, #100	@ 0x64
 800beec:	fb01 f303 	mul.w	r3, r1, r3
 800bef0:	1ad3      	subs	r3, r2, r3
 800bef2:	00db      	lsls	r3, r3, #3
 800bef4:	3332      	adds	r3, #50	@ 0x32
 800bef6:	4a08      	ldr	r2, [pc, #32]	@ (800bf18 <UART_SetConfig+0x2d4>)
 800bef8:	fba2 2303 	umull	r2, r3, r2, r3
 800befc:	095b      	lsrs	r3, r3, #5
 800befe:	f003 0207 	and.w	r2, r3, #7
 800bf02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	4422      	add	r2, r4
 800bf0a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800bf0c:	e106      	b.n	800c11c <UART_SetConfig+0x4d8>
 800bf0e:	bf00      	nop
 800bf10:	40011000 	.word	0x40011000
 800bf14:	40011400 	.word	0x40011400
 800bf18:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bf1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bf20:	2200      	movs	r2, #0
 800bf22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800bf26:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800bf2a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800bf2e:	4642      	mov	r2, r8
 800bf30:	464b      	mov	r3, r9
 800bf32:	1891      	adds	r1, r2, r2
 800bf34:	6239      	str	r1, [r7, #32]
 800bf36:	415b      	adcs	r3, r3
 800bf38:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf3a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bf3e:	4641      	mov	r1, r8
 800bf40:	1854      	adds	r4, r2, r1
 800bf42:	4649      	mov	r1, r9
 800bf44:	eb43 0501 	adc.w	r5, r3, r1
 800bf48:	f04f 0200 	mov.w	r2, #0
 800bf4c:	f04f 0300 	mov.w	r3, #0
 800bf50:	00eb      	lsls	r3, r5, #3
 800bf52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bf56:	00e2      	lsls	r2, r4, #3
 800bf58:	4614      	mov	r4, r2
 800bf5a:	461d      	mov	r5, r3
 800bf5c:	4643      	mov	r3, r8
 800bf5e:	18e3      	adds	r3, r4, r3
 800bf60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bf64:	464b      	mov	r3, r9
 800bf66:	eb45 0303 	adc.w	r3, r5, r3
 800bf6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bf6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bf72:	685b      	ldr	r3, [r3, #4]
 800bf74:	2200      	movs	r2, #0
 800bf76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bf7a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800bf7e:	f04f 0200 	mov.w	r2, #0
 800bf82:	f04f 0300 	mov.w	r3, #0
 800bf86:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800bf8a:	4629      	mov	r1, r5
 800bf8c:	008b      	lsls	r3, r1, #2
 800bf8e:	4621      	mov	r1, r4
 800bf90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bf94:	4621      	mov	r1, r4
 800bf96:	008a      	lsls	r2, r1, #2
 800bf98:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800bf9c:	f7f4 fe24 	bl	8000be8 <__aeabi_uldivmod>
 800bfa0:	4602      	mov	r2, r0
 800bfa2:	460b      	mov	r3, r1
 800bfa4:	4b60      	ldr	r3, [pc, #384]	@ (800c128 <UART_SetConfig+0x4e4>)
 800bfa6:	fba3 2302 	umull	r2, r3, r3, r2
 800bfaa:	095b      	lsrs	r3, r3, #5
 800bfac:	011c      	lsls	r4, r3, #4
 800bfae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bfb8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800bfbc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800bfc0:	4642      	mov	r2, r8
 800bfc2:	464b      	mov	r3, r9
 800bfc4:	1891      	adds	r1, r2, r2
 800bfc6:	61b9      	str	r1, [r7, #24]
 800bfc8:	415b      	adcs	r3, r3
 800bfca:	61fb      	str	r3, [r7, #28]
 800bfcc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bfd0:	4641      	mov	r1, r8
 800bfd2:	1851      	adds	r1, r2, r1
 800bfd4:	6139      	str	r1, [r7, #16]
 800bfd6:	4649      	mov	r1, r9
 800bfd8:	414b      	adcs	r3, r1
 800bfda:	617b      	str	r3, [r7, #20]
 800bfdc:	f04f 0200 	mov.w	r2, #0
 800bfe0:	f04f 0300 	mov.w	r3, #0
 800bfe4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800bfe8:	4659      	mov	r1, fp
 800bfea:	00cb      	lsls	r3, r1, #3
 800bfec:	4651      	mov	r1, sl
 800bfee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bff2:	4651      	mov	r1, sl
 800bff4:	00ca      	lsls	r2, r1, #3
 800bff6:	4610      	mov	r0, r2
 800bff8:	4619      	mov	r1, r3
 800bffa:	4603      	mov	r3, r0
 800bffc:	4642      	mov	r2, r8
 800bffe:	189b      	adds	r3, r3, r2
 800c000:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c004:	464b      	mov	r3, r9
 800c006:	460a      	mov	r2, r1
 800c008:	eb42 0303 	adc.w	r3, r2, r3
 800c00c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c014:	685b      	ldr	r3, [r3, #4]
 800c016:	2200      	movs	r2, #0
 800c018:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c01a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800c01c:	f04f 0200 	mov.w	r2, #0
 800c020:	f04f 0300 	mov.w	r3, #0
 800c024:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800c028:	4649      	mov	r1, r9
 800c02a:	008b      	lsls	r3, r1, #2
 800c02c:	4641      	mov	r1, r8
 800c02e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c032:	4641      	mov	r1, r8
 800c034:	008a      	lsls	r2, r1, #2
 800c036:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c03a:	f7f4 fdd5 	bl	8000be8 <__aeabi_uldivmod>
 800c03e:	4602      	mov	r2, r0
 800c040:	460b      	mov	r3, r1
 800c042:	4611      	mov	r1, r2
 800c044:	4b38      	ldr	r3, [pc, #224]	@ (800c128 <UART_SetConfig+0x4e4>)
 800c046:	fba3 2301 	umull	r2, r3, r3, r1
 800c04a:	095b      	lsrs	r3, r3, #5
 800c04c:	2264      	movs	r2, #100	@ 0x64
 800c04e:	fb02 f303 	mul.w	r3, r2, r3
 800c052:	1acb      	subs	r3, r1, r3
 800c054:	011b      	lsls	r3, r3, #4
 800c056:	3332      	adds	r3, #50	@ 0x32
 800c058:	4a33      	ldr	r2, [pc, #204]	@ (800c128 <UART_SetConfig+0x4e4>)
 800c05a:	fba2 2303 	umull	r2, r3, r2, r3
 800c05e:	095b      	lsrs	r3, r3, #5
 800c060:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c064:	441c      	add	r4, r3
 800c066:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c06a:	2200      	movs	r2, #0
 800c06c:	673b      	str	r3, [r7, #112]	@ 0x70
 800c06e:	677a      	str	r2, [r7, #116]	@ 0x74
 800c070:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800c074:	4642      	mov	r2, r8
 800c076:	464b      	mov	r3, r9
 800c078:	1891      	adds	r1, r2, r2
 800c07a:	60b9      	str	r1, [r7, #8]
 800c07c:	415b      	adcs	r3, r3
 800c07e:	60fb      	str	r3, [r7, #12]
 800c080:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c084:	4641      	mov	r1, r8
 800c086:	1851      	adds	r1, r2, r1
 800c088:	6039      	str	r1, [r7, #0]
 800c08a:	4649      	mov	r1, r9
 800c08c:	414b      	adcs	r3, r1
 800c08e:	607b      	str	r3, [r7, #4]
 800c090:	f04f 0200 	mov.w	r2, #0
 800c094:	f04f 0300 	mov.w	r3, #0
 800c098:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c09c:	4659      	mov	r1, fp
 800c09e:	00cb      	lsls	r3, r1, #3
 800c0a0:	4651      	mov	r1, sl
 800c0a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c0a6:	4651      	mov	r1, sl
 800c0a8:	00ca      	lsls	r2, r1, #3
 800c0aa:	4610      	mov	r0, r2
 800c0ac:	4619      	mov	r1, r3
 800c0ae:	4603      	mov	r3, r0
 800c0b0:	4642      	mov	r2, r8
 800c0b2:	189b      	adds	r3, r3, r2
 800c0b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c0b6:	464b      	mov	r3, r9
 800c0b8:	460a      	mov	r2, r1
 800c0ba:	eb42 0303 	adc.w	r3, r2, r3
 800c0be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c0c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c0c4:	685b      	ldr	r3, [r3, #4]
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	663b      	str	r3, [r7, #96]	@ 0x60
 800c0ca:	667a      	str	r2, [r7, #100]	@ 0x64
 800c0cc:	f04f 0200 	mov.w	r2, #0
 800c0d0:	f04f 0300 	mov.w	r3, #0
 800c0d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800c0d8:	4649      	mov	r1, r9
 800c0da:	008b      	lsls	r3, r1, #2
 800c0dc:	4641      	mov	r1, r8
 800c0de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c0e2:	4641      	mov	r1, r8
 800c0e4:	008a      	lsls	r2, r1, #2
 800c0e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800c0ea:	f7f4 fd7d 	bl	8000be8 <__aeabi_uldivmod>
 800c0ee:	4602      	mov	r2, r0
 800c0f0:	460b      	mov	r3, r1
 800c0f2:	4b0d      	ldr	r3, [pc, #52]	@ (800c128 <UART_SetConfig+0x4e4>)
 800c0f4:	fba3 1302 	umull	r1, r3, r3, r2
 800c0f8:	095b      	lsrs	r3, r3, #5
 800c0fa:	2164      	movs	r1, #100	@ 0x64
 800c0fc:	fb01 f303 	mul.w	r3, r1, r3
 800c100:	1ad3      	subs	r3, r2, r3
 800c102:	011b      	lsls	r3, r3, #4
 800c104:	3332      	adds	r3, #50	@ 0x32
 800c106:	4a08      	ldr	r2, [pc, #32]	@ (800c128 <UART_SetConfig+0x4e4>)
 800c108:	fba2 2303 	umull	r2, r3, r2, r3
 800c10c:	095b      	lsrs	r3, r3, #5
 800c10e:	f003 020f 	and.w	r2, r3, #15
 800c112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	4422      	add	r2, r4
 800c11a:	609a      	str	r2, [r3, #8]
}
 800c11c:	bf00      	nop
 800c11e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800c122:	46bd      	mov	sp, r7
 800c124:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c128:	51eb851f 	.word	0x51eb851f

0800c12c <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 800c12c:	b480      	push	{r7}
 800c12e:	b087      	sub	sp, #28
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]
 800c134:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800c136:	683b      	ldr	r3, [r7, #0]
 800c138:	681a      	ldr	r2, [r3, #0]
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c140:	683a      	ldr	r2, [r7, #0]
 800c142:	6812      	ldr	r2, [r2, #0]
 800c144:	f023 0101 	bic.w	r1, r3, #1
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800c14e:	683b      	ldr	r3, [r7, #0]
 800c150:	689b      	ldr	r3, [r3, #8]
 800c152:	2b08      	cmp	r3, #8
 800c154:	d102      	bne.n	800c15c <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800c156:	2340      	movs	r3, #64	@ 0x40
 800c158:	617b      	str	r3, [r7, #20]
 800c15a:	e001      	b.n	800c160 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800c15c:	2300      	movs	r3, #0
 800c15e:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800c160:	683b      	ldr	r3, [r7, #0]
 800c162:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800c164:	697b      	ldr	r3, [r7, #20]
 800c166:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800c168:	683b      	ldr	r3, [r7, #0]
 800c16a:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800c16c:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800c16e:	683b      	ldr	r3, [r7, #0]
 800c170:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800c172:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800c174:	683b      	ldr	r3, [r7, #0]
 800c176:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800c178:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800c17a:	683b      	ldr	r3, [r7, #0]
 800c17c:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800c17e:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800c180:	683b      	ldr	r3, [r7, #0]
 800c182:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 800c184:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800c186:	683b      	ldr	r3, [r7, #0]
 800c188:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 800c18a:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800c18c:	683b      	ldr	r3, [r7, #0]
 800c18e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 800c190:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800c192:	683b      	ldr	r3, [r7, #0]
 800c194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 800c196:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 800c19c:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800c19e:	683b      	ldr	r3, [r7, #0]
 800c1a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 800c1a2:	4313      	orrs	r3, r2
 800c1a4:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	699b      	ldr	r3, [r3, #24]
 800c1aa:	693a      	ldr	r2, [r7, #16]
 800c1ac:	4313      	orrs	r3, r2
 800c1ae:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 800c1b0:	683b      	ldr	r3, [r7, #0]
 800c1b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1b4:	693a      	ldr	r2, [r7, #16]
 800c1b6:	4313      	orrs	r3, r2
 800c1b8:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 800c1ba:	4b10      	ldr	r3, [pc, #64]	@ (800c1fc <FSMC_NORSRAM_Init+0xd0>)
 800c1bc:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c1c4:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 800c1cc:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	681a      	ldr	r2, [r3, #0]
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	43db      	mvns	r3, r3
 800c1dc:	ea02 0103 	and.w	r1, r2, r3
 800c1e0:	683b      	ldr	r3, [r7, #0]
 800c1e2:	681a      	ldr	r2, [r3, #0]
 800c1e4:	693b      	ldr	r3, [r7, #16]
 800c1e6:	4319      	orrs	r1, r3
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 800c1ee:	2300      	movs	r3, #0
}
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	371c      	adds	r7, #28
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1fa:	4770      	bx	lr
 800c1fc:	0008fb7f 	.word	0x0008fb7f

0800c200 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800c200:	b480      	push	{r7}
 800c202:	b085      	sub	sp, #20
 800c204:	af00      	add	r7, sp, #0
 800c206:	60f8      	str	r0, [r7, #12]
 800c208:	60b9      	str	r1, [r7, #8]
 800c20a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 800c20c:	68bb      	ldr	r3, [r7, #8]
 800c20e:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 800c210:	68bb      	ldr	r3, [r7, #8]
 800c212:	685b      	ldr	r3, [r3, #4]
 800c214:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 800c216:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 800c218:	68bb      	ldr	r3, [r7, #8]
 800c21a:	689b      	ldr	r3, [r3, #8]
 800c21c:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 800c21e:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 800c220:	68bb      	ldr	r3, [r7, #8]
 800c222:	68db      	ldr	r3, [r3, #12]
 800c224:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 800c226:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 800c228:	68bb      	ldr	r3, [r7, #8]
 800c22a:	691b      	ldr	r3, [r3, #16]
 800c22c:	3b01      	subs	r3, #1
 800c22e:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 800c230:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 800c232:	68bb      	ldr	r3, [r7, #8]
 800c234:	695b      	ldr	r3, [r3, #20]
 800c236:	3b02      	subs	r3, #2
 800c238:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 800c23a:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 800c23e:	68bb      	ldr	r3, [r7, #8]
 800c240:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 800c242:	687a      	ldr	r2, [r7, #4]
 800c244:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 800c246:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif /* FSMC_BCR1_CCLKEN */
  return HAL_OK;
 800c24e:	2300      	movs	r3, #0
}
 800c250:	4618      	mov	r0, r3
 800c252:	3714      	adds	r7, #20
 800c254:	46bd      	mov	sp, r7
 800c256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c25a:	4770      	bx	lr

0800c25c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 800c25c:	b480      	push	{r7}
 800c25e:	b085      	sub	sp, #20
 800c260:	af00      	add	r7, sp, #0
 800c262:	60f8      	str	r0, [r7, #12]
 800c264:	60b9      	str	r1, [r7, #8]
 800c266:	607a      	str	r2, [r7, #4]
 800c268:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800c26a:	683b      	ldr	r3, [r7, #0]
 800c26c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c270:	d11d      	bne.n	800c2ae <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	687a      	ldr	r2, [r7, #4]
 800c276:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c27a:	4b13      	ldr	r3, [pc, #76]	@ (800c2c8 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800c27c:	4013      	ands	r3, r2
 800c27e:	68ba      	ldr	r2, [r7, #8]
 800c280:	6811      	ldr	r1, [r2, #0]
 800c282:	68ba      	ldr	r2, [r7, #8]
 800c284:	6852      	ldr	r2, [r2, #4]
 800c286:	0112      	lsls	r2, r2, #4
 800c288:	4311      	orrs	r1, r2
 800c28a:	68ba      	ldr	r2, [r7, #8]
 800c28c:	6892      	ldr	r2, [r2, #8]
 800c28e:	0212      	lsls	r2, r2, #8
 800c290:	4311      	orrs	r1, r2
 800c292:	68ba      	ldr	r2, [r7, #8]
 800c294:	6992      	ldr	r2, [r2, #24]
 800c296:	4311      	orrs	r1, r2
 800c298:	68ba      	ldr	r2, [r7, #8]
 800c29a:	68d2      	ldr	r2, [r2, #12]
 800c29c:	0412      	lsls	r2, r2, #16
 800c29e:	430a      	orrs	r2, r1
 800c2a0:	ea43 0102 	orr.w	r1, r3, r2
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	687a      	ldr	r2, [r7, #4]
 800c2a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800c2ac:	e005      	b.n	800c2ba <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	687a      	ldr	r2, [r7, #4]
 800c2b2:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800c2b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800c2ba:	2300      	movs	r3, #0
}
 800c2bc:	4618      	mov	r0, r3
 800c2be:	3714      	adds	r7, #20
 800c2c0:	46bd      	mov	sp, r7
 800c2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c6:	4770      	bx	lr
 800c2c8:	cff00000 	.word	0xcff00000

0800c2cc <rand>:
 800c2cc:	4b16      	ldr	r3, [pc, #88]	@ (800c328 <rand+0x5c>)
 800c2ce:	b510      	push	{r4, lr}
 800c2d0:	681c      	ldr	r4, [r3, #0]
 800c2d2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800c2d4:	b9b3      	cbnz	r3, 800c304 <rand+0x38>
 800c2d6:	2018      	movs	r0, #24
 800c2d8:	f001 fcd4 	bl	800dc84 <malloc>
 800c2dc:	4602      	mov	r2, r0
 800c2de:	6320      	str	r0, [r4, #48]	@ 0x30
 800c2e0:	b920      	cbnz	r0, 800c2ec <rand+0x20>
 800c2e2:	4b12      	ldr	r3, [pc, #72]	@ (800c32c <rand+0x60>)
 800c2e4:	4812      	ldr	r0, [pc, #72]	@ (800c330 <rand+0x64>)
 800c2e6:	2152      	movs	r1, #82	@ 0x52
 800c2e8:	f000 fe0a 	bl	800cf00 <__assert_func>
 800c2ec:	4911      	ldr	r1, [pc, #68]	@ (800c334 <rand+0x68>)
 800c2ee:	4b12      	ldr	r3, [pc, #72]	@ (800c338 <rand+0x6c>)
 800c2f0:	e9c0 1300 	strd	r1, r3, [r0]
 800c2f4:	4b11      	ldr	r3, [pc, #68]	@ (800c33c <rand+0x70>)
 800c2f6:	6083      	str	r3, [r0, #8]
 800c2f8:	230b      	movs	r3, #11
 800c2fa:	8183      	strh	r3, [r0, #12]
 800c2fc:	2100      	movs	r1, #0
 800c2fe:	2001      	movs	r0, #1
 800c300:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800c304:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c306:	480e      	ldr	r0, [pc, #56]	@ (800c340 <rand+0x74>)
 800c308:	690b      	ldr	r3, [r1, #16]
 800c30a:	694c      	ldr	r4, [r1, #20]
 800c30c:	4a0d      	ldr	r2, [pc, #52]	@ (800c344 <rand+0x78>)
 800c30e:	4358      	muls	r0, r3
 800c310:	fb02 0004 	mla	r0, r2, r4, r0
 800c314:	fba3 3202 	umull	r3, r2, r3, r2
 800c318:	3301      	adds	r3, #1
 800c31a:	eb40 0002 	adc.w	r0, r0, r2
 800c31e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800c322:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800c326:	bd10      	pop	{r4, pc}
 800c328:	20000040 	.word	0x20000040
 800c32c:	0806f698 	.word	0x0806f698
 800c330:	0806f6af 	.word	0x0806f6af
 800c334:	abcd330e 	.word	0xabcd330e
 800c338:	e66d1234 	.word	0xe66d1234
 800c33c:	0005deec 	.word	0x0005deec
 800c340:	5851f42d 	.word	0x5851f42d
 800c344:	4c957f2d 	.word	0x4c957f2d

0800c348 <__cvt>:
 800c348:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c34c:	ec57 6b10 	vmov	r6, r7, d0
 800c350:	2f00      	cmp	r7, #0
 800c352:	460c      	mov	r4, r1
 800c354:	4619      	mov	r1, r3
 800c356:	463b      	mov	r3, r7
 800c358:	bfbb      	ittet	lt
 800c35a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c35e:	461f      	movlt	r7, r3
 800c360:	2300      	movge	r3, #0
 800c362:	232d      	movlt	r3, #45	@ 0x2d
 800c364:	700b      	strb	r3, [r1, #0]
 800c366:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c368:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c36c:	4691      	mov	r9, r2
 800c36e:	f023 0820 	bic.w	r8, r3, #32
 800c372:	bfbc      	itt	lt
 800c374:	4632      	movlt	r2, r6
 800c376:	4616      	movlt	r6, r2
 800c378:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c37c:	d005      	beq.n	800c38a <__cvt+0x42>
 800c37e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c382:	d100      	bne.n	800c386 <__cvt+0x3e>
 800c384:	3401      	adds	r4, #1
 800c386:	2102      	movs	r1, #2
 800c388:	e000      	b.n	800c38c <__cvt+0x44>
 800c38a:	2103      	movs	r1, #3
 800c38c:	ab03      	add	r3, sp, #12
 800c38e:	9301      	str	r3, [sp, #4]
 800c390:	ab02      	add	r3, sp, #8
 800c392:	9300      	str	r3, [sp, #0]
 800c394:	ec47 6b10 	vmov	d0, r6, r7
 800c398:	4653      	mov	r3, sl
 800c39a:	4622      	mov	r2, r4
 800c39c:	f000 fe58 	bl	800d050 <_dtoa_r>
 800c3a0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c3a4:	4605      	mov	r5, r0
 800c3a6:	d119      	bne.n	800c3dc <__cvt+0x94>
 800c3a8:	f019 0f01 	tst.w	r9, #1
 800c3ac:	d00e      	beq.n	800c3cc <__cvt+0x84>
 800c3ae:	eb00 0904 	add.w	r9, r0, r4
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	4630      	mov	r0, r6
 800c3b8:	4639      	mov	r1, r7
 800c3ba:	f7f4 fb85 	bl	8000ac8 <__aeabi_dcmpeq>
 800c3be:	b108      	cbz	r0, 800c3c4 <__cvt+0x7c>
 800c3c0:	f8cd 900c 	str.w	r9, [sp, #12]
 800c3c4:	2230      	movs	r2, #48	@ 0x30
 800c3c6:	9b03      	ldr	r3, [sp, #12]
 800c3c8:	454b      	cmp	r3, r9
 800c3ca:	d31e      	bcc.n	800c40a <__cvt+0xc2>
 800c3cc:	9b03      	ldr	r3, [sp, #12]
 800c3ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c3d0:	1b5b      	subs	r3, r3, r5
 800c3d2:	4628      	mov	r0, r5
 800c3d4:	6013      	str	r3, [r2, #0]
 800c3d6:	b004      	add	sp, #16
 800c3d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c3e0:	eb00 0904 	add.w	r9, r0, r4
 800c3e4:	d1e5      	bne.n	800c3b2 <__cvt+0x6a>
 800c3e6:	7803      	ldrb	r3, [r0, #0]
 800c3e8:	2b30      	cmp	r3, #48	@ 0x30
 800c3ea:	d10a      	bne.n	800c402 <__cvt+0xba>
 800c3ec:	2200      	movs	r2, #0
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	4630      	mov	r0, r6
 800c3f2:	4639      	mov	r1, r7
 800c3f4:	f7f4 fb68 	bl	8000ac8 <__aeabi_dcmpeq>
 800c3f8:	b918      	cbnz	r0, 800c402 <__cvt+0xba>
 800c3fa:	f1c4 0401 	rsb	r4, r4, #1
 800c3fe:	f8ca 4000 	str.w	r4, [sl]
 800c402:	f8da 3000 	ldr.w	r3, [sl]
 800c406:	4499      	add	r9, r3
 800c408:	e7d3      	b.n	800c3b2 <__cvt+0x6a>
 800c40a:	1c59      	adds	r1, r3, #1
 800c40c:	9103      	str	r1, [sp, #12]
 800c40e:	701a      	strb	r2, [r3, #0]
 800c410:	e7d9      	b.n	800c3c6 <__cvt+0x7e>

0800c412 <__exponent>:
 800c412:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c414:	2900      	cmp	r1, #0
 800c416:	bfba      	itte	lt
 800c418:	4249      	neglt	r1, r1
 800c41a:	232d      	movlt	r3, #45	@ 0x2d
 800c41c:	232b      	movge	r3, #43	@ 0x2b
 800c41e:	2909      	cmp	r1, #9
 800c420:	7002      	strb	r2, [r0, #0]
 800c422:	7043      	strb	r3, [r0, #1]
 800c424:	dd29      	ble.n	800c47a <__exponent+0x68>
 800c426:	f10d 0307 	add.w	r3, sp, #7
 800c42a:	461d      	mov	r5, r3
 800c42c:	270a      	movs	r7, #10
 800c42e:	461a      	mov	r2, r3
 800c430:	fbb1 f6f7 	udiv	r6, r1, r7
 800c434:	fb07 1416 	mls	r4, r7, r6, r1
 800c438:	3430      	adds	r4, #48	@ 0x30
 800c43a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c43e:	460c      	mov	r4, r1
 800c440:	2c63      	cmp	r4, #99	@ 0x63
 800c442:	f103 33ff 	add.w	r3, r3, #4294967295
 800c446:	4631      	mov	r1, r6
 800c448:	dcf1      	bgt.n	800c42e <__exponent+0x1c>
 800c44a:	3130      	adds	r1, #48	@ 0x30
 800c44c:	1e94      	subs	r4, r2, #2
 800c44e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c452:	1c41      	adds	r1, r0, #1
 800c454:	4623      	mov	r3, r4
 800c456:	42ab      	cmp	r3, r5
 800c458:	d30a      	bcc.n	800c470 <__exponent+0x5e>
 800c45a:	f10d 0309 	add.w	r3, sp, #9
 800c45e:	1a9b      	subs	r3, r3, r2
 800c460:	42ac      	cmp	r4, r5
 800c462:	bf88      	it	hi
 800c464:	2300      	movhi	r3, #0
 800c466:	3302      	adds	r3, #2
 800c468:	4403      	add	r3, r0
 800c46a:	1a18      	subs	r0, r3, r0
 800c46c:	b003      	add	sp, #12
 800c46e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c470:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c474:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c478:	e7ed      	b.n	800c456 <__exponent+0x44>
 800c47a:	2330      	movs	r3, #48	@ 0x30
 800c47c:	3130      	adds	r1, #48	@ 0x30
 800c47e:	7083      	strb	r3, [r0, #2]
 800c480:	70c1      	strb	r1, [r0, #3]
 800c482:	1d03      	adds	r3, r0, #4
 800c484:	e7f1      	b.n	800c46a <__exponent+0x58>
	...

0800c488 <_printf_float>:
 800c488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c48c:	b08d      	sub	sp, #52	@ 0x34
 800c48e:	460c      	mov	r4, r1
 800c490:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c494:	4616      	mov	r6, r2
 800c496:	461f      	mov	r7, r3
 800c498:	4605      	mov	r5, r0
 800c49a:	f000 fcb9 	bl	800ce10 <_localeconv_r>
 800c49e:	6803      	ldr	r3, [r0, #0]
 800c4a0:	9304      	str	r3, [sp, #16]
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	f7f3 fee4 	bl	8000270 <strlen>
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	930a      	str	r3, [sp, #40]	@ 0x28
 800c4ac:	f8d8 3000 	ldr.w	r3, [r8]
 800c4b0:	9005      	str	r0, [sp, #20]
 800c4b2:	3307      	adds	r3, #7
 800c4b4:	f023 0307 	bic.w	r3, r3, #7
 800c4b8:	f103 0208 	add.w	r2, r3, #8
 800c4bc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c4c0:	f8d4 b000 	ldr.w	fp, [r4]
 800c4c4:	f8c8 2000 	str.w	r2, [r8]
 800c4c8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c4cc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c4d0:	9307      	str	r3, [sp, #28]
 800c4d2:	f8cd 8018 	str.w	r8, [sp, #24]
 800c4d6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c4da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c4de:	4b9c      	ldr	r3, [pc, #624]	@ (800c750 <_printf_float+0x2c8>)
 800c4e0:	f04f 32ff 	mov.w	r2, #4294967295
 800c4e4:	f7f4 fb22 	bl	8000b2c <__aeabi_dcmpun>
 800c4e8:	bb70      	cbnz	r0, 800c548 <_printf_float+0xc0>
 800c4ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c4ee:	4b98      	ldr	r3, [pc, #608]	@ (800c750 <_printf_float+0x2c8>)
 800c4f0:	f04f 32ff 	mov.w	r2, #4294967295
 800c4f4:	f7f4 fafc 	bl	8000af0 <__aeabi_dcmple>
 800c4f8:	bb30      	cbnz	r0, 800c548 <_printf_float+0xc0>
 800c4fa:	2200      	movs	r2, #0
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	4640      	mov	r0, r8
 800c500:	4649      	mov	r1, r9
 800c502:	f7f4 faeb 	bl	8000adc <__aeabi_dcmplt>
 800c506:	b110      	cbz	r0, 800c50e <_printf_float+0x86>
 800c508:	232d      	movs	r3, #45	@ 0x2d
 800c50a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c50e:	4a91      	ldr	r2, [pc, #580]	@ (800c754 <_printf_float+0x2cc>)
 800c510:	4b91      	ldr	r3, [pc, #580]	@ (800c758 <_printf_float+0x2d0>)
 800c512:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c516:	bf8c      	ite	hi
 800c518:	4690      	movhi	r8, r2
 800c51a:	4698      	movls	r8, r3
 800c51c:	2303      	movs	r3, #3
 800c51e:	6123      	str	r3, [r4, #16]
 800c520:	f02b 0304 	bic.w	r3, fp, #4
 800c524:	6023      	str	r3, [r4, #0]
 800c526:	f04f 0900 	mov.w	r9, #0
 800c52a:	9700      	str	r7, [sp, #0]
 800c52c:	4633      	mov	r3, r6
 800c52e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c530:	4621      	mov	r1, r4
 800c532:	4628      	mov	r0, r5
 800c534:	f000 f9d2 	bl	800c8dc <_printf_common>
 800c538:	3001      	adds	r0, #1
 800c53a:	f040 808d 	bne.w	800c658 <_printf_float+0x1d0>
 800c53e:	f04f 30ff 	mov.w	r0, #4294967295
 800c542:	b00d      	add	sp, #52	@ 0x34
 800c544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c548:	4642      	mov	r2, r8
 800c54a:	464b      	mov	r3, r9
 800c54c:	4640      	mov	r0, r8
 800c54e:	4649      	mov	r1, r9
 800c550:	f7f4 faec 	bl	8000b2c <__aeabi_dcmpun>
 800c554:	b140      	cbz	r0, 800c568 <_printf_float+0xe0>
 800c556:	464b      	mov	r3, r9
 800c558:	2b00      	cmp	r3, #0
 800c55a:	bfbc      	itt	lt
 800c55c:	232d      	movlt	r3, #45	@ 0x2d
 800c55e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c562:	4a7e      	ldr	r2, [pc, #504]	@ (800c75c <_printf_float+0x2d4>)
 800c564:	4b7e      	ldr	r3, [pc, #504]	@ (800c760 <_printf_float+0x2d8>)
 800c566:	e7d4      	b.n	800c512 <_printf_float+0x8a>
 800c568:	6863      	ldr	r3, [r4, #4]
 800c56a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c56e:	9206      	str	r2, [sp, #24]
 800c570:	1c5a      	adds	r2, r3, #1
 800c572:	d13b      	bne.n	800c5ec <_printf_float+0x164>
 800c574:	2306      	movs	r3, #6
 800c576:	6063      	str	r3, [r4, #4]
 800c578:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c57c:	2300      	movs	r3, #0
 800c57e:	6022      	str	r2, [r4, #0]
 800c580:	9303      	str	r3, [sp, #12]
 800c582:	ab0a      	add	r3, sp, #40	@ 0x28
 800c584:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c588:	ab09      	add	r3, sp, #36	@ 0x24
 800c58a:	9300      	str	r3, [sp, #0]
 800c58c:	6861      	ldr	r1, [r4, #4]
 800c58e:	ec49 8b10 	vmov	d0, r8, r9
 800c592:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c596:	4628      	mov	r0, r5
 800c598:	f7ff fed6 	bl	800c348 <__cvt>
 800c59c:	9b06      	ldr	r3, [sp, #24]
 800c59e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c5a0:	2b47      	cmp	r3, #71	@ 0x47
 800c5a2:	4680      	mov	r8, r0
 800c5a4:	d129      	bne.n	800c5fa <_printf_float+0x172>
 800c5a6:	1cc8      	adds	r0, r1, #3
 800c5a8:	db02      	blt.n	800c5b0 <_printf_float+0x128>
 800c5aa:	6863      	ldr	r3, [r4, #4]
 800c5ac:	4299      	cmp	r1, r3
 800c5ae:	dd41      	ble.n	800c634 <_printf_float+0x1ac>
 800c5b0:	f1aa 0a02 	sub.w	sl, sl, #2
 800c5b4:	fa5f fa8a 	uxtb.w	sl, sl
 800c5b8:	3901      	subs	r1, #1
 800c5ba:	4652      	mov	r2, sl
 800c5bc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c5c0:	9109      	str	r1, [sp, #36]	@ 0x24
 800c5c2:	f7ff ff26 	bl	800c412 <__exponent>
 800c5c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c5c8:	1813      	adds	r3, r2, r0
 800c5ca:	2a01      	cmp	r2, #1
 800c5cc:	4681      	mov	r9, r0
 800c5ce:	6123      	str	r3, [r4, #16]
 800c5d0:	dc02      	bgt.n	800c5d8 <_printf_float+0x150>
 800c5d2:	6822      	ldr	r2, [r4, #0]
 800c5d4:	07d2      	lsls	r2, r2, #31
 800c5d6:	d501      	bpl.n	800c5dc <_printf_float+0x154>
 800c5d8:	3301      	adds	r3, #1
 800c5da:	6123      	str	r3, [r4, #16]
 800c5dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d0a2      	beq.n	800c52a <_printf_float+0xa2>
 800c5e4:	232d      	movs	r3, #45	@ 0x2d
 800c5e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c5ea:	e79e      	b.n	800c52a <_printf_float+0xa2>
 800c5ec:	9a06      	ldr	r2, [sp, #24]
 800c5ee:	2a47      	cmp	r2, #71	@ 0x47
 800c5f0:	d1c2      	bne.n	800c578 <_printf_float+0xf0>
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d1c0      	bne.n	800c578 <_printf_float+0xf0>
 800c5f6:	2301      	movs	r3, #1
 800c5f8:	e7bd      	b.n	800c576 <_printf_float+0xee>
 800c5fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c5fe:	d9db      	bls.n	800c5b8 <_printf_float+0x130>
 800c600:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c604:	d118      	bne.n	800c638 <_printf_float+0x1b0>
 800c606:	2900      	cmp	r1, #0
 800c608:	6863      	ldr	r3, [r4, #4]
 800c60a:	dd0b      	ble.n	800c624 <_printf_float+0x19c>
 800c60c:	6121      	str	r1, [r4, #16]
 800c60e:	b913      	cbnz	r3, 800c616 <_printf_float+0x18e>
 800c610:	6822      	ldr	r2, [r4, #0]
 800c612:	07d0      	lsls	r0, r2, #31
 800c614:	d502      	bpl.n	800c61c <_printf_float+0x194>
 800c616:	3301      	adds	r3, #1
 800c618:	440b      	add	r3, r1
 800c61a:	6123      	str	r3, [r4, #16]
 800c61c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c61e:	f04f 0900 	mov.w	r9, #0
 800c622:	e7db      	b.n	800c5dc <_printf_float+0x154>
 800c624:	b913      	cbnz	r3, 800c62c <_printf_float+0x1a4>
 800c626:	6822      	ldr	r2, [r4, #0]
 800c628:	07d2      	lsls	r2, r2, #31
 800c62a:	d501      	bpl.n	800c630 <_printf_float+0x1a8>
 800c62c:	3302      	adds	r3, #2
 800c62e:	e7f4      	b.n	800c61a <_printf_float+0x192>
 800c630:	2301      	movs	r3, #1
 800c632:	e7f2      	b.n	800c61a <_printf_float+0x192>
 800c634:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c638:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c63a:	4299      	cmp	r1, r3
 800c63c:	db05      	blt.n	800c64a <_printf_float+0x1c2>
 800c63e:	6823      	ldr	r3, [r4, #0]
 800c640:	6121      	str	r1, [r4, #16]
 800c642:	07d8      	lsls	r0, r3, #31
 800c644:	d5ea      	bpl.n	800c61c <_printf_float+0x194>
 800c646:	1c4b      	adds	r3, r1, #1
 800c648:	e7e7      	b.n	800c61a <_printf_float+0x192>
 800c64a:	2900      	cmp	r1, #0
 800c64c:	bfd4      	ite	le
 800c64e:	f1c1 0202 	rsble	r2, r1, #2
 800c652:	2201      	movgt	r2, #1
 800c654:	4413      	add	r3, r2
 800c656:	e7e0      	b.n	800c61a <_printf_float+0x192>
 800c658:	6823      	ldr	r3, [r4, #0]
 800c65a:	055a      	lsls	r2, r3, #21
 800c65c:	d407      	bmi.n	800c66e <_printf_float+0x1e6>
 800c65e:	6923      	ldr	r3, [r4, #16]
 800c660:	4642      	mov	r2, r8
 800c662:	4631      	mov	r1, r6
 800c664:	4628      	mov	r0, r5
 800c666:	47b8      	blx	r7
 800c668:	3001      	adds	r0, #1
 800c66a:	d12b      	bne.n	800c6c4 <_printf_float+0x23c>
 800c66c:	e767      	b.n	800c53e <_printf_float+0xb6>
 800c66e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c672:	f240 80dd 	bls.w	800c830 <_printf_float+0x3a8>
 800c676:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c67a:	2200      	movs	r2, #0
 800c67c:	2300      	movs	r3, #0
 800c67e:	f7f4 fa23 	bl	8000ac8 <__aeabi_dcmpeq>
 800c682:	2800      	cmp	r0, #0
 800c684:	d033      	beq.n	800c6ee <_printf_float+0x266>
 800c686:	4a37      	ldr	r2, [pc, #220]	@ (800c764 <_printf_float+0x2dc>)
 800c688:	2301      	movs	r3, #1
 800c68a:	4631      	mov	r1, r6
 800c68c:	4628      	mov	r0, r5
 800c68e:	47b8      	blx	r7
 800c690:	3001      	adds	r0, #1
 800c692:	f43f af54 	beq.w	800c53e <_printf_float+0xb6>
 800c696:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c69a:	4543      	cmp	r3, r8
 800c69c:	db02      	blt.n	800c6a4 <_printf_float+0x21c>
 800c69e:	6823      	ldr	r3, [r4, #0]
 800c6a0:	07d8      	lsls	r0, r3, #31
 800c6a2:	d50f      	bpl.n	800c6c4 <_printf_float+0x23c>
 800c6a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c6a8:	4631      	mov	r1, r6
 800c6aa:	4628      	mov	r0, r5
 800c6ac:	47b8      	blx	r7
 800c6ae:	3001      	adds	r0, #1
 800c6b0:	f43f af45 	beq.w	800c53e <_printf_float+0xb6>
 800c6b4:	f04f 0900 	mov.w	r9, #0
 800c6b8:	f108 38ff 	add.w	r8, r8, #4294967295
 800c6bc:	f104 0a1a 	add.w	sl, r4, #26
 800c6c0:	45c8      	cmp	r8, r9
 800c6c2:	dc09      	bgt.n	800c6d8 <_printf_float+0x250>
 800c6c4:	6823      	ldr	r3, [r4, #0]
 800c6c6:	079b      	lsls	r3, r3, #30
 800c6c8:	f100 8103 	bmi.w	800c8d2 <_printf_float+0x44a>
 800c6cc:	68e0      	ldr	r0, [r4, #12]
 800c6ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c6d0:	4298      	cmp	r0, r3
 800c6d2:	bfb8      	it	lt
 800c6d4:	4618      	movlt	r0, r3
 800c6d6:	e734      	b.n	800c542 <_printf_float+0xba>
 800c6d8:	2301      	movs	r3, #1
 800c6da:	4652      	mov	r2, sl
 800c6dc:	4631      	mov	r1, r6
 800c6de:	4628      	mov	r0, r5
 800c6e0:	47b8      	blx	r7
 800c6e2:	3001      	adds	r0, #1
 800c6e4:	f43f af2b 	beq.w	800c53e <_printf_float+0xb6>
 800c6e8:	f109 0901 	add.w	r9, r9, #1
 800c6ec:	e7e8      	b.n	800c6c0 <_printf_float+0x238>
 800c6ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	dc39      	bgt.n	800c768 <_printf_float+0x2e0>
 800c6f4:	4a1b      	ldr	r2, [pc, #108]	@ (800c764 <_printf_float+0x2dc>)
 800c6f6:	2301      	movs	r3, #1
 800c6f8:	4631      	mov	r1, r6
 800c6fa:	4628      	mov	r0, r5
 800c6fc:	47b8      	blx	r7
 800c6fe:	3001      	adds	r0, #1
 800c700:	f43f af1d 	beq.w	800c53e <_printf_float+0xb6>
 800c704:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c708:	ea59 0303 	orrs.w	r3, r9, r3
 800c70c:	d102      	bne.n	800c714 <_printf_float+0x28c>
 800c70e:	6823      	ldr	r3, [r4, #0]
 800c710:	07d9      	lsls	r1, r3, #31
 800c712:	d5d7      	bpl.n	800c6c4 <_printf_float+0x23c>
 800c714:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c718:	4631      	mov	r1, r6
 800c71a:	4628      	mov	r0, r5
 800c71c:	47b8      	blx	r7
 800c71e:	3001      	adds	r0, #1
 800c720:	f43f af0d 	beq.w	800c53e <_printf_float+0xb6>
 800c724:	f04f 0a00 	mov.w	sl, #0
 800c728:	f104 0b1a 	add.w	fp, r4, #26
 800c72c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c72e:	425b      	negs	r3, r3
 800c730:	4553      	cmp	r3, sl
 800c732:	dc01      	bgt.n	800c738 <_printf_float+0x2b0>
 800c734:	464b      	mov	r3, r9
 800c736:	e793      	b.n	800c660 <_printf_float+0x1d8>
 800c738:	2301      	movs	r3, #1
 800c73a:	465a      	mov	r2, fp
 800c73c:	4631      	mov	r1, r6
 800c73e:	4628      	mov	r0, r5
 800c740:	47b8      	blx	r7
 800c742:	3001      	adds	r0, #1
 800c744:	f43f aefb 	beq.w	800c53e <_printf_float+0xb6>
 800c748:	f10a 0a01 	add.w	sl, sl, #1
 800c74c:	e7ee      	b.n	800c72c <_printf_float+0x2a4>
 800c74e:	bf00      	nop
 800c750:	7fefffff 	.word	0x7fefffff
 800c754:	0806f70b 	.word	0x0806f70b
 800c758:	0806f707 	.word	0x0806f707
 800c75c:	0806f713 	.word	0x0806f713
 800c760:	0806f70f 	.word	0x0806f70f
 800c764:	0806f717 	.word	0x0806f717
 800c768:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c76a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c76e:	4553      	cmp	r3, sl
 800c770:	bfa8      	it	ge
 800c772:	4653      	movge	r3, sl
 800c774:	2b00      	cmp	r3, #0
 800c776:	4699      	mov	r9, r3
 800c778:	dc36      	bgt.n	800c7e8 <_printf_float+0x360>
 800c77a:	f04f 0b00 	mov.w	fp, #0
 800c77e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c782:	f104 021a 	add.w	r2, r4, #26
 800c786:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c788:	9306      	str	r3, [sp, #24]
 800c78a:	eba3 0309 	sub.w	r3, r3, r9
 800c78e:	455b      	cmp	r3, fp
 800c790:	dc31      	bgt.n	800c7f6 <_printf_float+0x36e>
 800c792:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c794:	459a      	cmp	sl, r3
 800c796:	dc3a      	bgt.n	800c80e <_printf_float+0x386>
 800c798:	6823      	ldr	r3, [r4, #0]
 800c79a:	07da      	lsls	r2, r3, #31
 800c79c:	d437      	bmi.n	800c80e <_printf_float+0x386>
 800c79e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7a0:	ebaa 0903 	sub.w	r9, sl, r3
 800c7a4:	9b06      	ldr	r3, [sp, #24]
 800c7a6:	ebaa 0303 	sub.w	r3, sl, r3
 800c7aa:	4599      	cmp	r9, r3
 800c7ac:	bfa8      	it	ge
 800c7ae:	4699      	movge	r9, r3
 800c7b0:	f1b9 0f00 	cmp.w	r9, #0
 800c7b4:	dc33      	bgt.n	800c81e <_printf_float+0x396>
 800c7b6:	f04f 0800 	mov.w	r8, #0
 800c7ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c7be:	f104 0b1a 	add.w	fp, r4, #26
 800c7c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7c4:	ebaa 0303 	sub.w	r3, sl, r3
 800c7c8:	eba3 0309 	sub.w	r3, r3, r9
 800c7cc:	4543      	cmp	r3, r8
 800c7ce:	f77f af79 	ble.w	800c6c4 <_printf_float+0x23c>
 800c7d2:	2301      	movs	r3, #1
 800c7d4:	465a      	mov	r2, fp
 800c7d6:	4631      	mov	r1, r6
 800c7d8:	4628      	mov	r0, r5
 800c7da:	47b8      	blx	r7
 800c7dc:	3001      	adds	r0, #1
 800c7de:	f43f aeae 	beq.w	800c53e <_printf_float+0xb6>
 800c7e2:	f108 0801 	add.w	r8, r8, #1
 800c7e6:	e7ec      	b.n	800c7c2 <_printf_float+0x33a>
 800c7e8:	4642      	mov	r2, r8
 800c7ea:	4631      	mov	r1, r6
 800c7ec:	4628      	mov	r0, r5
 800c7ee:	47b8      	blx	r7
 800c7f0:	3001      	adds	r0, #1
 800c7f2:	d1c2      	bne.n	800c77a <_printf_float+0x2f2>
 800c7f4:	e6a3      	b.n	800c53e <_printf_float+0xb6>
 800c7f6:	2301      	movs	r3, #1
 800c7f8:	4631      	mov	r1, r6
 800c7fa:	4628      	mov	r0, r5
 800c7fc:	9206      	str	r2, [sp, #24]
 800c7fe:	47b8      	blx	r7
 800c800:	3001      	adds	r0, #1
 800c802:	f43f ae9c 	beq.w	800c53e <_printf_float+0xb6>
 800c806:	9a06      	ldr	r2, [sp, #24]
 800c808:	f10b 0b01 	add.w	fp, fp, #1
 800c80c:	e7bb      	b.n	800c786 <_printf_float+0x2fe>
 800c80e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c812:	4631      	mov	r1, r6
 800c814:	4628      	mov	r0, r5
 800c816:	47b8      	blx	r7
 800c818:	3001      	adds	r0, #1
 800c81a:	d1c0      	bne.n	800c79e <_printf_float+0x316>
 800c81c:	e68f      	b.n	800c53e <_printf_float+0xb6>
 800c81e:	9a06      	ldr	r2, [sp, #24]
 800c820:	464b      	mov	r3, r9
 800c822:	4442      	add	r2, r8
 800c824:	4631      	mov	r1, r6
 800c826:	4628      	mov	r0, r5
 800c828:	47b8      	blx	r7
 800c82a:	3001      	adds	r0, #1
 800c82c:	d1c3      	bne.n	800c7b6 <_printf_float+0x32e>
 800c82e:	e686      	b.n	800c53e <_printf_float+0xb6>
 800c830:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c834:	f1ba 0f01 	cmp.w	sl, #1
 800c838:	dc01      	bgt.n	800c83e <_printf_float+0x3b6>
 800c83a:	07db      	lsls	r3, r3, #31
 800c83c:	d536      	bpl.n	800c8ac <_printf_float+0x424>
 800c83e:	2301      	movs	r3, #1
 800c840:	4642      	mov	r2, r8
 800c842:	4631      	mov	r1, r6
 800c844:	4628      	mov	r0, r5
 800c846:	47b8      	blx	r7
 800c848:	3001      	adds	r0, #1
 800c84a:	f43f ae78 	beq.w	800c53e <_printf_float+0xb6>
 800c84e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c852:	4631      	mov	r1, r6
 800c854:	4628      	mov	r0, r5
 800c856:	47b8      	blx	r7
 800c858:	3001      	adds	r0, #1
 800c85a:	f43f ae70 	beq.w	800c53e <_printf_float+0xb6>
 800c85e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c862:	2200      	movs	r2, #0
 800c864:	2300      	movs	r3, #0
 800c866:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c86a:	f7f4 f92d 	bl	8000ac8 <__aeabi_dcmpeq>
 800c86e:	b9c0      	cbnz	r0, 800c8a2 <_printf_float+0x41a>
 800c870:	4653      	mov	r3, sl
 800c872:	f108 0201 	add.w	r2, r8, #1
 800c876:	4631      	mov	r1, r6
 800c878:	4628      	mov	r0, r5
 800c87a:	47b8      	blx	r7
 800c87c:	3001      	adds	r0, #1
 800c87e:	d10c      	bne.n	800c89a <_printf_float+0x412>
 800c880:	e65d      	b.n	800c53e <_printf_float+0xb6>
 800c882:	2301      	movs	r3, #1
 800c884:	465a      	mov	r2, fp
 800c886:	4631      	mov	r1, r6
 800c888:	4628      	mov	r0, r5
 800c88a:	47b8      	blx	r7
 800c88c:	3001      	adds	r0, #1
 800c88e:	f43f ae56 	beq.w	800c53e <_printf_float+0xb6>
 800c892:	f108 0801 	add.w	r8, r8, #1
 800c896:	45d0      	cmp	r8, sl
 800c898:	dbf3      	blt.n	800c882 <_printf_float+0x3fa>
 800c89a:	464b      	mov	r3, r9
 800c89c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c8a0:	e6df      	b.n	800c662 <_printf_float+0x1da>
 800c8a2:	f04f 0800 	mov.w	r8, #0
 800c8a6:	f104 0b1a 	add.w	fp, r4, #26
 800c8aa:	e7f4      	b.n	800c896 <_printf_float+0x40e>
 800c8ac:	2301      	movs	r3, #1
 800c8ae:	4642      	mov	r2, r8
 800c8b0:	e7e1      	b.n	800c876 <_printf_float+0x3ee>
 800c8b2:	2301      	movs	r3, #1
 800c8b4:	464a      	mov	r2, r9
 800c8b6:	4631      	mov	r1, r6
 800c8b8:	4628      	mov	r0, r5
 800c8ba:	47b8      	blx	r7
 800c8bc:	3001      	adds	r0, #1
 800c8be:	f43f ae3e 	beq.w	800c53e <_printf_float+0xb6>
 800c8c2:	f108 0801 	add.w	r8, r8, #1
 800c8c6:	68e3      	ldr	r3, [r4, #12]
 800c8c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c8ca:	1a5b      	subs	r3, r3, r1
 800c8cc:	4543      	cmp	r3, r8
 800c8ce:	dcf0      	bgt.n	800c8b2 <_printf_float+0x42a>
 800c8d0:	e6fc      	b.n	800c6cc <_printf_float+0x244>
 800c8d2:	f04f 0800 	mov.w	r8, #0
 800c8d6:	f104 0919 	add.w	r9, r4, #25
 800c8da:	e7f4      	b.n	800c8c6 <_printf_float+0x43e>

0800c8dc <_printf_common>:
 800c8dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c8e0:	4616      	mov	r6, r2
 800c8e2:	4698      	mov	r8, r3
 800c8e4:	688a      	ldr	r2, [r1, #8]
 800c8e6:	690b      	ldr	r3, [r1, #16]
 800c8e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c8ec:	4293      	cmp	r3, r2
 800c8ee:	bfb8      	it	lt
 800c8f0:	4613      	movlt	r3, r2
 800c8f2:	6033      	str	r3, [r6, #0]
 800c8f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c8f8:	4607      	mov	r7, r0
 800c8fa:	460c      	mov	r4, r1
 800c8fc:	b10a      	cbz	r2, 800c902 <_printf_common+0x26>
 800c8fe:	3301      	adds	r3, #1
 800c900:	6033      	str	r3, [r6, #0]
 800c902:	6823      	ldr	r3, [r4, #0]
 800c904:	0699      	lsls	r1, r3, #26
 800c906:	bf42      	ittt	mi
 800c908:	6833      	ldrmi	r3, [r6, #0]
 800c90a:	3302      	addmi	r3, #2
 800c90c:	6033      	strmi	r3, [r6, #0]
 800c90e:	6825      	ldr	r5, [r4, #0]
 800c910:	f015 0506 	ands.w	r5, r5, #6
 800c914:	d106      	bne.n	800c924 <_printf_common+0x48>
 800c916:	f104 0a19 	add.w	sl, r4, #25
 800c91a:	68e3      	ldr	r3, [r4, #12]
 800c91c:	6832      	ldr	r2, [r6, #0]
 800c91e:	1a9b      	subs	r3, r3, r2
 800c920:	42ab      	cmp	r3, r5
 800c922:	dc26      	bgt.n	800c972 <_printf_common+0x96>
 800c924:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c928:	6822      	ldr	r2, [r4, #0]
 800c92a:	3b00      	subs	r3, #0
 800c92c:	bf18      	it	ne
 800c92e:	2301      	movne	r3, #1
 800c930:	0692      	lsls	r2, r2, #26
 800c932:	d42b      	bmi.n	800c98c <_printf_common+0xb0>
 800c934:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c938:	4641      	mov	r1, r8
 800c93a:	4638      	mov	r0, r7
 800c93c:	47c8      	blx	r9
 800c93e:	3001      	adds	r0, #1
 800c940:	d01e      	beq.n	800c980 <_printf_common+0xa4>
 800c942:	6823      	ldr	r3, [r4, #0]
 800c944:	6922      	ldr	r2, [r4, #16]
 800c946:	f003 0306 	and.w	r3, r3, #6
 800c94a:	2b04      	cmp	r3, #4
 800c94c:	bf02      	ittt	eq
 800c94e:	68e5      	ldreq	r5, [r4, #12]
 800c950:	6833      	ldreq	r3, [r6, #0]
 800c952:	1aed      	subeq	r5, r5, r3
 800c954:	68a3      	ldr	r3, [r4, #8]
 800c956:	bf0c      	ite	eq
 800c958:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c95c:	2500      	movne	r5, #0
 800c95e:	4293      	cmp	r3, r2
 800c960:	bfc4      	itt	gt
 800c962:	1a9b      	subgt	r3, r3, r2
 800c964:	18ed      	addgt	r5, r5, r3
 800c966:	2600      	movs	r6, #0
 800c968:	341a      	adds	r4, #26
 800c96a:	42b5      	cmp	r5, r6
 800c96c:	d11a      	bne.n	800c9a4 <_printf_common+0xc8>
 800c96e:	2000      	movs	r0, #0
 800c970:	e008      	b.n	800c984 <_printf_common+0xa8>
 800c972:	2301      	movs	r3, #1
 800c974:	4652      	mov	r2, sl
 800c976:	4641      	mov	r1, r8
 800c978:	4638      	mov	r0, r7
 800c97a:	47c8      	blx	r9
 800c97c:	3001      	adds	r0, #1
 800c97e:	d103      	bne.n	800c988 <_printf_common+0xac>
 800c980:	f04f 30ff 	mov.w	r0, #4294967295
 800c984:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c988:	3501      	adds	r5, #1
 800c98a:	e7c6      	b.n	800c91a <_printf_common+0x3e>
 800c98c:	18e1      	adds	r1, r4, r3
 800c98e:	1c5a      	adds	r2, r3, #1
 800c990:	2030      	movs	r0, #48	@ 0x30
 800c992:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c996:	4422      	add	r2, r4
 800c998:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c99c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c9a0:	3302      	adds	r3, #2
 800c9a2:	e7c7      	b.n	800c934 <_printf_common+0x58>
 800c9a4:	2301      	movs	r3, #1
 800c9a6:	4622      	mov	r2, r4
 800c9a8:	4641      	mov	r1, r8
 800c9aa:	4638      	mov	r0, r7
 800c9ac:	47c8      	blx	r9
 800c9ae:	3001      	adds	r0, #1
 800c9b0:	d0e6      	beq.n	800c980 <_printf_common+0xa4>
 800c9b2:	3601      	adds	r6, #1
 800c9b4:	e7d9      	b.n	800c96a <_printf_common+0x8e>
	...

0800c9b8 <_printf_i>:
 800c9b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c9bc:	7e0f      	ldrb	r7, [r1, #24]
 800c9be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c9c0:	2f78      	cmp	r7, #120	@ 0x78
 800c9c2:	4691      	mov	r9, r2
 800c9c4:	4680      	mov	r8, r0
 800c9c6:	460c      	mov	r4, r1
 800c9c8:	469a      	mov	sl, r3
 800c9ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c9ce:	d807      	bhi.n	800c9e0 <_printf_i+0x28>
 800c9d0:	2f62      	cmp	r7, #98	@ 0x62
 800c9d2:	d80a      	bhi.n	800c9ea <_printf_i+0x32>
 800c9d4:	2f00      	cmp	r7, #0
 800c9d6:	f000 80d1 	beq.w	800cb7c <_printf_i+0x1c4>
 800c9da:	2f58      	cmp	r7, #88	@ 0x58
 800c9dc:	f000 80b8 	beq.w	800cb50 <_printf_i+0x198>
 800c9e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c9e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c9e8:	e03a      	b.n	800ca60 <_printf_i+0xa8>
 800c9ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c9ee:	2b15      	cmp	r3, #21
 800c9f0:	d8f6      	bhi.n	800c9e0 <_printf_i+0x28>
 800c9f2:	a101      	add	r1, pc, #4	@ (adr r1, 800c9f8 <_printf_i+0x40>)
 800c9f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c9f8:	0800ca51 	.word	0x0800ca51
 800c9fc:	0800ca65 	.word	0x0800ca65
 800ca00:	0800c9e1 	.word	0x0800c9e1
 800ca04:	0800c9e1 	.word	0x0800c9e1
 800ca08:	0800c9e1 	.word	0x0800c9e1
 800ca0c:	0800c9e1 	.word	0x0800c9e1
 800ca10:	0800ca65 	.word	0x0800ca65
 800ca14:	0800c9e1 	.word	0x0800c9e1
 800ca18:	0800c9e1 	.word	0x0800c9e1
 800ca1c:	0800c9e1 	.word	0x0800c9e1
 800ca20:	0800c9e1 	.word	0x0800c9e1
 800ca24:	0800cb63 	.word	0x0800cb63
 800ca28:	0800ca8f 	.word	0x0800ca8f
 800ca2c:	0800cb1d 	.word	0x0800cb1d
 800ca30:	0800c9e1 	.word	0x0800c9e1
 800ca34:	0800c9e1 	.word	0x0800c9e1
 800ca38:	0800cb85 	.word	0x0800cb85
 800ca3c:	0800c9e1 	.word	0x0800c9e1
 800ca40:	0800ca8f 	.word	0x0800ca8f
 800ca44:	0800c9e1 	.word	0x0800c9e1
 800ca48:	0800c9e1 	.word	0x0800c9e1
 800ca4c:	0800cb25 	.word	0x0800cb25
 800ca50:	6833      	ldr	r3, [r6, #0]
 800ca52:	1d1a      	adds	r2, r3, #4
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	6032      	str	r2, [r6, #0]
 800ca58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ca5c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ca60:	2301      	movs	r3, #1
 800ca62:	e09c      	b.n	800cb9e <_printf_i+0x1e6>
 800ca64:	6833      	ldr	r3, [r6, #0]
 800ca66:	6820      	ldr	r0, [r4, #0]
 800ca68:	1d19      	adds	r1, r3, #4
 800ca6a:	6031      	str	r1, [r6, #0]
 800ca6c:	0606      	lsls	r6, r0, #24
 800ca6e:	d501      	bpl.n	800ca74 <_printf_i+0xbc>
 800ca70:	681d      	ldr	r5, [r3, #0]
 800ca72:	e003      	b.n	800ca7c <_printf_i+0xc4>
 800ca74:	0645      	lsls	r5, r0, #25
 800ca76:	d5fb      	bpl.n	800ca70 <_printf_i+0xb8>
 800ca78:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ca7c:	2d00      	cmp	r5, #0
 800ca7e:	da03      	bge.n	800ca88 <_printf_i+0xd0>
 800ca80:	232d      	movs	r3, #45	@ 0x2d
 800ca82:	426d      	negs	r5, r5
 800ca84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ca88:	4858      	ldr	r0, [pc, #352]	@ (800cbec <_printf_i+0x234>)
 800ca8a:	230a      	movs	r3, #10
 800ca8c:	e011      	b.n	800cab2 <_printf_i+0xfa>
 800ca8e:	6821      	ldr	r1, [r4, #0]
 800ca90:	6833      	ldr	r3, [r6, #0]
 800ca92:	0608      	lsls	r0, r1, #24
 800ca94:	f853 5b04 	ldr.w	r5, [r3], #4
 800ca98:	d402      	bmi.n	800caa0 <_printf_i+0xe8>
 800ca9a:	0649      	lsls	r1, r1, #25
 800ca9c:	bf48      	it	mi
 800ca9e:	b2ad      	uxthmi	r5, r5
 800caa0:	2f6f      	cmp	r7, #111	@ 0x6f
 800caa2:	4852      	ldr	r0, [pc, #328]	@ (800cbec <_printf_i+0x234>)
 800caa4:	6033      	str	r3, [r6, #0]
 800caa6:	bf14      	ite	ne
 800caa8:	230a      	movne	r3, #10
 800caaa:	2308      	moveq	r3, #8
 800caac:	2100      	movs	r1, #0
 800caae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cab2:	6866      	ldr	r6, [r4, #4]
 800cab4:	60a6      	str	r6, [r4, #8]
 800cab6:	2e00      	cmp	r6, #0
 800cab8:	db05      	blt.n	800cac6 <_printf_i+0x10e>
 800caba:	6821      	ldr	r1, [r4, #0]
 800cabc:	432e      	orrs	r6, r5
 800cabe:	f021 0104 	bic.w	r1, r1, #4
 800cac2:	6021      	str	r1, [r4, #0]
 800cac4:	d04b      	beq.n	800cb5e <_printf_i+0x1a6>
 800cac6:	4616      	mov	r6, r2
 800cac8:	fbb5 f1f3 	udiv	r1, r5, r3
 800cacc:	fb03 5711 	mls	r7, r3, r1, r5
 800cad0:	5dc7      	ldrb	r7, [r0, r7]
 800cad2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cad6:	462f      	mov	r7, r5
 800cad8:	42bb      	cmp	r3, r7
 800cada:	460d      	mov	r5, r1
 800cadc:	d9f4      	bls.n	800cac8 <_printf_i+0x110>
 800cade:	2b08      	cmp	r3, #8
 800cae0:	d10b      	bne.n	800cafa <_printf_i+0x142>
 800cae2:	6823      	ldr	r3, [r4, #0]
 800cae4:	07df      	lsls	r7, r3, #31
 800cae6:	d508      	bpl.n	800cafa <_printf_i+0x142>
 800cae8:	6923      	ldr	r3, [r4, #16]
 800caea:	6861      	ldr	r1, [r4, #4]
 800caec:	4299      	cmp	r1, r3
 800caee:	bfde      	ittt	le
 800caf0:	2330      	movle	r3, #48	@ 0x30
 800caf2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800caf6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cafa:	1b92      	subs	r2, r2, r6
 800cafc:	6122      	str	r2, [r4, #16]
 800cafe:	f8cd a000 	str.w	sl, [sp]
 800cb02:	464b      	mov	r3, r9
 800cb04:	aa03      	add	r2, sp, #12
 800cb06:	4621      	mov	r1, r4
 800cb08:	4640      	mov	r0, r8
 800cb0a:	f7ff fee7 	bl	800c8dc <_printf_common>
 800cb0e:	3001      	adds	r0, #1
 800cb10:	d14a      	bne.n	800cba8 <_printf_i+0x1f0>
 800cb12:	f04f 30ff 	mov.w	r0, #4294967295
 800cb16:	b004      	add	sp, #16
 800cb18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb1c:	6823      	ldr	r3, [r4, #0]
 800cb1e:	f043 0320 	orr.w	r3, r3, #32
 800cb22:	6023      	str	r3, [r4, #0]
 800cb24:	4832      	ldr	r0, [pc, #200]	@ (800cbf0 <_printf_i+0x238>)
 800cb26:	2778      	movs	r7, #120	@ 0x78
 800cb28:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cb2c:	6823      	ldr	r3, [r4, #0]
 800cb2e:	6831      	ldr	r1, [r6, #0]
 800cb30:	061f      	lsls	r7, r3, #24
 800cb32:	f851 5b04 	ldr.w	r5, [r1], #4
 800cb36:	d402      	bmi.n	800cb3e <_printf_i+0x186>
 800cb38:	065f      	lsls	r7, r3, #25
 800cb3a:	bf48      	it	mi
 800cb3c:	b2ad      	uxthmi	r5, r5
 800cb3e:	6031      	str	r1, [r6, #0]
 800cb40:	07d9      	lsls	r1, r3, #31
 800cb42:	bf44      	itt	mi
 800cb44:	f043 0320 	orrmi.w	r3, r3, #32
 800cb48:	6023      	strmi	r3, [r4, #0]
 800cb4a:	b11d      	cbz	r5, 800cb54 <_printf_i+0x19c>
 800cb4c:	2310      	movs	r3, #16
 800cb4e:	e7ad      	b.n	800caac <_printf_i+0xf4>
 800cb50:	4826      	ldr	r0, [pc, #152]	@ (800cbec <_printf_i+0x234>)
 800cb52:	e7e9      	b.n	800cb28 <_printf_i+0x170>
 800cb54:	6823      	ldr	r3, [r4, #0]
 800cb56:	f023 0320 	bic.w	r3, r3, #32
 800cb5a:	6023      	str	r3, [r4, #0]
 800cb5c:	e7f6      	b.n	800cb4c <_printf_i+0x194>
 800cb5e:	4616      	mov	r6, r2
 800cb60:	e7bd      	b.n	800cade <_printf_i+0x126>
 800cb62:	6833      	ldr	r3, [r6, #0]
 800cb64:	6825      	ldr	r5, [r4, #0]
 800cb66:	6961      	ldr	r1, [r4, #20]
 800cb68:	1d18      	adds	r0, r3, #4
 800cb6a:	6030      	str	r0, [r6, #0]
 800cb6c:	062e      	lsls	r6, r5, #24
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	d501      	bpl.n	800cb76 <_printf_i+0x1be>
 800cb72:	6019      	str	r1, [r3, #0]
 800cb74:	e002      	b.n	800cb7c <_printf_i+0x1c4>
 800cb76:	0668      	lsls	r0, r5, #25
 800cb78:	d5fb      	bpl.n	800cb72 <_printf_i+0x1ba>
 800cb7a:	8019      	strh	r1, [r3, #0]
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	6123      	str	r3, [r4, #16]
 800cb80:	4616      	mov	r6, r2
 800cb82:	e7bc      	b.n	800cafe <_printf_i+0x146>
 800cb84:	6833      	ldr	r3, [r6, #0]
 800cb86:	1d1a      	adds	r2, r3, #4
 800cb88:	6032      	str	r2, [r6, #0]
 800cb8a:	681e      	ldr	r6, [r3, #0]
 800cb8c:	6862      	ldr	r2, [r4, #4]
 800cb8e:	2100      	movs	r1, #0
 800cb90:	4630      	mov	r0, r6
 800cb92:	f7f3 fb1d 	bl	80001d0 <memchr>
 800cb96:	b108      	cbz	r0, 800cb9c <_printf_i+0x1e4>
 800cb98:	1b80      	subs	r0, r0, r6
 800cb9a:	6060      	str	r0, [r4, #4]
 800cb9c:	6863      	ldr	r3, [r4, #4]
 800cb9e:	6123      	str	r3, [r4, #16]
 800cba0:	2300      	movs	r3, #0
 800cba2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cba6:	e7aa      	b.n	800cafe <_printf_i+0x146>
 800cba8:	6923      	ldr	r3, [r4, #16]
 800cbaa:	4632      	mov	r2, r6
 800cbac:	4649      	mov	r1, r9
 800cbae:	4640      	mov	r0, r8
 800cbb0:	47d0      	blx	sl
 800cbb2:	3001      	adds	r0, #1
 800cbb4:	d0ad      	beq.n	800cb12 <_printf_i+0x15a>
 800cbb6:	6823      	ldr	r3, [r4, #0]
 800cbb8:	079b      	lsls	r3, r3, #30
 800cbba:	d413      	bmi.n	800cbe4 <_printf_i+0x22c>
 800cbbc:	68e0      	ldr	r0, [r4, #12]
 800cbbe:	9b03      	ldr	r3, [sp, #12]
 800cbc0:	4298      	cmp	r0, r3
 800cbc2:	bfb8      	it	lt
 800cbc4:	4618      	movlt	r0, r3
 800cbc6:	e7a6      	b.n	800cb16 <_printf_i+0x15e>
 800cbc8:	2301      	movs	r3, #1
 800cbca:	4632      	mov	r2, r6
 800cbcc:	4649      	mov	r1, r9
 800cbce:	4640      	mov	r0, r8
 800cbd0:	47d0      	blx	sl
 800cbd2:	3001      	adds	r0, #1
 800cbd4:	d09d      	beq.n	800cb12 <_printf_i+0x15a>
 800cbd6:	3501      	adds	r5, #1
 800cbd8:	68e3      	ldr	r3, [r4, #12]
 800cbda:	9903      	ldr	r1, [sp, #12]
 800cbdc:	1a5b      	subs	r3, r3, r1
 800cbde:	42ab      	cmp	r3, r5
 800cbe0:	dcf2      	bgt.n	800cbc8 <_printf_i+0x210>
 800cbe2:	e7eb      	b.n	800cbbc <_printf_i+0x204>
 800cbe4:	2500      	movs	r5, #0
 800cbe6:	f104 0619 	add.w	r6, r4, #25
 800cbea:	e7f5      	b.n	800cbd8 <_printf_i+0x220>
 800cbec:	0806f719 	.word	0x0806f719
 800cbf0:	0806f72a 	.word	0x0806f72a

0800cbf4 <std>:
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	b510      	push	{r4, lr}
 800cbf8:	4604      	mov	r4, r0
 800cbfa:	e9c0 3300 	strd	r3, r3, [r0]
 800cbfe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cc02:	6083      	str	r3, [r0, #8]
 800cc04:	8181      	strh	r1, [r0, #12]
 800cc06:	6643      	str	r3, [r0, #100]	@ 0x64
 800cc08:	81c2      	strh	r2, [r0, #14]
 800cc0a:	6183      	str	r3, [r0, #24]
 800cc0c:	4619      	mov	r1, r3
 800cc0e:	2208      	movs	r2, #8
 800cc10:	305c      	adds	r0, #92	@ 0x5c
 800cc12:	f000 f8f4 	bl	800cdfe <memset>
 800cc16:	4b0d      	ldr	r3, [pc, #52]	@ (800cc4c <std+0x58>)
 800cc18:	6263      	str	r3, [r4, #36]	@ 0x24
 800cc1a:	4b0d      	ldr	r3, [pc, #52]	@ (800cc50 <std+0x5c>)
 800cc1c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cc1e:	4b0d      	ldr	r3, [pc, #52]	@ (800cc54 <std+0x60>)
 800cc20:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cc22:	4b0d      	ldr	r3, [pc, #52]	@ (800cc58 <std+0x64>)
 800cc24:	6323      	str	r3, [r4, #48]	@ 0x30
 800cc26:	4b0d      	ldr	r3, [pc, #52]	@ (800cc5c <std+0x68>)
 800cc28:	6224      	str	r4, [r4, #32]
 800cc2a:	429c      	cmp	r4, r3
 800cc2c:	d006      	beq.n	800cc3c <std+0x48>
 800cc2e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cc32:	4294      	cmp	r4, r2
 800cc34:	d002      	beq.n	800cc3c <std+0x48>
 800cc36:	33d0      	adds	r3, #208	@ 0xd0
 800cc38:	429c      	cmp	r4, r3
 800cc3a:	d105      	bne.n	800cc48 <std+0x54>
 800cc3c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cc40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc44:	f000 b958 	b.w	800cef8 <__retarget_lock_init_recursive>
 800cc48:	bd10      	pop	{r4, pc}
 800cc4a:	bf00      	nop
 800cc4c:	0800cd79 	.word	0x0800cd79
 800cc50:	0800cd9b 	.word	0x0800cd9b
 800cc54:	0800cdd3 	.word	0x0800cdd3
 800cc58:	0800cdf7 	.word	0x0800cdf7
 800cc5c:	20005f28 	.word	0x20005f28

0800cc60 <stdio_exit_handler>:
 800cc60:	4a02      	ldr	r2, [pc, #8]	@ (800cc6c <stdio_exit_handler+0xc>)
 800cc62:	4903      	ldr	r1, [pc, #12]	@ (800cc70 <stdio_exit_handler+0x10>)
 800cc64:	4803      	ldr	r0, [pc, #12]	@ (800cc74 <stdio_exit_handler+0x14>)
 800cc66:	f000 b869 	b.w	800cd3c <_fwalk_sglue>
 800cc6a:	bf00      	nop
 800cc6c:	20000034 	.word	0x20000034
 800cc70:	0800e5ed 	.word	0x0800e5ed
 800cc74:	20000044 	.word	0x20000044

0800cc78 <cleanup_stdio>:
 800cc78:	6841      	ldr	r1, [r0, #4]
 800cc7a:	4b0c      	ldr	r3, [pc, #48]	@ (800ccac <cleanup_stdio+0x34>)
 800cc7c:	4299      	cmp	r1, r3
 800cc7e:	b510      	push	{r4, lr}
 800cc80:	4604      	mov	r4, r0
 800cc82:	d001      	beq.n	800cc88 <cleanup_stdio+0x10>
 800cc84:	f001 fcb2 	bl	800e5ec <_fflush_r>
 800cc88:	68a1      	ldr	r1, [r4, #8]
 800cc8a:	4b09      	ldr	r3, [pc, #36]	@ (800ccb0 <cleanup_stdio+0x38>)
 800cc8c:	4299      	cmp	r1, r3
 800cc8e:	d002      	beq.n	800cc96 <cleanup_stdio+0x1e>
 800cc90:	4620      	mov	r0, r4
 800cc92:	f001 fcab 	bl	800e5ec <_fflush_r>
 800cc96:	68e1      	ldr	r1, [r4, #12]
 800cc98:	4b06      	ldr	r3, [pc, #24]	@ (800ccb4 <cleanup_stdio+0x3c>)
 800cc9a:	4299      	cmp	r1, r3
 800cc9c:	d004      	beq.n	800cca8 <cleanup_stdio+0x30>
 800cc9e:	4620      	mov	r0, r4
 800cca0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cca4:	f001 bca2 	b.w	800e5ec <_fflush_r>
 800cca8:	bd10      	pop	{r4, pc}
 800ccaa:	bf00      	nop
 800ccac:	20005f28 	.word	0x20005f28
 800ccb0:	20005f90 	.word	0x20005f90
 800ccb4:	20005ff8 	.word	0x20005ff8

0800ccb8 <global_stdio_init.part.0>:
 800ccb8:	b510      	push	{r4, lr}
 800ccba:	4b0b      	ldr	r3, [pc, #44]	@ (800cce8 <global_stdio_init.part.0+0x30>)
 800ccbc:	4c0b      	ldr	r4, [pc, #44]	@ (800ccec <global_stdio_init.part.0+0x34>)
 800ccbe:	4a0c      	ldr	r2, [pc, #48]	@ (800ccf0 <global_stdio_init.part.0+0x38>)
 800ccc0:	601a      	str	r2, [r3, #0]
 800ccc2:	4620      	mov	r0, r4
 800ccc4:	2200      	movs	r2, #0
 800ccc6:	2104      	movs	r1, #4
 800ccc8:	f7ff ff94 	bl	800cbf4 <std>
 800cccc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ccd0:	2201      	movs	r2, #1
 800ccd2:	2109      	movs	r1, #9
 800ccd4:	f7ff ff8e 	bl	800cbf4 <std>
 800ccd8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ccdc:	2202      	movs	r2, #2
 800ccde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cce2:	2112      	movs	r1, #18
 800cce4:	f7ff bf86 	b.w	800cbf4 <std>
 800cce8:	20006060 	.word	0x20006060
 800ccec:	20005f28 	.word	0x20005f28
 800ccf0:	0800cc61 	.word	0x0800cc61

0800ccf4 <__sfp_lock_acquire>:
 800ccf4:	4801      	ldr	r0, [pc, #4]	@ (800ccfc <__sfp_lock_acquire+0x8>)
 800ccf6:	f000 b900 	b.w	800cefa <__retarget_lock_acquire_recursive>
 800ccfa:	bf00      	nop
 800ccfc:	20006069 	.word	0x20006069

0800cd00 <__sfp_lock_release>:
 800cd00:	4801      	ldr	r0, [pc, #4]	@ (800cd08 <__sfp_lock_release+0x8>)
 800cd02:	f000 b8fb 	b.w	800cefc <__retarget_lock_release_recursive>
 800cd06:	bf00      	nop
 800cd08:	20006069 	.word	0x20006069

0800cd0c <__sinit>:
 800cd0c:	b510      	push	{r4, lr}
 800cd0e:	4604      	mov	r4, r0
 800cd10:	f7ff fff0 	bl	800ccf4 <__sfp_lock_acquire>
 800cd14:	6a23      	ldr	r3, [r4, #32]
 800cd16:	b11b      	cbz	r3, 800cd20 <__sinit+0x14>
 800cd18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd1c:	f7ff bff0 	b.w	800cd00 <__sfp_lock_release>
 800cd20:	4b04      	ldr	r3, [pc, #16]	@ (800cd34 <__sinit+0x28>)
 800cd22:	6223      	str	r3, [r4, #32]
 800cd24:	4b04      	ldr	r3, [pc, #16]	@ (800cd38 <__sinit+0x2c>)
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d1f5      	bne.n	800cd18 <__sinit+0xc>
 800cd2c:	f7ff ffc4 	bl	800ccb8 <global_stdio_init.part.0>
 800cd30:	e7f2      	b.n	800cd18 <__sinit+0xc>
 800cd32:	bf00      	nop
 800cd34:	0800cc79 	.word	0x0800cc79
 800cd38:	20006060 	.word	0x20006060

0800cd3c <_fwalk_sglue>:
 800cd3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd40:	4607      	mov	r7, r0
 800cd42:	4688      	mov	r8, r1
 800cd44:	4614      	mov	r4, r2
 800cd46:	2600      	movs	r6, #0
 800cd48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cd4c:	f1b9 0901 	subs.w	r9, r9, #1
 800cd50:	d505      	bpl.n	800cd5e <_fwalk_sglue+0x22>
 800cd52:	6824      	ldr	r4, [r4, #0]
 800cd54:	2c00      	cmp	r4, #0
 800cd56:	d1f7      	bne.n	800cd48 <_fwalk_sglue+0xc>
 800cd58:	4630      	mov	r0, r6
 800cd5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd5e:	89ab      	ldrh	r3, [r5, #12]
 800cd60:	2b01      	cmp	r3, #1
 800cd62:	d907      	bls.n	800cd74 <_fwalk_sglue+0x38>
 800cd64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cd68:	3301      	adds	r3, #1
 800cd6a:	d003      	beq.n	800cd74 <_fwalk_sglue+0x38>
 800cd6c:	4629      	mov	r1, r5
 800cd6e:	4638      	mov	r0, r7
 800cd70:	47c0      	blx	r8
 800cd72:	4306      	orrs	r6, r0
 800cd74:	3568      	adds	r5, #104	@ 0x68
 800cd76:	e7e9      	b.n	800cd4c <_fwalk_sglue+0x10>

0800cd78 <__sread>:
 800cd78:	b510      	push	{r4, lr}
 800cd7a:	460c      	mov	r4, r1
 800cd7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd80:	f000 f86c 	bl	800ce5c <_read_r>
 800cd84:	2800      	cmp	r0, #0
 800cd86:	bfab      	itete	ge
 800cd88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cd8a:	89a3      	ldrhlt	r3, [r4, #12]
 800cd8c:	181b      	addge	r3, r3, r0
 800cd8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cd92:	bfac      	ite	ge
 800cd94:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cd96:	81a3      	strhlt	r3, [r4, #12]
 800cd98:	bd10      	pop	{r4, pc}

0800cd9a <__swrite>:
 800cd9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd9e:	461f      	mov	r7, r3
 800cda0:	898b      	ldrh	r3, [r1, #12]
 800cda2:	05db      	lsls	r3, r3, #23
 800cda4:	4605      	mov	r5, r0
 800cda6:	460c      	mov	r4, r1
 800cda8:	4616      	mov	r6, r2
 800cdaa:	d505      	bpl.n	800cdb8 <__swrite+0x1e>
 800cdac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdb0:	2302      	movs	r3, #2
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	f000 f840 	bl	800ce38 <_lseek_r>
 800cdb8:	89a3      	ldrh	r3, [r4, #12]
 800cdba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cdbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cdc2:	81a3      	strh	r3, [r4, #12]
 800cdc4:	4632      	mov	r2, r6
 800cdc6:	463b      	mov	r3, r7
 800cdc8:	4628      	mov	r0, r5
 800cdca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cdce:	f000 b857 	b.w	800ce80 <_write_r>

0800cdd2 <__sseek>:
 800cdd2:	b510      	push	{r4, lr}
 800cdd4:	460c      	mov	r4, r1
 800cdd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdda:	f000 f82d 	bl	800ce38 <_lseek_r>
 800cdde:	1c43      	adds	r3, r0, #1
 800cde0:	89a3      	ldrh	r3, [r4, #12]
 800cde2:	bf15      	itete	ne
 800cde4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cde6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cdea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cdee:	81a3      	strheq	r3, [r4, #12]
 800cdf0:	bf18      	it	ne
 800cdf2:	81a3      	strhne	r3, [r4, #12]
 800cdf4:	bd10      	pop	{r4, pc}

0800cdf6 <__sclose>:
 800cdf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdfa:	f000 b80d 	b.w	800ce18 <_close_r>

0800cdfe <memset>:
 800cdfe:	4402      	add	r2, r0
 800ce00:	4603      	mov	r3, r0
 800ce02:	4293      	cmp	r3, r2
 800ce04:	d100      	bne.n	800ce08 <memset+0xa>
 800ce06:	4770      	bx	lr
 800ce08:	f803 1b01 	strb.w	r1, [r3], #1
 800ce0c:	e7f9      	b.n	800ce02 <memset+0x4>
	...

0800ce10 <_localeconv_r>:
 800ce10:	4800      	ldr	r0, [pc, #0]	@ (800ce14 <_localeconv_r+0x4>)
 800ce12:	4770      	bx	lr
 800ce14:	20000180 	.word	0x20000180

0800ce18 <_close_r>:
 800ce18:	b538      	push	{r3, r4, r5, lr}
 800ce1a:	4d06      	ldr	r5, [pc, #24]	@ (800ce34 <_close_r+0x1c>)
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	4604      	mov	r4, r0
 800ce20:	4608      	mov	r0, r1
 800ce22:	602b      	str	r3, [r5, #0]
 800ce24:	f7f7 feb0 	bl	8004b88 <_close>
 800ce28:	1c43      	adds	r3, r0, #1
 800ce2a:	d102      	bne.n	800ce32 <_close_r+0x1a>
 800ce2c:	682b      	ldr	r3, [r5, #0]
 800ce2e:	b103      	cbz	r3, 800ce32 <_close_r+0x1a>
 800ce30:	6023      	str	r3, [r4, #0]
 800ce32:	bd38      	pop	{r3, r4, r5, pc}
 800ce34:	20006064 	.word	0x20006064

0800ce38 <_lseek_r>:
 800ce38:	b538      	push	{r3, r4, r5, lr}
 800ce3a:	4d07      	ldr	r5, [pc, #28]	@ (800ce58 <_lseek_r+0x20>)
 800ce3c:	4604      	mov	r4, r0
 800ce3e:	4608      	mov	r0, r1
 800ce40:	4611      	mov	r1, r2
 800ce42:	2200      	movs	r2, #0
 800ce44:	602a      	str	r2, [r5, #0]
 800ce46:	461a      	mov	r2, r3
 800ce48:	f7f7 fec5 	bl	8004bd6 <_lseek>
 800ce4c:	1c43      	adds	r3, r0, #1
 800ce4e:	d102      	bne.n	800ce56 <_lseek_r+0x1e>
 800ce50:	682b      	ldr	r3, [r5, #0]
 800ce52:	b103      	cbz	r3, 800ce56 <_lseek_r+0x1e>
 800ce54:	6023      	str	r3, [r4, #0]
 800ce56:	bd38      	pop	{r3, r4, r5, pc}
 800ce58:	20006064 	.word	0x20006064

0800ce5c <_read_r>:
 800ce5c:	b538      	push	{r3, r4, r5, lr}
 800ce5e:	4d07      	ldr	r5, [pc, #28]	@ (800ce7c <_read_r+0x20>)
 800ce60:	4604      	mov	r4, r0
 800ce62:	4608      	mov	r0, r1
 800ce64:	4611      	mov	r1, r2
 800ce66:	2200      	movs	r2, #0
 800ce68:	602a      	str	r2, [r5, #0]
 800ce6a:	461a      	mov	r2, r3
 800ce6c:	f7f7 fe53 	bl	8004b16 <_read>
 800ce70:	1c43      	adds	r3, r0, #1
 800ce72:	d102      	bne.n	800ce7a <_read_r+0x1e>
 800ce74:	682b      	ldr	r3, [r5, #0]
 800ce76:	b103      	cbz	r3, 800ce7a <_read_r+0x1e>
 800ce78:	6023      	str	r3, [r4, #0]
 800ce7a:	bd38      	pop	{r3, r4, r5, pc}
 800ce7c:	20006064 	.word	0x20006064

0800ce80 <_write_r>:
 800ce80:	b538      	push	{r3, r4, r5, lr}
 800ce82:	4d07      	ldr	r5, [pc, #28]	@ (800cea0 <_write_r+0x20>)
 800ce84:	4604      	mov	r4, r0
 800ce86:	4608      	mov	r0, r1
 800ce88:	4611      	mov	r1, r2
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	602a      	str	r2, [r5, #0]
 800ce8e:	461a      	mov	r2, r3
 800ce90:	f7f7 fe5e 	bl	8004b50 <_write>
 800ce94:	1c43      	adds	r3, r0, #1
 800ce96:	d102      	bne.n	800ce9e <_write_r+0x1e>
 800ce98:	682b      	ldr	r3, [r5, #0]
 800ce9a:	b103      	cbz	r3, 800ce9e <_write_r+0x1e>
 800ce9c:	6023      	str	r3, [r4, #0]
 800ce9e:	bd38      	pop	{r3, r4, r5, pc}
 800cea0:	20006064 	.word	0x20006064

0800cea4 <__errno>:
 800cea4:	4b01      	ldr	r3, [pc, #4]	@ (800ceac <__errno+0x8>)
 800cea6:	6818      	ldr	r0, [r3, #0]
 800cea8:	4770      	bx	lr
 800ceaa:	bf00      	nop
 800ceac:	20000040 	.word	0x20000040

0800ceb0 <__libc_init_array>:
 800ceb0:	b570      	push	{r4, r5, r6, lr}
 800ceb2:	4d0d      	ldr	r5, [pc, #52]	@ (800cee8 <__libc_init_array+0x38>)
 800ceb4:	4c0d      	ldr	r4, [pc, #52]	@ (800ceec <__libc_init_array+0x3c>)
 800ceb6:	1b64      	subs	r4, r4, r5
 800ceb8:	10a4      	asrs	r4, r4, #2
 800ceba:	2600      	movs	r6, #0
 800cebc:	42a6      	cmp	r6, r4
 800cebe:	d109      	bne.n	800ced4 <__libc_init_array+0x24>
 800cec0:	4d0b      	ldr	r5, [pc, #44]	@ (800cef0 <__libc_init_array+0x40>)
 800cec2:	4c0c      	ldr	r4, [pc, #48]	@ (800cef4 <__libc_init_array+0x44>)
 800cec4:	f003 f8ec 	bl	80100a0 <_init>
 800cec8:	1b64      	subs	r4, r4, r5
 800ceca:	10a4      	asrs	r4, r4, #2
 800cecc:	2600      	movs	r6, #0
 800cece:	42a6      	cmp	r6, r4
 800ced0:	d105      	bne.n	800cede <__libc_init_array+0x2e>
 800ced2:	bd70      	pop	{r4, r5, r6, pc}
 800ced4:	f855 3b04 	ldr.w	r3, [r5], #4
 800ced8:	4798      	blx	r3
 800ceda:	3601      	adds	r6, #1
 800cedc:	e7ee      	b.n	800cebc <__libc_init_array+0xc>
 800cede:	f855 3b04 	ldr.w	r3, [r5], #4
 800cee2:	4798      	blx	r3
 800cee4:	3601      	adds	r6, #1
 800cee6:	e7f2      	b.n	800cece <__libc_init_array+0x1e>
 800cee8:	0806fc48 	.word	0x0806fc48
 800ceec:	0806fc48 	.word	0x0806fc48
 800cef0:	0806fc48 	.word	0x0806fc48
 800cef4:	0806fc4c 	.word	0x0806fc4c

0800cef8 <__retarget_lock_init_recursive>:
 800cef8:	4770      	bx	lr

0800cefa <__retarget_lock_acquire_recursive>:
 800cefa:	4770      	bx	lr

0800cefc <__retarget_lock_release_recursive>:
 800cefc:	4770      	bx	lr
	...

0800cf00 <__assert_func>:
 800cf00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cf02:	4614      	mov	r4, r2
 800cf04:	461a      	mov	r2, r3
 800cf06:	4b09      	ldr	r3, [pc, #36]	@ (800cf2c <__assert_func+0x2c>)
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	4605      	mov	r5, r0
 800cf0c:	68d8      	ldr	r0, [r3, #12]
 800cf0e:	b14c      	cbz	r4, 800cf24 <__assert_func+0x24>
 800cf10:	4b07      	ldr	r3, [pc, #28]	@ (800cf30 <__assert_func+0x30>)
 800cf12:	9100      	str	r1, [sp, #0]
 800cf14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cf18:	4906      	ldr	r1, [pc, #24]	@ (800cf34 <__assert_func+0x34>)
 800cf1a:	462b      	mov	r3, r5
 800cf1c:	f001 fb8e 	bl	800e63c <fiprintf>
 800cf20:	f001 fbbc 	bl	800e69c <abort>
 800cf24:	4b04      	ldr	r3, [pc, #16]	@ (800cf38 <__assert_func+0x38>)
 800cf26:	461c      	mov	r4, r3
 800cf28:	e7f3      	b.n	800cf12 <__assert_func+0x12>
 800cf2a:	bf00      	nop
 800cf2c:	20000040 	.word	0x20000040
 800cf30:	0806f73b 	.word	0x0806f73b
 800cf34:	0806f748 	.word	0x0806f748
 800cf38:	0806f776 	.word	0x0806f776

0800cf3c <quorem>:
 800cf3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf40:	6903      	ldr	r3, [r0, #16]
 800cf42:	690c      	ldr	r4, [r1, #16]
 800cf44:	42a3      	cmp	r3, r4
 800cf46:	4607      	mov	r7, r0
 800cf48:	db7e      	blt.n	800d048 <quorem+0x10c>
 800cf4a:	3c01      	subs	r4, #1
 800cf4c:	f101 0814 	add.w	r8, r1, #20
 800cf50:	00a3      	lsls	r3, r4, #2
 800cf52:	f100 0514 	add.w	r5, r0, #20
 800cf56:	9300      	str	r3, [sp, #0]
 800cf58:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cf5c:	9301      	str	r3, [sp, #4]
 800cf5e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cf62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cf66:	3301      	adds	r3, #1
 800cf68:	429a      	cmp	r2, r3
 800cf6a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cf6e:	fbb2 f6f3 	udiv	r6, r2, r3
 800cf72:	d32e      	bcc.n	800cfd2 <quorem+0x96>
 800cf74:	f04f 0a00 	mov.w	sl, #0
 800cf78:	46c4      	mov	ip, r8
 800cf7a:	46ae      	mov	lr, r5
 800cf7c:	46d3      	mov	fp, sl
 800cf7e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cf82:	b298      	uxth	r0, r3
 800cf84:	fb06 a000 	mla	r0, r6, r0, sl
 800cf88:	0c02      	lsrs	r2, r0, #16
 800cf8a:	0c1b      	lsrs	r3, r3, #16
 800cf8c:	fb06 2303 	mla	r3, r6, r3, r2
 800cf90:	f8de 2000 	ldr.w	r2, [lr]
 800cf94:	b280      	uxth	r0, r0
 800cf96:	b292      	uxth	r2, r2
 800cf98:	1a12      	subs	r2, r2, r0
 800cf9a:	445a      	add	r2, fp
 800cf9c:	f8de 0000 	ldr.w	r0, [lr]
 800cfa0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cfa4:	b29b      	uxth	r3, r3
 800cfa6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800cfaa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800cfae:	b292      	uxth	r2, r2
 800cfb0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800cfb4:	45e1      	cmp	r9, ip
 800cfb6:	f84e 2b04 	str.w	r2, [lr], #4
 800cfba:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800cfbe:	d2de      	bcs.n	800cf7e <quorem+0x42>
 800cfc0:	9b00      	ldr	r3, [sp, #0]
 800cfc2:	58eb      	ldr	r3, [r5, r3]
 800cfc4:	b92b      	cbnz	r3, 800cfd2 <quorem+0x96>
 800cfc6:	9b01      	ldr	r3, [sp, #4]
 800cfc8:	3b04      	subs	r3, #4
 800cfca:	429d      	cmp	r5, r3
 800cfcc:	461a      	mov	r2, r3
 800cfce:	d32f      	bcc.n	800d030 <quorem+0xf4>
 800cfd0:	613c      	str	r4, [r7, #16]
 800cfd2:	4638      	mov	r0, r7
 800cfd4:	f001 f97e 	bl	800e2d4 <__mcmp>
 800cfd8:	2800      	cmp	r0, #0
 800cfda:	db25      	blt.n	800d028 <quorem+0xec>
 800cfdc:	4629      	mov	r1, r5
 800cfde:	2000      	movs	r0, #0
 800cfe0:	f858 2b04 	ldr.w	r2, [r8], #4
 800cfe4:	f8d1 c000 	ldr.w	ip, [r1]
 800cfe8:	fa1f fe82 	uxth.w	lr, r2
 800cfec:	fa1f f38c 	uxth.w	r3, ip
 800cff0:	eba3 030e 	sub.w	r3, r3, lr
 800cff4:	4403      	add	r3, r0
 800cff6:	0c12      	lsrs	r2, r2, #16
 800cff8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800cffc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d000:	b29b      	uxth	r3, r3
 800d002:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d006:	45c1      	cmp	r9, r8
 800d008:	f841 3b04 	str.w	r3, [r1], #4
 800d00c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d010:	d2e6      	bcs.n	800cfe0 <quorem+0xa4>
 800d012:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d016:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d01a:	b922      	cbnz	r2, 800d026 <quorem+0xea>
 800d01c:	3b04      	subs	r3, #4
 800d01e:	429d      	cmp	r5, r3
 800d020:	461a      	mov	r2, r3
 800d022:	d30b      	bcc.n	800d03c <quorem+0x100>
 800d024:	613c      	str	r4, [r7, #16]
 800d026:	3601      	adds	r6, #1
 800d028:	4630      	mov	r0, r6
 800d02a:	b003      	add	sp, #12
 800d02c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d030:	6812      	ldr	r2, [r2, #0]
 800d032:	3b04      	subs	r3, #4
 800d034:	2a00      	cmp	r2, #0
 800d036:	d1cb      	bne.n	800cfd0 <quorem+0x94>
 800d038:	3c01      	subs	r4, #1
 800d03a:	e7c6      	b.n	800cfca <quorem+0x8e>
 800d03c:	6812      	ldr	r2, [r2, #0]
 800d03e:	3b04      	subs	r3, #4
 800d040:	2a00      	cmp	r2, #0
 800d042:	d1ef      	bne.n	800d024 <quorem+0xe8>
 800d044:	3c01      	subs	r4, #1
 800d046:	e7ea      	b.n	800d01e <quorem+0xe2>
 800d048:	2000      	movs	r0, #0
 800d04a:	e7ee      	b.n	800d02a <quorem+0xee>
 800d04c:	0000      	movs	r0, r0
	...

0800d050 <_dtoa_r>:
 800d050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d054:	69c7      	ldr	r7, [r0, #28]
 800d056:	b097      	sub	sp, #92	@ 0x5c
 800d058:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d05c:	ec55 4b10 	vmov	r4, r5, d0
 800d060:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d062:	9107      	str	r1, [sp, #28]
 800d064:	4681      	mov	r9, r0
 800d066:	920c      	str	r2, [sp, #48]	@ 0x30
 800d068:	9311      	str	r3, [sp, #68]	@ 0x44
 800d06a:	b97f      	cbnz	r7, 800d08c <_dtoa_r+0x3c>
 800d06c:	2010      	movs	r0, #16
 800d06e:	f000 fe09 	bl	800dc84 <malloc>
 800d072:	4602      	mov	r2, r0
 800d074:	f8c9 001c 	str.w	r0, [r9, #28]
 800d078:	b920      	cbnz	r0, 800d084 <_dtoa_r+0x34>
 800d07a:	4ba9      	ldr	r3, [pc, #676]	@ (800d320 <_dtoa_r+0x2d0>)
 800d07c:	21ef      	movs	r1, #239	@ 0xef
 800d07e:	48a9      	ldr	r0, [pc, #676]	@ (800d324 <_dtoa_r+0x2d4>)
 800d080:	f7ff ff3e 	bl	800cf00 <__assert_func>
 800d084:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d088:	6007      	str	r7, [r0, #0]
 800d08a:	60c7      	str	r7, [r0, #12]
 800d08c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d090:	6819      	ldr	r1, [r3, #0]
 800d092:	b159      	cbz	r1, 800d0ac <_dtoa_r+0x5c>
 800d094:	685a      	ldr	r2, [r3, #4]
 800d096:	604a      	str	r2, [r1, #4]
 800d098:	2301      	movs	r3, #1
 800d09a:	4093      	lsls	r3, r2
 800d09c:	608b      	str	r3, [r1, #8]
 800d09e:	4648      	mov	r0, r9
 800d0a0:	f000 fee6 	bl	800de70 <_Bfree>
 800d0a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d0a8:	2200      	movs	r2, #0
 800d0aa:	601a      	str	r2, [r3, #0]
 800d0ac:	1e2b      	subs	r3, r5, #0
 800d0ae:	bfb9      	ittee	lt
 800d0b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d0b4:	9305      	strlt	r3, [sp, #20]
 800d0b6:	2300      	movge	r3, #0
 800d0b8:	6033      	strge	r3, [r6, #0]
 800d0ba:	9f05      	ldr	r7, [sp, #20]
 800d0bc:	4b9a      	ldr	r3, [pc, #616]	@ (800d328 <_dtoa_r+0x2d8>)
 800d0be:	bfbc      	itt	lt
 800d0c0:	2201      	movlt	r2, #1
 800d0c2:	6032      	strlt	r2, [r6, #0]
 800d0c4:	43bb      	bics	r3, r7
 800d0c6:	d112      	bne.n	800d0ee <_dtoa_r+0x9e>
 800d0c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d0ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d0ce:	6013      	str	r3, [r2, #0]
 800d0d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d0d4:	4323      	orrs	r3, r4
 800d0d6:	f000 855a 	beq.w	800db8e <_dtoa_r+0xb3e>
 800d0da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d0dc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d33c <_dtoa_r+0x2ec>
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	f000 855c 	beq.w	800db9e <_dtoa_r+0xb4e>
 800d0e6:	f10a 0303 	add.w	r3, sl, #3
 800d0ea:	f000 bd56 	b.w	800db9a <_dtoa_r+0xb4a>
 800d0ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d0f2:	2200      	movs	r2, #0
 800d0f4:	ec51 0b17 	vmov	r0, r1, d7
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d0fe:	f7f3 fce3 	bl	8000ac8 <__aeabi_dcmpeq>
 800d102:	4680      	mov	r8, r0
 800d104:	b158      	cbz	r0, 800d11e <_dtoa_r+0xce>
 800d106:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d108:	2301      	movs	r3, #1
 800d10a:	6013      	str	r3, [r2, #0]
 800d10c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d10e:	b113      	cbz	r3, 800d116 <_dtoa_r+0xc6>
 800d110:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d112:	4b86      	ldr	r3, [pc, #536]	@ (800d32c <_dtoa_r+0x2dc>)
 800d114:	6013      	str	r3, [r2, #0]
 800d116:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800d340 <_dtoa_r+0x2f0>
 800d11a:	f000 bd40 	b.w	800db9e <_dtoa_r+0xb4e>
 800d11e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d122:	aa14      	add	r2, sp, #80	@ 0x50
 800d124:	a915      	add	r1, sp, #84	@ 0x54
 800d126:	4648      	mov	r0, r9
 800d128:	f001 f984 	bl	800e434 <__d2b>
 800d12c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d130:	9002      	str	r0, [sp, #8]
 800d132:	2e00      	cmp	r6, #0
 800d134:	d078      	beq.n	800d228 <_dtoa_r+0x1d8>
 800d136:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d138:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d13c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d140:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d144:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d148:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d14c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d150:	4619      	mov	r1, r3
 800d152:	2200      	movs	r2, #0
 800d154:	4b76      	ldr	r3, [pc, #472]	@ (800d330 <_dtoa_r+0x2e0>)
 800d156:	f7f3 f897 	bl	8000288 <__aeabi_dsub>
 800d15a:	a36b      	add	r3, pc, #428	@ (adr r3, 800d308 <_dtoa_r+0x2b8>)
 800d15c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d160:	f7f3 fa4a 	bl	80005f8 <__aeabi_dmul>
 800d164:	a36a      	add	r3, pc, #424	@ (adr r3, 800d310 <_dtoa_r+0x2c0>)
 800d166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d16a:	f7f3 f88f 	bl	800028c <__adddf3>
 800d16e:	4604      	mov	r4, r0
 800d170:	4630      	mov	r0, r6
 800d172:	460d      	mov	r5, r1
 800d174:	f7f3 f9d6 	bl	8000524 <__aeabi_i2d>
 800d178:	a367      	add	r3, pc, #412	@ (adr r3, 800d318 <_dtoa_r+0x2c8>)
 800d17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d17e:	f7f3 fa3b 	bl	80005f8 <__aeabi_dmul>
 800d182:	4602      	mov	r2, r0
 800d184:	460b      	mov	r3, r1
 800d186:	4620      	mov	r0, r4
 800d188:	4629      	mov	r1, r5
 800d18a:	f7f3 f87f 	bl	800028c <__adddf3>
 800d18e:	4604      	mov	r4, r0
 800d190:	460d      	mov	r5, r1
 800d192:	f7f3 fce1 	bl	8000b58 <__aeabi_d2iz>
 800d196:	2200      	movs	r2, #0
 800d198:	4607      	mov	r7, r0
 800d19a:	2300      	movs	r3, #0
 800d19c:	4620      	mov	r0, r4
 800d19e:	4629      	mov	r1, r5
 800d1a0:	f7f3 fc9c 	bl	8000adc <__aeabi_dcmplt>
 800d1a4:	b140      	cbz	r0, 800d1b8 <_dtoa_r+0x168>
 800d1a6:	4638      	mov	r0, r7
 800d1a8:	f7f3 f9bc 	bl	8000524 <__aeabi_i2d>
 800d1ac:	4622      	mov	r2, r4
 800d1ae:	462b      	mov	r3, r5
 800d1b0:	f7f3 fc8a 	bl	8000ac8 <__aeabi_dcmpeq>
 800d1b4:	b900      	cbnz	r0, 800d1b8 <_dtoa_r+0x168>
 800d1b6:	3f01      	subs	r7, #1
 800d1b8:	2f16      	cmp	r7, #22
 800d1ba:	d852      	bhi.n	800d262 <_dtoa_r+0x212>
 800d1bc:	4b5d      	ldr	r3, [pc, #372]	@ (800d334 <_dtoa_r+0x2e4>)
 800d1be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d1ca:	f7f3 fc87 	bl	8000adc <__aeabi_dcmplt>
 800d1ce:	2800      	cmp	r0, #0
 800d1d0:	d049      	beq.n	800d266 <_dtoa_r+0x216>
 800d1d2:	3f01      	subs	r7, #1
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	9310      	str	r3, [sp, #64]	@ 0x40
 800d1d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d1da:	1b9b      	subs	r3, r3, r6
 800d1dc:	1e5a      	subs	r2, r3, #1
 800d1de:	bf45      	ittet	mi
 800d1e0:	f1c3 0301 	rsbmi	r3, r3, #1
 800d1e4:	9300      	strmi	r3, [sp, #0]
 800d1e6:	2300      	movpl	r3, #0
 800d1e8:	2300      	movmi	r3, #0
 800d1ea:	9206      	str	r2, [sp, #24]
 800d1ec:	bf54      	ite	pl
 800d1ee:	9300      	strpl	r3, [sp, #0]
 800d1f0:	9306      	strmi	r3, [sp, #24]
 800d1f2:	2f00      	cmp	r7, #0
 800d1f4:	db39      	blt.n	800d26a <_dtoa_r+0x21a>
 800d1f6:	9b06      	ldr	r3, [sp, #24]
 800d1f8:	970d      	str	r7, [sp, #52]	@ 0x34
 800d1fa:	443b      	add	r3, r7
 800d1fc:	9306      	str	r3, [sp, #24]
 800d1fe:	2300      	movs	r3, #0
 800d200:	9308      	str	r3, [sp, #32]
 800d202:	9b07      	ldr	r3, [sp, #28]
 800d204:	2b09      	cmp	r3, #9
 800d206:	d863      	bhi.n	800d2d0 <_dtoa_r+0x280>
 800d208:	2b05      	cmp	r3, #5
 800d20a:	bfc4      	itt	gt
 800d20c:	3b04      	subgt	r3, #4
 800d20e:	9307      	strgt	r3, [sp, #28]
 800d210:	9b07      	ldr	r3, [sp, #28]
 800d212:	f1a3 0302 	sub.w	r3, r3, #2
 800d216:	bfcc      	ite	gt
 800d218:	2400      	movgt	r4, #0
 800d21a:	2401      	movle	r4, #1
 800d21c:	2b03      	cmp	r3, #3
 800d21e:	d863      	bhi.n	800d2e8 <_dtoa_r+0x298>
 800d220:	e8df f003 	tbb	[pc, r3]
 800d224:	2b375452 	.word	0x2b375452
 800d228:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d22c:	441e      	add	r6, r3
 800d22e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d232:	2b20      	cmp	r3, #32
 800d234:	bfc1      	itttt	gt
 800d236:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d23a:	409f      	lslgt	r7, r3
 800d23c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d240:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d244:	bfd6      	itet	le
 800d246:	f1c3 0320 	rsble	r3, r3, #32
 800d24a:	ea47 0003 	orrgt.w	r0, r7, r3
 800d24e:	fa04 f003 	lslle.w	r0, r4, r3
 800d252:	f7f3 f957 	bl	8000504 <__aeabi_ui2d>
 800d256:	2201      	movs	r2, #1
 800d258:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d25c:	3e01      	subs	r6, #1
 800d25e:	9212      	str	r2, [sp, #72]	@ 0x48
 800d260:	e776      	b.n	800d150 <_dtoa_r+0x100>
 800d262:	2301      	movs	r3, #1
 800d264:	e7b7      	b.n	800d1d6 <_dtoa_r+0x186>
 800d266:	9010      	str	r0, [sp, #64]	@ 0x40
 800d268:	e7b6      	b.n	800d1d8 <_dtoa_r+0x188>
 800d26a:	9b00      	ldr	r3, [sp, #0]
 800d26c:	1bdb      	subs	r3, r3, r7
 800d26e:	9300      	str	r3, [sp, #0]
 800d270:	427b      	negs	r3, r7
 800d272:	9308      	str	r3, [sp, #32]
 800d274:	2300      	movs	r3, #0
 800d276:	930d      	str	r3, [sp, #52]	@ 0x34
 800d278:	e7c3      	b.n	800d202 <_dtoa_r+0x1b2>
 800d27a:	2301      	movs	r3, #1
 800d27c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d27e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d280:	eb07 0b03 	add.w	fp, r7, r3
 800d284:	f10b 0301 	add.w	r3, fp, #1
 800d288:	2b01      	cmp	r3, #1
 800d28a:	9303      	str	r3, [sp, #12]
 800d28c:	bfb8      	it	lt
 800d28e:	2301      	movlt	r3, #1
 800d290:	e006      	b.n	800d2a0 <_dtoa_r+0x250>
 800d292:	2301      	movs	r3, #1
 800d294:	9309      	str	r3, [sp, #36]	@ 0x24
 800d296:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d298:	2b00      	cmp	r3, #0
 800d29a:	dd28      	ble.n	800d2ee <_dtoa_r+0x29e>
 800d29c:	469b      	mov	fp, r3
 800d29e:	9303      	str	r3, [sp, #12]
 800d2a0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d2a4:	2100      	movs	r1, #0
 800d2a6:	2204      	movs	r2, #4
 800d2a8:	f102 0514 	add.w	r5, r2, #20
 800d2ac:	429d      	cmp	r5, r3
 800d2ae:	d926      	bls.n	800d2fe <_dtoa_r+0x2ae>
 800d2b0:	6041      	str	r1, [r0, #4]
 800d2b2:	4648      	mov	r0, r9
 800d2b4:	f000 fd9c 	bl	800ddf0 <_Balloc>
 800d2b8:	4682      	mov	sl, r0
 800d2ba:	2800      	cmp	r0, #0
 800d2bc:	d142      	bne.n	800d344 <_dtoa_r+0x2f4>
 800d2be:	4b1e      	ldr	r3, [pc, #120]	@ (800d338 <_dtoa_r+0x2e8>)
 800d2c0:	4602      	mov	r2, r0
 800d2c2:	f240 11af 	movw	r1, #431	@ 0x1af
 800d2c6:	e6da      	b.n	800d07e <_dtoa_r+0x2e>
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	e7e3      	b.n	800d294 <_dtoa_r+0x244>
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	e7d5      	b.n	800d27c <_dtoa_r+0x22c>
 800d2d0:	2401      	movs	r4, #1
 800d2d2:	2300      	movs	r3, #0
 800d2d4:	9307      	str	r3, [sp, #28]
 800d2d6:	9409      	str	r4, [sp, #36]	@ 0x24
 800d2d8:	f04f 3bff 	mov.w	fp, #4294967295
 800d2dc:	2200      	movs	r2, #0
 800d2de:	f8cd b00c 	str.w	fp, [sp, #12]
 800d2e2:	2312      	movs	r3, #18
 800d2e4:	920c      	str	r2, [sp, #48]	@ 0x30
 800d2e6:	e7db      	b.n	800d2a0 <_dtoa_r+0x250>
 800d2e8:	2301      	movs	r3, #1
 800d2ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800d2ec:	e7f4      	b.n	800d2d8 <_dtoa_r+0x288>
 800d2ee:	f04f 0b01 	mov.w	fp, #1
 800d2f2:	f8cd b00c 	str.w	fp, [sp, #12]
 800d2f6:	465b      	mov	r3, fp
 800d2f8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d2fc:	e7d0      	b.n	800d2a0 <_dtoa_r+0x250>
 800d2fe:	3101      	adds	r1, #1
 800d300:	0052      	lsls	r2, r2, #1
 800d302:	e7d1      	b.n	800d2a8 <_dtoa_r+0x258>
 800d304:	f3af 8000 	nop.w
 800d308:	636f4361 	.word	0x636f4361
 800d30c:	3fd287a7 	.word	0x3fd287a7
 800d310:	8b60c8b3 	.word	0x8b60c8b3
 800d314:	3fc68a28 	.word	0x3fc68a28
 800d318:	509f79fb 	.word	0x509f79fb
 800d31c:	3fd34413 	.word	0x3fd34413
 800d320:	0806f698 	.word	0x0806f698
 800d324:	0806f784 	.word	0x0806f784
 800d328:	7ff00000 	.word	0x7ff00000
 800d32c:	0806f718 	.word	0x0806f718
 800d330:	3ff80000 	.word	0x3ff80000
 800d334:	0806f898 	.word	0x0806f898
 800d338:	0806f7dc 	.word	0x0806f7dc
 800d33c:	0806f780 	.word	0x0806f780
 800d340:	0806f717 	.word	0x0806f717
 800d344:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d348:	6018      	str	r0, [r3, #0]
 800d34a:	9b03      	ldr	r3, [sp, #12]
 800d34c:	2b0e      	cmp	r3, #14
 800d34e:	f200 80a1 	bhi.w	800d494 <_dtoa_r+0x444>
 800d352:	2c00      	cmp	r4, #0
 800d354:	f000 809e 	beq.w	800d494 <_dtoa_r+0x444>
 800d358:	2f00      	cmp	r7, #0
 800d35a:	dd33      	ble.n	800d3c4 <_dtoa_r+0x374>
 800d35c:	4b9c      	ldr	r3, [pc, #624]	@ (800d5d0 <_dtoa_r+0x580>)
 800d35e:	f007 020f 	and.w	r2, r7, #15
 800d362:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d366:	ed93 7b00 	vldr	d7, [r3]
 800d36a:	05f8      	lsls	r0, r7, #23
 800d36c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d370:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d374:	d516      	bpl.n	800d3a4 <_dtoa_r+0x354>
 800d376:	4b97      	ldr	r3, [pc, #604]	@ (800d5d4 <_dtoa_r+0x584>)
 800d378:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d37c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d380:	f7f3 fa64 	bl	800084c <__aeabi_ddiv>
 800d384:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d388:	f004 040f 	and.w	r4, r4, #15
 800d38c:	2603      	movs	r6, #3
 800d38e:	4d91      	ldr	r5, [pc, #580]	@ (800d5d4 <_dtoa_r+0x584>)
 800d390:	b954      	cbnz	r4, 800d3a8 <_dtoa_r+0x358>
 800d392:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d396:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d39a:	f7f3 fa57 	bl	800084c <__aeabi_ddiv>
 800d39e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d3a2:	e028      	b.n	800d3f6 <_dtoa_r+0x3a6>
 800d3a4:	2602      	movs	r6, #2
 800d3a6:	e7f2      	b.n	800d38e <_dtoa_r+0x33e>
 800d3a8:	07e1      	lsls	r1, r4, #31
 800d3aa:	d508      	bpl.n	800d3be <_dtoa_r+0x36e>
 800d3ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d3b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d3b4:	f7f3 f920 	bl	80005f8 <__aeabi_dmul>
 800d3b8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d3bc:	3601      	adds	r6, #1
 800d3be:	1064      	asrs	r4, r4, #1
 800d3c0:	3508      	adds	r5, #8
 800d3c2:	e7e5      	b.n	800d390 <_dtoa_r+0x340>
 800d3c4:	f000 80af 	beq.w	800d526 <_dtoa_r+0x4d6>
 800d3c8:	427c      	negs	r4, r7
 800d3ca:	4b81      	ldr	r3, [pc, #516]	@ (800d5d0 <_dtoa_r+0x580>)
 800d3cc:	4d81      	ldr	r5, [pc, #516]	@ (800d5d4 <_dtoa_r+0x584>)
 800d3ce:	f004 020f 	and.w	r2, r4, #15
 800d3d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d3d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d3de:	f7f3 f90b 	bl	80005f8 <__aeabi_dmul>
 800d3e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d3e6:	1124      	asrs	r4, r4, #4
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	2602      	movs	r6, #2
 800d3ec:	2c00      	cmp	r4, #0
 800d3ee:	f040 808f 	bne.w	800d510 <_dtoa_r+0x4c0>
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d1d3      	bne.n	800d39e <_dtoa_r+0x34e>
 800d3f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d3f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	f000 8094 	beq.w	800d52a <_dtoa_r+0x4da>
 800d402:	4b75      	ldr	r3, [pc, #468]	@ (800d5d8 <_dtoa_r+0x588>)
 800d404:	2200      	movs	r2, #0
 800d406:	4620      	mov	r0, r4
 800d408:	4629      	mov	r1, r5
 800d40a:	f7f3 fb67 	bl	8000adc <__aeabi_dcmplt>
 800d40e:	2800      	cmp	r0, #0
 800d410:	f000 808b 	beq.w	800d52a <_dtoa_r+0x4da>
 800d414:	9b03      	ldr	r3, [sp, #12]
 800d416:	2b00      	cmp	r3, #0
 800d418:	f000 8087 	beq.w	800d52a <_dtoa_r+0x4da>
 800d41c:	f1bb 0f00 	cmp.w	fp, #0
 800d420:	dd34      	ble.n	800d48c <_dtoa_r+0x43c>
 800d422:	4620      	mov	r0, r4
 800d424:	4b6d      	ldr	r3, [pc, #436]	@ (800d5dc <_dtoa_r+0x58c>)
 800d426:	2200      	movs	r2, #0
 800d428:	4629      	mov	r1, r5
 800d42a:	f7f3 f8e5 	bl	80005f8 <__aeabi_dmul>
 800d42e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d432:	f107 38ff 	add.w	r8, r7, #4294967295
 800d436:	3601      	adds	r6, #1
 800d438:	465c      	mov	r4, fp
 800d43a:	4630      	mov	r0, r6
 800d43c:	f7f3 f872 	bl	8000524 <__aeabi_i2d>
 800d440:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d444:	f7f3 f8d8 	bl	80005f8 <__aeabi_dmul>
 800d448:	4b65      	ldr	r3, [pc, #404]	@ (800d5e0 <_dtoa_r+0x590>)
 800d44a:	2200      	movs	r2, #0
 800d44c:	f7f2 ff1e 	bl	800028c <__adddf3>
 800d450:	4605      	mov	r5, r0
 800d452:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d456:	2c00      	cmp	r4, #0
 800d458:	d16a      	bne.n	800d530 <_dtoa_r+0x4e0>
 800d45a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d45e:	4b61      	ldr	r3, [pc, #388]	@ (800d5e4 <_dtoa_r+0x594>)
 800d460:	2200      	movs	r2, #0
 800d462:	f7f2 ff11 	bl	8000288 <__aeabi_dsub>
 800d466:	4602      	mov	r2, r0
 800d468:	460b      	mov	r3, r1
 800d46a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d46e:	462a      	mov	r2, r5
 800d470:	4633      	mov	r3, r6
 800d472:	f7f3 fb51 	bl	8000b18 <__aeabi_dcmpgt>
 800d476:	2800      	cmp	r0, #0
 800d478:	f040 8298 	bne.w	800d9ac <_dtoa_r+0x95c>
 800d47c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d480:	462a      	mov	r2, r5
 800d482:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d486:	f7f3 fb29 	bl	8000adc <__aeabi_dcmplt>
 800d48a:	bb38      	cbnz	r0, 800d4dc <_dtoa_r+0x48c>
 800d48c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d490:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d494:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d496:	2b00      	cmp	r3, #0
 800d498:	f2c0 8157 	blt.w	800d74a <_dtoa_r+0x6fa>
 800d49c:	2f0e      	cmp	r7, #14
 800d49e:	f300 8154 	bgt.w	800d74a <_dtoa_r+0x6fa>
 800d4a2:	4b4b      	ldr	r3, [pc, #300]	@ (800d5d0 <_dtoa_r+0x580>)
 800d4a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d4a8:	ed93 7b00 	vldr	d7, [r3]
 800d4ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	ed8d 7b00 	vstr	d7, [sp]
 800d4b4:	f280 80e5 	bge.w	800d682 <_dtoa_r+0x632>
 800d4b8:	9b03      	ldr	r3, [sp, #12]
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	f300 80e1 	bgt.w	800d682 <_dtoa_r+0x632>
 800d4c0:	d10c      	bne.n	800d4dc <_dtoa_r+0x48c>
 800d4c2:	4b48      	ldr	r3, [pc, #288]	@ (800d5e4 <_dtoa_r+0x594>)
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	ec51 0b17 	vmov	r0, r1, d7
 800d4ca:	f7f3 f895 	bl	80005f8 <__aeabi_dmul>
 800d4ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4d2:	f7f3 fb17 	bl	8000b04 <__aeabi_dcmpge>
 800d4d6:	2800      	cmp	r0, #0
 800d4d8:	f000 8266 	beq.w	800d9a8 <_dtoa_r+0x958>
 800d4dc:	2400      	movs	r4, #0
 800d4de:	4625      	mov	r5, r4
 800d4e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d4e2:	4656      	mov	r6, sl
 800d4e4:	ea6f 0803 	mvn.w	r8, r3
 800d4e8:	2700      	movs	r7, #0
 800d4ea:	4621      	mov	r1, r4
 800d4ec:	4648      	mov	r0, r9
 800d4ee:	f000 fcbf 	bl	800de70 <_Bfree>
 800d4f2:	2d00      	cmp	r5, #0
 800d4f4:	f000 80bd 	beq.w	800d672 <_dtoa_r+0x622>
 800d4f8:	b12f      	cbz	r7, 800d506 <_dtoa_r+0x4b6>
 800d4fa:	42af      	cmp	r7, r5
 800d4fc:	d003      	beq.n	800d506 <_dtoa_r+0x4b6>
 800d4fe:	4639      	mov	r1, r7
 800d500:	4648      	mov	r0, r9
 800d502:	f000 fcb5 	bl	800de70 <_Bfree>
 800d506:	4629      	mov	r1, r5
 800d508:	4648      	mov	r0, r9
 800d50a:	f000 fcb1 	bl	800de70 <_Bfree>
 800d50e:	e0b0      	b.n	800d672 <_dtoa_r+0x622>
 800d510:	07e2      	lsls	r2, r4, #31
 800d512:	d505      	bpl.n	800d520 <_dtoa_r+0x4d0>
 800d514:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d518:	f7f3 f86e 	bl	80005f8 <__aeabi_dmul>
 800d51c:	3601      	adds	r6, #1
 800d51e:	2301      	movs	r3, #1
 800d520:	1064      	asrs	r4, r4, #1
 800d522:	3508      	adds	r5, #8
 800d524:	e762      	b.n	800d3ec <_dtoa_r+0x39c>
 800d526:	2602      	movs	r6, #2
 800d528:	e765      	b.n	800d3f6 <_dtoa_r+0x3a6>
 800d52a:	9c03      	ldr	r4, [sp, #12]
 800d52c:	46b8      	mov	r8, r7
 800d52e:	e784      	b.n	800d43a <_dtoa_r+0x3ea>
 800d530:	4b27      	ldr	r3, [pc, #156]	@ (800d5d0 <_dtoa_r+0x580>)
 800d532:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d534:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d538:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d53c:	4454      	add	r4, sl
 800d53e:	2900      	cmp	r1, #0
 800d540:	d054      	beq.n	800d5ec <_dtoa_r+0x59c>
 800d542:	4929      	ldr	r1, [pc, #164]	@ (800d5e8 <_dtoa_r+0x598>)
 800d544:	2000      	movs	r0, #0
 800d546:	f7f3 f981 	bl	800084c <__aeabi_ddiv>
 800d54a:	4633      	mov	r3, r6
 800d54c:	462a      	mov	r2, r5
 800d54e:	f7f2 fe9b 	bl	8000288 <__aeabi_dsub>
 800d552:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d556:	4656      	mov	r6, sl
 800d558:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d55c:	f7f3 fafc 	bl	8000b58 <__aeabi_d2iz>
 800d560:	4605      	mov	r5, r0
 800d562:	f7f2 ffdf 	bl	8000524 <__aeabi_i2d>
 800d566:	4602      	mov	r2, r0
 800d568:	460b      	mov	r3, r1
 800d56a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d56e:	f7f2 fe8b 	bl	8000288 <__aeabi_dsub>
 800d572:	3530      	adds	r5, #48	@ 0x30
 800d574:	4602      	mov	r2, r0
 800d576:	460b      	mov	r3, r1
 800d578:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d57c:	f806 5b01 	strb.w	r5, [r6], #1
 800d580:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d584:	f7f3 faaa 	bl	8000adc <__aeabi_dcmplt>
 800d588:	2800      	cmp	r0, #0
 800d58a:	d172      	bne.n	800d672 <_dtoa_r+0x622>
 800d58c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d590:	4911      	ldr	r1, [pc, #68]	@ (800d5d8 <_dtoa_r+0x588>)
 800d592:	2000      	movs	r0, #0
 800d594:	f7f2 fe78 	bl	8000288 <__aeabi_dsub>
 800d598:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d59c:	f7f3 fa9e 	bl	8000adc <__aeabi_dcmplt>
 800d5a0:	2800      	cmp	r0, #0
 800d5a2:	f040 80b4 	bne.w	800d70e <_dtoa_r+0x6be>
 800d5a6:	42a6      	cmp	r6, r4
 800d5a8:	f43f af70 	beq.w	800d48c <_dtoa_r+0x43c>
 800d5ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d5b0:	4b0a      	ldr	r3, [pc, #40]	@ (800d5dc <_dtoa_r+0x58c>)
 800d5b2:	2200      	movs	r2, #0
 800d5b4:	f7f3 f820 	bl	80005f8 <__aeabi_dmul>
 800d5b8:	4b08      	ldr	r3, [pc, #32]	@ (800d5dc <_dtoa_r+0x58c>)
 800d5ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d5be:	2200      	movs	r2, #0
 800d5c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d5c4:	f7f3 f818 	bl	80005f8 <__aeabi_dmul>
 800d5c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d5cc:	e7c4      	b.n	800d558 <_dtoa_r+0x508>
 800d5ce:	bf00      	nop
 800d5d0:	0806f898 	.word	0x0806f898
 800d5d4:	0806f870 	.word	0x0806f870
 800d5d8:	3ff00000 	.word	0x3ff00000
 800d5dc:	40240000 	.word	0x40240000
 800d5e0:	401c0000 	.word	0x401c0000
 800d5e4:	40140000 	.word	0x40140000
 800d5e8:	3fe00000 	.word	0x3fe00000
 800d5ec:	4631      	mov	r1, r6
 800d5ee:	4628      	mov	r0, r5
 800d5f0:	f7f3 f802 	bl	80005f8 <__aeabi_dmul>
 800d5f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d5f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d5fa:	4656      	mov	r6, sl
 800d5fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d600:	f7f3 faaa 	bl	8000b58 <__aeabi_d2iz>
 800d604:	4605      	mov	r5, r0
 800d606:	f7f2 ff8d 	bl	8000524 <__aeabi_i2d>
 800d60a:	4602      	mov	r2, r0
 800d60c:	460b      	mov	r3, r1
 800d60e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d612:	f7f2 fe39 	bl	8000288 <__aeabi_dsub>
 800d616:	3530      	adds	r5, #48	@ 0x30
 800d618:	f806 5b01 	strb.w	r5, [r6], #1
 800d61c:	4602      	mov	r2, r0
 800d61e:	460b      	mov	r3, r1
 800d620:	42a6      	cmp	r6, r4
 800d622:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d626:	f04f 0200 	mov.w	r2, #0
 800d62a:	d124      	bne.n	800d676 <_dtoa_r+0x626>
 800d62c:	4baf      	ldr	r3, [pc, #700]	@ (800d8ec <_dtoa_r+0x89c>)
 800d62e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d632:	f7f2 fe2b 	bl	800028c <__adddf3>
 800d636:	4602      	mov	r2, r0
 800d638:	460b      	mov	r3, r1
 800d63a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d63e:	f7f3 fa6b 	bl	8000b18 <__aeabi_dcmpgt>
 800d642:	2800      	cmp	r0, #0
 800d644:	d163      	bne.n	800d70e <_dtoa_r+0x6be>
 800d646:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d64a:	49a8      	ldr	r1, [pc, #672]	@ (800d8ec <_dtoa_r+0x89c>)
 800d64c:	2000      	movs	r0, #0
 800d64e:	f7f2 fe1b 	bl	8000288 <__aeabi_dsub>
 800d652:	4602      	mov	r2, r0
 800d654:	460b      	mov	r3, r1
 800d656:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d65a:	f7f3 fa3f 	bl	8000adc <__aeabi_dcmplt>
 800d65e:	2800      	cmp	r0, #0
 800d660:	f43f af14 	beq.w	800d48c <_dtoa_r+0x43c>
 800d664:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d666:	1e73      	subs	r3, r6, #1
 800d668:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d66a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d66e:	2b30      	cmp	r3, #48	@ 0x30
 800d670:	d0f8      	beq.n	800d664 <_dtoa_r+0x614>
 800d672:	4647      	mov	r7, r8
 800d674:	e03b      	b.n	800d6ee <_dtoa_r+0x69e>
 800d676:	4b9e      	ldr	r3, [pc, #632]	@ (800d8f0 <_dtoa_r+0x8a0>)
 800d678:	f7f2 ffbe 	bl	80005f8 <__aeabi_dmul>
 800d67c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d680:	e7bc      	b.n	800d5fc <_dtoa_r+0x5ac>
 800d682:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d686:	4656      	mov	r6, sl
 800d688:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d68c:	4620      	mov	r0, r4
 800d68e:	4629      	mov	r1, r5
 800d690:	f7f3 f8dc 	bl	800084c <__aeabi_ddiv>
 800d694:	f7f3 fa60 	bl	8000b58 <__aeabi_d2iz>
 800d698:	4680      	mov	r8, r0
 800d69a:	f7f2 ff43 	bl	8000524 <__aeabi_i2d>
 800d69e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d6a2:	f7f2 ffa9 	bl	80005f8 <__aeabi_dmul>
 800d6a6:	4602      	mov	r2, r0
 800d6a8:	460b      	mov	r3, r1
 800d6aa:	4620      	mov	r0, r4
 800d6ac:	4629      	mov	r1, r5
 800d6ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d6b2:	f7f2 fde9 	bl	8000288 <__aeabi_dsub>
 800d6b6:	f806 4b01 	strb.w	r4, [r6], #1
 800d6ba:	9d03      	ldr	r5, [sp, #12]
 800d6bc:	eba6 040a 	sub.w	r4, r6, sl
 800d6c0:	42a5      	cmp	r5, r4
 800d6c2:	4602      	mov	r2, r0
 800d6c4:	460b      	mov	r3, r1
 800d6c6:	d133      	bne.n	800d730 <_dtoa_r+0x6e0>
 800d6c8:	f7f2 fde0 	bl	800028c <__adddf3>
 800d6cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d6d0:	4604      	mov	r4, r0
 800d6d2:	460d      	mov	r5, r1
 800d6d4:	f7f3 fa20 	bl	8000b18 <__aeabi_dcmpgt>
 800d6d8:	b9c0      	cbnz	r0, 800d70c <_dtoa_r+0x6bc>
 800d6da:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d6de:	4620      	mov	r0, r4
 800d6e0:	4629      	mov	r1, r5
 800d6e2:	f7f3 f9f1 	bl	8000ac8 <__aeabi_dcmpeq>
 800d6e6:	b110      	cbz	r0, 800d6ee <_dtoa_r+0x69e>
 800d6e8:	f018 0f01 	tst.w	r8, #1
 800d6ec:	d10e      	bne.n	800d70c <_dtoa_r+0x6bc>
 800d6ee:	9902      	ldr	r1, [sp, #8]
 800d6f0:	4648      	mov	r0, r9
 800d6f2:	f000 fbbd 	bl	800de70 <_Bfree>
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	7033      	strb	r3, [r6, #0]
 800d6fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d6fc:	3701      	adds	r7, #1
 800d6fe:	601f      	str	r7, [r3, #0]
 800d700:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d702:	2b00      	cmp	r3, #0
 800d704:	f000 824b 	beq.w	800db9e <_dtoa_r+0xb4e>
 800d708:	601e      	str	r6, [r3, #0]
 800d70a:	e248      	b.n	800db9e <_dtoa_r+0xb4e>
 800d70c:	46b8      	mov	r8, r7
 800d70e:	4633      	mov	r3, r6
 800d710:	461e      	mov	r6, r3
 800d712:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d716:	2a39      	cmp	r2, #57	@ 0x39
 800d718:	d106      	bne.n	800d728 <_dtoa_r+0x6d8>
 800d71a:	459a      	cmp	sl, r3
 800d71c:	d1f8      	bne.n	800d710 <_dtoa_r+0x6c0>
 800d71e:	2230      	movs	r2, #48	@ 0x30
 800d720:	f108 0801 	add.w	r8, r8, #1
 800d724:	f88a 2000 	strb.w	r2, [sl]
 800d728:	781a      	ldrb	r2, [r3, #0]
 800d72a:	3201      	adds	r2, #1
 800d72c:	701a      	strb	r2, [r3, #0]
 800d72e:	e7a0      	b.n	800d672 <_dtoa_r+0x622>
 800d730:	4b6f      	ldr	r3, [pc, #444]	@ (800d8f0 <_dtoa_r+0x8a0>)
 800d732:	2200      	movs	r2, #0
 800d734:	f7f2 ff60 	bl	80005f8 <__aeabi_dmul>
 800d738:	2200      	movs	r2, #0
 800d73a:	2300      	movs	r3, #0
 800d73c:	4604      	mov	r4, r0
 800d73e:	460d      	mov	r5, r1
 800d740:	f7f3 f9c2 	bl	8000ac8 <__aeabi_dcmpeq>
 800d744:	2800      	cmp	r0, #0
 800d746:	d09f      	beq.n	800d688 <_dtoa_r+0x638>
 800d748:	e7d1      	b.n	800d6ee <_dtoa_r+0x69e>
 800d74a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d74c:	2a00      	cmp	r2, #0
 800d74e:	f000 80ea 	beq.w	800d926 <_dtoa_r+0x8d6>
 800d752:	9a07      	ldr	r2, [sp, #28]
 800d754:	2a01      	cmp	r2, #1
 800d756:	f300 80cd 	bgt.w	800d8f4 <_dtoa_r+0x8a4>
 800d75a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d75c:	2a00      	cmp	r2, #0
 800d75e:	f000 80c1 	beq.w	800d8e4 <_dtoa_r+0x894>
 800d762:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d766:	9c08      	ldr	r4, [sp, #32]
 800d768:	9e00      	ldr	r6, [sp, #0]
 800d76a:	9a00      	ldr	r2, [sp, #0]
 800d76c:	441a      	add	r2, r3
 800d76e:	9200      	str	r2, [sp, #0]
 800d770:	9a06      	ldr	r2, [sp, #24]
 800d772:	2101      	movs	r1, #1
 800d774:	441a      	add	r2, r3
 800d776:	4648      	mov	r0, r9
 800d778:	9206      	str	r2, [sp, #24]
 800d77a:	f000 fc2d 	bl	800dfd8 <__i2b>
 800d77e:	4605      	mov	r5, r0
 800d780:	b166      	cbz	r6, 800d79c <_dtoa_r+0x74c>
 800d782:	9b06      	ldr	r3, [sp, #24]
 800d784:	2b00      	cmp	r3, #0
 800d786:	dd09      	ble.n	800d79c <_dtoa_r+0x74c>
 800d788:	42b3      	cmp	r3, r6
 800d78a:	9a00      	ldr	r2, [sp, #0]
 800d78c:	bfa8      	it	ge
 800d78e:	4633      	movge	r3, r6
 800d790:	1ad2      	subs	r2, r2, r3
 800d792:	9200      	str	r2, [sp, #0]
 800d794:	9a06      	ldr	r2, [sp, #24]
 800d796:	1af6      	subs	r6, r6, r3
 800d798:	1ad3      	subs	r3, r2, r3
 800d79a:	9306      	str	r3, [sp, #24]
 800d79c:	9b08      	ldr	r3, [sp, #32]
 800d79e:	b30b      	cbz	r3, 800d7e4 <_dtoa_r+0x794>
 800d7a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	f000 80c6 	beq.w	800d934 <_dtoa_r+0x8e4>
 800d7a8:	2c00      	cmp	r4, #0
 800d7aa:	f000 80c0 	beq.w	800d92e <_dtoa_r+0x8de>
 800d7ae:	4629      	mov	r1, r5
 800d7b0:	4622      	mov	r2, r4
 800d7b2:	4648      	mov	r0, r9
 800d7b4:	f000 fcc8 	bl	800e148 <__pow5mult>
 800d7b8:	9a02      	ldr	r2, [sp, #8]
 800d7ba:	4601      	mov	r1, r0
 800d7bc:	4605      	mov	r5, r0
 800d7be:	4648      	mov	r0, r9
 800d7c0:	f000 fc20 	bl	800e004 <__multiply>
 800d7c4:	9902      	ldr	r1, [sp, #8]
 800d7c6:	4680      	mov	r8, r0
 800d7c8:	4648      	mov	r0, r9
 800d7ca:	f000 fb51 	bl	800de70 <_Bfree>
 800d7ce:	9b08      	ldr	r3, [sp, #32]
 800d7d0:	1b1b      	subs	r3, r3, r4
 800d7d2:	9308      	str	r3, [sp, #32]
 800d7d4:	f000 80b1 	beq.w	800d93a <_dtoa_r+0x8ea>
 800d7d8:	9a08      	ldr	r2, [sp, #32]
 800d7da:	4641      	mov	r1, r8
 800d7dc:	4648      	mov	r0, r9
 800d7de:	f000 fcb3 	bl	800e148 <__pow5mult>
 800d7e2:	9002      	str	r0, [sp, #8]
 800d7e4:	2101      	movs	r1, #1
 800d7e6:	4648      	mov	r0, r9
 800d7e8:	f000 fbf6 	bl	800dfd8 <__i2b>
 800d7ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d7ee:	4604      	mov	r4, r0
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	f000 81d8 	beq.w	800dba6 <_dtoa_r+0xb56>
 800d7f6:	461a      	mov	r2, r3
 800d7f8:	4601      	mov	r1, r0
 800d7fa:	4648      	mov	r0, r9
 800d7fc:	f000 fca4 	bl	800e148 <__pow5mult>
 800d800:	9b07      	ldr	r3, [sp, #28]
 800d802:	2b01      	cmp	r3, #1
 800d804:	4604      	mov	r4, r0
 800d806:	f300 809f 	bgt.w	800d948 <_dtoa_r+0x8f8>
 800d80a:	9b04      	ldr	r3, [sp, #16]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	f040 8097 	bne.w	800d940 <_dtoa_r+0x8f0>
 800d812:	9b05      	ldr	r3, [sp, #20]
 800d814:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d818:	2b00      	cmp	r3, #0
 800d81a:	f040 8093 	bne.w	800d944 <_dtoa_r+0x8f4>
 800d81e:	9b05      	ldr	r3, [sp, #20]
 800d820:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d824:	0d1b      	lsrs	r3, r3, #20
 800d826:	051b      	lsls	r3, r3, #20
 800d828:	b133      	cbz	r3, 800d838 <_dtoa_r+0x7e8>
 800d82a:	9b00      	ldr	r3, [sp, #0]
 800d82c:	3301      	adds	r3, #1
 800d82e:	9300      	str	r3, [sp, #0]
 800d830:	9b06      	ldr	r3, [sp, #24]
 800d832:	3301      	adds	r3, #1
 800d834:	9306      	str	r3, [sp, #24]
 800d836:	2301      	movs	r3, #1
 800d838:	9308      	str	r3, [sp, #32]
 800d83a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	f000 81b8 	beq.w	800dbb2 <_dtoa_r+0xb62>
 800d842:	6923      	ldr	r3, [r4, #16]
 800d844:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d848:	6918      	ldr	r0, [r3, #16]
 800d84a:	f000 fb79 	bl	800df40 <__hi0bits>
 800d84e:	f1c0 0020 	rsb	r0, r0, #32
 800d852:	9b06      	ldr	r3, [sp, #24]
 800d854:	4418      	add	r0, r3
 800d856:	f010 001f 	ands.w	r0, r0, #31
 800d85a:	f000 8082 	beq.w	800d962 <_dtoa_r+0x912>
 800d85e:	f1c0 0320 	rsb	r3, r0, #32
 800d862:	2b04      	cmp	r3, #4
 800d864:	dd73      	ble.n	800d94e <_dtoa_r+0x8fe>
 800d866:	9b00      	ldr	r3, [sp, #0]
 800d868:	f1c0 001c 	rsb	r0, r0, #28
 800d86c:	4403      	add	r3, r0
 800d86e:	9300      	str	r3, [sp, #0]
 800d870:	9b06      	ldr	r3, [sp, #24]
 800d872:	4403      	add	r3, r0
 800d874:	4406      	add	r6, r0
 800d876:	9306      	str	r3, [sp, #24]
 800d878:	9b00      	ldr	r3, [sp, #0]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	dd05      	ble.n	800d88a <_dtoa_r+0x83a>
 800d87e:	9902      	ldr	r1, [sp, #8]
 800d880:	461a      	mov	r2, r3
 800d882:	4648      	mov	r0, r9
 800d884:	f000 fcba 	bl	800e1fc <__lshift>
 800d888:	9002      	str	r0, [sp, #8]
 800d88a:	9b06      	ldr	r3, [sp, #24]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	dd05      	ble.n	800d89c <_dtoa_r+0x84c>
 800d890:	4621      	mov	r1, r4
 800d892:	461a      	mov	r2, r3
 800d894:	4648      	mov	r0, r9
 800d896:	f000 fcb1 	bl	800e1fc <__lshift>
 800d89a:	4604      	mov	r4, r0
 800d89c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d061      	beq.n	800d966 <_dtoa_r+0x916>
 800d8a2:	9802      	ldr	r0, [sp, #8]
 800d8a4:	4621      	mov	r1, r4
 800d8a6:	f000 fd15 	bl	800e2d4 <__mcmp>
 800d8aa:	2800      	cmp	r0, #0
 800d8ac:	da5b      	bge.n	800d966 <_dtoa_r+0x916>
 800d8ae:	2300      	movs	r3, #0
 800d8b0:	9902      	ldr	r1, [sp, #8]
 800d8b2:	220a      	movs	r2, #10
 800d8b4:	4648      	mov	r0, r9
 800d8b6:	f000 fafd 	bl	800deb4 <__multadd>
 800d8ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8bc:	9002      	str	r0, [sp, #8]
 800d8be:	f107 38ff 	add.w	r8, r7, #4294967295
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	f000 8177 	beq.w	800dbb6 <_dtoa_r+0xb66>
 800d8c8:	4629      	mov	r1, r5
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	220a      	movs	r2, #10
 800d8ce:	4648      	mov	r0, r9
 800d8d0:	f000 faf0 	bl	800deb4 <__multadd>
 800d8d4:	f1bb 0f00 	cmp.w	fp, #0
 800d8d8:	4605      	mov	r5, r0
 800d8da:	dc6f      	bgt.n	800d9bc <_dtoa_r+0x96c>
 800d8dc:	9b07      	ldr	r3, [sp, #28]
 800d8de:	2b02      	cmp	r3, #2
 800d8e0:	dc49      	bgt.n	800d976 <_dtoa_r+0x926>
 800d8e2:	e06b      	b.n	800d9bc <_dtoa_r+0x96c>
 800d8e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d8e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d8ea:	e73c      	b.n	800d766 <_dtoa_r+0x716>
 800d8ec:	3fe00000 	.word	0x3fe00000
 800d8f0:	40240000 	.word	0x40240000
 800d8f4:	9b03      	ldr	r3, [sp, #12]
 800d8f6:	1e5c      	subs	r4, r3, #1
 800d8f8:	9b08      	ldr	r3, [sp, #32]
 800d8fa:	42a3      	cmp	r3, r4
 800d8fc:	db09      	blt.n	800d912 <_dtoa_r+0x8c2>
 800d8fe:	1b1c      	subs	r4, r3, r4
 800d900:	9b03      	ldr	r3, [sp, #12]
 800d902:	2b00      	cmp	r3, #0
 800d904:	f6bf af30 	bge.w	800d768 <_dtoa_r+0x718>
 800d908:	9b00      	ldr	r3, [sp, #0]
 800d90a:	9a03      	ldr	r2, [sp, #12]
 800d90c:	1a9e      	subs	r6, r3, r2
 800d90e:	2300      	movs	r3, #0
 800d910:	e72b      	b.n	800d76a <_dtoa_r+0x71a>
 800d912:	9b08      	ldr	r3, [sp, #32]
 800d914:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d916:	9408      	str	r4, [sp, #32]
 800d918:	1ae3      	subs	r3, r4, r3
 800d91a:	441a      	add	r2, r3
 800d91c:	9e00      	ldr	r6, [sp, #0]
 800d91e:	9b03      	ldr	r3, [sp, #12]
 800d920:	920d      	str	r2, [sp, #52]	@ 0x34
 800d922:	2400      	movs	r4, #0
 800d924:	e721      	b.n	800d76a <_dtoa_r+0x71a>
 800d926:	9c08      	ldr	r4, [sp, #32]
 800d928:	9e00      	ldr	r6, [sp, #0]
 800d92a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d92c:	e728      	b.n	800d780 <_dtoa_r+0x730>
 800d92e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d932:	e751      	b.n	800d7d8 <_dtoa_r+0x788>
 800d934:	9a08      	ldr	r2, [sp, #32]
 800d936:	9902      	ldr	r1, [sp, #8]
 800d938:	e750      	b.n	800d7dc <_dtoa_r+0x78c>
 800d93a:	f8cd 8008 	str.w	r8, [sp, #8]
 800d93e:	e751      	b.n	800d7e4 <_dtoa_r+0x794>
 800d940:	2300      	movs	r3, #0
 800d942:	e779      	b.n	800d838 <_dtoa_r+0x7e8>
 800d944:	9b04      	ldr	r3, [sp, #16]
 800d946:	e777      	b.n	800d838 <_dtoa_r+0x7e8>
 800d948:	2300      	movs	r3, #0
 800d94a:	9308      	str	r3, [sp, #32]
 800d94c:	e779      	b.n	800d842 <_dtoa_r+0x7f2>
 800d94e:	d093      	beq.n	800d878 <_dtoa_r+0x828>
 800d950:	9a00      	ldr	r2, [sp, #0]
 800d952:	331c      	adds	r3, #28
 800d954:	441a      	add	r2, r3
 800d956:	9200      	str	r2, [sp, #0]
 800d958:	9a06      	ldr	r2, [sp, #24]
 800d95a:	441a      	add	r2, r3
 800d95c:	441e      	add	r6, r3
 800d95e:	9206      	str	r2, [sp, #24]
 800d960:	e78a      	b.n	800d878 <_dtoa_r+0x828>
 800d962:	4603      	mov	r3, r0
 800d964:	e7f4      	b.n	800d950 <_dtoa_r+0x900>
 800d966:	9b03      	ldr	r3, [sp, #12]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	46b8      	mov	r8, r7
 800d96c:	dc20      	bgt.n	800d9b0 <_dtoa_r+0x960>
 800d96e:	469b      	mov	fp, r3
 800d970:	9b07      	ldr	r3, [sp, #28]
 800d972:	2b02      	cmp	r3, #2
 800d974:	dd1e      	ble.n	800d9b4 <_dtoa_r+0x964>
 800d976:	f1bb 0f00 	cmp.w	fp, #0
 800d97a:	f47f adb1 	bne.w	800d4e0 <_dtoa_r+0x490>
 800d97e:	4621      	mov	r1, r4
 800d980:	465b      	mov	r3, fp
 800d982:	2205      	movs	r2, #5
 800d984:	4648      	mov	r0, r9
 800d986:	f000 fa95 	bl	800deb4 <__multadd>
 800d98a:	4601      	mov	r1, r0
 800d98c:	4604      	mov	r4, r0
 800d98e:	9802      	ldr	r0, [sp, #8]
 800d990:	f000 fca0 	bl	800e2d4 <__mcmp>
 800d994:	2800      	cmp	r0, #0
 800d996:	f77f ada3 	ble.w	800d4e0 <_dtoa_r+0x490>
 800d99a:	4656      	mov	r6, sl
 800d99c:	2331      	movs	r3, #49	@ 0x31
 800d99e:	f806 3b01 	strb.w	r3, [r6], #1
 800d9a2:	f108 0801 	add.w	r8, r8, #1
 800d9a6:	e59f      	b.n	800d4e8 <_dtoa_r+0x498>
 800d9a8:	9c03      	ldr	r4, [sp, #12]
 800d9aa:	46b8      	mov	r8, r7
 800d9ac:	4625      	mov	r5, r4
 800d9ae:	e7f4      	b.n	800d99a <_dtoa_r+0x94a>
 800d9b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d9b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	f000 8101 	beq.w	800dbbe <_dtoa_r+0xb6e>
 800d9bc:	2e00      	cmp	r6, #0
 800d9be:	dd05      	ble.n	800d9cc <_dtoa_r+0x97c>
 800d9c0:	4629      	mov	r1, r5
 800d9c2:	4632      	mov	r2, r6
 800d9c4:	4648      	mov	r0, r9
 800d9c6:	f000 fc19 	bl	800e1fc <__lshift>
 800d9ca:	4605      	mov	r5, r0
 800d9cc:	9b08      	ldr	r3, [sp, #32]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d05c      	beq.n	800da8c <_dtoa_r+0xa3c>
 800d9d2:	6869      	ldr	r1, [r5, #4]
 800d9d4:	4648      	mov	r0, r9
 800d9d6:	f000 fa0b 	bl	800ddf0 <_Balloc>
 800d9da:	4606      	mov	r6, r0
 800d9dc:	b928      	cbnz	r0, 800d9ea <_dtoa_r+0x99a>
 800d9de:	4b82      	ldr	r3, [pc, #520]	@ (800dbe8 <_dtoa_r+0xb98>)
 800d9e0:	4602      	mov	r2, r0
 800d9e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d9e6:	f7ff bb4a 	b.w	800d07e <_dtoa_r+0x2e>
 800d9ea:	692a      	ldr	r2, [r5, #16]
 800d9ec:	3202      	adds	r2, #2
 800d9ee:	0092      	lsls	r2, r2, #2
 800d9f0:	f105 010c 	add.w	r1, r5, #12
 800d9f4:	300c      	adds	r0, #12
 800d9f6:	f000 fe43 	bl	800e680 <memcpy>
 800d9fa:	2201      	movs	r2, #1
 800d9fc:	4631      	mov	r1, r6
 800d9fe:	4648      	mov	r0, r9
 800da00:	f000 fbfc 	bl	800e1fc <__lshift>
 800da04:	f10a 0301 	add.w	r3, sl, #1
 800da08:	9300      	str	r3, [sp, #0]
 800da0a:	eb0a 030b 	add.w	r3, sl, fp
 800da0e:	9308      	str	r3, [sp, #32]
 800da10:	9b04      	ldr	r3, [sp, #16]
 800da12:	f003 0301 	and.w	r3, r3, #1
 800da16:	462f      	mov	r7, r5
 800da18:	9306      	str	r3, [sp, #24]
 800da1a:	4605      	mov	r5, r0
 800da1c:	9b00      	ldr	r3, [sp, #0]
 800da1e:	9802      	ldr	r0, [sp, #8]
 800da20:	4621      	mov	r1, r4
 800da22:	f103 3bff 	add.w	fp, r3, #4294967295
 800da26:	f7ff fa89 	bl	800cf3c <quorem>
 800da2a:	4603      	mov	r3, r0
 800da2c:	3330      	adds	r3, #48	@ 0x30
 800da2e:	9003      	str	r0, [sp, #12]
 800da30:	4639      	mov	r1, r7
 800da32:	9802      	ldr	r0, [sp, #8]
 800da34:	9309      	str	r3, [sp, #36]	@ 0x24
 800da36:	f000 fc4d 	bl	800e2d4 <__mcmp>
 800da3a:	462a      	mov	r2, r5
 800da3c:	9004      	str	r0, [sp, #16]
 800da3e:	4621      	mov	r1, r4
 800da40:	4648      	mov	r0, r9
 800da42:	f000 fc63 	bl	800e30c <__mdiff>
 800da46:	68c2      	ldr	r2, [r0, #12]
 800da48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da4a:	4606      	mov	r6, r0
 800da4c:	bb02      	cbnz	r2, 800da90 <_dtoa_r+0xa40>
 800da4e:	4601      	mov	r1, r0
 800da50:	9802      	ldr	r0, [sp, #8]
 800da52:	f000 fc3f 	bl	800e2d4 <__mcmp>
 800da56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da58:	4602      	mov	r2, r0
 800da5a:	4631      	mov	r1, r6
 800da5c:	4648      	mov	r0, r9
 800da5e:	920c      	str	r2, [sp, #48]	@ 0x30
 800da60:	9309      	str	r3, [sp, #36]	@ 0x24
 800da62:	f000 fa05 	bl	800de70 <_Bfree>
 800da66:	9b07      	ldr	r3, [sp, #28]
 800da68:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800da6a:	9e00      	ldr	r6, [sp, #0]
 800da6c:	ea42 0103 	orr.w	r1, r2, r3
 800da70:	9b06      	ldr	r3, [sp, #24]
 800da72:	4319      	orrs	r1, r3
 800da74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da76:	d10d      	bne.n	800da94 <_dtoa_r+0xa44>
 800da78:	2b39      	cmp	r3, #57	@ 0x39
 800da7a:	d027      	beq.n	800dacc <_dtoa_r+0xa7c>
 800da7c:	9a04      	ldr	r2, [sp, #16]
 800da7e:	2a00      	cmp	r2, #0
 800da80:	dd01      	ble.n	800da86 <_dtoa_r+0xa36>
 800da82:	9b03      	ldr	r3, [sp, #12]
 800da84:	3331      	adds	r3, #49	@ 0x31
 800da86:	f88b 3000 	strb.w	r3, [fp]
 800da8a:	e52e      	b.n	800d4ea <_dtoa_r+0x49a>
 800da8c:	4628      	mov	r0, r5
 800da8e:	e7b9      	b.n	800da04 <_dtoa_r+0x9b4>
 800da90:	2201      	movs	r2, #1
 800da92:	e7e2      	b.n	800da5a <_dtoa_r+0xa0a>
 800da94:	9904      	ldr	r1, [sp, #16]
 800da96:	2900      	cmp	r1, #0
 800da98:	db04      	blt.n	800daa4 <_dtoa_r+0xa54>
 800da9a:	9807      	ldr	r0, [sp, #28]
 800da9c:	4301      	orrs	r1, r0
 800da9e:	9806      	ldr	r0, [sp, #24]
 800daa0:	4301      	orrs	r1, r0
 800daa2:	d120      	bne.n	800dae6 <_dtoa_r+0xa96>
 800daa4:	2a00      	cmp	r2, #0
 800daa6:	ddee      	ble.n	800da86 <_dtoa_r+0xa36>
 800daa8:	9902      	ldr	r1, [sp, #8]
 800daaa:	9300      	str	r3, [sp, #0]
 800daac:	2201      	movs	r2, #1
 800daae:	4648      	mov	r0, r9
 800dab0:	f000 fba4 	bl	800e1fc <__lshift>
 800dab4:	4621      	mov	r1, r4
 800dab6:	9002      	str	r0, [sp, #8]
 800dab8:	f000 fc0c 	bl	800e2d4 <__mcmp>
 800dabc:	2800      	cmp	r0, #0
 800dabe:	9b00      	ldr	r3, [sp, #0]
 800dac0:	dc02      	bgt.n	800dac8 <_dtoa_r+0xa78>
 800dac2:	d1e0      	bne.n	800da86 <_dtoa_r+0xa36>
 800dac4:	07da      	lsls	r2, r3, #31
 800dac6:	d5de      	bpl.n	800da86 <_dtoa_r+0xa36>
 800dac8:	2b39      	cmp	r3, #57	@ 0x39
 800daca:	d1da      	bne.n	800da82 <_dtoa_r+0xa32>
 800dacc:	2339      	movs	r3, #57	@ 0x39
 800dace:	f88b 3000 	strb.w	r3, [fp]
 800dad2:	4633      	mov	r3, r6
 800dad4:	461e      	mov	r6, r3
 800dad6:	3b01      	subs	r3, #1
 800dad8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800dadc:	2a39      	cmp	r2, #57	@ 0x39
 800dade:	d04e      	beq.n	800db7e <_dtoa_r+0xb2e>
 800dae0:	3201      	adds	r2, #1
 800dae2:	701a      	strb	r2, [r3, #0]
 800dae4:	e501      	b.n	800d4ea <_dtoa_r+0x49a>
 800dae6:	2a00      	cmp	r2, #0
 800dae8:	dd03      	ble.n	800daf2 <_dtoa_r+0xaa2>
 800daea:	2b39      	cmp	r3, #57	@ 0x39
 800daec:	d0ee      	beq.n	800dacc <_dtoa_r+0xa7c>
 800daee:	3301      	adds	r3, #1
 800daf0:	e7c9      	b.n	800da86 <_dtoa_r+0xa36>
 800daf2:	9a00      	ldr	r2, [sp, #0]
 800daf4:	9908      	ldr	r1, [sp, #32]
 800daf6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dafa:	428a      	cmp	r2, r1
 800dafc:	d028      	beq.n	800db50 <_dtoa_r+0xb00>
 800dafe:	9902      	ldr	r1, [sp, #8]
 800db00:	2300      	movs	r3, #0
 800db02:	220a      	movs	r2, #10
 800db04:	4648      	mov	r0, r9
 800db06:	f000 f9d5 	bl	800deb4 <__multadd>
 800db0a:	42af      	cmp	r7, r5
 800db0c:	9002      	str	r0, [sp, #8]
 800db0e:	f04f 0300 	mov.w	r3, #0
 800db12:	f04f 020a 	mov.w	r2, #10
 800db16:	4639      	mov	r1, r7
 800db18:	4648      	mov	r0, r9
 800db1a:	d107      	bne.n	800db2c <_dtoa_r+0xadc>
 800db1c:	f000 f9ca 	bl	800deb4 <__multadd>
 800db20:	4607      	mov	r7, r0
 800db22:	4605      	mov	r5, r0
 800db24:	9b00      	ldr	r3, [sp, #0]
 800db26:	3301      	adds	r3, #1
 800db28:	9300      	str	r3, [sp, #0]
 800db2a:	e777      	b.n	800da1c <_dtoa_r+0x9cc>
 800db2c:	f000 f9c2 	bl	800deb4 <__multadd>
 800db30:	4629      	mov	r1, r5
 800db32:	4607      	mov	r7, r0
 800db34:	2300      	movs	r3, #0
 800db36:	220a      	movs	r2, #10
 800db38:	4648      	mov	r0, r9
 800db3a:	f000 f9bb 	bl	800deb4 <__multadd>
 800db3e:	4605      	mov	r5, r0
 800db40:	e7f0      	b.n	800db24 <_dtoa_r+0xad4>
 800db42:	f1bb 0f00 	cmp.w	fp, #0
 800db46:	bfcc      	ite	gt
 800db48:	465e      	movgt	r6, fp
 800db4a:	2601      	movle	r6, #1
 800db4c:	4456      	add	r6, sl
 800db4e:	2700      	movs	r7, #0
 800db50:	9902      	ldr	r1, [sp, #8]
 800db52:	9300      	str	r3, [sp, #0]
 800db54:	2201      	movs	r2, #1
 800db56:	4648      	mov	r0, r9
 800db58:	f000 fb50 	bl	800e1fc <__lshift>
 800db5c:	4621      	mov	r1, r4
 800db5e:	9002      	str	r0, [sp, #8]
 800db60:	f000 fbb8 	bl	800e2d4 <__mcmp>
 800db64:	2800      	cmp	r0, #0
 800db66:	dcb4      	bgt.n	800dad2 <_dtoa_r+0xa82>
 800db68:	d102      	bne.n	800db70 <_dtoa_r+0xb20>
 800db6a:	9b00      	ldr	r3, [sp, #0]
 800db6c:	07db      	lsls	r3, r3, #31
 800db6e:	d4b0      	bmi.n	800dad2 <_dtoa_r+0xa82>
 800db70:	4633      	mov	r3, r6
 800db72:	461e      	mov	r6, r3
 800db74:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800db78:	2a30      	cmp	r2, #48	@ 0x30
 800db7a:	d0fa      	beq.n	800db72 <_dtoa_r+0xb22>
 800db7c:	e4b5      	b.n	800d4ea <_dtoa_r+0x49a>
 800db7e:	459a      	cmp	sl, r3
 800db80:	d1a8      	bne.n	800dad4 <_dtoa_r+0xa84>
 800db82:	2331      	movs	r3, #49	@ 0x31
 800db84:	f108 0801 	add.w	r8, r8, #1
 800db88:	f88a 3000 	strb.w	r3, [sl]
 800db8c:	e4ad      	b.n	800d4ea <_dtoa_r+0x49a>
 800db8e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800db90:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800dbec <_dtoa_r+0xb9c>
 800db94:	b11b      	cbz	r3, 800db9e <_dtoa_r+0xb4e>
 800db96:	f10a 0308 	add.w	r3, sl, #8
 800db9a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800db9c:	6013      	str	r3, [r2, #0]
 800db9e:	4650      	mov	r0, sl
 800dba0:	b017      	add	sp, #92	@ 0x5c
 800dba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dba6:	9b07      	ldr	r3, [sp, #28]
 800dba8:	2b01      	cmp	r3, #1
 800dbaa:	f77f ae2e 	ble.w	800d80a <_dtoa_r+0x7ba>
 800dbae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dbb0:	9308      	str	r3, [sp, #32]
 800dbb2:	2001      	movs	r0, #1
 800dbb4:	e64d      	b.n	800d852 <_dtoa_r+0x802>
 800dbb6:	f1bb 0f00 	cmp.w	fp, #0
 800dbba:	f77f aed9 	ble.w	800d970 <_dtoa_r+0x920>
 800dbbe:	4656      	mov	r6, sl
 800dbc0:	9802      	ldr	r0, [sp, #8]
 800dbc2:	4621      	mov	r1, r4
 800dbc4:	f7ff f9ba 	bl	800cf3c <quorem>
 800dbc8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800dbcc:	f806 3b01 	strb.w	r3, [r6], #1
 800dbd0:	eba6 020a 	sub.w	r2, r6, sl
 800dbd4:	4593      	cmp	fp, r2
 800dbd6:	ddb4      	ble.n	800db42 <_dtoa_r+0xaf2>
 800dbd8:	9902      	ldr	r1, [sp, #8]
 800dbda:	2300      	movs	r3, #0
 800dbdc:	220a      	movs	r2, #10
 800dbde:	4648      	mov	r0, r9
 800dbe0:	f000 f968 	bl	800deb4 <__multadd>
 800dbe4:	9002      	str	r0, [sp, #8]
 800dbe6:	e7eb      	b.n	800dbc0 <_dtoa_r+0xb70>
 800dbe8:	0806f7dc 	.word	0x0806f7dc
 800dbec:	0806f777 	.word	0x0806f777

0800dbf0 <_free_r>:
 800dbf0:	b538      	push	{r3, r4, r5, lr}
 800dbf2:	4605      	mov	r5, r0
 800dbf4:	2900      	cmp	r1, #0
 800dbf6:	d041      	beq.n	800dc7c <_free_r+0x8c>
 800dbf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dbfc:	1f0c      	subs	r4, r1, #4
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	bfb8      	it	lt
 800dc02:	18e4      	addlt	r4, r4, r3
 800dc04:	f000 f8e8 	bl	800ddd8 <__malloc_lock>
 800dc08:	4a1d      	ldr	r2, [pc, #116]	@ (800dc80 <_free_r+0x90>)
 800dc0a:	6813      	ldr	r3, [r2, #0]
 800dc0c:	b933      	cbnz	r3, 800dc1c <_free_r+0x2c>
 800dc0e:	6063      	str	r3, [r4, #4]
 800dc10:	6014      	str	r4, [r2, #0]
 800dc12:	4628      	mov	r0, r5
 800dc14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc18:	f000 b8e4 	b.w	800dde4 <__malloc_unlock>
 800dc1c:	42a3      	cmp	r3, r4
 800dc1e:	d908      	bls.n	800dc32 <_free_r+0x42>
 800dc20:	6820      	ldr	r0, [r4, #0]
 800dc22:	1821      	adds	r1, r4, r0
 800dc24:	428b      	cmp	r3, r1
 800dc26:	bf01      	itttt	eq
 800dc28:	6819      	ldreq	r1, [r3, #0]
 800dc2a:	685b      	ldreq	r3, [r3, #4]
 800dc2c:	1809      	addeq	r1, r1, r0
 800dc2e:	6021      	streq	r1, [r4, #0]
 800dc30:	e7ed      	b.n	800dc0e <_free_r+0x1e>
 800dc32:	461a      	mov	r2, r3
 800dc34:	685b      	ldr	r3, [r3, #4]
 800dc36:	b10b      	cbz	r3, 800dc3c <_free_r+0x4c>
 800dc38:	42a3      	cmp	r3, r4
 800dc3a:	d9fa      	bls.n	800dc32 <_free_r+0x42>
 800dc3c:	6811      	ldr	r1, [r2, #0]
 800dc3e:	1850      	adds	r0, r2, r1
 800dc40:	42a0      	cmp	r0, r4
 800dc42:	d10b      	bne.n	800dc5c <_free_r+0x6c>
 800dc44:	6820      	ldr	r0, [r4, #0]
 800dc46:	4401      	add	r1, r0
 800dc48:	1850      	adds	r0, r2, r1
 800dc4a:	4283      	cmp	r3, r0
 800dc4c:	6011      	str	r1, [r2, #0]
 800dc4e:	d1e0      	bne.n	800dc12 <_free_r+0x22>
 800dc50:	6818      	ldr	r0, [r3, #0]
 800dc52:	685b      	ldr	r3, [r3, #4]
 800dc54:	6053      	str	r3, [r2, #4]
 800dc56:	4408      	add	r0, r1
 800dc58:	6010      	str	r0, [r2, #0]
 800dc5a:	e7da      	b.n	800dc12 <_free_r+0x22>
 800dc5c:	d902      	bls.n	800dc64 <_free_r+0x74>
 800dc5e:	230c      	movs	r3, #12
 800dc60:	602b      	str	r3, [r5, #0]
 800dc62:	e7d6      	b.n	800dc12 <_free_r+0x22>
 800dc64:	6820      	ldr	r0, [r4, #0]
 800dc66:	1821      	adds	r1, r4, r0
 800dc68:	428b      	cmp	r3, r1
 800dc6a:	bf04      	itt	eq
 800dc6c:	6819      	ldreq	r1, [r3, #0]
 800dc6e:	685b      	ldreq	r3, [r3, #4]
 800dc70:	6063      	str	r3, [r4, #4]
 800dc72:	bf04      	itt	eq
 800dc74:	1809      	addeq	r1, r1, r0
 800dc76:	6021      	streq	r1, [r4, #0]
 800dc78:	6054      	str	r4, [r2, #4]
 800dc7a:	e7ca      	b.n	800dc12 <_free_r+0x22>
 800dc7c:	bd38      	pop	{r3, r4, r5, pc}
 800dc7e:	bf00      	nop
 800dc80:	20006070 	.word	0x20006070

0800dc84 <malloc>:
 800dc84:	4b02      	ldr	r3, [pc, #8]	@ (800dc90 <malloc+0xc>)
 800dc86:	4601      	mov	r1, r0
 800dc88:	6818      	ldr	r0, [r3, #0]
 800dc8a:	f000 b825 	b.w	800dcd8 <_malloc_r>
 800dc8e:	bf00      	nop
 800dc90:	20000040 	.word	0x20000040

0800dc94 <sbrk_aligned>:
 800dc94:	b570      	push	{r4, r5, r6, lr}
 800dc96:	4e0f      	ldr	r6, [pc, #60]	@ (800dcd4 <sbrk_aligned+0x40>)
 800dc98:	460c      	mov	r4, r1
 800dc9a:	6831      	ldr	r1, [r6, #0]
 800dc9c:	4605      	mov	r5, r0
 800dc9e:	b911      	cbnz	r1, 800dca6 <sbrk_aligned+0x12>
 800dca0:	f000 fcde 	bl	800e660 <_sbrk_r>
 800dca4:	6030      	str	r0, [r6, #0]
 800dca6:	4621      	mov	r1, r4
 800dca8:	4628      	mov	r0, r5
 800dcaa:	f000 fcd9 	bl	800e660 <_sbrk_r>
 800dcae:	1c43      	adds	r3, r0, #1
 800dcb0:	d103      	bne.n	800dcba <sbrk_aligned+0x26>
 800dcb2:	f04f 34ff 	mov.w	r4, #4294967295
 800dcb6:	4620      	mov	r0, r4
 800dcb8:	bd70      	pop	{r4, r5, r6, pc}
 800dcba:	1cc4      	adds	r4, r0, #3
 800dcbc:	f024 0403 	bic.w	r4, r4, #3
 800dcc0:	42a0      	cmp	r0, r4
 800dcc2:	d0f8      	beq.n	800dcb6 <sbrk_aligned+0x22>
 800dcc4:	1a21      	subs	r1, r4, r0
 800dcc6:	4628      	mov	r0, r5
 800dcc8:	f000 fcca 	bl	800e660 <_sbrk_r>
 800dccc:	3001      	adds	r0, #1
 800dcce:	d1f2      	bne.n	800dcb6 <sbrk_aligned+0x22>
 800dcd0:	e7ef      	b.n	800dcb2 <sbrk_aligned+0x1e>
 800dcd2:	bf00      	nop
 800dcd4:	2000606c 	.word	0x2000606c

0800dcd8 <_malloc_r>:
 800dcd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dcdc:	1ccd      	adds	r5, r1, #3
 800dcde:	f025 0503 	bic.w	r5, r5, #3
 800dce2:	3508      	adds	r5, #8
 800dce4:	2d0c      	cmp	r5, #12
 800dce6:	bf38      	it	cc
 800dce8:	250c      	movcc	r5, #12
 800dcea:	2d00      	cmp	r5, #0
 800dcec:	4606      	mov	r6, r0
 800dcee:	db01      	blt.n	800dcf4 <_malloc_r+0x1c>
 800dcf0:	42a9      	cmp	r1, r5
 800dcf2:	d904      	bls.n	800dcfe <_malloc_r+0x26>
 800dcf4:	230c      	movs	r3, #12
 800dcf6:	6033      	str	r3, [r6, #0]
 800dcf8:	2000      	movs	r0, #0
 800dcfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dcfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ddd4 <_malloc_r+0xfc>
 800dd02:	f000 f869 	bl	800ddd8 <__malloc_lock>
 800dd06:	f8d8 3000 	ldr.w	r3, [r8]
 800dd0a:	461c      	mov	r4, r3
 800dd0c:	bb44      	cbnz	r4, 800dd60 <_malloc_r+0x88>
 800dd0e:	4629      	mov	r1, r5
 800dd10:	4630      	mov	r0, r6
 800dd12:	f7ff ffbf 	bl	800dc94 <sbrk_aligned>
 800dd16:	1c43      	adds	r3, r0, #1
 800dd18:	4604      	mov	r4, r0
 800dd1a:	d158      	bne.n	800ddce <_malloc_r+0xf6>
 800dd1c:	f8d8 4000 	ldr.w	r4, [r8]
 800dd20:	4627      	mov	r7, r4
 800dd22:	2f00      	cmp	r7, #0
 800dd24:	d143      	bne.n	800ddae <_malloc_r+0xd6>
 800dd26:	2c00      	cmp	r4, #0
 800dd28:	d04b      	beq.n	800ddc2 <_malloc_r+0xea>
 800dd2a:	6823      	ldr	r3, [r4, #0]
 800dd2c:	4639      	mov	r1, r7
 800dd2e:	4630      	mov	r0, r6
 800dd30:	eb04 0903 	add.w	r9, r4, r3
 800dd34:	f000 fc94 	bl	800e660 <_sbrk_r>
 800dd38:	4581      	cmp	r9, r0
 800dd3a:	d142      	bne.n	800ddc2 <_malloc_r+0xea>
 800dd3c:	6821      	ldr	r1, [r4, #0]
 800dd3e:	1a6d      	subs	r5, r5, r1
 800dd40:	4629      	mov	r1, r5
 800dd42:	4630      	mov	r0, r6
 800dd44:	f7ff ffa6 	bl	800dc94 <sbrk_aligned>
 800dd48:	3001      	adds	r0, #1
 800dd4a:	d03a      	beq.n	800ddc2 <_malloc_r+0xea>
 800dd4c:	6823      	ldr	r3, [r4, #0]
 800dd4e:	442b      	add	r3, r5
 800dd50:	6023      	str	r3, [r4, #0]
 800dd52:	f8d8 3000 	ldr.w	r3, [r8]
 800dd56:	685a      	ldr	r2, [r3, #4]
 800dd58:	bb62      	cbnz	r2, 800ddb4 <_malloc_r+0xdc>
 800dd5a:	f8c8 7000 	str.w	r7, [r8]
 800dd5e:	e00f      	b.n	800dd80 <_malloc_r+0xa8>
 800dd60:	6822      	ldr	r2, [r4, #0]
 800dd62:	1b52      	subs	r2, r2, r5
 800dd64:	d420      	bmi.n	800dda8 <_malloc_r+0xd0>
 800dd66:	2a0b      	cmp	r2, #11
 800dd68:	d917      	bls.n	800dd9a <_malloc_r+0xc2>
 800dd6a:	1961      	adds	r1, r4, r5
 800dd6c:	42a3      	cmp	r3, r4
 800dd6e:	6025      	str	r5, [r4, #0]
 800dd70:	bf18      	it	ne
 800dd72:	6059      	strne	r1, [r3, #4]
 800dd74:	6863      	ldr	r3, [r4, #4]
 800dd76:	bf08      	it	eq
 800dd78:	f8c8 1000 	streq.w	r1, [r8]
 800dd7c:	5162      	str	r2, [r4, r5]
 800dd7e:	604b      	str	r3, [r1, #4]
 800dd80:	4630      	mov	r0, r6
 800dd82:	f000 f82f 	bl	800dde4 <__malloc_unlock>
 800dd86:	f104 000b 	add.w	r0, r4, #11
 800dd8a:	1d23      	adds	r3, r4, #4
 800dd8c:	f020 0007 	bic.w	r0, r0, #7
 800dd90:	1ac2      	subs	r2, r0, r3
 800dd92:	bf1c      	itt	ne
 800dd94:	1a1b      	subne	r3, r3, r0
 800dd96:	50a3      	strne	r3, [r4, r2]
 800dd98:	e7af      	b.n	800dcfa <_malloc_r+0x22>
 800dd9a:	6862      	ldr	r2, [r4, #4]
 800dd9c:	42a3      	cmp	r3, r4
 800dd9e:	bf0c      	ite	eq
 800dda0:	f8c8 2000 	streq.w	r2, [r8]
 800dda4:	605a      	strne	r2, [r3, #4]
 800dda6:	e7eb      	b.n	800dd80 <_malloc_r+0xa8>
 800dda8:	4623      	mov	r3, r4
 800ddaa:	6864      	ldr	r4, [r4, #4]
 800ddac:	e7ae      	b.n	800dd0c <_malloc_r+0x34>
 800ddae:	463c      	mov	r4, r7
 800ddb0:	687f      	ldr	r7, [r7, #4]
 800ddb2:	e7b6      	b.n	800dd22 <_malloc_r+0x4a>
 800ddb4:	461a      	mov	r2, r3
 800ddb6:	685b      	ldr	r3, [r3, #4]
 800ddb8:	42a3      	cmp	r3, r4
 800ddba:	d1fb      	bne.n	800ddb4 <_malloc_r+0xdc>
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	6053      	str	r3, [r2, #4]
 800ddc0:	e7de      	b.n	800dd80 <_malloc_r+0xa8>
 800ddc2:	230c      	movs	r3, #12
 800ddc4:	6033      	str	r3, [r6, #0]
 800ddc6:	4630      	mov	r0, r6
 800ddc8:	f000 f80c 	bl	800dde4 <__malloc_unlock>
 800ddcc:	e794      	b.n	800dcf8 <_malloc_r+0x20>
 800ddce:	6005      	str	r5, [r0, #0]
 800ddd0:	e7d6      	b.n	800dd80 <_malloc_r+0xa8>
 800ddd2:	bf00      	nop
 800ddd4:	20006070 	.word	0x20006070

0800ddd8 <__malloc_lock>:
 800ddd8:	4801      	ldr	r0, [pc, #4]	@ (800dde0 <__malloc_lock+0x8>)
 800ddda:	f7ff b88e 	b.w	800cefa <__retarget_lock_acquire_recursive>
 800ddde:	bf00      	nop
 800dde0:	20006068 	.word	0x20006068

0800dde4 <__malloc_unlock>:
 800dde4:	4801      	ldr	r0, [pc, #4]	@ (800ddec <__malloc_unlock+0x8>)
 800dde6:	f7ff b889 	b.w	800cefc <__retarget_lock_release_recursive>
 800ddea:	bf00      	nop
 800ddec:	20006068 	.word	0x20006068

0800ddf0 <_Balloc>:
 800ddf0:	b570      	push	{r4, r5, r6, lr}
 800ddf2:	69c6      	ldr	r6, [r0, #28]
 800ddf4:	4604      	mov	r4, r0
 800ddf6:	460d      	mov	r5, r1
 800ddf8:	b976      	cbnz	r6, 800de18 <_Balloc+0x28>
 800ddfa:	2010      	movs	r0, #16
 800ddfc:	f7ff ff42 	bl	800dc84 <malloc>
 800de00:	4602      	mov	r2, r0
 800de02:	61e0      	str	r0, [r4, #28]
 800de04:	b920      	cbnz	r0, 800de10 <_Balloc+0x20>
 800de06:	4b18      	ldr	r3, [pc, #96]	@ (800de68 <_Balloc+0x78>)
 800de08:	4818      	ldr	r0, [pc, #96]	@ (800de6c <_Balloc+0x7c>)
 800de0a:	216b      	movs	r1, #107	@ 0x6b
 800de0c:	f7ff f878 	bl	800cf00 <__assert_func>
 800de10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800de14:	6006      	str	r6, [r0, #0]
 800de16:	60c6      	str	r6, [r0, #12]
 800de18:	69e6      	ldr	r6, [r4, #28]
 800de1a:	68f3      	ldr	r3, [r6, #12]
 800de1c:	b183      	cbz	r3, 800de40 <_Balloc+0x50>
 800de1e:	69e3      	ldr	r3, [r4, #28]
 800de20:	68db      	ldr	r3, [r3, #12]
 800de22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800de26:	b9b8      	cbnz	r0, 800de58 <_Balloc+0x68>
 800de28:	2101      	movs	r1, #1
 800de2a:	fa01 f605 	lsl.w	r6, r1, r5
 800de2e:	1d72      	adds	r2, r6, #5
 800de30:	0092      	lsls	r2, r2, #2
 800de32:	4620      	mov	r0, r4
 800de34:	f000 fc39 	bl	800e6aa <_calloc_r>
 800de38:	b160      	cbz	r0, 800de54 <_Balloc+0x64>
 800de3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800de3e:	e00e      	b.n	800de5e <_Balloc+0x6e>
 800de40:	2221      	movs	r2, #33	@ 0x21
 800de42:	2104      	movs	r1, #4
 800de44:	4620      	mov	r0, r4
 800de46:	f000 fc30 	bl	800e6aa <_calloc_r>
 800de4a:	69e3      	ldr	r3, [r4, #28]
 800de4c:	60f0      	str	r0, [r6, #12]
 800de4e:	68db      	ldr	r3, [r3, #12]
 800de50:	2b00      	cmp	r3, #0
 800de52:	d1e4      	bne.n	800de1e <_Balloc+0x2e>
 800de54:	2000      	movs	r0, #0
 800de56:	bd70      	pop	{r4, r5, r6, pc}
 800de58:	6802      	ldr	r2, [r0, #0]
 800de5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800de5e:	2300      	movs	r3, #0
 800de60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800de64:	e7f7      	b.n	800de56 <_Balloc+0x66>
 800de66:	bf00      	nop
 800de68:	0806f698 	.word	0x0806f698
 800de6c:	0806f7ed 	.word	0x0806f7ed

0800de70 <_Bfree>:
 800de70:	b570      	push	{r4, r5, r6, lr}
 800de72:	69c6      	ldr	r6, [r0, #28]
 800de74:	4605      	mov	r5, r0
 800de76:	460c      	mov	r4, r1
 800de78:	b976      	cbnz	r6, 800de98 <_Bfree+0x28>
 800de7a:	2010      	movs	r0, #16
 800de7c:	f7ff ff02 	bl	800dc84 <malloc>
 800de80:	4602      	mov	r2, r0
 800de82:	61e8      	str	r0, [r5, #28]
 800de84:	b920      	cbnz	r0, 800de90 <_Bfree+0x20>
 800de86:	4b09      	ldr	r3, [pc, #36]	@ (800deac <_Bfree+0x3c>)
 800de88:	4809      	ldr	r0, [pc, #36]	@ (800deb0 <_Bfree+0x40>)
 800de8a:	218f      	movs	r1, #143	@ 0x8f
 800de8c:	f7ff f838 	bl	800cf00 <__assert_func>
 800de90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800de94:	6006      	str	r6, [r0, #0]
 800de96:	60c6      	str	r6, [r0, #12]
 800de98:	b13c      	cbz	r4, 800deaa <_Bfree+0x3a>
 800de9a:	69eb      	ldr	r3, [r5, #28]
 800de9c:	6862      	ldr	r2, [r4, #4]
 800de9e:	68db      	ldr	r3, [r3, #12]
 800dea0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dea4:	6021      	str	r1, [r4, #0]
 800dea6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800deaa:	bd70      	pop	{r4, r5, r6, pc}
 800deac:	0806f698 	.word	0x0806f698
 800deb0:	0806f7ed 	.word	0x0806f7ed

0800deb4 <__multadd>:
 800deb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800deb8:	690d      	ldr	r5, [r1, #16]
 800deba:	4607      	mov	r7, r0
 800debc:	460c      	mov	r4, r1
 800debe:	461e      	mov	r6, r3
 800dec0:	f101 0c14 	add.w	ip, r1, #20
 800dec4:	2000      	movs	r0, #0
 800dec6:	f8dc 3000 	ldr.w	r3, [ip]
 800deca:	b299      	uxth	r1, r3
 800decc:	fb02 6101 	mla	r1, r2, r1, r6
 800ded0:	0c1e      	lsrs	r6, r3, #16
 800ded2:	0c0b      	lsrs	r3, r1, #16
 800ded4:	fb02 3306 	mla	r3, r2, r6, r3
 800ded8:	b289      	uxth	r1, r1
 800deda:	3001      	adds	r0, #1
 800dedc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dee0:	4285      	cmp	r5, r0
 800dee2:	f84c 1b04 	str.w	r1, [ip], #4
 800dee6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800deea:	dcec      	bgt.n	800dec6 <__multadd+0x12>
 800deec:	b30e      	cbz	r6, 800df32 <__multadd+0x7e>
 800deee:	68a3      	ldr	r3, [r4, #8]
 800def0:	42ab      	cmp	r3, r5
 800def2:	dc19      	bgt.n	800df28 <__multadd+0x74>
 800def4:	6861      	ldr	r1, [r4, #4]
 800def6:	4638      	mov	r0, r7
 800def8:	3101      	adds	r1, #1
 800defa:	f7ff ff79 	bl	800ddf0 <_Balloc>
 800defe:	4680      	mov	r8, r0
 800df00:	b928      	cbnz	r0, 800df0e <__multadd+0x5a>
 800df02:	4602      	mov	r2, r0
 800df04:	4b0c      	ldr	r3, [pc, #48]	@ (800df38 <__multadd+0x84>)
 800df06:	480d      	ldr	r0, [pc, #52]	@ (800df3c <__multadd+0x88>)
 800df08:	21ba      	movs	r1, #186	@ 0xba
 800df0a:	f7fe fff9 	bl	800cf00 <__assert_func>
 800df0e:	6922      	ldr	r2, [r4, #16]
 800df10:	3202      	adds	r2, #2
 800df12:	f104 010c 	add.w	r1, r4, #12
 800df16:	0092      	lsls	r2, r2, #2
 800df18:	300c      	adds	r0, #12
 800df1a:	f000 fbb1 	bl	800e680 <memcpy>
 800df1e:	4621      	mov	r1, r4
 800df20:	4638      	mov	r0, r7
 800df22:	f7ff ffa5 	bl	800de70 <_Bfree>
 800df26:	4644      	mov	r4, r8
 800df28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800df2c:	3501      	adds	r5, #1
 800df2e:	615e      	str	r6, [r3, #20]
 800df30:	6125      	str	r5, [r4, #16]
 800df32:	4620      	mov	r0, r4
 800df34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df38:	0806f7dc 	.word	0x0806f7dc
 800df3c:	0806f7ed 	.word	0x0806f7ed

0800df40 <__hi0bits>:
 800df40:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800df44:	4603      	mov	r3, r0
 800df46:	bf36      	itet	cc
 800df48:	0403      	lslcc	r3, r0, #16
 800df4a:	2000      	movcs	r0, #0
 800df4c:	2010      	movcc	r0, #16
 800df4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800df52:	bf3c      	itt	cc
 800df54:	021b      	lslcc	r3, r3, #8
 800df56:	3008      	addcc	r0, #8
 800df58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800df5c:	bf3c      	itt	cc
 800df5e:	011b      	lslcc	r3, r3, #4
 800df60:	3004      	addcc	r0, #4
 800df62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800df66:	bf3c      	itt	cc
 800df68:	009b      	lslcc	r3, r3, #2
 800df6a:	3002      	addcc	r0, #2
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	db05      	blt.n	800df7c <__hi0bits+0x3c>
 800df70:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800df74:	f100 0001 	add.w	r0, r0, #1
 800df78:	bf08      	it	eq
 800df7a:	2020      	moveq	r0, #32
 800df7c:	4770      	bx	lr

0800df7e <__lo0bits>:
 800df7e:	6803      	ldr	r3, [r0, #0]
 800df80:	4602      	mov	r2, r0
 800df82:	f013 0007 	ands.w	r0, r3, #7
 800df86:	d00b      	beq.n	800dfa0 <__lo0bits+0x22>
 800df88:	07d9      	lsls	r1, r3, #31
 800df8a:	d421      	bmi.n	800dfd0 <__lo0bits+0x52>
 800df8c:	0798      	lsls	r0, r3, #30
 800df8e:	bf49      	itett	mi
 800df90:	085b      	lsrmi	r3, r3, #1
 800df92:	089b      	lsrpl	r3, r3, #2
 800df94:	2001      	movmi	r0, #1
 800df96:	6013      	strmi	r3, [r2, #0]
 800df98:	bf5c      	itt	pl
 800df9a:	6013      	strpl	r3, [r2, #0]
 800df9c:	2002      	movpl	r0, #2
 800df9e:	4770      	bx	lr
 800dfa0:	b299      	uxth	r1, r3
 800dfa2:	b909      	cbnz	r1, 800dfa8 <__lo0bits+0x2a>
 800dfa4:	0c1b      	lsrs	r3, r3, #16
 800dfa6:	2010      	movs	r0, #16
 800dfa8:	b2d9      	uxtb	r1, r3
 800dfaa:	b909      	cbnz	r1, 800dfb0 <__lo0bits+0x32>
 800dfac:	3008      	adds	r0, #8
 800dfae:	0a1b      	lsrs	r3, r3, #8
 800dfb0:	0719      	lsls	r1, r3, #28
 800dfb2:	bf04      	itt	eq
 800dfb4:	091b      	lsreq	r3, r3, #4
 800dfb6:	3004      	addeq	r0, #4
 800dfb8:	0799      	lsls	r1, r3, #30
 800dfba:	bf04      	itt	eq
 800dfbc:	089b      	lsreq	r3, r3, #2
 800dfbe:	3002      	addeq	r0, #2
 800dfc0:	07d9      	lsls	r1, r3, #31
 800dfc2:	d403      	bmi.n	800dfcc <__lo0bits+0x4e>
 800dfc4:	085b      	lsrs	r3, r3, #1
 800dfc6:	f100 0001 	add.w	r0, r0, #1
 800dfca:	d003      	beq.n	800dfd4 <__lo0bits+0x56>
 800dfcc:	6013      	str	r3, [r2, #0]
 800dfce:	4770      	bx	lr
 800dfd0:	2000      	movs	r0, #0
 800dfd2:	4770      	bx	lr
 800dfd4:	2020      	movs	r0, #32
 800dfd6:	4770      	bx	lr

0800dfd8 <__i2b>:
 800dfd8:	b510      	push	{r4, lr}
 800dfda:	460c      	mov	r4, r1
 800dfdc:	2101      	movs	r1, #1
 800dfde:	f7ff ff07 	bl	800ddf0 <_Balloc>
 800dfe2:	4602      	mov	r2, r0
 800dfe4:	b928      	cbnz	r0, 800dff2 <__i2b+0x1a>
 800dfe6:	4b05      	ldr	r3, [pc, #20]	@ (800dffc <__i2b+0x24>)
 800dfe8:	4805      	ldr	r0, [pc, #20]	@ (800e000 <__i2b+0x28>)
 800dfea:	f240 1145 	movw	r1, #325	@ 0x145
 800dfee:	f7fe ff87 	bl	800cf00 <__assert_func>
 800dff2:	2301      	movs	r3, #1
 800dff4:	6144      	str	r4, [r0, #20]
 800dff6:	6103      	str	r3, [r0, #16]
 800dff8:	bd10      	pop	{r4, pc}
 800dffa:	bf00      	nop
 800dffc:	0806f7dc 	.word	0x0806f7dc
 800e000:	0806f7ed 	.word	0x0806f7ed

0800e004 <__multiply>:
 800e004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e008:	4617      	mov	r7, r2
 800e00a:	690a      	ldr	r2, [r1, #16]
 800e00c:	693b      	ldr	r3, [r7, #16]
 800e00e:	429a      	cmp	r2, r3
 800e010:	bfa8      	it	ge
 800e012:	463b      	movge	r3, r7
 800e014:	4689      	mov	r9, r1
 800e016:	bfa4      	itt	ge
 800e018:	460f      	movge	r7, r1
 800e01a:	4699      	movge	r9, r3
 800e01c:	693d      	ldr	r5, [r7, #16]
 800e01e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e022:	68bb      	ldr	r3, [r7, #8]
 800e024:	6879      	ldr	r1, [r7, #4]
 800e026:	eb05 060a 	add.w	r6, r5, sl
 800e02a:	42b3      	cmp	r3, r6
 800e02c:	b085      	sub	sp, #20
 800e02e:	bfb8      	it	lt
 800e030:	3101      	addlt	r1, #1
 800e032:	f7ff fedd 	bl	800ddf0 <_Balloc>
 800e036:	b930      	cbnz	r0, 800e046 <__multiply+0x42>
 800e038:	4602      	mov	r2, r0
 800e03a:	4b41      	ldr	r3, [pc, #260]	@ (800e140 <__multiply+0x13c>)
 800e03c:	4841      	ldr	r0, [pc, #260]	@ (800e144 <__multiply+0x140>)
 800e03e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e042:	f7fe ff5d 	bl	800cf00 <__assert_func>
 800e046:	f100 0414 	add.w	r4, r0, #20
 800e04a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e04e:	4623      	mov	r3, r4
 800e050:	2200      	movs	r2, #0
 800e052:	4573      	cmp	r3, lr
 800e054:	d320      	bcc.n	800e098 <__multiply+0x94>
 800e056:	f107 0814 	add.w	r8, r7, #20
 800e05a:	f109 0114 	add.w	r1, r9, #20
 800e05e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e062:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e066:	9302      	str	r3, [sp, #8]
 800e068:	1beb      	subs	r3, r5, r7
 800e06a:	3b15      	subs	r3, #21
 800e06c:	f023 0303 	bic.w	r3, r3, #3
 800e070:	3304      	adds	r3, #4
 800e072:	3715      	adds	r7, #21
 800e074:	42bd      	cmp	r5, r7
 800e076:	bf38      	it	cc
 800e078:	2304      	movcc	r3, #4
 800e07a:	9301      	str	r3, [sp, #4]
 800e07c:	9b02      	ldr	r3, [sp, #8]
 800e07e:	9103      	str	r1, [sp, #12]
 800e080:	428b      	cmp	r3, r1
 800e082:	d80c      	bhi.n	800e09e <__multiply+0x9a>
 800e084:	2e00      	cmp	r6, #0
 800e086:	dd03      	ble.n	800e090 <__multiply+0x8c>
 800e088:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d055      	beq.n	800e13c <__multiply+0x138>
 800e090:	6106      	str	r6, [r0, #16]
 800e092:	b005      	add	sp, #20
 800e094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e098:	f843 2b04 	str.w	r2, [r3], #4
 800e09c:	e7d9      	b.n	800e052 <__multiply+0x4e>
 800e09e:	f8b1 a000 	ldrh.w	sl, [r1]
 800e0a2:	f1ba 0f00 	cmp.w	sl, #0
 800e0a6:	d01f      	beq.n	800e0e8 <__multiply+0xe4>
 800e0a8:	46c4      	mov	ip, r8
 800e0aa:	46a1      	mov	r9, r4
 800e0ac:	2700      	movs	r7, #0
 800e0ae:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e0b2:	f8d9 3000 	ldr.w	r3, [r9]
 800e0b6:	fa1f fb82 	uxth.w	fp, r2
 800e0ba:	b29b      	uxth	r3, r3
 800e0bc:	fb0a 330b 	mla	r3, sl, fp, r3
 800e0c0:	443b      	add	r3, r7
 800e0c2:	f8d9 7000 	ldr.w	r7, [r9]
 800e0c6:	0c12      	lsrs	r2, r2, #16
 800e0c8:	0c3f      	lsrs	r7, r7, #16
 800e0ca:	fb0a 7202 	mla	r2, sl, r2, r7
 800e0ce:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e0d2:	b29b      	uxth	r3, r3
 800e0d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e0d8:	4565      	cmp	r5, ip
 800e0da:	f849 3b04 	str.w	r3, [r9], #4
 800e0de:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e0e2:	d8e4      	bhi.n	800e0ae <__multiply+0xaa>
 800e0e4:	9b01      	ldr	r3, [sp, #4]
 800e0e6:	50e7      	str	r7, [r4, r3]
 800e0e8:	9b03      	ldr	r3, [sp, #12]
 800e0ea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e0ee:	3104      	adds	r1, #4
 800e0f0:	f1b9 0f00 	cmp.w	r9, #0
 800e0f4:	d020      	beq.n	800e138 <__multiply+0x134>
 800e0f6:	6823      	ldr	r3, [r4, #0]
 800e0f8:	4647      	mov	r7, r8
 800e0fa:	46a4      	mov	ip, r4
 800e0fc:	f04f 0a00 	mov.w	sl, #0
 800e100:	f8b7 b000 	ldrh.w	fp, [r7]
 800e104:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e108:	fb09 220b 	mla	r2, r9, fp, r2
 800e10c:	4452      	add	r2, sl
 800e10e:	b29b      	uxth	r3, r3
 800e110:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e114:	f84c 3b04 	str.w	r3, [ip], #4
 800e118:	f857 3b04 	ldr.w	r3, [r7], #4
 800e11c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e120:	f8bc 3000 	ldrh.w	r3, [ip]
 800e124:	fb09 330a 	mla	r3, r9, sl, r3
 800e128:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e12c:	42bd      	cmp	r5, r7
 800e12e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e132:	d8e5      	bhi.n	800e100 <__multiply+0xfc>
 800e134:	9a01      	ldr	r2, [sp, #4]
 800e136:	50a3      	str	r3, [r4, r2]
 800e138:	3404      	adds	r4, #4
 800e13a:	e79f      	b.n	800e07c <__multiply+0x78>
 800e13c:	3e01      	subs	r6, #1
 800e13e:	e7a1      	b.n	800e084 <__multiply+0x80>
 800e140:	0806f7dc 	.word	0x0806f7dc
 800e144:	0806f7ed 	.word	0x0806f7ed

0800e148 <__pow5mult>:
 800e148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e14c:	4615      	mov	r5, r2
 800e14e:	f012 0203 	ands.w	r2, r2, #3
 800e152:	4607      	mov	r7, r0
 800e154:	460e      	mov	r6, r1
 800e156:	d007      	beq.n	800e168 <__pow5mult+0x20>
 800e158:	4c25      	ldr	r4, [pc, #148]	@ (800e1f0 <__pow5mult+0xa8>)
 800e15a:	3a01      	subs	r2, #1
 800e15c:	2300      	movs	r3, #0
 800e15e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e162:	f7ff fea7 	bl	800deb4 <__multadd>
 800e166:	4606      	mov	r6, r0
 800e168:	10ad      	asrs	r5, r5, #2
 800e16a:	d03d      	beq.n	800e1e8 <__pow5mult+0xa0>
 800e16c:	69fc      	ldr	r4, [r7, #28]
 800e16e:	b97c      	cbnz	r4, 800e190 <__pow5mult+0x48>
 800e170:	2010      	movs	r0, #16
 800e172:	f7ff fd87 	bl	800dc84 <malloc>
 800e176:	4602      	mov	r2, r0
 800e178:	61f8      	str	r0, [r7, #28]
 800e17a:	b928      	cbnz	r0, 800e188 <__pow5mult+0x40>
 800e17c:	4b1d      	ldr	r3, [pc, #116]	@ (800e1f4 <__pow5mult+0xac>)
 800e17e:	481e      	ldr	r0, [pc, #120]	@ (800e1f8 <__pow5mult+0xb0>)
 800e180:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e184:	f7fe febc 	bl	800cf00 <__assert_func>
 800e188:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e18c:	6004      	str	r4, [r0, #0]
 800e18e:	60c4      	str	r4, [r0, #12]
 800e190:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e194:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e198:	b94c      	cbnz	r4, 800e1ae <__pow5mult+0x66>
 800e19a:	f240 2171 	movw	r1, #625	@ 0x271
 800e19e:	4638      	mov	r0, r7
 800e1a0:	f7ff ff1a 	bl	800dfd8 <__i2b>
 800e1a4:	2300      	movs	r3, #0
 800e1a6:	f8c8 0008 	str.w	r0, [r8, #8]
 800e1aa:	4604      	mov	r4, r0
 800e1ac:	6003      	str	r3, [r0, #0]
 800e1ae:	f04f 0900 	mov.w	r9, #0
 800e1b2:	07eb      	lsls	r3, r5, #31
 800e1b4:	d50a      	bpl.n	800e1cc <__pow5mult+0x84>
 800e1b6:	4631      	mov	r1, r6
 800e1b8:	4622      	mov	r2, r4
 800e1ba:	4638      	mov	r0, r7
 800e1bc:	f7ff ff22 	bl	800e004 <__multiply>
 800e1c0:	4631      	mov	r1, r6
 800e1c2:	4680      	mov	r8, r0
 800e1c4:	4638      	mov	r0, r7
 800e1c6:	f7ff fe53 	bl	800de70 <_Bfree>
 800e1ca:	4646      	mov	r6, r8
 800e1cc:	106d      	asrs	r5, r5, #1
 800e1ce:	d00b      	beq.n	800e1e8 <__pow5mult+0xa0>
 800e1d0:	6820      	ldr	r0, [r4, #0]
 800e1d2:	b938      	cbnz	r0, 800e1e4 <__pow5mult+0x9c>
 800e1d4:	4622      	mov	r2, r4
 800e1d6:	4621      	mov	r1, r4
 800e1d8:	4638      	mov	r0, r7
 800e1da:	f7ff ff13 	bl	800e004 <__multiply>
 800e1de:	6020      	str	r0, [r4, #0]
 800e1e0:	f8c0 9000 	str.w	r9, [r0]
 800e1e4:	4604      	mov	r4, r0
 800e1e6:	e7e4      	b.n	800e1b2 <__pow5mult+0x6a>
 800e1e8:	4630      	mov	r0, r6
 800e1ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e1ee:	bf00      	nop
 800e1f0:	0806f864 	.word	0x0806f864
 800e1f4:	0806f698 	.word	0x0806f698
 800e1f8:	0806f7ed 	.word	0x0806f7ed

0800e1fc <__lshift>:
 800e1fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e200:	460c      	mov	r4, r1
 800e202:	6849      	ldr	r1, [r1, #4]
 800e204:	6923      	ldr	r3, [r4, #16]
 800e206:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e20a:	68a3      	ldr	r3, [r4, #8]
 800e20c:	4607      	mov	r7, r0
 800e20e:	4691      	mov	r9, r2
 800e210:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e214:	f108 0601 	add.w	r6, r8, #1
 800e218:	42b3      	cmp	r3, r6
 800e21a:	db0b      	blt.n	800e234 <__lshift+0x38>
 800e21c:	4638      	mov	r0, r7
 800e21e:	f7ff fde7 	bl	800ddf0 <_Balloc>
 800e222:	4605      	mov	r5, r0
 800e224:	b948      	cbnz	r0, 800e23a <__lshift+0x3e>
 800e226:	4602      	mov	r2, r0
 800e228:	4b28      	ldr	r3, [pc, #160]	@ (800e2cc <__lshift+0xd0>)
 800e22a:	4829      	ldr	r0, [pc, #164]	@ (800e2d0 <__lshift+0xd4>)
 800e22c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e230:	f7fe fe66 	bl	800cf00 <__assert_func>
 800e234:	3101      	adds	r1, #1
 800e236:	005b      	lsls	r3, r3, #1
 800e238:	e7ee      	b.n	800e218 <__lshift+0x1c>
 800e23a:	2300      	movs	r3, #0
 800e23c:	f100 0114 	add.w	r1, r0, #20
 800e240:	f100 0210 	add.w	r2, r0, #16
 800e244:	4618      	mov	r0, r3
 800e246:	4553      	cmp	r3, sl
 800e248:	db33      	blt.n	800e2b2 <__lshift+0xb6>
 800e24a:	6920      	ldr	r0, [r4, #16]
 800e24c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e250:	f104 0314 	add.w	r3, r4, #20
 800e254:	f019 091f 	ands.w	r9, r9, #31
 800e258:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e25c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e260:	d02b      	beq.n	800e2ba <__lshift+0xbe>
 800e262:	f1c9 0e20 	rsb	lr, r9, #32
 800e266:	468a      	mov	sl, r1
 800e268:	2200      	movs	r2, #0
 800e26a:	6818      	ldr	r0, [r3, #0]
 800e26c:	fa00 f009 	lsl.w	r0, r0, r9
 800e270:	4310      	orrs	r0, r2
 800e272:	f84a 0b04 	str.w	r0, [sl], #4
 800e276:	f853 2b04 	ldr.w	r2, [r3], #4
 800e27a:	459c      	cmp	ip, r3
 800e27c:	fa22 f20e 	lsr.w	r2, r2, lr
 800e280:	d8f3      	bhi.n	800e26a <__lshift+0x6e>
 800e282:	ebac 0304 	sub.w	r3, ip, r4
 800e286:	3b15      	subs	r3, #21
 800e288:	f023 0303 	bic.w	r3, r3, #3
 800e28c:	3304      	adds	r3, #4
 800e28e:	f104 0015 	add.w	r0, r4, #21
 800e292:	4560      	cmp	r0, ip
 800e294:	bf88      	it	hi
 800e296:	2304      	movhi	r3, #4
 800e298:	50ca      	str	r2, [r1, r3]
 800e29a:	b10a      	cbz	r2, 800e2a0 <__lshift+0xa4>
 800e29c:	f108 0602 	add.w	r6, r8, #2
 800e2a0:	3e01      	subs	r6, #1
 800e2a2:	4638      	mov	r0, r7
 800e2a4:	612e      	str	r6, [r5, #16]
 800e2a6:	4621      	mov	r1, r4
 800e2a8:	f7ff fde2 	bl	800de70 <_Bfree>
 800e2ac:	4628      	mov	r0, r5
 800e2ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e2b2:	f842 0f04 	str.w	r0, [r2, #4]!
 800e2b6:	3301      	adds	r3, #1
 800e2b8:	e7c5      	b.n	800e246 <__lshift+0x4a>
 800e2ba:	3904      	subs	r1, #4
 800e2bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800e2c0:	f841 2f04 	str.w	r2, [r1, #4]!
 800e2c4:	459c      	cmp	ip, r3
 800e2c6:	d8f9      	bhi.n	800e2bc <__lshift+0xc0>
 800e2c8:	e7ea      	b.n	800e2a0 <__lshift+0xa4>
 800e2ca:	bf00      	nop
 800e2cc:	0806f7dc 	.word	0x0806f7dc
 800e2d0:	0806f7ed 	.word	0x0806f7ed

0800e2d4 <__mcmp>:
 800e2d4:	690a      	ldr	r2, [r1, #16]
 800e2d6:	4603      	mov	r3, r0
 800e2d8:	6900      	ldr	r0, [r0, #16]
 800e2da:	1a80      	subs	r0, r0, r2
 800e2dc:	b530      	push	{r4, r5, lr}
 800e2de:	d10e      	bne.n	800e2fe <__mcmp+0x2a>
 800e2e0:	3314      	adds	r3, #20
 800e2e2:	3114      	adds	r1, #20
 800e2e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e2e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e2ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e2f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e2f4:	4295      	cmp	r5, r2
 800e2f6:	d003      	beq.n	800e300 <__mcmp+0x2c>
 800e2f8:	d205      	bcs.n	800e306 <__mcmp+0x32>
 800e2fa:	f04f 30ff 	mov.w	r0, #4294967295
 800e2fe:	bd30      	pop	{r4, r5, pc}
 800e300:	42a3      	cmp	r3, r4
 800e302:	d3f3      	bcc.n	800e2ec <__mcmp+0x18>
 800e304:	e7fb      	b.n	800e2fe <__mcmp+0x2a>
 800e306:	2001      	movs	r0, #1
 800e308:	e7f9      	b.n	800e2fe <__mcmp+0x2a>
	...

0800e30c <__mdiff>:
 800e30c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e310:	4689      	mov	r9, r1
 800e312:	4606      	mov	r6, r0
 800e314:	4611      	mov	r1, r2
 800e316:	4648      	mov	r0, r9
 800e318:	4614      	mov	r4, r2
 800e31a:	f7ff ffdb 	bl	800e2d4 <__mcmp>
 800e31e:	1e05      	subs	r5, r0, #0
 800e320:	d112      	bne.n	800e348 <__mdiff+0x3c>
 800e322:	4629      	mov	r1, r5
 800e324:	4630      	mov	r0, r6
 800e326:	f7ff fd63 	bl	800ddf0 <_Balloc>
 800e32a:	4602      	mov	r2, r0
 800e32c:	b928      	cbnz	r0, 800e33a <__mdiff+0x2e>
 800e32e:	4b3f      	ldr	r3, [pc, #252]	@ (800e42c <__mdiff+0x120>)
 800e330:	f240 2137 	movw	r1, #567	@ 0x237
 800e334:	483e      	ldr	r0, [pc, #248]	@ (800e430 <__mdiff+0x124>)
 800e336:	f7fe fde3 	bl	800cf00 <__assert_func>
 800e33a:	2301      	movs	r3, #1
 800e33c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e340:	4610      	mov	r0, r2
 800e342:	b003      	add	sp, #12
 800e344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e348:	bfbc      	itt	lt
 800e34a:	464b      	movlt	r3, r9
 800e34c:	46a1      	movlt	r9, r4
 800e34e:	4630      	mov	r0, r6
 800e350:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e354:	bfba      	itte	lt
 800e356:	461c      	movlt	r4, r3
 800e358:	2501      	movlt	r5, #1
 800e35a:	2500      	movge	r5, #0
 800e35c:	f7ff fd48 	bl	800ddf0 <_Balloc>
 800e360:	4602      	mov	r2, r0
 800e362:	b918      	cbnz	r0, 800e36c <__mdiff+0x60>
 800e364:	4b31      	ldr	r3, [pc, #196]	@ (800e42c <__mdiff+0x120>)
 800e366:	f240 2145 	movw	r1, #581	@ 0x245
 800e36a:	e7e3      	b.n	800e334 <__mdiff+0x28>
 800e36c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e370:	6926      	ldr	r6, [r4, #16]
 800e372:	60c5      	str	r5, [r0, #12]
 800e374:	f109 0310 	add.w	r3, r9, #16
 800e378:	f109 0514 	add.w	r5, r9, #20
 800e37c:	f104 0e14 	add.w	lr, r4, #20
 800e380:	f100 0b14 	add.w	fp, r0, #20
 800e384:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e388:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e38c:	9301      	str	r3, [sp, #4]
 800e38e:	46d9      	mov	r9, fp
 800e390:	f04f 0c00 	mov.w	ip, #0
 800e394:	9b01      	ldr	r3, [sp, #4]
 800e396:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e39a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e39e:	9301      	str	r3, [sp, #4]
 800e3a0:	fa1f f38a 	uxth.w	r3, sl
 800e3a4:	4619      	mov	r1, r3
 800e3a6:	b283      	uxth	r3, r0
 800e3a8:	1acb      	subs	r3, r1, r3
 800e3aa:	0c00      	lsrs	r0, r0, #16
 800e3ac:	4463      	add	r3, ip
 800e3ae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e3b2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e3b6:	b29b      	uxth	r3, r3
 800e3b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e3bc:	4576      	cmp	r6, lr
 800e3be:	f849 3b04 	str.w	r3, [r9], #4
 800e3c2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e3c6:	d8e5      	bhi.n	800e394 <__mdiff+0x88>
 800e3c8:	1b33      	subs	r3, r6, r4
 800e3ca:	3b15      	subs	r3, #21
 800e3cc:	f023 0303 	bic.w	r3, r3, #3
 800e3d0:	3415      	adds	r4, #21
 800e3d2:	3304      	adds	r3, #4
 800e3d4:	42a6      	cmp	r6, r4
 800e3d6:	bf38      	it	cc
 800e3d8:	2304      	movcc	r3, #4
 800e3da:	441d      	add	r5, r3
 800e3dc:	445b      	add	r3, fp
 800e3de:	461e      	mov	r6, r3
 800e3e0:	462c      	mov	r4, r5
 800e3e2:	4544      	cmp	r4, r8
 800e3e4:	d30e      	bcc.n	800e404 <__mdiff+0xf8>
 800e3e6:	f108 0103 	add.w	r1, r8, #3
 800e3ea:	1b49      	subs	r1, r1, r5
 800e3ec:	f021 0103 	bic.w	r1, r1, #3
 800e3f0:	3d03      	subs	r5, #3
 800e3f2:	45a8      	cmp	r8, r5
 800e3f4:	bf38      	it	cc
 800e3f6:	2100      	movcc	r1, #0
 800e3f8:	440b      	add	r3, r1
 800e3fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e3fe:	b191      	cbz	r1, 800e426 <__mdiff+0x11a>
 800e400:	6117      	str	r7, [r2, #16]
 800e402:	e79d      	b.n	800e340 <__mdiff+0x34>
 800e404:	f854 1b04 	ldr.w	r1, [r4], #4
 800e408:	46e6      	mov	lr, ip
 800e40a:	0c08      	lsrs	r0, r1, #16
 800e40c:	fa1c fc81 	uxtah	ip, ip, r1
 800e410:	4471      	add	r1, lr
 800e412:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e416:	b289      	uxth	r1, r1
 800e418:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e41c:	f846 1b04 	str.w	r1, [r6], #4
 800e420:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e424:	e7dd      	b.n	800e3e2 <__mdiff+0xd6>
 800e426:	3f01      	subs	r7, #1
 800e428:	e7e7      	b.n	800e3fa <__mdiff+0xee>
 800e42a:	bf00      	nop
 800e42c:	0806f7dc 	.word	0x0806f7dc
 800e430:	0806f7ed 	.word	0x0806f7ed

0800e434 <__d2b>:
 800e434:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e438:	460f      	mov	r7, r1
 800e43a:	2101      	movs	r1, #1
 800e43c:	ec59 8b10 	vmov	r8, r9, d0
 800e440:	4616      	mov	r6, r2
 800e442:	f7ff fcd5 	bl	800ddf0 <_Balloc>
 800e446:	4604      	mov	r4, r0
 800e448:	b930      	cbnz	r0, 800e458 <__d2b+0x24>
 800e44a:	4602      	mov	r2, r0
 800e44c:	4b23      	ldr	r3, [pc, #140]	@ (800e4dc <__d2b+0xa8>)
 800e44e:	4824      	ldr	r0, [pc, #144]	@ (800e4e0 <__d2b+0xac>)
 800e450:	f240 310f 	movw	r1, #783	@ 0x30f
 800e454:	f7fe fd54 	bl	800cf00 <__assert_func>
 800e458:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e45c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e460:	b10d      	cbz	r5, 800e466 <__d2b+0x32>
 800e462:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e466:	9301      	str	r3, [sp, #4]
 800e468:	f1b8 0300 	subs.w	r3, r8, #0
 800e46c:	d023      	beq.n	800e4b6 <__d2b+0x82>
 800e46e:	4668      	mov	r0, sp
 800e470:	9300      	str	r3, [sp, #0]
 800e472:	f7ff fd84 	bl	800df7e <__lo0bits>
 800e476:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e47a:	b1d0      	cbz	r0, 800e4b2 <__d2b+0x7e>
 800e47c:	f1c0 0320 	rsb	r3, r0, #32
 800e480:	fa02 f303 	lsl.w	r3, r2, r3
 800e484:	430b      	orrs	r3, r1
 800e486:	40c2      	lsrs	r2, r0
 800e488:	6163      	str	r3, [r4, #20]
 800e48a:	9201      	str	r2, [sp, #4]
 800e48c:	9b01      	ldr	r3, [sp, #4]
 800e48e:	61a3      	str	r3, [r4, #24]
 800e490:	2b00      	cmp	r3, #0
 800e492:	bf0c      	ite	eq
 800e494:	2201      	moveq	r2, #1
 800e496:	2202      	movne	r2, #2
 800e498:	6122      	str	r2, [r4, #16]
 800e49a:	b1a5      	cbz	r5, 800e4c6 <__d2b+0x92>
 800e49c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e4a0:	4405      	add	r5, r0
 800e4a2:	603d      	str	r5, [r7, #0]
 800e4a4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e4a8:	6030      	str	r0, [r6, #0]
 800e4aa:	4620      	mov	r0, r4
 800e4ac:	b003      	add	sp, #12
 800e4ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e4b2:	6161      	str	r1, [r4, #20]
 800e4b4:	e7ea      	b.n	800e48c <__d2b+0x58>
 800e4b6:	a801      	add	r0, sp, #4
 800e4b8:	f7ff fd61 	bl	800df7e <__lo0bits>
 800e4bc:	9b01      	ldr	r3, [sp, #4]
 800e4be:	6163      	str	r3, [r4, #20]
 800e4c0:	3020      	adds	r0, #32
 800e4c2:	2201      	movs	r2, #1
 800e4c4:	e7e8      	b.n	800e498 <__d2b+0x64>
 800e4c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e4ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e4ce:	6038      	str	r0, [r7, #0]
 800e4d0:	6918      	ldr	r0, [r3, #16]
 800e4d2:	f7ff fd35 	bl	800df40 <__hi0bits>
 800e4d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e4da:	e7e5      	b.n	800e4a8 <__d2b+0x74>
 800e4dc:	0806f7dc 	.word	0x0806f7dc
 800e4e0:	0806f7ed 	.word	0x0806f7ed

0800e4e4 <__sflush_r>:
 800e4e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e4e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4ec:	0716      	lsls	r6, r2, #28
 800e4ee:	4605      	mov	r5, r0
 800e4f0:	460c      	mov	r4, r1
 800e4f2:	d454      	bmi.n	800e59e <__sflush_r+0xba>
 800e4f4:	684b      	ldr	r3, [r1, #4]
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	dc02      	bgt.n	800e500 <__sflush_r+0x1c>
 800e4fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	dd48      	ble.n	800e592 <__sflush_r+0xae>
 800e500:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e502:	2e00      	cmp	r6, #0
 800e504:	d045      	beq.n	800e592 <__sflush_r+0xae>
 800e506:	2300      	movs	r3, #0
 800e508:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e50c:	682f      	ldr	r7, [r5, #0]
 800e50e:	6a21      	ldr	r1, [r4, #32]
 800e510:	602b      	str	r3, [r5, #0]
 800e512:	d030      	beq.n	800e576 <__sflush_r+0x92>
 800e514:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e516:	89a3      	ldrh	r3, [r4, #12]
 800e518:	0759      	lsls	r1, r3, #29
 800e51a:	d505      	bpl.n	800e528 <__sflush_r+0x44>
 800e51c:	6863      	ldr	r3, [r4, #4]
 800e51e:	1ad2      	subs	r2, r2, r3
 800e520:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e522:	b10b      	cbz	r3, 800e528 <__sflush_r+0x44>
 800e524:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e526:	1ad2      	subs	r2, r2, r3
 800e528:	2300      	movs	r3, #0
 800e52a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e52c:	6a21      	ldr	r1, [r4, #32]
 800e52e:	4628      	mov	r0, r5
 800e530:	47b0      	blx	r6
 800e532:	1c43      	adds	r3, r0, #1
 800e534:	89a3      	ldrh	r3, [r4, #12]
 800e536:	d106      	bne.n	800e546 <__sflush_r+0x62>
 800e538:	6829      	ldr	r1, [r5, #0]
 800e53a:	291d      	cmp	r1, #29
 800e53c:	d82b      	bhi.n	800e596 <__sflush_r+0xb2>
 800e53e:	4a2a      	ldr	r2, [pc, #168]	@ (800e5e8 <__sflush_r+0x104>)
 800e540:	40ca      	lsrs	r2, r1
 800e542:	07d6      	lsls	r6, r2, #31
 800e544:	d527      	bpl.n	800e596 <__sflush_r+0xb2>
 800e546:	2200      	movs	r2, #0
 800e548:	6062      	str	r2, [r4, #4]
 800e54a:	04d9      	lsls	r1, r3, #19
 800e54c:	6922      	ldr	r2, [r4, #16]
 800e54e:	6022      	str	r2, [r4, #0]
 800e550:	d504      	bpl.n	800e55c <__sflush_r+0x78>
 800e552:	1c42      	adds	r2, r0, #1
 800e554:	d101      	bne.n	800e55a <__sflush_r+0x76>
 800e556:	682b      	ldr	r3, [r5, #0]
 800e558:	b903      	cbnz	r3, 800e55c <__sflush_r+0x78>
 800e55a:	6560      	str	r0, [r4, #84]	@ 0x54
 800e55c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e55e:	602f      	str	r7, [r5, #0]
 800e560:	b1b9      	cbz	r1, 800e592 <__sflush_r+0xae>
 800e562:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e566:	4299      	cmp	r1, r3
 800e568:	d002      	beq.n	800e570 <__sflush_r+0x8c>
 800e56a:	4628      	mov	r0, r5
 800e56c:	f7ff fb40 	bl	800dbf0 <_free_r>
 800e570:	2300      	movs	r3, #0
 800e572:	6363      	str	r3, [r4, #52]	@ 0x34
 800e574:	e00d      	b.n	800e592 <__sflush_r+0xae>
 800e576:	2301      	movs	r3, #1
 800e578:	4628      	mov	r0, r5
 800e57a:	47b0      	blx	r6
 800e57c:	4602      	mov	r2, r0
 800e57e:	1c50      	adds	r0, r2, #1
 800e580:	d1c9      	bne.n	800e516 <__sflush_r+0x32>
 800e582:	682b      	ldr	r3, [r5, #0]
 800e584:	2b00      	cmp	r3, #0
 800e586:	d0c6      	beq.n	800e516 <__sflush_r+0x32>
 800e588:	2b1d      	cmp	r3, #29
 800e58a:	d001      	beq.n	800e590 <__sflush_r+0xac>
 800e58c:	2b16      	cmp	r3, #22
 800e58e:	d11e      	bne.n	800e5ce <__sflush_r+0xea>
 800e590:	602f      	str	r7, [r5, #0]
 800e592:	2000      	movs	r0, #0
 800e594:	e022      	b.n	800e5dc <__sflush_r+0xf8>
 800e596:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e59a:	b21b      	sxth	r3, r3
 800e59c:	e01b      	b.n	800e5d6 <__sflush_r+0xf2>
 800e59e:	690f      	ldr	r7, [r1, #16]
 800e5a0:	2f00      	cmp	r7, #0
 800e5a2:	d0f6      	beq.n	800e592 <__sflush_r+0xae>
 800e5a4:	0793      	lsls	r3, r2, #30
 800e5a6:	680e      	ldr	r6, [r1, #0]
 800e5a8:	bf08      	it	eq
 800e5aa:	694b      	ldreq	r3, [r1, #20]
 800e5ac:	600f      	str	r7, [r1, #0]
 800e5ae:	bf18      	it	ne
 800e5b0:	2300      	movne	r3, #0
 800e5b2:	eba6 0807 	sub.w	r8, r6, r7
 800e5b6:	608b      	str	r3, [r1, #8]
 800e5b8:	f1b8 0f00 	cmp.w	r8, #0
 800e5bc:	dde9      	ble.n	800e592 <__sflush_r+0xae>
 800e5be:	6a21      	ldr	r1, [r4, #32]
 800e5c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e5c2:	4643      	mov	r3, r8
 800e5c4:	463a      	mov	r2, r7
 800e5c6:	4628      	mov	r0, r5
 800e5c8:	47b0      	blx	r6
 800e5ca:	2800      	cmp	r0, #0
 800e5cc:	dc08      	bgt.n	800e5e0 <__sflush_r+0xfc>
 800e5ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e5d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e5d6:	81a3      	strh	r3, [r4, #12]
 800e5d8:	f04f 30ff 	mov.w	r0, #4294967295
 800e5dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5e0:	4407      	add	r7, r0
 800e5e2:	eba8 0800 	sub.w	r8, r8, r0
 800e5e6:	e7e7      	b.n	800e5b8 <__sflush_r+0xd4>
 800e5e8:	20400001 	.word	0x20400001

0800e5ec <_fflush_r>:
 800e5ec:	b538      	push	{r3, r4, r5, lr}
 800e5ee:	690b      	ldr	r3, [r1, #16]
 800e5f0:	4605      	mov	r5, r0
 800e5f2:	460c      	mov	r4, r1
 800e5f4:	b913      	cbnz	r3, 800e5fc <_fflush_r+0x10>
 800e5f6:	2500      	movs	r5, #0
 800e5f8:	4628      	mov	r0, r5
 800e5fa:	bd38      	pop	{r3, r4, r5, pc}
 800e5fc:	b118      	cbz	r0, 800e606 <_fflush_r+0x1a>
 800e5fe:	6a03      	ldr	r3, [r0, #32]
 800e600:	b90b      	cbnz	r3, 800e606 <_fflush_r+0x1a>
 800e602:	f7fe fb83 	bl	800cd0c <__sinit>
 800e606:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d0f3      	beq.n	800e5f6 <_fflush_r+0xa>
 800e60e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e610:	07d0      	lsls	r0, r2, #31
 800e612:	d404      	bmi.n	800e61e <_fflush_r+0x32>
 800e614:	0599      	lsls	r1, r3, #22
 800e616:	d402      	bmi.n	800e61e <_fflush_r+0x32>
 800e618:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e61a:	f7fe fc6e 	bl	800cefa <__retarget_lock_acquire_recursive>
 800e61e:	4628      	mov	r0, r5
 800e620:	4621      	mov	r1, r4
 800e622:	f7ff ff5f 	bl	800e4e4 <__sflush_r>
 800e626:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e628:	07da      	lsls	r2, r3, #31
 800e62a:	4605      	mov	r5, r0
 800e62c:	d4e4      	bmi.n	800e5f8 <_fflush_r+0xc>
 800e62e:	89a3      	ldrh	r3, [r4, #12]
 800e630:	059b      	lsls	r3, r3, #22
 800e632:	d4e1      	bmi.n	800e5f8 <_fflush_r+0xc>
 800e634:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e636:	f7fe fc61 	bl	800cefc <__retarget_lock_release_recursive>
 800e63a:	e7dd      	b.n	800e5f8 <_fflush_r+0xc>

0800e63c <fiprintf>:
 800e63c:	b40e      	push	{r1, r2, r3}
 800e63e:	b503      	push	{r0, r1, lr}
 800e640:	4601      	mov	r1, r0
 800e642:	ab03      	add	r3, sp, #12
 800e644:	4805      	ldr	r0, [pc, #20]	@ (800e65c <fiprintf+0x20>)
 800e646:	f853 2b04 	ldr.w	r2, [r3], #4
 800e64a:	6800      	ldr	r0, [r0, #0]
 800e64c:	9301      	str	r3, [sp, #4]
 800e64e:	f000 f889 	bl	800e764 <_vfiprintf_r>
 800e652:	b002      	add	sp, #8
 800e654:	f85d eb04 	ldr.w	lr, [sp], #4
 800e658:	b003      	add	sp, #12
 800e65a:	4770      	bx	lr
 800e65c:	20000040 	.word	0x20000040

0800e660 <_sbrk_r>:
 800e660:	b538      	push	{r3, r4, r5, lr}
 800e662:	4d06      	ldr	r5, [pc, #24]	@ (800e67c <_sbrk_r+0x1c>)
 800e664:	2300      	movs	r3, #0
 800e666:	4604      	mov	r4, r0
 800e668:	4608      	mov	r0, r1
 800e66a:	602b      	str	r3, [r5, #0]
 800e66c:	f7f6 fac0 	bl	8004bf0 <_sbrk>
 800e670:	1c43      	adds	r3, r0, #1
 800e672:	d102      	bne.n	800e67a <_sbrk_r+0x1a>
 800e674:	682b      	ldr	r3, [r5, #0]
 800e676:	b103      	cbz	r3, 800e67a <_sbrk_r+0x1a>
 800e678:	6023      	str	r3, [r4, #0]
 800e67a:	bd38      	pop	{r3, r4, r5, pc}
 800e67c:	20006064 	.word	0x20006064

0800e680 <memcpy>:
 800e680:	440a      	add	r2, r1
 800e682:	4291      	cmp	r1, r2
 800e684:	f100 33ff 	add.w	r3, r0, #4294967295
 800e688:	d100      	bne.n	800e68c <memcpy+0xc>
 800e68a:	4770      	bx	lr
 800e68c:	b510      	push	{r4, lr}
 800e68e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e692:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e696:	4291      	cmp	r1, r2
 800e698:	d1f9      	bne.n	800e68e <memcpy+0xe>
 800e69a:	bd10      	pop	{r4, pc}

0800e69c <abort>:
 800e69c:	b508      	push	{r3, lr}
 800e69e:	2006      	movs	r0, #6
 800e6a0:	f000 fa34 	bl	800eb0c <raise>
 800e6a4:	2001      	movs	r0, #1
 800e6a6:	f7f6 fa2b 	bl	8004b00 <_exit>

0800e6aa <_calloc_r>:
 800e6aa:	b570      	push	{r4, r5, r6, lr}
 800e6ac:	fba1 5402 	umull	r5, r4, r1, r2
 800e6b0:	b934      	cbnz	r4, 800e6c0 <_calloc_r+0x16>
 800e6b2:	4629      	mov	r1, r5
 800e6b4:	f7ff fb10 	bl	800dcd8 <_malloc_r>
 800e6b8:	4606      	mov	r6, r0
 800e6ba:	b928      	cbnz	r0, 800e6c8 <_calloc_r+0x1e>
 800e6bc:	4630      	mov	r0, r6
 800e6be:	bd70      	pop	{r4, r5, r6, pc}
 800e6c0:	220c      	movs	r2, #12
 800e6c2:	6002      	str	r2, [r0, #0]
 800e6c4:	2600      	movs	r6, #0
 800e6c6:	e7f9      	b.n	800e6bc <_calloc_r+0x12>
 800e6c8:	462a      	mov	r2, r5
 800e6ca:	4621      	mov	r1, r4
 800e6cc:	f7fe fb97 	bl	800cdfe <memset>
 800e6d0:	e7f4      	b.n	800e6bc <_calloc_r+0x12>

0800e6d2 <__ascii_mbtowc>:
 800e6d2:	b082      	sub	sp, #8
 800e6d4:	b901      	cbnz	r1, 800e6d8 <__ascii_mbtowc+0x6>
 800e6d6:	a901      	add	r1, sp, #4
 800e6d8:	b142      	cbz	r2, 800e6ec <__ascii_mbtowc+0x1a>
 800e6da:	b14b      	cbz	r3, 800e6f0 <__ascii_mbtowc+0x1e>
 800e6dc:	7813      	ldrb	r3, [r2, #0]
 800e6de:	600b      	str	r3, [r1, #0]
 800e6e0:	7812      	ldrb	r2, [r2, #0]
 800e6e2:	1e10      	subs	r0, r2, #0
 800e6e4:	bf18      	it	ne
 800e6e6:	2001      	movne	r0, #1
 800e6e8:	b002      	add	sp, #8
 800e6ea:	4770      	bx	lr
 800e6ec:	4610      	mov	r0, r2
 800e6ee:	e7fb      	b.n	800e6e8 <__ascii_mbtowc+0x16>
 800e6f0:	f06f 0001 	mvn.w	r0, #1
 800e6f4:	e7f8      	b.n	800e6e8 <__ascii_mbtowc+0x16>

0800e6f6 <__ascii_wctomb>:
 800e6f6:	4603      	mov	r3, r0
 800e6f8:	4608      	mov	r0, r1
 800e6fa:	b141      	cbz	r1, 800e70e <__ascii_wctomb+0x18>
 800e6fc:	2aff      	cmp	r2, #255	@ 0xff
 800e6fe:	d904      	bls.n	800e70a <__ascii_wctomb+0x14>
 800e700:	228a      	movs	r2, #138	@ 0x8a
 800e702:	601a      	str	r2, [r3, #0]
 800e704:	f04f 30ff 	mov.w	r0, #4294967295
 800e708:	4770      	bx	lr
 800e70a:	700a      	strb	r2, [r1, #0]
 800e70c:	2001      	movs	r0, #1
 800e70e:	4770      	bx	lr

0800e710 <__sfputc_r>:
 800e710:	6893      	ldr	r3, [r2, #8]
 800e712:	3b01      	subs	r3, #1
 800e714:	2b00      	cmp	r3, #0
 800e716:	b410      	push	{r4}
 800e718:	6093      	str	r3, [r2, #8]
 800e71a:	da08      	bge.n	800e72e <__sfputc_r+0x1e>
 800e71c:	6994      	ldr	r4, [r2, #24]
 800e71e:	42a3      	cmp	r3, r4
 800e720:	db01      	blt.n	800e726 <__sfputc_r+0x16>
 800e722:	290a      	cmp	r1, #10
 800e724:	d103      	bne.n	800e72e <__sfputc_r+0x1e>
 800e726:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e72a:	f000 b933 	b.w	800e994 <__swbuf_r>
 800e72e:	6813      	ldr	r3, [r2, #0]
 800e730:	1c58      	adds	r0, r3, #1
 800e732:	6010      	str	r0, [r2, #0]
 800e734:	7019      	strb	r1, [r3, #0]
 800e736:	4608      	mov	r0, r1
 800e738:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e73c:	4770      	bx	lr

0800e73e <__sfputs_r>:
 800e73e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e740:	4606      	mov	r6, r0
 800e742:	460f      	mov	r7, r1
 800e744:	4614      	mov	r4, r2
 800e746:	18d5      	adds	r5, r2, r3
 800e748:	42ac      	cmp	r4, r5
 800e74a:	d101      	bne.n	800e750 <__sfputs_r+0x12>
 800e74c:	2000      	movs	r0, #0
 800e74e:	e007      	b.n	800e760 <__sfputs_r+0x22>
 800e750:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e754:	463a      	mov	r2, r7
 800e756:	4630      	mov	r0, r6
 800e758:	f7ff ffda 	bl	800e710 <__sfputc_r>
 800e75c:	1c43      	adds	r3, r0, #1
 800e75e:	d1f3      	bne.n	800e748 <__sfputs_r+0xa>
 800e760:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e764 <_vfiprintf_r>:
 800e764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e768:	460d      	mov	r5, r1
 800e76a:	b09d      	sub	sp, #116	@ 0x74
 800e76c:	4614      	mov	r4, r2
 800e76e:	4698      	mov	r8, r3
 800e770:	4606      	mov	r6, r0
 800e772:	b118      	cbz	r0, 800e77c <_vfiprintf_r+0x18>
 800e774:	6a03      	ldr	r3, [r0, #32]
 800e776:	b90b      	cbnz	r3, 800e77c <_vfiprintf_r+0x18>
 800e778:	f7fe fac8 	bl	800cd0c <__sinit>
 800e77c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e77e:	07d9      	lsls	r1, r3, #31
 800e780:	d405      	bmi.n	800e78e <_vfiprintf_r+0x2a>
 800e782:	89ab      	ldrh	r3, [r5, #12]
 800e784:	059a      	lsls	r2, r3, #22
 800e786:	d402      	bmi.n	800e78e <_vfiprintf_r+0x2a>
 800e788:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e78a:	f7fe fbb6 	bl	800cefa <__retarget_lock_acquire_recursive>
 800e78e:	89ab      	ldrh	r3, [r5, #12]
 800e790:	071b      	lsls	r3, r3, #28
 800e792:	d501      	bpl.n	800e798 <_vfiprintf_r+0x34>
 800e794:	692b      	ldr	r3, [r5, #16]
 800e796:	b99b      	cbnz	r3, 800e7c0 <_vfiprintf_r+0x5c>
 800e798:	4629      	mov	r1, r5
 800e79a:	4630      	mov	r0, r6
 800e79c:	f000 f938 	bl	800ea10 <__swsetup_r>
 800e7a0:	b170      	cbz	r0, 800e7c0 <_vfiprintf_r+0x5c>
 800e7a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e7a4:	07dc      	lsls	r4, r3, #31
 800e7a6:	d504      	bpl.n	800e7b2 <_vfiprintf_r+0x4e>
 800e7a8:	f04f 30ff 	mov.w	r0, #4294967295
 800e7ac:	b01d      	add	sp, #116	@ 0x74
 800e7ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7b2:	89ab      	ldrh	r3, [r5, #12]
 800e7b4:	0598      	lsls	r0, r3, #22
 800e7b6:	d4f7      	bmi.n	800e7a8 <_vfiprintf_r+0x44>
 800e7b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e7ba:	f7fe fb9f 	bl	800cefc <__retarget_lock_release_recursive>
 800e7be:	e7f3      	b.n	800e7a8 <_vfiprintf_r+0x44>
 800e7c0:	2300      	movs	r3, #0
 800e7c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800e7c4:	2320      	movs	r3, #32
 800e7c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e7ca:	f8cd 800c 	str.w	r8, [sp, #12]
 800e7ce:	2330      	movs	r3, #48	@ 0x30
 800e7d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e980 <_vfiprintf_r+0x21c>
 800e7d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e7d8:	f04f 0901 	mov.w	r9, #1
 800e7dc:	4623      	mov	r3, r4
 800e7de:	469a      	mov	sl, r3
 800e7e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e7e4:	b10a      	cbz	r2, 800e7ea <_vfiprintf_r+0x86>
 800e7e6:	2a25      	cmp	r2, #37	@ 0x25
 800e7e8:	d1f9      	bne.n	800e7de <_vfiprintf_r+0x7a>
 800e7ea:	ebba 0b04 	subs.w	fp, sl, r4
 800e7ee:	d00b      	beq.n	800e808 <_vfiprintf_r+0xa4>
 800e7f0:	465b      	mov	r3, fp
 800e7f2:	4622      	mov	r2, r4
 800e7f4:	4629      	mov	r1, r5
 800e7f6:	4630      	mov	r0, r6
 800e7f8:	f7ff ffa1 	bl	800e73e <__sfputs_r>
 800e7fc:	3001      	adds	r0, #1
 800e7fe:	f000 80a7 	beq.w	800e950 <_vfiprintf_r+0x1ec>
 800e802:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e804:	445a      	add	r2, fp
 800e806:	9209      	str	r2, [sp, #36]	@ 0x24
 800e808:	f89a 3000 	ldrb.w	r3, [sl]
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	f000 809f 	beq.w	800e950 <_vfiprintf_r+0x1ec>
 800e812:	2300      	movs	r3, #0
 800e814:	f04f 32ff 	mov.w	r2, #4294967295
 800e818:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e81c:	f10a 0a01 	add.w	sl, sl, #1
 800e820:	9304      	str	r3, [sp, #16]
 800e822:	9307      	str	r3, [sp, #28]
 800e824:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e828:	931a      	str	r3, [sp, #104]	@ 0x68
 800e82a:	4654      	mov	r4, sl
 800e82c:	2205      	movs	r2, #5
 800e82e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e832:	4853      	ldr	r0, [pc, #332]	@ (800e980 <_vfiprintf_r+0x21c>)
 800e834:	f7f1 fccc 	bl	80001d0 <memchr>
 800e838:	9a04      	ldr	r2, [sp, #16]
 800e83a:	b9d8      	cbnz	r0, 800e874 <_vfiprintf_r+0x110>
 800e83c:	06d1      	lsls	r1, r2, #27
 800e83e:	bf44      	itt	mi
 800e840:	2320      	movmi	r3, #32
 800e842:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e846:	0713      	lsls	r3, r2, #28
 800e848:	bf44      	itt	mi
 800e84a:	232b      	movmi	r3, #43	@ 0x2b
 800e84c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e850:	f89a 3000 	ldrb.w	r3, [sl]
 800e854:	2b2a      	cmp	r3, #42	@ 0x2a
 800e856:	d015      	beq.n	800e884 <_vfiprintf_r+0x120>
 800e858:	9a07      	ldr	r2, [sp, #28]
 800e85a:	4654      	mov	r4, sl
 800e85c:	2000      	movs	r0, #0
 800e85e:	f04f 0c0a 	mov.w	ip, #10
 800e862:	4621      	mov	r1, r4
 800e864:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e868:	3b30      	subs	r3, #48	@ 0x30
 800e86a:	2b09      	cmp	r3, #9
 800e86c:	d94b      	bls.n	800e906 <_vfiprintf_r+0x1a2>
 800e86e:	b1b0      	cbz	r0, 800e89e <_vfiprintf_r+0x13a>
 800e870:	9207      	str	r2, [sp, #28]
 800e872:	e014      	b.n	800e89e <_vfiprintf_r+0x13a>
 800e874:	eba0 0308 	sub.w	r3, r0, r8
 800e878:	fa09 f303 	lsl.w	r3, r9, r3
 800e87c:	4313      	orrs	r3, r2
 800e87e:	9304      	str	r3, [sp, #16]
 800e880:	46a2      	mov	sl, r4
 800e882:	e7d2      	b.n	800e82a <_vfiprintf_r+0xc6>
 800e884:	9b03      	ldr	r3, [sp, #12]
 800e886:	1d19      	adds	r1, r3, #4
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	9103      	str	r1, [sp, #12]
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	bfbb      	ittet	lt
 800e890:	425b      	neglt	r3, r3
 800e892:	f042 0202 	orrlt.w	r2, r2, #2
 800e896:	9307      	strge	r3, [sp, #28]
 800e898:	9307      	strlt	r3, [sp, #28]
 800e89a:	bfb8      	it	lt
 800e89c:	9204      	strlt	r2, [sp, #16]
 800e89e:	7823      	ldrb	r3, [r4, #0]
 800e8a0:	2b2e      	cmp	r3, #46	@ 0x2e
 800e8a2:	d10a      	bne.n	800e8ba <_vfiprintf_r+0x156>
 800e8a4:	7863      	ldrb	r3, [r4, #1]
 800e8a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8a8:	d132      	bne.n	800e910 <_vfiprintf_r+0x1ac>
 800e8aa:	9b03      	ldr	r3, [sp, #12]
 800e8ac:	1d1a      	adds	r2, r3, #4
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	9203      	str	r2, [sp, #12]
 800e8b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e8b6:	3402      	adds	r4, #2
 800e8b8:	9305      	str	r3, [sp, #20]
 800e8ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e990 <_vfiprintf_r+0x22c>
 800e8be:	7821      	ldrb	r1, [r4, #0]
 800e8c0:	2203      	movs	r2, #3
 800e8c2:	4650      	mov	r0, sl
 800e8c4:	f7f1 fc84 	bl	80001d0 <memchr>
 800e8c8:	b138      	cbz	r0, 800e8da <_vfiprintf_r+0x176>
 800e8ca:	9b04      	ldr	r3, [sp, #16]
 800e8cc:	eba0 000a 	sub.w	r0, r0, sl
 800e8d0:	2240      	movs	r2, #64	@ 0x40
 800e8d2:	4082      	lsls	r2, r0
 800e8d4:	4313      	orrs	r3, r2
 800e8d6:	3401      	adds	r4, #1
 800e8d8:	9304      	str	r3, [sp, #16]
 800e8da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8de:	4829      	ldr	r0, [pc, #164]	@ (800e984 <_vfiprintf_r+0x220>)
 800e8e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e8e4:	2206      	movs	r2, #6
 800e8e6:	f7f1 fc73 	bl	80001d0 <memchr>
 800e8ea:	2800      	cmp	r0, #0
 800e8ec:	d03f      	beq.n	800e96e <_vfiprintf_r+0x20a>
 800e8ee:	4b26      	ldr	r3, [pc, #152]	@ (800e988 <_vfiprintf_r+0x224>)
 800e8f0:	bb1b      	cbnz	r3, 800e93a <_vfiprintf_r+0x1d6>
 800e8f2:	9b03      	ldr	r3, [sp, #12]
 800e8f4:	3307      	adds	r3, #7
 800e8f6:	f023 0307 	bic.w	r3, r3, #7
 800e8fa:	3308      	adds	r3, #8
 800e8fc:	9303      	str	r3, [sp, #12]
 800e8fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e900:	443b      	add	r3, r7
 800e902:	9309      	str	r3, [sp, #36]	@ 0x24
 800e904:	e76a      	b.n	800e7dc <_vfiprintf_r+0x78>
 800e906:	fb0c 3202 	mla	r2, ip, r2, r3
 800e90a:	460c      	mov	r4, r1
 800e90c:	2001      	movs	r0, #1
 800e90e:	e7a8      	b.n	800e862 <_vfiprintf_r+0xfe>
 800e910:	2300      	movs	r3, #0
 800e912:	3401      	adds	r4, #1
 800e914:	9305      	str	r3, [sp, #20]
 800e916:	4619      	mov	r1, r3
 800e918:	f04f 0c0a 	mov.w	ip, #10
 800e91c:	4620      	mov	r0, r4
 800e91e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e922:	3a30      	subs	r2, #48	@ 0x30
 800e924:	2a09      	cmp	r2, #9
 800e926:	d903      	bls.n	800e930 <_vfiprintf_r+0x1cc>
 800e928:	2b00      	cmp	r3, #0
 800e92a:	d0c6      	beq.n	800e8ba <_vfiprintf_r+0x156>
 800e92c:	9105      	str	r1, [sp, #20]
 800e92e:	e7c4      	b.n	800e8ba <_vfiprintf_r+0x156>
 800e930:	fb0c 2101 	mla	r1, ip, r1, r2
 800e934:	4604      	mov	r4, r0
 800e936:	2301      	movs	r3, #1
 800e938:	e7f0      	b.n	800e91c <_vfiprintf_r+0x1b8>
 800e93a:	ab03      	add	r3, sp, #12
 800e93c:	9300      	str	r3, [sp, #0]
 800e93e:	462a      	mov	r2, r5
 800e940:	4b12      	ldr	r3, [pc, #72]	@ (800e98c <_vfiprintf_r+0x228>)
 800e942:	a904      	add	r1, sp, #16
 800e944:	4630      	mov	r0, r6
 800e946:	f7fd fd9f 	bl	800c488 <_printf_float>
 800e94a:	4607      	mov	r7, r0
 800e94c:	1c78      	adds	r0, r7, #1
 800e94e:	d1d6      	bne.n	800e8fe <_vfiprintf_r+0x19a>
 800e950:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e952:	07d9      	lsls	r1, r3, #31
 800e954:	d405      	bmi.n	800e962 <_vfiprintf_r+0x1fe>
 800e956:	89ab      	ldrh	r3, [r5, #12]
 800e958:	059a      	lsls	r2, r3, #22
 800e95a:	d402      	bmi.n	800e962 <_vfiprintf_r+0x1fe>
 800e95c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e95e:	f7fe facd 	bl	800cefc <__retarget_lock_release_recursive>
 800e962:	89ab      	ldrh	r3, [r5, #12]
 800e964:	065b      	lsls	r3, r3, #25
 800e966:	f53f af1f 	bmi.w	800e7a8 <_vfiprintf_r+0x44>
 800e96a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e96c:	e71e      	b.n	800e7ac <_vfiprintf_r+0x48>
 800e96e:	ab03      	add	r3, sp, #12
 800e970:	9300      	str	r3, [sp, #0]
 800e972:	462a      	mov	r2, r5
 800e974:	4b05      	ldr	r3, [pc, #20]	@ (800e98c <_vfiprintf_r+0x228>)
 800e976:	a904      	add	r1, sp, #16
 800e978:	4630      	mov	r0, r6
 800e97a:	f7fe f81d 	bl	800c9b8 <_printf_i>
 800e97e:	e7e4      	b.n	800e94a <_vfiprintf_r+0x1e6>
 800e980:	0806f850 	.word	0x0806f850
 800e984:	0806f85a 	.word	0x0806f85a
 800e988:	0800c489 	.word	0x0800c489
 800e98c:	0800e73f 	.word	0x0800e73f
 800e990:	0806f856 	.word	0x0806f856

0800e994 <__swbuf_r>:
 800e994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e996:	460e      	mov	r6, r1
 800e998:	4614      	mov	r4, r2
 800e99a:	4605      	mov	r5, r0
 800e99c:	b118      	cbz	r0, 800e9a6 <__swbuf_r+0x12>
 800e99e:	6a03      	ldr	r3, [r0, #32]
 800e9a0:	b90b      	cbnz	r3, 800e9a6 <__swbuf_r+0x12>
 800e9a2:	f7fe f9b3 	bl	800cd0c <__sinit>
 800e9a6:	69a3      	ldr	r3, [r4, #24]
 800e9a8:	60a3      	str	r3, [r4, #8]
 800e9aa:	89a3      	ldrh	r3, [r4, #12]
 800e9ac:	071a      	lsls	r2, r3, #28
 800e9ae:	d501      	bpl.n	800e9b4 <__swbuf_r+0x20>
 800e9b0:	6923      	ldr	r3, [r4, #16]
 800e9b2:	b943      	cbnz	r3, 800e9c6 <__swbuf_r+0x32>
 800e9b4:	4621      	mov	r1, r4
 800e9b6:	4628      	mov	r0, r5
 800e9b8:	f000 f82a 	bl	800ea10 <__swsetup_r>
 800e9bc:	b118      	cbz	r0, 800e9c6 <__swbuf_r+0x32>
 800e9be:	f04f 37ff 	mov.w	r7, #4294967295
 800e9c2:	4638      	mov	r0, r7
 800e9c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e9c6:	6823      	ldr	r3, [r4, #0]
 800e9c8:	6922      	ldr	r2, [r4, #16]
 800e9ca:	1a98      	subs	r0, r3, r2
 800e9cc:	6963      	ldr	r3, [r4, #20]
 800e9ce:	b2f6      	uxtb	r6, r6
 800e9d0:	4283      	cmp	r3, r0
 800e9d2:	4637      	mov	r7, r6
 800e9d4:	dc05      	bgt.n	800e9e2 <__swbuf_r+0x4e>
 800e9d6:	4621      	mov	r1, r4
 800e9d8:	4628      	mov	r0, r5
 800e9da:	f7ff fe07 	bl	800e5ec <_fflush_r>
 800e9de:	2800      	cmp	r0, #0
 800e9e0:	d1ed      	bne.n	800e9be <__swbuf_r+0x2a>
 800e9e2:	68a3      	ldr	r3, [r4, #8]
 800e9e4:	3b01      	subs	r3, #1
 800e9e6:	60a3      	str	r3, [r4, #8]
 800e9e8:	6823      	ldr	r3, [r4, #0]
 800e9ea:	1c5a      	adds	r2, r3, #1
 800e9ec:	6022      	str	r2, [r4, #0]
 800e9ee:	701e      	strb	r6, [r3, #0]
 800e9f0:	6962      	ldr	r2, [r4, #20]
 800e9f2:	1c43      	adds	r3, r0, #1
 800e9f4:	429a      	cmp	r2, r3
 800e9f6:	d004      	beq.n	800ea02 <__swbuf_r+0x6e>
 800e9f8:	89a3      	ldrh	r3, [r4, #12]
 800e9fa:	07db      	lsls	r3, r3, #31
 800e9fc:	d5e1      	bpl.n	800e9c2 <__swbuf_r+0x2e>
 800e9fe:	2e0a      	cmp	r6, #10
 800ea00:	d1df      	bne.n	800e9c2 <__swbuf_r+0x2e>
 800ea02:	4621      	mov	r1, r4
 800ea04:	4628      	mov	r0, r5
 800ea06:	f7ff fdf1 	bl	800e5ec <_fflush_r>
 800ea0a:	2800      	cmp	r0, #0
 800ea0c:	d0d9      	beq.n	800e9c2 <__swbuf_r+0x2e>
 800ea0e:	e7d6      	b.n	800e9be <__swbuf_r+0x2a>

0800ea10 <__swsetup_r>:
 800ea10:	b538      	push	{r3, r4, r5, lr}
 800ea12:	4b29      	ldr	r3, [pc, #164]	@ (800eab8 <__swsetup_r+0xa8>)
 800ea14:	4605      	mov	r5, r0
 800ea16:	6818      	ldr	r0, [r3, #0]
 800ea18:	460c      	mov	r4, r1
 800ea1a:	b118      	cbz	r0, 800ea24 <__swsetup_r+0x14>
 800ea1c:	6a03      	ldr	r3, [r0, #32]
 800ea1e:	b90b      	cbnz	r3, 800ea24 <__swsetup_r+0x14>
 800ea20:	f7fe f974 	bl	800cd0c <__sinit>
 800ea24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea28:	0719      	lsls	r1, r3, #28
 800ea2a:	d422      	bmi.n	800ea72 <__swsetup_r+0x62>
 800ea2c:	06da      	lsls	r2, r3, #27
 800ea2e:	d407      	bmi.n	800ea40 <__swsetup_r+0x30>
 800ea30:	2209      	movs	r2, #9
 800ea32:	602a      	str	r2, [r5, #0]
 800ea34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea38:	81a3      	strh	r3, [r4, #12]
 800ea3a:	f04f 30ff 	mov.w	r0, #4294967295
 800ea3e:	e033      	b.n	800eaa8 <__swsetup_r+0x98>
 800ea40:	0758      	lsls	r0, r3, #29
 800ea42:	d512      	bpl.n	800ea6a <__swsetup_r+0x5a>
 800ea44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ea46:	b141      	cbz	r1, 800ea5a <__swsetup_r+0x4a>
 800ea48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ea4c:	4299      	cmp	r1, r3
 800ea4e:	d002      	beq.n	800ea56 <__swsetup_r+0x46>
 800ea50:	4628      	mov	r0, r5
 800ea52:	f7ff f8cd 	bl	800dbf0 <_free_r>
 800ea56:	2300      	movs	r3, #0
 800ea58:	6363      	str	r3, [r4, #52]	@ 0x34
 800ea5a:	89a3      	ldrh	r3, [r4, #12]
 800ea5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ea60:	81a3      	strh	r3, [r4, #12]
 800ea62:	2300      	movs	r3, #0
 800ea64:	6063      	str	r3, [r4, #4]
 800ea66:	6923      	ldr	r3, [r4, #16]
 800ea68:	6023      	str	r3, [r4, #0]
 800ea6a:	89a3      	ldrh	r3, [r4, #12]
 800ea6c:	f043 0308 	orr.w	r3, r3, #8
 800ea70:	81a3      	strh	r3, [r4, #12]
 800ea72:	6923      	ldr	r3, [r4, #16]
 800ea74:	b94b      	cbnz	r3, 800ea8a <__swsetup_r+0x7a>
 800ea76:	89a3      	ldrh	r3, [r4, #12]
 800ea78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ea7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ea80:	d003      	beq.n	800ea8a <__swsetup_r+0x7a>
 800ea82:	4621      	mov	r1, r4
 800ea84:	4628      	mov	r0, r5
 800ea86:	f000 f883 	bl	800eb90 <__smakebuf_r>
 800ea8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea8e:	f013 0201 	ands.w	r2, r3, #1
 800ea92:	d00a      	beq.n	800eaaa <__swsetup_r+0x9a>
 800ea94:	2200      	movs	r2, #0
 800ea96:	60a2      	str	r2, [r4, #8]
 800ea98:	6962      	ldr	r2, [r4, #20]
 800ea9a:	4252      	negs	r2, r2
 800ea9c:	61a2      	str	r2, [r4, #24]
 800ea9e:	6922      	ldr	r2, [r4, #16]
 800eaa0:	b942      	cbnz	r2, 800eab4 <__swsetup_r+0xa4>
 800eaa2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800eaa6:	d1c5      	bne.n	800ea34 <__swsetup_r+0x24>
 800eaa8:	bd38      	pop	{r3, r4, r5, pc}
 800eaaa:	0799      	lsls	r1, r3, #30
 800eaac:	bf58      	it	pl
 800eaae:	6962      	ldrpl	r2, [r4, #20]
 800eab0:	60a2      	str	r2, [r4, #8]
 800eab2:	e7f4      	b.n	800ea9e <__swsetup_r+0x8e>
 800eab4:	2000      	movs	r0, #0
 800eab6:	e7f7      	b.n	800eaa8 <__swsetup_r+0x98>
 800eab8:	20000040 	.word	0x20000040

0800eabc <_raise_r>:
 800eabc:	291f      	cmp	r1, #31
 800eabe:	b538      	push	{r3, r4, r5, lr}
 800eac0:	4605      	mov	r5, r0
 800eac2:	460c      	mov	r4, r1
 800eac4:	d904      	bls.n	800ead0 <_raise_r+0x14>
 800eac6:	2316      	movs	r3, #22
 800eac8:	6003      	str	r3, [r0, #0]
 800eaca:	f04f 30ff 	mov.w	r0, #4294967295
 800eace:	bd38      	pop	{r3, r4, r5, pc}
 800ead0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ead2:	b112      	cbz	r2, 800eada <_raise_r+0x1e>
 800ead4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ead8:	b94b      	cbnz	r3, 800eaee <_raise_r+0x32>
 800eada:	4628      	mov	r0, r5
 800eadc:	f000 f830 	bl	800eb40 <_getpid_r>
 800eae0:	4622      	mov	r2, r4
 800eae2:	4601      	mov	r1, r0
 800eae4:	4628      	mov	r0, r5
 800eae6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eaea:	f000 b817 	b.w	800eb1c <_kill_r>
 800eaee:	2b01      	cmp	r3, #1
 800eaf0:	d00a      	beq.n	800eb08 <_raise_r+0x4c>
 800eaf2:	1c59      	adds	r1, r3, #1
 800eaf4:	d103      	bne.n	800eafe <_raise_r+0x42>
 800eaf6:	2316      	movs	r3, #22
 800eaf8:	6003      	str	r3, [r0, #0]
 800eafa:	2001      	movs	r0, #1
 800eafc:	e7e7      	b.n	800eace <_raise_r+0x12>
 800eafe:	2100      	movs	r1, #0
 800eb00:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800eb04:	4620      	mov	r0, r4
 800eb06:	4798      	blx	r3
 800eb08:	2000      	movs	r0, #0
 800eb0a:	e7e0      	b.n	800eace <_raise_r+0x12>

0800eb0c <raise>:
 800eb0c:	4b02      	ldr	r3, [pc, #8]	@ (800eb18 <raise+0xc>)
 800eb0e:	4601      	mov	r1, r0
 800eb10:	6818      	ldr	r0, [r3, #0]
 800eb12:	f7ff bfd3 	b.w	800eabc <_raise_r>
 800eb16:	bf00      	nop
 800eb18:	20000040 	.word	0x20000040

0800eb1c <_kill_r>:
 800eb1c:	b538      	push	{r3, r4, r5, lr}
 800eb1e:	4d07      	ldr	r5, [pc, #28]	@ (800eb3c <_kill_r+0x20>)
 800eb20:	2300      	movs	r3, #0
 800eb22:	4604      	mov	r4, r0
 800eb24:	4608      	mov	r0, r1
 800eb26:	4611      	mov	r1, r2
 800eb28:	602b      	str	r3, [r5, #0]
 800eb2a:	f7f5 ffd9 	bl	8004ae0 <_kill>
 800eb2e:	1c43      	adds	r3, r0, #1
 800eb30:	d102      	bne.n	800eb38 <_kill_r+0x1c>
 800eb32:	682b      	ldr	r3, [r5, #0]
 800eb34:	b103      	cbz	r3, 800eb38 <_kill_r+0x1c>
 800eb36:	6023      	str	r3, [r4, #0]
 800eb38:	bd38      	pop	{r3, r4, r5, pc}
 800eb3a:	bf00      	nop
 800eb3c:	20006064 	.word	0x20006064

0800eb40 <_getpid_r>:
 800eb40:	f7f5 bfc6 	b.w	8004ad0 <_getpid>

0800eb44 <__swhatbuf_r>:
 800eb44:	b570      	push	{r4, r5, r6, lr}
 800eb46:	460c      	mov	r4, r1
 800eb48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb4c:	2900      	cmp	r1, #0
 800eb4e:	b096      	sub	sp, #88	@ 0x58
 800eb50:	4615      	mov	r5, r2
 800eb52:	461e      	mov	r6, r3
 800eb54:	da0d      	bge.n	800eb72 <__swhatbuf_r+0x2e>
 800eb56:	89a3      	ldrh	r3, [r4, #12]
 800eb58:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800eb5c:	f04f 0100 	mov.w	r1, #0
 800eb60:	bf14      	ite	ne
 800eb62:	2340      	movne	r3, #64	@ 0x40
 800eb64:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800eb68:	2000      	movs	r0, #0
 800eb6a:	6031      	str	r1, [r6, #0]
 800eb6c:	602b      	str	r3, [r5, #0]
 800eb6e:	b016      	add	sp, #88	@ 0x58
 800eb70:	bd70      	pop	{r4, r5, r6, pc}
 800eb72:	466a      	mov	r2, sp
 800eb74:	f000 f848 	bl	800ec08 <_fstat_r>
 800eb78:	2800      	cmp	r0, #0
 800eb7a:	dbec      	blt.n	800eb56 <__swhatbuf_r+0x12>
 800eb7c:	9901      	ldr	r1, [sp, #4]
 800eb7e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800eb82:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800eb86:	4259      	negs	r1, r3
 800eb88:	4159      	adcs	r1, r3
 800eb8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800eb8e:	e7eb      	b.n	800eb68 <__swhatbuf_r+0x24>

0800eb90 <__smakebuf_r>:
 800eb90:	898b      	ldrh	r3, [r1, #12]
 800eb92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb94:	079d      	lsls	r5, r3, #30
 800eb96:	4606      	mov	r6, r0
 800eb98:	460c      	mov	r4, r1
 800eb9a:	d507      	bpl.n	800ebac <__smakebuf_r+0x1c>
 800eb9c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800eba0:	6023      	str	r3, [r4, #0]
 800eba2:	6123      	str	r3, [r4, #16]
 800eba4:	2301      	movs	r3, #1
 800eba6:	6163      	str	r3, [r4, #20]
 800eba8:	b003      	add	sp, #12
 800ebaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ebac:	ab01      	add	r3, sp, #4
 800ebae:	466a      	mov	r2, sp
 800ebb0:	f7ff ffc8 	bl	800eb44 <__swhatbuf_r>
 800ebb4:	9f00      	ldr	r7, [sp, #0]
 800ebb6:	4605      	mov	r5, r0
 800ebb8:	4639      	mov	r1, r7
 800ebba:	4630      	mov	r0, r6
 800ebbc:	f7ff f88c 	bl	800dcd8 <_malloc_r>
 800ebc0:	b948      	cbnz	r0, 800ebd6 <__smakebuf_r+0x46>
 800ebc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ebc6:	059a      	lsls	r2, r3, #22
 800ebc8:	d4ee      	bmi.n	800eba8 <__smakebuf_r+0x18>
 800ebca:	f023 0303 	bic.w	r3, r3, #3
 800ebce:	f043 0302 	orr.w	r3, r3, #2
 800ebd2:	81a3      	strh	r3, [r4, #12]
 800ebd4:	e7e2      	b.n	800eb9c <__smakebuf_r+0xc>
 800ebd6:	89a3      	ldrh	r3, [r4, #12]
 800ebd8:	6020      	str	r0, [r4, #0]
 800ebda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ebde:	81a3      	strh	r3, [r4, #12]
 800ebe0:	9b01      	ldr	r3, [sp, #4]
 800ebe2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ebe6:	b15b      	cbz	r3, 800ec00 <__smakebuf_r+0x70>
 800ebe8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ebec:	4630      	mov	r0, r6
 800ebee:	f000 f81d 	bl	800ec2c <_isatty_r>
 800ebf2:	b128      	cbz	r0, 800ec00 <__smakebuf_r+0x70>
 800ebf4:	89a3      	ldrh	r3, [r4, #12]
 800ebf6:	f023 0303 	bic.w	r3, r3, #3
 800ebfa:	f043 0301 	orr.w	r3, r3, #1
 800ebfe:	81a3      	strh	r3, [r4, #12]
 800ec00:	89a3      	ldrh	r3, [r4, #12]
 800ec02:	431d      	orrs	r5, r3
 800ec04:	81a5      	strh	r5, [r4, #12]
 800ec06:	e7cf      	b.n	800eba8 <__smakebuf_r+0x18>

0800ec08 <_fstat_r>:
 800ec08:	b538      	push	{r3, r4, r5, lr}
 800ec0a:	4d07      	ldr	r5, [pc, #28]	@ (800ec28 <_fstat_r+0x20>)
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	4604      	mov	r4, r0
 800ec10:	4608      	mov	r0, r1
 800ec12:	4611      	mov	r1, r2
 800ec14:	602b      	str	r3, [r5, #0]
 800ec16:	f7f5 ffc3 	bl	8004ba0 <_fstat>
 800ec1a:	1c43      	adds	r3, r0, #1
 800ec1c:	d102      	bne.n	800ec24 <_fstat_r+0x1c>
 800ec1e:	682b      	ldr	r3, [r5, #0]
 800ec20:	b103      	cbz	r3, 800ec24 <_fstat_r+0x1c>
 800ec22:	6023      	str	r3, [r4, #0]
 800ec24:	bd38      	pop	{r3, r4, r5, pc}
 800ec26:	bf00      	nop
 800ec28:	20006064 	.word	0x20006064

0800ec2c <_isatty_r>:
 800ec2c:	b538      	push	{r3, r4, r5, lr}
 800ec2e:	4d06      	ldr	r5, [pc, #24]	@ (800ec48 <_isatty_r+0x1c>)
 800ec30:	2300      	movs	r3, #0
 800ec32:	4604      	mov	r4, r0
 800ec34:	4608      	mov	r0, r1
 800ec36:	602b      	str	r3, [r5, #0]
 800ec38:	f7f5 ffc2 	bl	8004bc0 <_isatty>
 800ec3c:	1c43      	adds	r3, r0, #1
 800ec3e:	d102      	bne.n	800ec46 <_isatty_r+0x1a>
 800ec40:	682b      	ldr	r3, [r5, #0]
 800ec42:	b103      	cbz	r3, 800ec46 <_isatty_r+0x1a>
 800ec44:	6023      	str	r3, [r4, #0]
 800ec46:	bd38      	pop	{r3, r4, r5, pc}
 800ec48:	20006064 	.word	0x20006064
 800ec4c:	00000000 	.word	0x00000000

0800ec50 <tan>:
 800ec50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ec52:	ec53 2b10 	vmov	r2, r3, d0
 800ec56:	4816      	ldr	r0, [pc, #88]	@ (800ecb0 <tan+0x60>)
 800ec58:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ec5c:	4281      	cmp	r1, r0
 800ec5e:	d807      	bhi.n	800ec70 <tan+0x20>
 800ec60:	ed9f 1b11 	vldr	d1, [pc, #68]	@ 800eca8 <tan+0x58>
 800ec64:	2001      	movs	r0, #1
 800ec66:	b005      	add	sp, #20
 800ec68:	f85d eb04 	ldr.w	lr, [sp], #4
 800ec6c:	f000 b87c 	b.w	800ed68 <__kernel_tan>
 800ec70:	4810      	ldr	r0, [pc, #64]	@ (800ecb4 <tan+0x64>)
 800ec72:	4281      	cmp	r1, r0
 800ec74:	d908      	bls.n	800ec88 <tan+0x38>
 800ec76:	4610      	mov	r0, r2
 800ec78:	4619      	mov	r1, r3
 800ec7a:	f7f1 fb05 	bl	8000288 <__aeabi_dsub>
 800ec7e:	ec41 0b10 	vmov	d0, r0, r1
 800ec82:	b005      	add	sp, #20
 800ec84:	f85d fb04 	ldr.w	pc, [sp], #4
 800ec88:	4668      	mov	r0, sp
 800ec8a:	f000 fa71 	bl	800f170 <__ieee754_rem_pio2>
 800ec8e:	0040      	lsls	r0, r0, #1
 800ec90:	f000 0002 	and.w	r0, r0, #2
 800ec94:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ec98:	ed9d 0b00 	vldr	d0, [sp]
 800ec9c:	f1c0 0001 	rsb	r0, r0, #1
 800eca0:	f000 f862 	bl	800ed68 <__kernel_tan>
 800eca4:	e7ed      	b.n	800ec82 <tan+0x32>
 800eca6:	bf00      	nop
	...
 800ecb0:	3fe921fb 	.word	0x3fe921fb
 800ecb4:	7fefffff 	.word	0x7fefffff

0800ecb8 <log10f>:
 800ecb8:	b508      	push	{r3, lr}
 800ecba:	ed2d 8b02 	vpush	{d8}
 800ecbe:	eeb0 8a40 	vmov.f32	s16, s0
 800ecc2:	f000 fd4b 	bl	800f75c <__ieee754_log10f>
 800ecc6:	eeb4 8a48 	vcmp.f32	s16, s16
 800ecca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecce:	d60f      	bvs.n	800ecf0 <log10f+0x38>
 800ecd0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ecd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecd8:	d80a      	bhi.n	800ecf0 <log10f+0x38>
 800ecda:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ecde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ece2:	d108      	bne.n	800ecf6 <log10f+0x3e>
 800ece4:	f7fe f8de 	bl	800cea4 <__errno>
 800ece8:	2322      	movs	r3, #34	@ 0x22
 800ecea:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800ed0c <log10f+0x54>
 800ecee:	6003      	str	r3, [r0, #0]
 800ecf0:	ecbd 8b02 	vpop	{d8}
 800ecf4:	bd08      	pop	{r3, pc}
 800ecf6:	f7fe f8d5 	bl	800cea4 <__errno>
 800ecfa:	ecbd 8b02 	vpop	{d8}
 800ecfe:	2321      	movs	r3, #33	@ 0x21
 800ed00:	6003      	str	r3, [r0, #0]
 800ed02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ed06:	4802      	ldr	r0, [pc, #8]	@ (800ed10 <log10f+0x58>)
 800ed08:	f000 b822 	b.w	800ed50 <nanf>
 800ed0c:	ff800000 	.word	0xff800000
 800ed10:	0806f776 	.word	0x0806f776

0800ed14 <sqrtf>:
 800ed14:	b508      	push	{r3, lr}
 800ed16:	ed2d 8b02 	vpush	{d8}
 800ed1a:	eeb0 8a40 	vmov.f32	s16, s0
 800ed1e:	f000 f81d 	bl	800ed5c <__ieee754_sqrtf>
 800ed22:	eeb4 8a48 	vcmp.f32	s16, s16
 800ed26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed2a:	d60c      	bvs.n	800ed46 <sqrtf+0x32>
 800ed2c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800ed4c <sqrtf+0x38>
 800ed30:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ed34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed38:	d505      	bpl.n	800ed46 <sqrtf+0x32>
 800ed3a:	f7fe f8b3 	bl	800cea4 <__errno>
 800ed3e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800ed42:	2321      	movs	r3, #33	@ 0x21
 800ed44:	6003      	str	r3, [r0, #0]
 800ed46:	ecbd 8b02 	vpop	{d8}
 800ed4a:	bd08      	pop	{r3, pc}
 800ed4c:	00000000 	.word	0x00000000

0800ed50 <nanf>:
 800ed50:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ed58 <nanf+0x8>
 800ed54:	4770      	bx	lr
 800ed56:	bf00      	nop
 800ed58:	7fc00000 	.word	0x7fc00000

0800ed5c <__ieee754_sqrtf>:
 800ed5c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ed60:	4770      	bx	lr
 800ed62:	0000      	movs	r0, r0
 800ed64:	0000      	movs	r0, r0
	...

0800ed68 <__kernel_tan>:
 800ed68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed6c:	ec5b ab10 	vmov	sl, fp, d0
 800ed70:	4bdb      	ldr	r3, [pc, #876]	@ (800f0e0 <__kernel_tan+0x378>)
 800ed72:	b089      	sub	sp, #36	@ 0x24
 800ed74:	f02b 4700 	bic.w	r7, fp, #2147483648	@ 0x80000000
 800ed78:	429f      	cmp	r7, r3
 800ed7a:	ec59 8b11 	vmov	r8, r9, d1
 800ed7e:	4606      	mov	r6, r0
 800ed80:	f8cd b008 	str.w	fp, [sp, #8]
 800ed84:	d85d      	bhi.n	800ee42 <__kernel_tan+0xda>
 800ed86:	4650      	mov	r0, sl
 800ed88:	4659      	mov	r1, fp
 800ed8a:	f7f1 fee5 	bl	8000b58 <__aeabi_d2iz>
 800ed8e:	4605      	mov	r5, r0
 800ed90:	2800      	cmp	r0, #0
 800ed92:	d17c      	bne.n	800ee8e <__kernel_tan+0x126>
 800ed94:	1c73      	adds	r3, r6, #1
 800ed96:	4652      	mov	r2, sl
 800ed98:	4313      	orrs	r3, r2
 800ed9a:	433b      	orrs	r3, r7
 800ed9c:	d110      	bne.n	800edc0 <__kernel_tan+0x58>
 800ed9e:	ec4b ab10 	vmov	d0, sl, fp
 800eda2:	f000 fbe1 	bl	800f568 <fabs>
 800eda6:	49cf      	ldr	r1, [pc, #828]	@ (800f0e4 <__kernel_tan+0x37c>)
 800eda8:	ec53 2b10 	vmov	r2, r3, d0
 800edac:	2000      	movs	r0, #0
 800edae:	f7f1 fd4d 	bl	800084c <__aeabi_ddiv>
 800edb2:	4682      	mov	sl, r0
 800edb4:	468b      	mov	fp, r1
 800edb6:	ec4b ab10 	vmov	d0, sl, fp
 800edba:	b009      	add	sp, #36	@ 0x24
 800edbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edc0:	2e01      	cmp	r6, #1
 800edc2:	d0f8      	beq.n	800edb6 <__kernel_tan+0x4e>
 800edc4:	4642      	mov	r2, r8
 800edc6:	464b      	mov	r3, r9
 800edc8:	4650      	mov	r0, sl
 800edca:	4659      	mov	r1, fp
 800edcc:	f7f1 fa5e 	bl	800028c <__adddf3>
 800edd0:	4602      	mov	r2, r0
 800edd2:	460b      	mov	r3, r1
 800edd4:	460f      	mov	r7, r1
 800edd6:	2000      	movs	r0, #0
 800edd8:	49c3      	ldr	r1, [pc, #780]	@ (800f0e8 <__kernel_tan+0x380>)
 800edda:	f7f1 fd37 	bl	800084c <__aeabi_ddiv>
 800edde:	e9cd 0100 	strd	r0, r1, [sp]
 800ede2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ede6:	462e      	mov	r6, r5
 800ede8:	4652      	mov	r2, sl
 800edea:	462c      	mov	r4, r5
 800edec:	4630      	mov	r0, r6
 800edee:	461d      	mov	r5, r3
 800edf0:	4639      	mov	r1, r7
 800edf2:	465b      	mov	r3, fp
 800edf4:	f7f1 fa48 	bl	8000288 <__aeabi_dsub>
 800edf8:	4602      	mov	r2, r0
 800edfa:	460b      	mov	r3, r1
 800edfc:	4640      	mov	r0, r8
 800edfe:	4649      	mov	r1, r9
 800ee00:	f7f1 fa42 	bl	8000288 <__aeabi_dsub>
 800ee04:	4632      	mov	r2, r6
 800ee06:	462b      	mov	r3, r5
 800ee08:	f7f1 fbf6 	bl	80005f8 <__aeabi_dmul>
 800ee0c:	4632      	mov	r2, r6
 800ee0e:	4682      	mov	sl, r0
 800ee10:	468b      	mov	fp, r1
 800ee12:	462b      	mov	r3, r5
 800ee14:	4630      	mov	r0, r6
 800ee16:	4639      	mov	r1, r7
 800ee18:	f7f1 fbee 	bl	80005f8 <__aeabi_dmul>
 800ee1c:	4bb1      	ldr	r3, [pc, #708]	@ (800f0e4 <__kernel_tan+0x37c>)
 800ee1e:	2200      	movs	r2, #0
 800ee20:	f7f1 fa34 	bl	800028c <__adddf3>
 800ee24:	4602      	mov	r2, r0
 800ee26:	460b      	mov	r3, r1
 800ee28:	4650      	mov	r0, sl
 800ee2a:	4659      	mov	r1, fp
 800ee2c:	f7f1 fa2e 	bl	800028c <__adddf3>
 800ee30:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ee34:	f7f1 fbe0 	bl	80005f8 <__aeabi_dmul>
 800ee38:	4622      	mov	r2, r4
 800ee3a:	462b      	mov	r3, r5
 800ee3c:	f7f1 fa26 	bl	800028c <__adddf3>
 800ee40:	e7b7      	b.n	800edb2 <__kernel_tan+0x4a>
 800ee42:	4baa      	ldr	r3, [pc, #680]	@ (800f0ec <__kernel_tan+0x384>)
 800ee44:	429f      	cmp	r7, r3
 800ee46:	d922      	bls.n	800ee8e <__kernel_tan+0x126>
 800ee48:	9b02      	ldr	r3, [sp, #8]
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	da05      	bge.n	800ee5a <__kernel_tan+0xf2>
 800ee4e:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800ee52:	469b      	mov	fp, r3
 800ee54:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800ee58:	4699      	mov	r9, r3
 800ee5a:	4652      	mov	r2, sl
 800ee5c:	465b      	mov	r3, fp
 800ee5e:	a182      	add	r1, pc, #520	@ (adr r1, 800f068 <__kernel_tan+0x300>)
 800ee60:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee64:	f7f1 fa10 	bl	8000288 <__aeabi_dsub>
 800ee68:	4642      	mov	r2, r8
 800ee6a:	464b      	mov	r3, r9
 800ee6c:	4604      	mov	r4, r0
 800ee6e:	460d      	mov	r5, r1
 800ee70:	a17f      	add	r1, pc, #508	@ (adr r1, 800f070 <__kernel_tan+0x308>)
 800ee72:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee76:	f7f1 fa07 	bl	8000288 <__aeabi_dsub>
 800ee7a:	4622      	mov	r2, r4
 800ee7c:	462b      	mov	r3, r5
 800ee7e:	f7f1 fa05 	bl	800028c <__adddf3>
 800ee82:	f04f 0800 	mov.w	r8, #0
 800ee86:	4682      	mov	sl, r0
 800ee88:	468b      	mov	fp, r1
 800ee8a:	f04f 0900 	mov.w	r9, #0
 800ee8e:	4652      	mov	r2, sl
 800ee90:	465b      	mov	r3, fp
 800ee92:	4650      	mov	r0, sl
 800ee94:	4659      	mov	r1, fp
 800ee96:	f7f1 fbaf 	bl	80005f8 <__aeabi_dmul>
 800ee9a:	4602      	mov	r2, r0
 800ee9c:	460b      	mov	r3, r1
 800ee9e:	e9cd 2300 	strd	r2, r3, [sp]
 800eea2:	f7f1 fba9 	bl	80005f8 <__aeabi_dmul>
 800eea6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eeaa:	4604      	mov	r4, r0
 800eeac:	460d      	mov	r5, r1
 800eeae:	4650      	mov	r0, sl
 800eeb0:	4659      	mov	r1, fp
 800eeb2:	f7f1 fba1 	bl	80005f8 <__aeabi_dmul>
 800eeb6:	a370      	add	r3, pc, #448	@ (adr r3, 800f078 <__kernel_tan+0x310>)
 800eeb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eebc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eec0:	4620      	mov	r0, r4
 800eec2:	4629      	mov	r1, r5
 800eec4:	f7f1 fb98 	bl	80005f8 <__aeabi_dmul>
 800eec8:	a36d      	add	r3, pc, #436	@ (adr r3, 800f080 <__kernel_tan+0x318>)
 800eeca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eece:	f7f1 f9dd 	bl	800028c <__adddf3>
 800eed2:	4622      	mov	r2, r4
 800eed4:	462b      	mov	r3, r5
 800eed6:	f7f1 fb8f 	bl	80005f8 <__aeabi_dmul>
 800eeda:	a36b      	add	r3, pc, #428	@ (adr r3, 800f088 <__kernel_tan+0x320>)
 800eedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eee0:	f7f1 f9d4 	bl	800028c <__adddf3>
 800eee4:	4622      	mov	r2, r4
 800eee6:	462b      	mov	r3, r5
 800eee8:	f7f1 fb86 	bl	80005f8 <__aeabi_dmul>
 800eeec:	a368      	add	r3, pc, #416	@ (adr r3, 800f090 <__kernel_tan+0x328>)
 800eeee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eef2:	f7f1 f9cb 	bl	800028c <__adddf3>
 800eef6:	4622      	mov	r2, r4
 800eef8:	462b      	mov	r3, r5
 800eefa:	f7f1 fb7d 	bl	80005f8 <__aeabi_dmul>
 800eefe:	a366      	add	r3, pc, #408	@ (adr r3, 800f098 <__kernel_tan+0x330>)
 800ef00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef04:	f7f1 f9c2 	bl	800028c <__adddf3>
 800ef08:	4622      	mov	r2, r4
 800ef0a:	462b      	mov	r3, r5
 800ef0c:	f7f1 fb74 	bl	80005f8 <__aeabi_dmul>
 800ef10:	a363      	add	r3, pc, #396	@ (adr r3, 800f0a0 <__kernel_tan+0x338>)
 800ef12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef16:	f7f1 f9b9 	bl	800028c <__adddf3>
 800ef1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ef1e:	f7f1 fb6b 	bl	80005f8 <__aeabi_dmul>
 800ef22:	a361      	add	r3, pc, #388	@ (adr r3, 800f0a8 <__kernel_tan+0x340>)
 800ef24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef28:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ef2c:	4620      	mov	r0, r4
 800ef2e:	4629      	mov	r1, r5
 800ef30:	f7f1 fb62 	bl	80005f8 <__aeabi_dmul>
 800ef34:	a35e      	add	r3, pc, #376	@ (adr r3, 800f0b0 <__kernel_tan+0x348>)
 800ef36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef3a:	f7f1 f9a7 	bl	800028c <__adddf3>
 800ef3e:	4622      	mov	r2, r4
 800ef40:	462b      	mov	r3, r5
 800ef42:	f7f1 fb59 	bl	80005f8 <__aeabi_dmul>
 800ef46:	a35c      	add	r3, pc, #368	@ (adr r3, 800f0b8 <__kernel_tan+0x350>)
 800ef48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef4c:	f7f1 f99e 	bl	800028c <__adddf3>
 800ef50:	4622      	mov	r2, r4
 800ef52:	462b      	mov	r3, r5
 800ef54:	f7f1 fb50 	bl	80005f8 <__aeabi_dmul>
 800ef58:	a359      	add	r3, pc, #356	@ (adr r3, 800f0c0 <__kernel_tan+0x358>)
 800ef5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef5e:	f7f1 f995 	bl	800028c <__adddf3>
 800ef62:	4622      	mov	r2, r4
 800ef64:	462b      	mov	r3, r5
 800ef66:	f7f1 fb47 	bl	80005f8 <__aeabi_dmul>
 800ef6a:	a357      	add	r3, pc, #348	@ (adr r3, 800f0c8 <__kernel_tan+0x360>)
 800ef6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef70:	f7f1 f98c 	bl	800028c <__adddf3>
 800ef74:	4622      	mov	r2, r4
 800ef76:	462b      	mov	r3, r5
 800ef78:	f7f1 fb3e 	bl	80005f8 <__aeabi_dmul>
 800ef7c:	a354      	add	r3, pc, #336	@ (adr r3, 800f0d0 <__kernel_tan+0x368>)
 800ef7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef82:	f7f1 f983 	bl	800028c <__adddf3>
 800ef86:	4602      	mov	r2, r0
 800ef88:	460b      	mov	r3, r1
 800ef8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ef8e:	f7f1 f97d 	bl	800028c <__adddf3>
 800ef92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ef96:	f7f1 fb2f 	bl	80005f8 <__aeabi_dmul>
 800ef9a:	4642      	mov	r2, r8
 800ef9c:	464b      	mov	r3, r9
 800ef9e:	f7f1 f975 	bl	800028c <__adddf3>
 800efa2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800efa6:	f7f1 fb27 	bl	80005f8 <__aeabi_dmul>
 800efaa:	4642      	mov	r2, r8
 800efac:	464b      	mov	r3, r9
 800efae:	f7f1 f96d 	bl	800028c <__adddf3>
 800efb2:	a349      	add	r3, pc, #292	@ (adr r3, 800f0d8 <__kernel_tan+0x370>)
 800efb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efb8:	4604      	mov	r4, r0
 800efba:	460d      	mov	r5, r1
 800efbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800efc0:	f7f1 fb1a 	bl	80005f8 <__aeabi_dmul>
 800efc4:	4622      	mov	r2, r4
 800efc6:	462b      	mov	r3, r5
 800efc8:	f7f1 f960 	bl	800028c <__adddf3>
 800efcc:	e9cd 0100 	strd	r0, r1, [sp]
 800efd0:	460b      	mov	r3, r1
 800efd2:	4602      	mov	r2, r0
 800efd4:	4659      	mov	r1, fp
 800efd6:	4650      	mov	r0, sl
 800efd8:	f7f1 f958 	bl	800028c <__adddf3>
 800efdc:	4b43      	ldr	r3, [pc, #268]	@ (800f0ec <__kernel_tan+0x384>)
 800efde:	429f      	cmp	r7, r3
 800efe0:	4604      	mov	r4, r0
 800efe2:	460d      	mov	r5, r1
 800efe4:	f240 8084 	bls.w	800f0f0 <__kernel_tan+0x388>
 800efe8:	4630      	mov	r0, r6
 800efea:	f7f1 fa9b 	bl	8000524 <__aeabi_i2d>
 800efee:	4622      	mov	r2, r4
 800eff0:	4680      	mov	r8, r0
 800eff2:	4689      	mov	r9, r1
 800eff4:	462b      	mov	r3, r5
 800eff6:	4620      	mov	r0, r4
 800eff8:	4629      	mov	r1, r5
 800effa:	f7f1 fafd 	bl	80005f8 <__aeabi_dmul>
 800effe:	4642      	mov	r2, r8
 800f000:	4606      	mov	r6, r0
 800f002:	460f      	mov	r7, r1
 800f004:	464b      	mov	r3, r9
 800f006:	4620      	mov	r0, r4
 800f008:	4629      	mov	r1, r5
 800f00a:	f7f1 f93f 	bl	800028c <__adddf3>
 800f00e:	4602      	mov	r2, r0
 800f010:	460b      	mov	r3, r1
 800f012:	4630      	mov	r0, r6
 800f014:	4639      	mov	r1, r7
 800f016:	f7f1 fc19 	bl	800084c <__aeabi_ddiv>
 800f01a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f01e:	f7f1 f933 	bl	8000288 <__aeabi_dsub>
 800f022:	4602      	mov	r2, r0
 800f024:	460b      	mov	r3, r1
 800f026:	4650      	mov	r0, sl
 800f028:	4659      	mov	r1, fp
 800f02a:	f7f1 f92d 	bl	8000288 <__aeabi_dsub>
 800f02e:	4602      	mov	r2, r0
 800f030:	460b      	mov	r3, r1
 800f032:	f7f1 f92b 	bl	800028c <__adddf3>
 800f036:	4602      	mov	r2, r0
 800f038:	460b      	mov	r3, r1
 800f03a:	4640      	mov	r0, r8
 800f03c:	4649      	mov	r1, r9
 800f03e:	f7f1 f923 	bl	8000288 <__aeabi_dsub>
 800f042:	9b02      	ldr	r3, [sp, #8]
 800f044:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 800f048:	f00a 0a02 	and.w	sl, sl, #2
 800f04c:	4604      	mov	r4, r0
 800f04e:	f1ca 0001 	rsb	r0, sl, #1
 800f052:	460d      	mov	r5, r1
 800f054:	f7f1 fa66 	bl	8000524 <__aeabi_i2d>
 800f058:	4602      	mov	r2, r0
 800f05a:	460b      	mov	r3, r1
 800f05c:	4620      	mov	r0, r4
 800f05e:	4629      	mov	r1, r5
 800f060:	f7f1 faca 	bl	80005f8 <__aeabi_dmul>
 800f064:	e6a5      	b.n	800edb2 <__kernel_tan+0x4a>
 800f066:	bf00      	nop
 800f068:	54442d18 	.word	0x54442d18
 800f06c:	3fe921fb 	.word	0x3fe921fb
 800f070:	33145c07 	.word	0x33145c07
 800f074:	3c81a626 	.word	0x3c81a626
 800f078:	74bf7ad4 	.word	0x74bf7ad4
 800f07c:	3efb2a70 	.word	0x3efb2a70
 800f080:	32f0a7e9 	.word	0x32f0a7e9
 800f084:	3f12b80f 	.word	0x3f12b80f
 800f088:	1a8d1068 	.word	0x1a8d1068
 800f08c:	3f3026f7 	.word	0x3f3026f7
 800f090:	fee08315 	.word	0xfee08315
 800f094:	3f57dbc8 	.word	0x3f57dbc8
 800f098:	e96e8493 	.word	0xe96e8493
 800f09c:	3f8226e3 	.word	0x3f8226e3
 800f0a0:	1bb341fe 	.word	0x1bb341fe
 800f0a4:	3faba1ba 	.word	0x3faba1ba
 800f0a8:	db605373 	.word	0xdb605373
 800f0ac:	bef375cb 	.word	0xbef375cb
 800f0b0:	a03792a6 	.word	0xa03792a6
 800f0b4:	3f147e88 	.word	0x3f147e88
 800f0b8:	f2f26501 	.word	0xf2f26501
 800f0bc:	3f4344d8 	.word	0x3f4344d8
 800f0c0:	c9560328 	.word	0xc9560328
 800f0c4:	3f6d6d22 	.word	0x3f6d6d22
 800f0c8:	8406d637 	.word	0x8406d637
 800f0cc:	3f9664f4 	.word	0x3f9664f4
 800f0d0:	1110fe7a 	.word	0x1110fe7a
 800f0d4:	3fc11111 	.word	0x3fc11111
 800f0d8:	55555563 	.word	0x55555563
 800f0dc:	3fd55555 	.word	0x3fd55555
 800f0e0:	3e2fffff 	.word	0x3e2fffff
 800f0e4:	3ff00000 	.word	0x3ff00000
 800f0e8:	bff00000 	.word	0xbff00000
 800f0ec:	3fe59427 	.word	0x3fe59427
 800f0f0:	2e01      	cmp	r6, #1
 800f0f2:	d033      	beq.n	800f15c <__kernel_tan+0x3f4>
 800f0f4:	f04f 0800 	mov.w	r8, #0
 800f0f8:	4689      	mov	r9, r1
 800f0fa:	4602      	mov	r2, r0
 800f0fc:	460b      	mov	r3, r1
 800f0fe:	2000      	movs	r0, #0
 800f100:	4918      	ldr	r1, [pc, #96]	@ (800f164 <__kernel_tan+0x3fc>)
 800f102:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800f106:	f7f1 fba1 	bl	800084c <__aeabi_ddiv>
 800f10a:	4652      	mov	r2, sl
 800f10c:	460f      	mov	r7, r1
 800f10e:	465b      	mov	r3, fp
 800f110:	4606      	mov	r6, r0
 800f112:	460d      	mov	r5, r1
 800f114:	4640      	mov	r0, r8
 800f116:	4649      	mov	r1, r9
 800f118:	f7f1 f8b6 	bl	8000288 <__aeabi_dsub>
 800f11c:	4602      	mov	r2, r0
 800f11e:	460b      	mov	r3, r1
 800f120:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f124:	f7f1 f8b0 	bl	8000288 <__aeabi_dsub>
 800f128:	4642      	mov	r2, r8
 800f12a:	463b      	mov	r3, r7
 800f12c:	f7f1 fa64 	bl	80005f8 <__aeabi_dmul>
 800f130:	4642      	mov	r2, r8
 800f132:	4682      	mov	sl, r0
 800f134:	468b      	mov	fp, r1
 800f136:	463b      	mov	r3, r7
 800f138:	4640      	mov	r0, r8
 800f13a:	4649      	mov	r1, r9
 800f13c:	f7f1 fa5c 	bl	80005f8 <__aeabi_dmul>
 800f140:	4b09      	ldr	r3, [pc, #36]	@ (800f168 <__kernel_tan+0x400>)
 800f142:	2200      	movs	r2, #0
 800f144:	f7f1 f8a2 	bl	800028c <__adddf3>
 800f148:	4602      	mov	r2, r0
 800f14a:	460b      	mov	r3, r1
 800f14c:	4650      	mov	r0, sl
 800f14e:	4659      	mov	r1, fp
 800f150:	f7f1 f89c 	bl	800028c <__adddf3>
 800f154:	4644      	mov	r4, r8
 800f156:	4632      	mov	r2, r6
 800f158:	463b      	mov	r3, r7
 800f15a:	e66b      	b.n	800ee34 <__kernel_tan+0xcc>
 800f15c:	4682      	mov	sl, r0
 800f15e:	468b      	mov	fp, r1
 800f160:	e629      	b.n	800edb6 <__kernel_tan+0x4e>
 800f162:	bf00      	nop
 800f164:	bff00000 	.word	0xbff00000
 800f168:	3ff00000 	.word	0x3ff00000
 800f16c:	00000000 	.word	0x00000000

0800f170 <__ieee754_rem_pio2>:
 800f170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f174:	ec57 6b10 	vmov	r6, r7, d0
 800f178:	4bc5      	ldr	r3, [pc, #788]	@ (800f490 <__ieee754_rem_pio2+0x320>)
 800f17a:	b08d      	sub	sp, #52	@ 0x34
 800f17c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800f180:	4598      	cmp	r8, r3
 800f182:	4604      	mov	r4, r0
 800f184:	9704      	str	r7, [sp, #16]
 800f186:	d807      	bhi.n	800f198 <__ieee754_rem_pio2+0x28>
 800f188:	2200      	movs	r2, #0
 800f18a:	2300      	movs	r3, #0
 800f18c:	ed80 0b00 	vstr	d0, [r0]
 800f190:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800f194:	2500      	movs	r5, #0
 800f196:	e028      	b.n	800f1ea <__ieee754_rem_pio2+0x7a>
 800f198:	4bbe      	ldr	r3, [pc, #760]	@ (800f494 <__ieee754_rem_pio2+0x324>)
 800f19a:	4598      	cmp	r8, r3
 800f19c:	d878      	bhi.n	800f290 <__ieee754_rem_pio2+0x120>
 800f19e:	9b04      	ldr	r3, [sp, #16]
 800f1a0:	4dbd      	ldr	r5, [pc, #756]	@ (800f498 <__ieee754_rem_pio2+0x328>)
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	4630      	mov	r0, r6
 800f1a6:	a3ac      	add	r3, pc, #688	@ (adr r3, 800f458 <__ieee754_rem_pio2+0x2e8>)
 800f1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1ac:	4639      	mov	r1, r7
 800f1ae:	dd38      	ble.n	800f222 <__ieee754_rem_pio2+0xb2>
 800f1b0:	f7f1 f86a 	bl	8000288 <__aeabi_dsub>
 800f1b4:	45a8      	cmp	r8, r5
 800f1b6:	4606      	mov	r6, r0
 800f1b8:	460f      	mov	r7, r1
 800f1ba:	d01a      	beq.n	800f1f2 <__ieee754_rem_pio2+0x82>
 800f1bc:	a3a8      	add	r3, pc, #672	@ (adr r3, 800f460 <__ieee754_rem_pio2+0x2f0>)
 800f1be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1c2:	f7f1 f861 	bl	8000288 <__aeabi_dsub>
 800f1c6:	4602      	mov	r2, r0
 800f1c8:	460b      	mov	r3, r1
 800f1ca:	4680      	mov	r8, r0
 800f1cc:	4689      	mov	r9, r1
 800f1ce:	4630      	mov	r0, r6
 800f1d0:	4639      	mov	r1, r7
 800f1d2:	f7f1 f859 	bl	8000288 <__aeabi_dsub>
 800f1d6:	a3a2      	add	r3, pc, #648	@ (adr r3, 800f460 <__ieee754_rem_pio2+0x2f0>)
 800f1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1dc:	f7f1 f854 	bl	8000288 <__aeabi_dsub>
 800f1e0:	e9c4 8900 	strd	r8, r9, [r4]
 800f1e4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f1e8:	2501      	movs	r5, #1
 800f1ea:	4628      	mov	r0, r5
 800f1ec:	b00d      	add	sp, #52	@ 0x34
 800f1ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1f2:	a39d      	add	r3, pc, #628	@ (adr r3, 800f468 <__ieee754_rem_pio2+0x2f8>)
 800f1f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1f8:	f7f1 f846 	bl	8000288 <__aeabi_dsub>
 800f1fc:	a39c      	add	r3, pc, #624	@ (adr r3, 800f470 <__ieee754_rem_pio2+0x300>)
 800f1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f202:	4606      	mov	r6, r0
 800f204:	460f      	mov	r7, r1
 800f206:	f7f1 f83f 	bl	8000288 <__aeabi_dsub>
 800f20a:	4602      	mov	r2, r0
 800f20c:	460b      	mov	r3, r1
 800f20e:	4680      	mov	r8, r0
 800f210:	4689      	mov	r9, r1
 800f212:	4630      	mov	r0, r6
 800f214:	4639      	mov	r1, r7
 800f216:	f7f1 f837 	bl	8000288 <__aeabi_dsub>
 800f21a:	a395      	add	r3, pc, #596	@ (adr r3, 800f470 <__ieee754_rem_pio2+0x300>)
 800f21c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f220:	e7dc      	b.n	800f1dc <__ieee754_rem_pio2+0x6c>
 800f222:	f7f1 f833 	bl	800028c <__adddf3>
 800f226:	45a8      	cmp	r8, r5
 800f228:	4606      	mov	r6, r0
 800f22a:	460f      	mov	r7, r1
 800f22c:	d018      	beq.n	800f260 <__ieee754_rem_pio2+0xf0>
 800f22e:	a38c      	add	r3, pc, #560	@ (adr r3, 800f460 <__ieee754_rem_pio2+0x2f0>)
 800f230:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f234:	f7f1 f82a 	bl	800028c <__adddf3>
 800f238:	4602      	mov	r2, r0
 800f23a:	460b      	mov	r3, r1
 800f23c:	4680      	mov	r8, r0
 800f23e:	4689      	mov	r9, r1
 800f240:	4630      	mov	r0, r6
 800f242:	4639      	mov	r1, r7
 800f244:	f7f1 f820 	bl	8000288 <__aeabi_dsub>
 800f248:	a385      	add	r3, pc, #532	@ (adr r3, 800f460 <__ieee754_rem_pio2+0x2f0>)
 800f24a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f24e:	f7f1 f81d 	bl	800028c <__adddf3>
 800f252:	f04f 35ff 	mov.w	r5, #4294967295
 800f256:	e9c4 8900 	strd	r8, r9, [r4]
 800f25a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f25e:	e7c4      	b.n	800f1ea <__ieee754_rem_pio2+0x7a>
 800f260:	a381      	add	r3, pc, #516	@ (adr r3, 800f468 <__ieee754_rem_pio2+0x2f8>)
 800f262:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f266:	f7f1 f811 	bl	800028c <__adddf3>
 800f26a:	a381      	add	r3, pc, #516	@ (adr r3, 800f470 <__ieee754_rem_pio2+0x300>)
 800f26c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f270:	4606      	mov	r6, r0
 800f272:	460f      	mov	r7, r1
 800f274:	f7f1 f80a 	bl	800028c <__adddf3>
 800f278:	4602      	mov	r2, r0
 800f27a:	460b      	mov	r3, r1
 800f27c:	4680      	mov	r8, r0
 800f27e:	4689      	mov	r9, r1
 800f280:	4630      	mov	r0, r6
 800f282:	4639      	mov	r1, r7
 800f284:	f7f1 f800 	bl	8000288 <__aeabi_dsub>
 800f288:	a379      	add	r3, pc, #484	@ (adr r3, 800f470 <__ieee754_rem_pio2+0x300>)
 800f28a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f28e:	e7de      	b.n	800f24e <__ieee754_rem_pio2+0xde>
 800f290:	4b82      	ldr	r3, [pc, #520]	@ (800f49c <__ieee754_rem_pio2+0x32c>)
 800f292:	4598      	cmp	r8, r3
 800f294:	f200 80d1 	bhi.w	800f43a <__ieee754_rem_pio2+0x2ca>
 800f298:	f000 f966 	bl	800f568 <fabs>
 800f29c:	ec57 6b10 	vmov	r6, r7, d0
 800f2a0:	a375      	add	r3, pc, #468	@ (adr r3, 800f478 <__ieee754_rem_pio2+0x308>)
 800f2a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2a6:	4630      	mov	r0, r6
 800f2a8:	4639      	mov	r1, r7
 800f2aa:	f7f1 f9a5 	bl	80005f8 <__aeabi_dmul>
 800f2ae:	4b7c      	ldr	r3, [pc, #496]	@ (800f4a0 <__ieee754_rem_pio2+0x330>)
 800f2b0:	2200      	movs	r2, #0
 800f2b2:	f7f0 ffeb 	bl	800028c <__adddf3>
 800f2b6:	f7f1 fc4f 	bl	8000b58 <__aeabi_d2iz>
 800f2ba:	4605      	mov	r5, r0
 800f2bc:	f7f1 f932 	bl	8000524 <__aeabi_i2d>
 800f2c0:	4602      	mov	r2, r0
 800f2c2:	460b      	mov	r3, r1
 800f2c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f2c8:	a363      	add	r3, pc, #396	@ (adr r3, 800f458 <__ieee754_rem_pio2+0x2e8>)
 800f2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2ce:	f7f1 f993 	bl	80005f8 <__aeabi_dmul>
 800f2d2:	4602      	mov	r2, r0
 800f2d4:	460b      	mov	r3, r1
 800f2d6:	4630      	mov	r0, r6
 800f2d8:	4639      	mov	r1, r7
 800f2da:	f7f0 ffd5 	bl	8000288 <__aeabi_dsub>
 800f2de:	a360      	add	r3, pc, #384	@ (adr r3, 800f460 <__ieee754_rem_pio2+0x2f0>)
 800f2e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2e4:	4682      	mov	sl, r0
 800f2e6:	468b      	mov	fp, r1
 800f2e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f2ec:	f7f1 f984 	bl	80005f8 <__aeabi_dmul>
 800f2f0:	2d1f      	cmp	r5, #31
 800f2f2:	4606      	mov	r6, r0
 800f2f4:	460f      	mov	r7, r1
 800f2f6:	dc0c      	bgt.n	800f312 <__ieee754_rem_pio2+0x1a2>
 800f2f8:	4b6a      	ldr	r3, [pc, #424]	@ (800f4a4 <__ieee754_rem_pio2+0x334>)
 800f2fa:	1e6a      	subs	r2, r5, #1
 800f2fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f300:	4543      	cmp	r3, r8
 800f302:	d006      	beq.n	800f312 <__ieee754_rem_pio2+0x1a2>
 800f304:	4632      	mov	r2, r6
 800f306:	463b      	mov	r3, r7
 800f308:	4650      	mov	r0, sl
 800f30a:	4659      	mov	r1, fp
 800f30c:	f7f0 ffbc 	bl	8000288 <__aeabi_dsub>
 800f310:	e00e      	b.n	800f330 <__ieee754_rem_pio2+0x1c0>
 800f312:	463b      	mov	r3, r7
 800f314:	4632      	mov	r2, r6
 800f316:	4650      	mov	r0, sl
 800f318:	4659      	mov	r1, fp
 800f31a:	f7f0 ffb5 	bl	8000288 <__aeabi_dsub>
 800f31e:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f322:	9305      	str	r3, [sp, #20]
 800f324:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f328:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800f32c:	2b10      	cmp	r3, #16
 800f32e:	dc02      	bgt.n	800f336 <__ieee754_rem_pio2+0x1c6>
 800f330:	e9c4 0100 	strd	r0, r1, [r4]
 800f334:	e039      	b.n	800f3aa <__ieee754_rem_pio2+0x23a>
 800f336:	a34c      	add	r3, pc, #304	@ (adr r3, 800f468 <__ieee754_rem_pio2+0x2f8>)
 800f338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f33c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f340:	f7f1 f95a 	bl	80005f8 <__aeabi_dmul>
 800f344:	4606      	mov	r6, r0
 800f346:	460f      	mov	r7, r1
 800f348:	4602      	mov	r2, r0
 800f34a:	460b      	mov	r3, r1
 800f34c:	4650      	mov	r0, sl
 800f34e:	4659      	mov	r1, fp
 800f350:	f7f0 ff9a 	bl	8000288 <__aeabi_dsub>
 800f354:	4602      	mov	r2, r0
 800f356:	460b      	mov	r3, r1
 800f358:	4680      	mov	r8, r0
 800f35a:	4689      	mov	r9, r1
 800f35c:	4650      	mov	r0, sl
 800f35e:	4659      	mov	r1, fp
 800f360:	f7f0 ff92 	bl	8000288 <__aeabi_dsub>
 800f364:	4632      	mov	r2, r6
 800f366:	463b      	mov	r3, r7
 800f368:	f7f0 ff8e 	bl	8000288 <__aeabi_dsub>
 800f36c:	a340      	add	r3, pc, #256	@ (adr r3, 800f470 <__ieee754_rem_pio2+0x300>)
 800f36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f372:	4606      	mov	r6, r0
 800f374:	460f      	mov	r7, r1
 800f376:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f37a:	f7f1 f93d 	bl	80005f8 <__aeabi_dmul>
 800f37e:	4632      	mov	r2, r6
 800f380:	463b      	mov	r3, r7
 800f382:	f7f0 ff81 	bl	8000288 <__aeabi_dsub>
 800f386:	4602      	mov	r2, r0
 800f388:	460b      	mov	r3, r1
 800f38a:	4606      	mov	r6, r0
 800f38c:	460f      	mov	r7, r1
 800f38e:	4640      	mov	r0, r8
 800f390:	4649      	mov	r1, r9
 800f392:	f7f0 ff79 	bl	8000288 <__aeabi_dsub>
 800f396:	9a05      	ldr	r2, [sp, #20]
 800f398:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f39c:	1ad3      	subs	r3, r2, r3
 800f39e:	2b31      	cmp	r3, #49	@ 0x31
 800f3a0:	dc20      	bgt.n	800f3e4 <__ieee754_rem_pio2+0x274>
 800f3a2:	e9c4 0100 	strd	r0, r1, [r4]
 800f3a6:	46c2      	mov	sl, r8
 800f3a8:	46cb      	mov	fp, r9
 800f3aa:	e9d4 8900 	ldrd	r8, r9, [r4]
 800f3ae:	4650      	mov	r0, sl
 800f3b0:	4642      	mov	r2, r8
 800f3b2:	464b      	mov	r3, r9
 800f3b4:	4659      	mov	r1, fp
 800f3b6:	f7f0 ff67 	bl	8000288 <__aeabi_dsub>
 800f3ba:	463b      	mov	r3, r7
 800f3bc:	4632      	mov	r2, r6
 800f3be:	f7f0 ff63 	bl	8000288 <__aeabi_dsub>
 800f3c2:	9b04      	ldr	r3, [sp, #16]
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f3ca:	f6bf af0e 	bge.w	800f1ea <__ieee754_rem_pio2+0x7a>
 800f3ce:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800f3d2:	6063      	str	r3, [r4, #4]
 800f3d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f3d8:	f8c4 8000 	str.w	r8, [r4]
 800f3dc:	60a0      	str	r0, [r4, #8]
 800f3de:	60e3      	str	r3, [r4, #12]
 800f3e0:	426d      	negs	r5, r5
 800f3e2:	e702      	b.n	800f1ea <__ieee754_rem_pio2+0x7a>
 800f3e4:	a326      	add	r3, pc, #152	@ (adr r3, 800f480 <__ieee754_rem_pio2+0x310>)
 800f3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f3ee:	f7f1 f903 	bl	80005f8 <__aeabi_dmul>
 800f3f2:	4606      	mov	r6, r0
 800f3f4:	460f      	mov	r7, r1
 800f3f6:	4602      	mov	r2, r0
 800f3f8:	460b      	mov	r3, r1
 800f3fa:	4640      	mov	r0, r8
 800f3fc:	4649      	mov	r1, r9
 800f3fe:	f7f0 ff43 	bl	8000288 <__aeabi_dsub>
 800f402:	4602      	mov	r2, r0
 800f404:	460b      	mov	r3, r1
 800f406:	4682      	mov	sl, r0
 800f408:	468b      	mov	fp, r1
 800f40a:	4640      	mov	r0, r8
 800f40c:	4649      	mov	r1, r9
 800f40e:	f7f0 ff3b 	bl	8000288 <__aeabi_dsub>
 800f412:	4632      	mov	r2, r6
 800f414:	463b      	mov	r3, r7
 800f416:	f7f0 ff37 	bl	8000288 <__aeabi_dsub>
 800f41a:	a31b      	add	r3, pc, #108	@ (adr r3, 800f488 <__ieee754_rem_pio2+0x318>)
 800f41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f420:	4606      	mov	r6, r0
 800f422:	460f      	mov	r7, r1
 800f424:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f428:	f7f1 f8e6 	bl	80005f8 <__aeabi_dmul>
 800f42c:	4632      	mov	r2, r6
 800f42e:	463b      	mov	r3, r7
 800f430:	f7f0 ff2a 	bl	8000288 <__aeabi_dsub>
 800f434:	4606      	mov	r6, r0
 800f436:	460f      	mov	r7, r1
 800f438:	e764      	b.n	800f304 <__ieee754_rem_pio2+0x194>
 800f43a:	4b1b      	ldr	r3, [pc, #108]	@ (800f4a8 <__ieee754_rem_pio2+0x338>)
 800f43c:	4598      	cmp	r8, r3
 800f43e:	d935      	bls.n	800f4ac <__ieee754_rem_pio2+0x33c>
 800f440:	4632      	mov	r2, r6
 800f442:	463b      	mov	r3, r7
 800f444:	4630      	mov	r0, r6
 800f446:	4639      	mov	r1, r7
 800f448:	f7f0 ff1e 	bl	8000288 <__aeabi_dsub>
 800f44c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f450:	e9c4 0100 	strd	r0, r1, [r4]
 800f454:	e69e      	b.n	800f194 <__ieee754_rem_pio2+0x24>
 800f456:	bf00      	nop
 800f458:	54400000 	.word	0x54400000
 800f45c:	3ff921fb 	.word	0x3ff921fb
 800f460:	1a626331 	.word	0x1a626331
 800f464:	3dd0b461 	.word	0x3dd0b461
 800f468:	1a600000 	.word	0x1a600000
 800f46c:	3dd0b461 	.word	0x3dd0b461
 800f470:	2e037073 	.word	0x2e037073
 800f474:	3ba3198a 	.word	0x3ba3198a
 800f478:	6dc9c883 	.word	0x6dc9c883
 800f47c:	3fe45f30 	.word	0x3fe45f30
 800f480:	2e000000 	.word	0x2e000000
 800f484:	3ba3198a 	.word	0x3ba3198a
 800f488:	252049c1 	.word	0x252049c1
 800f48c:	397b839a 	.word	0x397b839a
 800f490:	3fe921fb 	.word	0x3fe921fb
 800f494:	4002d97b 	.word	0x4002d97b
 800f498:	3ff921fb 	.word	0x3ff921fb
 800f49c:	413921fb 	.word	0x413921fb
 800f4a0:	3fe00000 	.word	0x3fe00000
 800f4a4:	0806fa64 	.word	0x0806fa64
 800f4a8:	7fefffff 	.word	0x7fefffff
 800f4ac:	ea4f 5528 	mov.w	r5, r8, asr #20
 800f4b0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800f4b4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800f4b8:	4630      	mov	r0, r6
 800f4ba:	460f      	mov	r7, r1
 800f4bc:	f7f1 fb4c 	bl	8000b58 <__aeabi_d2iz>
 800f4c0:	f7f1 f830 	bl	8000524 <__aeabi_i2d>
 800f4c4:	4602      	mov	r2, r0
 800f4c6:	460b      	mov	r3, r1
 800f4c8:	4630      	mov	r0, r6
 800f4ca:	4639      	mov	r1, r7
 800f4cc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f4d0:	f7f0 feda 	bl	8000288 <__aeabi_dsub>
 800f4d4:	4b22      	ldr	r3, [pc, #136]	@ (800f560 <__ieee754_rem_pio2+0x3f0>)
 800f4d6:	2200      	movs	r2, #0
 800f4d8:	f7f1 f88e 	bl	80005f8 <__aeabi_dmul>
 800f4dc:	460f      	mov	r7, r1
 800f4de:	4606      	mov	r6, r0
 800f4e0:	f7f1 fb3a 	bl	8000b58 <__aeabi_d2iz>
 800f4e4:	f7f1 f81e 	bl	8000524 <__aeabi_i2d>
 800f4e8:	4602      	mov	r2, r0
 800f4ea:	460b      	mov	r3, r1
 800f4ec:	4630      	mov	r0, r6
 800f4ee:	4639      	mov	r1, r7
 800f4f0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f4f4:	f7f0 fec8 	bl	8000288 <__aeabi_dsub>
 800f4f8:	4b19      	ldr	r3, [pc, #100]	@ (800f560 <__ieee754_rem_pio2+0x3f0>)
 800f4fa:	2200      	movs	r2, #0
 800f4fc:	f7f1 f87c 	bl	80005f8 <__aeabi_dmul>
 800f500:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800f504:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800f508:	f04f 0803 	mov.w	r8, #3
 800f50c:	2600      	movs	r6, #0
 800f50e:	2700      	movs	r7, #0
 800f510:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800f514:	4632      	mov	r2, r6
 800f516:	463b      	mov	r3, r7
 800f518:	46c2      	mov	sl, r8
 800f51a:	f108 38ff 	add.w	r8, r8, #4294967295
 800f51e:	f7f1 fad3 	bl	8000ac8 <__aeabi_dcmpeq>
 800f522:	2800      	cmp	r0, #0
 800f524:	d1f4      	bne.n	800f510 <__ieee754_rem_pio2+0x3a0>
 800f526:	4b0f      	ldr	r3, [pc, #60]	@ (800f564 <__ieee754_rem_pio2+0x3f4>)
 800f528:	9301      	str	r3, [sp, #4]
 800f52a:	2302      	movs	r3, #2
 800f52c:	9300      	str	r3, [sp, #0]
 800f52e:	462a      	mov	r2, r5
 800f530:	4653      	mov	r3, sl
 800f532:	4621      	mov	r1, r4
 800f534:	a806      	add	r0, sp, #24
 800f536:	f000 f96b 	bl	800f810 <__kernel_rem_pio2>
 800f53a:	9b04      	ldr	r3, [sp, #16]
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	4605      	mov	r5, r0
 800f540:	f6bf ae53 	bge.w	800f1ea <__ieee754_rem_pio2+0x7a>
 800f544:	e9d4 2100 	ldrd	r2, r1, [r4]
 800f548:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f54c:	e9c4 2300 	strd	r2, r3, [r4]
 800f550:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800f554:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f558:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800f55c:	e740      	b.n	800f3e0 <__ieee754_rem_pio2+0x270>
 800f55e:	bf00      	nop
 800f560:	41700000 	.word	0x41700000
 800f564:	0806fae4 	.word	0x0806fae4

0800f568 <fabs>:
 800f568:	ec51 0b10 	vmov	r0, r1, d0
 800f56c:	4602      	mov	r2, r0
 800f56e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f572:	ec43 2b10 	vmov	d0, r2, r3
 800f576:	4770      	bx	lr

0800f578 <__ieee754_logf>:
 800f578:	ee10 3a10 	vmov	r3, s0
 800f57c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800f580:	d106      	bne.n	800f590 <__ieee754_logf+0x18>
 800f582:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800f71c <__ieee754_logf+0x1a4>
 800f586:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800f720 <__ieee754_logf+0x1a8>
 800f58a:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800f58e:	4770      	bx	lr
 800f590:	2b00      	cmp	r3, #0
 800f592:	461a      	mov	r2, r3
 800f594:	da02      	bge.n	800f59c <__ieee754_logf+0x24>
 800f596:	ee30 7a40 	vsub.f32	s14, s0, s0
 800f59a:	e7f4      	b.n	800f586 <__ieee754_logf+0xe>
 800f59c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f5a0:	db02      	blt.n	800f5a8 <__ieee754_logf+0x30>
 800f5a2:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f5a6:	4770      	bx	lr
 800f5a8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f5ac:	bfb8      	it	lt
 800f5ae:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 800f724 <__ieee754_logf+0x1ac>
 800f5b2:	485d      	ldr	r0, [pc, #372]	@ (800f728 <__ieee754_logf+0x1b0>)
 800f5b4:	bfbe      	ittt	lt
 800f5b6:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800f5ba:	f06f 0118 	mvnlt.w	r1, #24
 800f5be:	ee17 2a90 	vmovlt	r2, s15
 800f5c2:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800f5c6:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800f5ca:	4410      	add	r0, r2
 800f5cc:	bfa8      	it	ge
 800f5ce:	2100      	movge	r1, #0
 800f5d0:	3b7f      	subs	r3, #127	@ 0x7f
 800f5d2:	440b      	add	r3, r1
 800f5d4:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 800f5d8:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800f5dc:	4311      	orrs	r1, r2
 800f5de:	ee00 1a10 	vmov	s0, r1
 800f5e2:	4952      	ldr	r1, [pc, #328]	@ (800f72c <__ieee754_logf+0x1b4>)
 800f5e4:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800f5e8:	f102 000f 	add.w	r0, r2, #15
 800f5ec:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f5f0:	4001      	ands	r1, r0
 800f5f2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f5f6:	bb89      	cbnz	r1, 800f65c <__ieee754_logf+0xe4>
 800f5f8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800f5fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f600:	d10f      	bne.n	800f622 <__ieee754_logf+0xaa>
 800f602:	2b00      	cmp	r3, #0
 800f604:	f000 8087 	beq.w	800f716 <__ieee754_logf+0x19e>
 800f608:	ee07 3a90 	vmov	s15, r3
 800f60c:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800f730 <__ieee754_logf+0x1b8>
 800f610:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800f734 <__ieee754_logf+0x1bc>
 800f614:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f618:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f61c:	eea7 0a87 	vfma.f32	s0, s15, s14
 800f620:	4770      	bx	lr
 800f622:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800f738 <__ieee754_logf+0x1c0>
 800f626:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f62a:	eee0 7a66 	vfms.f32	s15, s0, s13
 800f62e:	ee20 7a00 	vmul.f32	s14, s0, s0
 800f632:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f636:	b913      	cbnz	r3, 800f63e <__ieee754_logf+0xc6>
 800f638:	ee30 0a47 	vsub.f32	s0, s0, s14
 800f63c:	4770      	bx	lr
 800f63e:	ee07 3a90 	vmov	s15, r3
 800f642:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800f730 <__ieee754_logf+0x1b8>
 800f646:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f64a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800f64e:	ee37 0a40 	vsub.f32	s0, s14, s0
 800f652:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800f734 <__ieee754_logf+0x1bc>
 800f656:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800f65a:	4770      	bx	lr
 800f65c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800f660:	ee70 7a27 	vadd.f32	s15, s0, s15
 800f664:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800f73c <__ieee754_logf+0x1c4>
 800f668:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800f740 <__ieee754_logf+0x1c8>
 800f66c:	4935      	ldr	r1, [pc, #212]	@ (800f744 <__ieee754_logf+0x1cc>)
 800f66e:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800f672:	4411      	add	r1, r2
 800f674:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800f678:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800f67c:	430a      	orrs	r2, r1
 800f67e:	2a00      	cmp	r2, #0
 800f680:	ee07 3a90 	vmov	s15, r3
 800f684:	ee26 5a06 	vmul.f32	s10, s12, s12
 800f688:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f68c:	ee25 7a05 	vmul.f32	s14, s10, s10
 800f690:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800f748 <__ieee754_logf+0x1d0>
 800f694:	eee7 7a25 	vfma.f32	s15, s14, s11
 800f698:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800f74c <__ieee754_logf+0x1d4>
 800f69c:	eee7 5a87 	vfma.f32	s11, s15, s14
 800f6a0:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800f750 <__ieee754_logf+0x1d8>
 800f6a4:	eee7 7a24 	vfma.f32	s15, s14, s9
 800f6a8:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 800f754 <__ieee754_logf+0x1dc>
 800f6ac:	eee7 4a87 	vfma.f32	s9, s15, s14
 800f6b0:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800f758 <__ieee754_logf+0x1e0>
 800f6b4:	eee4 7a87 	vfma.f32	s15, s9, s14
 800f6b8:	ee67 7a85 	vmul.f32	s15, s15, s10
 800f6bc:	eee5 7a87 	vfma.f32	s15, s11, s14
 800f6c0:	dd1a      	ble.n	800f6f8 <__ieee754_logf+0x180>
 800f6c2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800f6c6:	ee20 7a07 	vmul.f32	s14, s0, s14
 800f6ca:	ee27 7a00 	vmul.f32	s14, s14, s0
 800f6ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f6d2:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f6d6:	b913      	cbnz	r3, 800f6de <__ieee754_logf+0x166>
 800f6d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f6dc:	e7ac      	b.n	800f638 <__ieee754_logf+0xc0>
 800f6de:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800f730 <__ieee754_logf+0x1b8>
 800f6e2:	eee6 7a86 	vfma.f32	s15, s13, s12
 800f6e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f6ea:	ee37 0a40 	vsub.f32	s0, s14, s0
 800f6ee:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800f734 <__ieee754_logf+0x1bc>
 800f6f2:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800f6f6:	4770      	bx	lr
 800f6f8:	ee70 7a67 	vsub.f32	s15, s0, s15
 800f6fc:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f700:	b913      	cbnz	r3, 800f708 <__ieee754_logf+0x190>
 800f702:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f706:	4770      	bx	lr
 800f708:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800f730 <__ieee754_logf+0x1b8>
 800f70c:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800f710:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800f714:	e7eb      	b.n	800f6ee <__ieee754_logf+0x176>
 800f716:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800f720 <__ieee754_logf+0x1a8>
 800f71a:	4770      	bx	lr
 800f71c:	cc000000 	.word	0xcc000000
 800f720:	00000000 	.word	0x00000000
 800f724:	4c000000 	.word	0x4c000000
 800f728:	004afb20 	.word	0x004afb20
 800f72c:	007ffff0 	.word	0x007ffff0
 800f730:	3717f7d1 	.word	0x3717f7d1
 800f734:	3f317180 	.word	0x3f317180
 800f738:	3eaaaaab 	.word	0x3eaaaaab
 800f73c:	3e1cd04f 	.word	0x3e1cd04f
 800f740:	3e178897 	.word	0x3e178897
 800f744:	ffcf5c30 	.word	0xffcf5c30
 800f748:	3e638e29 	.word	0x3e638e29
 800f74c:	3ecccccd 	.word	0x3ecccccd
 800f750:	3e3a3325 	.word	0x3e3a3325
 800f754:	3e924925 	.word	0x3e924925
 800f758:	3f2aaaab 	.word	0x3f2aaaab

0800f75c <__ieee754_log10f>:
 800f75c:	b508      	push	{r3, lr}
 800f75e:	ee10 3a10 	vmov	r3, s0
 800f762:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800f766:	ed2d 8b02 	vpush	{d8}
 800f76a:	d108      	bne.n	800f77e <__ieee754_log10f+0x22>
 800f76c:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800f7f4 <__ieee754_log10f+0x98>
 800f770:	eddf 7a21 	vldr	s15, [pc, #132]	@ 800f7f8 <__ieee754_log10f+0x9c>
 800f774:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800f778:	ecbd 8b02 	vpop	{d8}
 800f77c:	bd08      	pop	{r3, pc}
 800f77e:	2b00      	cmp	r3, #0
 800f780:	461a      	mov	r2, r3
 800f782:	da02      	bge.n	800f78a <__ieee754_log10f+0x2e>
 800f784:	ee30 7a40 	vsub.f32	s14, s0, s0
 800f788:	e7f2      	b.n	800f770 <__ieee754_log10f+0x14>
 800f78a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f78e:	db02      	blt.n	800f796 <__ieee754_log10f+0x3a>
 800f790:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f794:	e7f0      	b.n	800f778 <__ieee754_log10f+0x1c>
 800f796:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f79a:	bfbf      	itttt	lt
 800f79c:	eddf 7a17 	vldrlt	s15, [pc, #92]	@ 800f7fc <__ieee754_log10f+0xa0>
 800f7a0:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800f7a4:	f06f 0118 	mvnlt.w	r1, #24
 800f7a8:	ee17 2a90 	vmovlt	r2, s15
 800f7ac:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800f7b0:	bfa8      	it	ge
 800f7b2:	2100      	movge	r1, #0
 800f7b4:	3b7f      	subs	r3, #127	@ 0x7f
 800f7b6:	440b      	add	r3, r1
 800f7b8:	0fd9      	lsrs	r1, r3, #31
 800f7ba:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800f7be:	ee07 3a90 	vmov	s15, r3
 800f7c2:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800f7c6:	f1c1 037f 	rsb	r3, r1, #127	@ 0x7f
 800f7ca:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800f7ce:	ee00 3a10 	vmov	s0, r3
 800f7d2:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800f7d6:	f7ff fecf 	bl	800f578 <__ieee754_logf>
 800f7da:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800f800 <__ieee754_log10f+0xa4>
 800f7de:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f7e2:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800f804 <__ieee754_log10f+0xa8>
 800f7e6:	eea8 0a27 	vfma.f32	s0, s16, s15
 800f7ea:	eddf 7a07 	vldr	s15, [pc, #28]	@ 800f808 <__ieee754_log10f+0xac>
 800f7ee:	eea8 0a27 	vfma.f32	s0, s16, s15
 800f7f2:	e7c1      	b.n	800f778 <__ieee754_log10f+0x1c>
 800f7f4:	cc000000 	.word	0xcc000000
 800f7f8:	00000000 	.word	0x00000000
 800f7fc:	4c000000 	.word	0x4c000000
 800f800:	3ede5bd9 	.word	0x3ede5bd9
 800f804:	355427db 	.word	0x355427db
 800f808:	3e9a2080 	.word	0x3e9a2080
 800f80c:	00000000 	.word	0x00000000

0800f810 <__kernel_rem_pio2>:
 800f810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f814:	ed2d 8b02 	vpush	{d8}
 800f818:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800f81c:	f112 0f14 	cmn.w	r2, #20
 800f820:	9306      	str	r3, [sp, #24]
 800f822:	9104      	str	r1, [sp, #16]
 800f824:	4bc2      	ldr	r3, [pc, #776]	@ (800fb30 <__kernel_rem_pio2+0x320>)
 800f826:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800f828:	9008      	str	r0, [sp, #32]
 800f82a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f82e:	9300      	str	r3, [sp, #0]
 800f830:	9b06      	ldr	r3, [sp, #24]
 800f832:	f103 33ff 	add.w	r3, r3, #4294967295
 800f836:	bfa8      	it	ge
 800f838:	1ed4      	subge	r4, r2, #3
 800f83a:	9305      	str	r3, [sp, #20]
 800f83c:	bfb2      	itee	lt
 800f83e:	2400      	movlt	r4, #0
 800f840:	2318      	movge	r3, #24
 800f842:	fb94 f4f3 	sdivge	r4, r4, r3
 800f846:	f06f 0317 	mvn.w	r3, #23
 800f84a:	fb04 3303 	mla	r3, r4, r3, r3
 800f84e:	eb03 0b02 	add.w	fp, r3, r2
 800f852:	9b00      	ldr	r3, [sp, #0]
 800f854:	9a05      	ldr	r2, [sp, #20]
 800f856:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800fb20 <__kernel_rem_pio2+0x310>
 800f85a:	eb03 0802 	add.w	r8, r3, r2
 800f85e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800f860:	1aa7      	subs	r7, r4, r2
 800f862:	ae20      	add	r6, sp, #128	@ 0x80
 800f864:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800f868:	2500      	movs	r5, #0
 800f86a:	4545      	cmp	r5, r8
 800f86c:	dd12      	ble.n	800f894 <__kernel_rem_pio2+0x84>
 800f86e:	9b06      	ldr	r3, [sp, #24]
 800f870:	aa20      	add	r2, sp, #128	@ 0x80
 800f872:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800f876:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800f87a:	2700      	movs	r7, #0
 800f87c:	9b00      	ldr	r3, [sp, #0]
 800f87e:	429f      	cmp	r7, r3
 800f880:	dc2e      	bgt.n	800f8e0 <__kernel_rem_pio2+0xd0>
 800f882:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800fb20 <__kernel_rem_pio2+0x310>
 800f886:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f88a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f88e:	46a8      	mov	r8, r5
 800f890:	2600      	movs	r6, #0
 800f892:	e01b      	b.n	800f8cc <__kernel_rem_pio2+0xbc>
 800f894:	42ef      	cmn	r7, r5
 800f896:	d407      	bmi.n	800f8a8 <__kernel_rem_pio2+0x98>
 800f898:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800f89c:	f7f0 fe42 	bl	8000524 <__aeabi_i2d>
 800f8a0:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f8a4:	3501      	adds	r5, #1
 800f8a6:	e7e0      	b.n	800f86a <__kernel_rem_pio2+0x5a>
 800f8a8:	ec51 0b18 	vmov	r0, r1, d8
 800f8ac:	e7f8      	b.n	800f8a0 <__kernel_rem_pio2+0x90>
 800f8ae:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800f8b2:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800f8b6:	f7f0 fe9f 	bl	80005f8 <__aeabi_dmul>
 800f8ba:	4602      	mov	r2, r0
 800f8bc:	460b      	mov	r3, r1
 800f8be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f8c2:	f7f0 fce3 	bl	800028c <__adddf3>
 800f8c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f8ca:	3601      	adds	r6, #1
 800f8cc:	9b05      	ldr	r3, [sp, #20]
 800f8ce:	429e      	cmp	r6, r3
 800f8d0:	dded      	ble.n	800f8ae <__kernel_rem_pio2+0x9e>
 800f8d2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f8d6:	3701      	adds	r7, #1
 800f8d8:	ecaa 7b02 	vstmia	sl!, {d7}
 800f8dc:	3508      	adds	r5, #8
 800f8de:	e7cd      	b.n	800f87c <__kernel_rem_pio2+0x6c>
 800f8e0:	9b00      	ldr	r3, [sp, #0]
 800f8e2:	f8dd 8000 	ldr.w	r8, [sp]
 800f8e6:	aa0c      	add	r2, sp, #48	@ 0x30
 800f8e8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f8ec:	930a      	str	r3, [sp, #40]	@ 0x28
 800f8ee:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800f8f0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f8f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f8f6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800f8fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f8fc:	ab98      	add	r3, sp, #608	@ 0x260
 800f8fe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f902:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800f906:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f90a:	ac0c      	add	r4, sp, #48	@ 0x30
 800f90c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800f90e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800f912:	46a1      	mov	r9, r4
 800f914:	46c2      	mov	sl, r8
 800f916:	f1ba 0f00 	cmp.w	sl, #0
 800f91a:	dc77      	bgt.n	800fa0c <__kernel_rem_pio2+0x1fc>
 800f91c:	4658      	mov	r0, fp
 800f91e:	ed9d 0b02 	vldr	d0, [sp, #8]
 800f922:	f000 fac5 	bl	800feb0 <scalbn>
 800f926:	ec57 6b10 	vmov	r6, r7, d0
 800f92a:	2200      	movs	r2, #0
 800f92c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800f930:	4630      	mov	r0, r6
 800f932:	4639      	mov	r1, r7
 800f934:	f7f0 fe60 	bl	80005f8 <__aeabi_dmul>
 800f938:	ec41 0b10 	vmov	d0, r0, r1
 800f93c:	f000 fb34 	bl	800ffa8 <floor>
 800f940:	4b7c      	ldr	r3, [pc, #496]	@ (800fb34 <__kernel_rem_pio2+0x324>)
 800f942:	ec51 0b10 	vmov	r0, r1, d0
 800f946:	2200      	movs	r2, #0
 800f948:	f7f0 fe56 	bl	80005f8 <__aeabi_dmul>
 800f94c:	4602      	mov	r2, r0
 800f94e:	460b      	mov	r3, r1
 800f950:	4630      	mov	r0, r6
 800f952:	4639      	mov	r1, r7
 800f954:	f7f0 fc98 	bl	8000288 <__aeabi_dsub>
 800f958:	460f      	mov	r7, r1
 800f95a:	4606      	mov	r6, r0
 800f95c:	f7f1 f8fc 	bl	8000b58 <__aeabi_d2iz>
 800f960:	9002      	str	r0, [sp, #8]
 800f962:	f7f0 fddf 	bl	8000524 <__aeabi_i2d>
 800f966:	4602      	mov	r2, r0
 800f968:	460b      	mov	r3, r1
 800f96a:	4630      	mov	r0, r6
 800f96c:	4639      	mov	r1, r7
 800f96e:	f7f0 fc8b 	bl	8000288 <__aeabi_dsub>
 800f972:	f1bb 0f00 	cmp.w	fp, #0
 800f976:	4606      	mov	r6, r0
 800f978:	460f      	mov	r7, r1
 800f97a:	dd6c      	ble.n	800fa56 <__kernel_rem_pio2+0x246>
 800f97c:	f108 31ff 	add.w	r1, r8, #4294967295
 800f980:	ab0c      	add	r3, sp, #48	@ 0x30
 800f982:	9d02      	ldr	r5, [sp, #8]
 800f984:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f988:	f1cb 0018 	rsb	r0, fp, #24
 800f98c:	fa43 f200 	asr.w	r2, r3, r0
 800f990:	4415      	add	r5, r2
 800f992:	4082      	lsls	r2, r0
 800f994:	1a9b      	subs	r3, r3, r2
 800f996:	aa0c      	add	r2, sp, #48	@ 0x30
 800f998:	9502      	str	r5, [sp, #8]
 800f99a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800f99e:	f1cb 0217 	rsb	r2, fp, #23
 800f9a2:	fa43 f902 	asr.w	r9, r3, r2
 800f9a6:	f1b9 0f00 	cmp.w	r9, #0
 800f9aa:	dd64      	ble.n	800fa76 <__kernel_rem_pio2+0x266>
 800f9ac:	9b02      	ldr	r3, [sp, #8]
 800f9ae:	2200      	movs	r2, #0
 800f9b0:	3301      	adds	r3, #1
 800f9b2:	9302      	str	r3, [sp, #8]
 800f9b4:	4615      	mov	r5, r2
 800f9b6:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800f9ba:	4590      	cmp	r8, r2
 800f9bc:	f300 80a1 	bgt.w	800fb02 <__kernel_rem_pio2+0x2f2>
 800f9c0:	f1bb 0f00 	cmp.w	fp, #0
 800f9c4:	dd07      	ble.n	800f9d6 <__kernel_rem_pio2+0x1c6>
 800f9c6:	f1bb 0f01 	cmp.w	fp, #1
 800f9ca:	f000 80c1 	beq.w	800fb50 <__kernel_rem_pio2+0x340>
 800f9ce:	f1bb 0f02 	cmp.w	fp, #2
 800f9d2:	f000 80c8 	beq.w	800fb66 <__kernel_rem_pio2+0x356>
 800f9d6:	f1b9 0f02 	cmp.w	r9, #2
 800f9da:	d14c      	bne.n	800fa76 <__kernel_rem_pio2+0x266>
 800f9dc:	4632      	mov	r2, r6
 800f9de:	463b      	mov	r3, r7
 800f9e0:	4955      	ldr	r1, [pc, #340]	@ (800fb38 <__kernel_rem_pio2+0x328>)
 800f9e2:	2000      	movs	r0, #0
 800f9e4:	f7f0 fc50 	bl	8000288 <__aeabi_dsub>
 800f9e8:	4606      	mov	r6, r0
 800f9ea:	460f      	mov	r7, r1
 800f9ec:	2d00      	cmp	r5, #0
 800f9ee:	d042      	beq.n	800fa76 <__kernel_rem_pio2+0x266>
 800f9f0:	4658      	mov	r0, fp
 800f9f2:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800fb28 <__kernel_rem_pio2+0x318>
 800f9f6:	f000 fa5b 	bl	800feb0 <scalbn>
 800f9fa:	4630      	mov	r0, r6
 800f9fc:	4639      	mov	r1, r7
 800f9fe:	ec53 2b10 	vmov	r2, r3, d0
 800fa02:	f7f0 fc41 	bl	8000288 <__aeabi_dsub>
 800fa06:	4606      	mov	r6, r0
 800fa08:	460f      	mov	r7, r1
 800fa0a:	e034      	b.n	800fa76 <__kernel_rem_pio2+0x266>
 800fa0c:	4b4b      	ldr	r3, [pc, #300]	@ (800fb3c <__kernel_rem_pio2+0x32c>)
 800fa0e:	2200      	movs	r2, #0
 800fa10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fa14:	f7f0 fdf0 	bl	80005f8 <__aeabi_dmul>
 800fa18:	f7f1 f89e 	bl	8000b58 <__aeabi_d2iz>
 800fa1c:	f7f0 fd82 	bl	8000524 <__aeabi_i2d>
 800fa20:	4b47      	ldr	r3, [pc, #284]	@ (800fb40 <__kernel_rem_pio2+0x330>)
 800fa22:	2200      	movs	r2, #0
 800fa24:	4606      	mov	r6, r0
 800fa26:	460f      	mov	r7, r1
 800fa28:	f7f0 fde6 	bl	80005f8 <__aeabi_dmul>
 800fa2c:	4602      	mov	r2, r0
 800fa2e:	460b      	mov	r3, r1
 800fa30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fa34:	f7f0 fc28 	bl	8000288 <__aeabi_dsub>
 800fa38:	f7f1 f88e 	bl	8000b58 <__aeabi_d2iz>
 800fa3c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800fa40:	f849 0b04 	str.w	r0, [r9], #4
 800fa44:	4639      	mov	r1, r7
 800fa46:	4630      	mov	r0, r6
 800fa48:	f7f0 fc20 	bl	800028c <__adddf3>
 800fa4c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fa50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fa54:	e75f      	b.n	800f916 <__kernel_rem_pio2+0x106>
 800fa56:	d107      	bne.n	800fa68 <__kernel_rem_pio2+0x258>
 800fa58:	f108 33ff 	add.w	r3, r8, #4294967295
 800fa5c:	aa0c      	add	r2, sp, #48	@ 0x30
 800fa5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fa62:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800fa66:	e79e      	b.n	800f9a6 <__kernel_rem_pio2+0x196>
 800fa68:	4b36      	ldr	r3, [pc, #216]	@ (800fb44 <__kernel_rem_pio2+0x334>)
 800fa6a:	2200      	movs	r2, #0
 800fa6c:	f7f1 f84a 	bl	8000b04 <__aeabi_dcmpge>
 800fa70:	2800      	cmp	r0, #0
 800fa72:	d143      	bne.n	800fafc <__kernel_rem_pio2+0x2ec>
 800fa74:	4681      	mov	r9, r0
 800fa76:	2200      	movs	r2, #0
 800fa78:	2300      	movs	r3, #0
 800fa7a:	4630      	mov	r0, r6
 800fa7c:	4639      	mov	r1, r7
 800fa7e:	f7f1 f823 	bl	8000ac8 <__aeabi_dcmpeq>
 800fa82:	2800      	cmp	r0, #0
 800fa84:	f000 80c1 	beq.w	800fc0a <__kernel_rem_pio2+0x3fa>
 800fa88:	f108 33ff 	add.w	r3, r8, #4294967295
 800fa8c:	2200      	movs	r2, #0
 800fa8e:	9900      	ldr	r1, [sp, #0]
 800fa90:	428b      	cmp	r3, r1
 800fa92:	da70      	bge.n	800fb76 <__kernel_rem_pio2+0x366>
 800fa94:	2a00      	cmp	r2, #0
 800fa96:	f000 808b 	beq.w	800fbb0 <__kernel_rem_pio2+0x3a0>
 800fa9a:	f108 38ff 	add.w	r8, r8, #4294967295
 800fa9e:	ab0c      	add	r3, sp, #48	@ 0x30
 800faa0:	f1ab 0b18 	sub.w	fp, fp, #24
 800faa4:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d0f6      	beq.n	800fa9a <__kernel_rem_pio2+0x28a>
 800faac:	4658      	mov	r0, fp
 800faae:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800fb28 <__kernel_rem_pio2+0x318>
 800fab2:	f000 f9fd 	bl	800feb0 <scalbn>
 800fab6:	f108 0301 	add.w	r3, r8, #1
 800faba:	00da      	lsls	r2, r3, #3
 800fabc:	9205      	str	r2, [sp, #20]
 800fabe:	ec55 4b10 	vmov	r4, r5, d0
 800fac2:	aa70      	add	r2, sp, #448	@ 0x1c0
 800fac4:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800fb3c <__kernel_rem_pio2+0x32c>
 800fac8:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800facc:	4646      	mov	r6, r8
 800face:	f04f 0a00 	mov.w	sl, #0
 800fad2:	2e00      	cmp	r6, #0
 800fad4:	f280 80d1 	bge.w	800fc7a <__kernel_rem_pio2+0x46a>
 800fad8:	4644      	mov	r4, r8
 800fada:	2c00      	cmp	r4, #0
 800fadc:	f2c0 80ff 	blt.w	800fcde <__kernel_rem_pio2+0x4ce>
 800fae0:	4b19      	ldr	r3, [pc, #100]	@ (800fb48 <__kernel_rem_pio2+0x338>)
 800fae2:	461f      	mov	r7, r3
 800fae4:	ab70      	add	r3, sp, #448	@ 0x1c0
 800fae6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800faea:	9306      	str	r3, [sp, #24]
 800faec:	f04f 0a00 	mov.w	sl, #0
 800faf0:	f04f 0b00 	mov.w	fp, #0
 800faf4:	2600      	movs	r6, #0
 800faf6:	eba8 0504 	sub.w	r5, r8, r4
 800fafa:	e0e4      	b.n	800fcc6 <__kernel_rem_pio2+0x4b6>
 800fafc:	f04f 0902 	mov.w	r9, #2
 800fb00:	e754      	b.n	800f9ac <__kernel_rem_pio2+0x19c>
 800fb02:	f854 3b04 	ldr.w	r3, [r4], #4
 800fb06:	bb0d      	cbnz	r5, 800fb4c <__kernel_rem_pio2+0x33c>
 800fb08:	b123      	cbz	r3, 800fb14 <__kernel_rem_pio2+0x304>
 800fb0a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800fb0e:	f844 3c04 	str.w	r3, [r4, #-4]
 800fb12:	2301      	movs	r3, #1
 800fb14:	3201      	adds	r2, #1
 800fb16:	461d      	mov	r5, r3
 800fb18:	e74f      	b.n	800f9ba <__kernel_rem_pio2+0x1aa>
 800fb1a:	bf00      	nop
 800fb1c:	f3af 8000 	nop.w
	...
 800fb2c:	3ff00000 	.word	0x3ff00000
 800fb30:	0806fc30 	.word	0x0806fc30
 800fb34:	40200000 	.word	0x40200000
 800fb38:	3ff00000 	.word	0x3ff00000
 800fb3c:	3e700000 	.word	0x3e700000
 800fb40:	41700000 	.word	0x41700000
 800fb44:	3fe00000 	.word	0x3fe00000
 800fb48:	0806fbf0 	.word	0x0806fbf0
 800fb4c:	1acb      	subs	r3, r1, r3
 800fb4e:	e7de      	b.n	800fb0e <__kernel_rem_pio2+0x2fe>
 800fb50:	f108 32ff 	add.w	r2, r8, #4294967295
 800fb54:	ab0c      	add	r3, sp, #48	@ 0x30
 800fb56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fb5a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800fb5e:	a90c      	add	r1, sp, #48	@ 0x30
 800fb60:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800fb64:	e737      	b.n	800f9d6 <__kernel_rem_pio2+0x1c6>
 800fb66:	f108 32ff 	add.w	r2, r8, #4294967295
 800fb6a:	ab0c      	add	r3, sp, #48	@ 0x30
 800fb6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fb70:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800fb74:	e7f3      	b.n	800fb5e <__kernel_rem_pio2+0x34e>
 800fb76:	a90c      	add	r1, sp, #48	@ 0x30
 800fb78:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800fb7c:	3b01      	subs	r3, #1
 800fb7e:	430a      	orrs	r2, r1
 800fb80:	e785      	b.n	800fa8e <__kernel_rem_pio2+0x27e>
 800fb82:	3401      	adds	r4, #1
 800fb84:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800fb88:	2a00      	cmp	r2, #0
 800fb8a:	d0fa      	beq.n	800fb82 <__kernel_rem_pio2+0x372>
 800fb8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fb8e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800fb92:	eb0d 0503 	add.w	r5, sp, r3
 800fb96:	9b06      	ldr	r3, [sp, #24]
 800fb98:	aa20      	add	r2, sp, #128	@ 0x80
 800fb9a:	4443      	add	r3, r8
 800fb9c:	f108 0701 	add.w	r7, r8, #1
 800fba0:	3d98      	subs	r5, #152	@ 0x98
 800fba2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800fba6:	4444      	add	r4, r8
 800fba8:	42bc      	cmp	r4, r7
 800fbaa:	da04      	bge.n	800fbb6 <__kernel_rem_pio2+0x3a6>
 800fbac:	46a0      	mov	r8, r4
 800fbae:	e6a2      	b.n	800f8f6 <__kernel_rem_pio2+0xe6>
 800fbb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fbb2:	2401      	movs	r4, #1
 800fbb4:	e7e6      	b.n	800fb84 <__kernel_rem_pio2+0x374>
 800fbb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbb8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800fbbc:	f7f0 fcb2 	bl	8000524 <__aeabi_i2d>
 800fbc0:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800fe80 <__kernel_rem_pio2+0x670>
 800fbc4:	e8e6 0102 	strd	r0, r1, [r6], #8
 800fbc8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fbcc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fbd0:	46b2      	mov	sl, r6
 800fbd2:	f04f 0800 	mov.w	r8, #0
 800fbd6:	9b05      	ldr	r3, [sp, #20]
 800fbd8:	4598      	cmp	r8, r3
 800fbda:	dd05      	ble.n	800fbe8 <__kernel_rem_pio2+0x3d8>
 800fbdc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fbe0:	3701      	adds	r7, #1
 800fbe2:	eca5 7b02 	vstmia	r5!, {d7}
 800fbe6:	e7df      	b.n	800fba8 <__kernel_rem_pio2+0x398>
 800fbe8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800fbec:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800fbf0:	f7f0 fd02 	bl	80005f8 <__aeabi_dmul>
 800fbf4:	4602      	mov	r2, r0
 800fbf6:	460b      	mov	r3, r1
 800fbf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fbfc:	f7f0 fb46 	bl	800028c <__adddf3>
 800fc00:	f108 0801 	add.w	r8, r8, #1
 800fc04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fc08:	e7e5      	b.n	800fbd6 <__kernel_rem_pio2+0x3c6>
 800fc0a:	f1cb 0000 	rsb	r0, fp, #0
 800fc0e:	ec47 6b10 	vmov	d0, r6, r7
 800fc12:	f000 f94d 	bl	800feb0 <scalbn>
 800fc16:	ec55 4b10 	vmov	r4, r5, d0
 800fc1a:	4b9b      	ldr	r3, [pc, #620]	@ (800fe88 <__kernel_rem_pio2+0x678>)
 800fc1c:	2200      	movs	r2, #0
 800fc1e:	4620      	mov	r0, r4
 800fc20:	4629      	mov	r1, r5
 800fc22:	f7f0 ff6f 	bl	8000b04 <__aeabi_dcmpge>
 800fc26:	b300      	cbz	r0, 800fc6a <__kernel_rem_pio2+0x45a>
 800fc28:	4b98      	ldr	r3, [pc, #608]	@ (800fe8c <__kernel_rem_pio2+0x67c>)
 800fc2a:	2200      	movs	r2, #0
 800fc2c:	4620      	mov	r0, r4
 800fc2e:	4629      	mov	r1, r5
 800fc30:	f7f0 fce2 	bl	80005f8 <__aeabi_dmul>
 800fc34:	f7f0 ff90 	bl	8000b58 <__aeabi_d2iz>
 800fc38:	4606      	mov	r6, r0
 800fc3a:	f7f0 fc73 	bl	8000524 <__aeabi_i2d>
 800fc3e:	4b92      	ldr	r3, [pc, #584]	@ (800fe88 <__kernel_rem_pio2+0x678>)
 800fc40:	2200      	movs	r2, #0
 800fc42:	f7f0 fcd9 	bl	80005f8 <__aeabi_dmul>
 800fc46:	460b      	mov	r3, r1
 800fc48:	4602      	mov	r2, r0
 800fc4a:	4629      	mov	r1, r5
 800fc4c:	4620      	mov	r0, r4
 800fc4e:	f7f0 fb1b 	bl	8000288 <__aeabi_dsub>
 800fc52:	f7f0 ff81 	bl	8000b58 <__aeabi_d2iz>
 800fc56:	ab0c      	add	r3, sp, #48	@ 0x30
 800fc58:	f10b 0b18 	add.w	fp, fp, #24
 800fc5c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800fc60:	f108 0801 	add.w	r8, r8, #1
 800fc64:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800fc68:	e720      	b.n	800faac <__kernel_rem_pio2+0x29c>
 800fc6a:	4620      	mov	r0, r4
 800fc6c:	4629      	mov	r1, r5
 800fc6e:	f7f0 ff73 	bl	8000b58 <__aeabi_d2iz>
 800fc72:	ab0c      	add	r3, sp, #48	@ 0x30
 800fc74:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800fc78:	e718      	b.n	800faac <__kernel_rem_pio2+0x29c>
 800fc7a:	ab0c      	add	r3, sp, #48	@ 0x30
 800fc7c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800fc80:	f7f0 fc50 	bl	8000524 <__aeabi_i2d>
 800fc84:	4622      	mov	r2, r4
 800fc86:	462b      	mov	r3, r5
 800fc88:	f7f0 fcb6 	bl	80005f8 <__aeabi_dmul>
 800fc8c:	4652      	mov	r2, sl
 800fc8e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800fc92:	465b      	mov	r3, fp
 800fc94:	4620      	mov	r0, r4
 800fc96:	4629      	mov	r1, r5
 800fc98:	f7f0 fcae 	bl	80005f8 <__aeabi_dmul>
 800fc9c:	3e01      	subs	r6, #1
 800fc9e:	4604      	mov	r4, r0
 800fca0:	460d      	mov	r5, r1
 800fca2:	e716      	b.n	800fad2 <__kernel_rem_pio2+0x2c2>
 800fca4:	9906      	ldr	r1, [sp, #24]
 800fca6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800fcaa:	9106      	str	r1, [sp, #24]
 800fcac:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800fcb0:	f7f0 fca2 	bl	80005f8 <__aeabi_dmul>
 800fcb4:	4602      	mov	r2, r0
 800fcb6:	460b      	mov	r3, r1
 800fcb8:	4650      	mov	r0, sl
 800fcba:	4659      	mov	r1, fp
 800fcbc:	f7f0 fae6 	bl	800028c <__adddf3>
 800fcc0:	3601      	adds	r6, #1
 800fcc2:	4682      	mov	sl, r0
 800fcc4:	468b      	mov	fp, r1
 800fcc6:	9b00      	ldr	r3, [sp, #0]
 800fcc8:	429e      	cmp	r6, r3
 800fcca:	dc01      	bgt.n	800fcd0 <__kernel_rem_pio2+0x4c0>
 800fccc:	42ae      	cmp	r6, r5
 800fcce:	dde9      	ble.n	800fca4 <__kernel_rem_pio2+0x494>
 800fcd0:	ab48      	add	r3, sp, #288	@ 0x120
 800fcd2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800fcd6:	e9c5 ab00 	strd	sl, fp, [r5]
 800fcda:	3c01      	subs	r4, #1
 800fcdc:	e6fd      	b.n	800fada <__kernel_rem_pio2+0x2ca>
 800fcde:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800fce0:	2b02      	cmp	r3, #2
 800fce2:	dc0b      	bgt.n	800fcfc <__kernel_rem_pio2+0x4ec>
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	dc35      	bgt.n	800fd54 <__kernel_rem_pio2+0x544>
 800fce8:	d059      	beq.n	800fd9e <__kernel_rem_pio2+0x58e>
 800fcea:	9b02      	ldr	r3, [sp, #8]
 800fcec:	f003 0007 	and.w	r0, r3, #7
 800fcf0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800fcf4:	ecbd 8b02 	vpop	{d8}
 800fcf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcfc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800fcfe:	2b03      	cmp	r3, #3
 800fd00:	d1f3      	bne.n	800fcea <__kernel_rem_pio2+0x4da>
 800fd02:	9b05      	ldr	r3, [sp, #20]
 800fd04:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800fd08:	eb0d 0403 	add.w	r4, sp, r3
 800fd0c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800fd10:	4625      	mov	r5, r4
 800fd12:	46c2      	mov	sl, r8
 800fd14:	f1ba 0f00 	cmp.w	sl, #0
 800fd18:	dc69      	bgt.n	800fdee <__kernel_rem_pio2+0x5de>
 800fd1a:	4645      	mov	r5, r8
 800fd1c:	2d01      	cmp	r5, #1
 800fd1e:	f300 8087 	bgt.w	800fe30 <__kernel_rem_pio2+0x620>
 800fd22:	9c05      	ldr	r4, [sp, #20]
 800fd24:	ab48      	add	r3, sp, #288	@ 0x120
 800fd26:	441c      	add	r4, r3
 800fd28:	2000      	movs	r0, #0
 800fd2a:	2100      	movs	r1, #0
 800fd2c:	f1b8 0f01 	cmp.w	r8, #1
 800fd30:	f300 809c 	bgt.w	800fe6c <__kernel_rem_pio2+0x65c>
 800fd34:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800fd38:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800fd3c:	f1b9 0f00 	cmp.w	r9, #0
 800fd40:	f040 80a6 	bne.w	800fe90 <__kernel_rem_pio2+0x680>
 800fd44:	9b04      	ldr	r3, [sp, #16]
 800fd46:	e9c3 5600 	strd	r5, r6, [r3]
 800fd4a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800fd4e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800fd52:	e7ca      	b.n	800fcea <__kernel_rem_pio2+0x4da>
 800fd54:	9d05      	ldr	r5, [sp, #20]
 800fd56:	ab48      	add	r3, sp, #288	@ 0x120
 800fd58:	441d      	add	r5, r3
 800fd5a:	4644      	mov	r4, r8
 800fd5c:	2000      	movs	r0, #0
 800fd5e:	2100      	movs	r1, #0
 800fd60:	2c00      	cmp	r4, #0
 800fd62:	da35      	bge.n	800fdd0 <__kernel_rem_pio2+0x5c0>
 800fd64:	f1b9 0f00 	cmp.w	r9, #0
 800fd68:	d038      	beq.n	800fddc <__kernel_rem_pio2+0x5cc>
 800fd6a:	4602      	mov	r2, r0
 800fd6c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fd70:	9c04      	ldr	r4, [sp, #16]
 800fd72:	e9c4 2300 	strd	r2, r3, [r4]
 800fd76:	4602      	mov	r2, r0
 800fd78:	460b      	mov	r3, r1
 800fd7a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800fd7e:	f7f0 fa83 	bl	8000288 <__aeabi_dsub>
 800fd82:	ad4a      	add	r5, sp, #296	@ 0x128
 800fd84:	2401      	movs	r4, #1
 800fd86:	45a0      	cmp	r8, r4
 800fd88:	da2b      	bge.n	800fde2 <__kernel_rem_pio2+0x5d2>
 800fd8a:	f1b9 0f00 	cmp.w	r9, #0
 800fd8e:	d002      	beq.n	800fd96 <__kernel_rem_pio2+0x586>
 800fd90:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fd94:	4619      	mov	r1, r3
 800fd96:	9b04      	ldr	r3, [sp, #16]
 800fd98:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800fd9c:	e7a5      	b.n	800fcea <__kernel_rem_pio2+0x4da>
 800fd9e:	9c05      	ldr	r4, [sp, #20]
 800fda0:	ab48      	add	r3, sp, #288	@ 0x120
 800fda2:	441c      	add	r4, r3
 800fda4:	2000      	movs	r0, #0
 800fda6:	2100      	movs	r1, #0
 800fda8:	f1b8 0f00 	cmp.w	r8, #0
 800fdac:	da09      	bge.n	800fdc2 <__kernel_rem_pio2+0x5b2>
 800fdae:	f1b9 0f00 	cmp.w	r9, #0
 800fdb2:	d002      	beq.n	800fdba <__kernel_rem_pio2+0x5aa>
 800fdb4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fdb8:	4619      	mov	r1, r3
 800fdba:	9b04      	ldr	r3, [sp, #16]
 800fdbc:	e9c3 0100 	strd	r0, r1, [r3]
 800fdc0:	e793      	b.n	800fcea <__kernel_rem_pio2+0x4da>
 800fdc2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fdc6:	f7f0 fa61 	bl	800028c <__adddf3>
 800fdca:	f108 38ff 	add.w	r8, r8, #4294967295
 800fdce:	e7eb      	b.n	800fda8 <__kernel_rem_pio2+0x598>
 800fdd0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800fdd4:	f7f0 fa5a 	bl	800028c <__adddf3>
 800fdd8:	3c01      	subs	r4, #1
 800fdda:	e7c1      	b.n	800fd60 <__kernel_rem_pio2+0x550>
 800fddc:	4602      	mov	r2, r0
 800fdde:	460b      	mov	r3, r1
 800fde0:	e7c6      	b.n	800fd70 <__kernel_rem_pio2+0x560>
 800fde2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800fde6:	f7f0 fa51 	bl	800028c <__adddf3>
 800fdea:	3401      	adds	r4, #1
 800fdec:	e7cb      	b.n	800fd86 <__kernel_rem_pio2+0x576>
 800fdee:	ed35 7b02 	vldmdb	r5!, {d7}
 800fdf2:	ed8d 7b00 	vstr	d7, [sp]
 800fdf6:	ed95 7b02 	vldr	d7, [r5, #8]
 800fdfa:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fdfe:	ec53 2b17 	vmov	r2, r3, d7
 800fe02:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fe06:	f7f0 fa41 	bl	800028c <__adddf3>
 800fe0a:	4602      	mov	r2, r0
 800fe0c:	460b      	mov	r3, r1
 800fe0e:	4606      	mov	r6, r0
 800fe10:	460f      	mov	r7, r1
 800fe12:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe16:	f7f0 fa37 	bl	8000288 <__aeabi_dsub>
 800fe1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fe1e:	f7f0 fa35 	bl	800028c <__adddf3>
 800fe22:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fe26:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800fe2a:	e9c5 6700 	strd	r6, r7, [r5]
 800fe2e:	e771      	b.n	800fd14 <__kernel_rem_pio2+0x504>
 800fe30:	ed34 7b02 	vldmdb	r4!, {d7}
 800fe34:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800fe38:	ec51 0b17 	vmov	r0, r1, d7
 800fe3c:	4652      	mov	r2, sl
 800fe3e:	465b      	mov	r3, fp
 800fe40:	ed8d 7b00 	vstr	d7, [sp]
 800fe44:	f7f0 fa22 	bl	800028c <__adddf3>
 800fe48:	4602      	mov	r2, r0
 800fe4a:	460b      	mov	r3, r1
 800fe4c:	4606      	mov	r6, r0
 800fe4e:	460f      	mov	r7, r1
 800fe50:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe54:	f7f0 fa18 	bl	8000288 <__aeabi_dsub>
 800fe58:	4652      	mov	r2, sl
 800fe5a:	465b      	mov	r3, fp
 800fe5c:	f7f0 fa16 	bl	800028c <__adddf3>
 800fe60:	3d01      	subs	r5, #1
 800fe62:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fe66:	e9c4 6700 	strd	r6, r7, [r4]
 800fe6a:	e757      	b.n	800fd1c <__kernel_rem_pio2+0x50c>
 800fe6c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fe70:	f7f0 fa0c 	bl	800028c <__adddf3>
 800fe74:	f108 38ff 	add.w	r8, r8, #4294967295
 800fe78:	e758      	b.n	800fd2c <__kernel_rem_pio2+0x51c>
 800fe7a:	bf00      	nop
 800fe7c:	f3af 8000 	nop.w
	...
 800fe88:	41700000 	.word	0x41700000
 800fe8c:	3e700000 	.word	0x3e700000
 800fe90:	9b04      	ldr	r3, [sp, #16]
 800fe92:	9a04      	ldr	r2, [sp, #16]
 800fe94:	601d      	str	r5, [r3, #0]
 800fe96:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800fe9a:	605c      	str	r4, [r3, #4]
 800fe9c:	609f      	str	r7, [r3, #8]
 800fe9e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800fea2:	60d3      	str	r3, [r2, #12]
 800fea4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fea8:	6110      	str	r0, [r2, #16]
 800feaa:	6153      	str	r3, [r2, #20]
 800feac:	e71d      	b.n	800fcea <__kernel_rem_pio2+0x4da>
 800feae:	bf00      	nop

0800feb0 <scalbn>:
 800feb0:	b570      	push	{r4, r5, r6, lr}
 800feb2:	ec55 4b10 	vmov	r4, r5, d0
 800feb6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800feba:	4606      	mov	r6, r0
 800febc:	462b      	mov	r3, r5
 800febe:	b991      	cbnz	r1, 800fee6 <scalbn+0x36>
 800fec0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800fec4:	4323      	orrs	r3, r4
 800fec6:	d03b      	beq.n	800ff40 <scalbn+0x90>
 800fec8:	4b33      	ldr	r3, [pc, #204]	@ (800ff98 <scalbn+0xe8>)
 800feca:	4620      	mov	r0, r4
 800fecc:	4629      	mov	r1, r5
 800fece:	2200      	movs	r2, #0
 800fed0:	f7f0 fb92 	bl	80005f8 <__aeabi_dmul>
 800fed4:	4b31      	ldr	r3, [pc, #196]	@ (800ff9c <scalbn+0xec>)
 800fed6:	429e      	cmp	r6, r3
 800fed8:	4604      	mov	r4, r0
 800feda:	460d      	mov	r5, r1
 800fedc:	da0f      	bge.n	800fefe <scalbn+0x4e>
 800fede:	a326      	add	r3, pc, #152	@ (adr r3, 800ff78 <scalbn+0xc8>)
 800fee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fee4:	e01e      	b.n	800ff24 <scalbn+0x74>
 800fee6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800feea:	4291      	cmp	r1, r2
 800feec:	d10b      	bne.n	800ff06 <scalbn+0x56>
 800feee:	4622      	mov	r2, r4
 800fef0:	4620      	mov	r0, r4
 800fef2:	4629      	mov	r1, r5
 800fef4:	f7f0 f9ca 	bl	800028c <__adddf3>
 800fef8:	4604      	mov	r4, r0
 800fefa:	460d      	mov	r5, r1
 800fefc:	e020      	b.n	800ff40 <scalbn+0x90>
 800fefe:	460b      	mov	r3, r1
 800ff00:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ff04:	3936      	subs	r1, #54	@ 0x36
 800ff06:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800ff0a:	4296      	cmp	r6, r2
 800ff0c:	dd0d      	ble.n	800ff2a <scalbn+0x7a>
 800ff0e:	2d00      	cmp	r5, #0
 800ff10:	a11b      	add	r1, pc, #108	@ (adr r1, 800ff80 <scalbn+0xd0>)
 800ff12:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff16:	da02      	bge.n	800ff1e <scalbn+0x6e>
 800ff18:	a11b      	add	r1, pc, #108	@ (adr r1, 800ff88 <scalbn+0xd8>)
 800ff1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff1e:	a318      	add	r3, pc, #96	@ (adr r3, 800ff80 <scalbn+0xd0>)
 800ff20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff24:	f7f0 fb68 	bl	80005f8 <__aeabi_dmul>
 800ff28:	e7e6      	b.n	800fef8 <scalbn+0x48>
 800ff2a:	1872      	adds	r2, r6, r1
 800ff2c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800ff30:	428a      	cmp	r2, r1
 800ff32:	dcec      	bgt.n	800ff0e <scalbn+0x5e>
 800ff34:	2a00      	cmp	r2, #0
 800ff36:	dd06      	ble.n	800ff46 <scalbn+0x96>
 800ff38:	f36f 531e 	bfc	r3, #20, #11
 800ff3c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ff40:	ec45 4b10 	vmov	d0, r4, r5
 800ff44:	bd70      	pop	{r4, r5, r6, pc}
 800ff46:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800ff4a:	da08      	bge.n	800ff5e <scalbn+0xae>
 800ff4c:	2d00      	cmp	r5, #0
 800ff4e:	a10a      	add	r1, pc, #40	@ (adr r1, 800ff78 <scalbn+0xc8>)
 800ff50:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff54:	dac3      	bge.n	800fede <scalbn+0x2e>
 800ff56:	a10e      	add	r1, pc, #56	@ (adr r1, 800ff90 <scalbn+0xe0>)
 800ff58:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff5c:	e7bf      	b.n	800fede <scalbn+0x2e>
 800ff5e:	3236      	adds	r2, #54	@ 0x36
 800ff60:	f36f 531e 	bfc	r3, #20, #11
 800ff64:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ff68:	4620      	mov	r0, r4
 800ff6a:	4b0d      	ldr	r3, [pc, #52]	@ (800ffa0 <scalbn+0xf0>)
 800ff6c:	4629      	mov	r1, r5
 800ff6e:	2200      	movs	r2, #0
 800ff70:	e7d8      	b.n	800ff24 <scalbn+0x74>
 800ff72:	bf00      	nop
 800ff74:	f3af 8000 	nop.w
 800ff78:	c2f8f359 	.word	0xc2f8f359
 800ff7c:	01a56e1f 	.word	0x01a56e1f
 800ff80:	8800759c 	.word	0x8800759c
 800ff84:	7e37e43c 	.word	0x7e37e43c
 800ff88:	8800759c 	.word	0x8800759c
 800ff8c:	fe37e43c 	.word	0xfe37e43c
 800ff90:	c2f8f359 	.word	0xc2f8f359
 800ff94:	81a56e1f 	.word	0x81a56e1f
 800ff98:	43500000 	.word	0x43500000
 800ff9c:	ffff3cb0 	.word	0xffff3cb0
 800ffa0:	3c900000 	.word	0x3c900000
 800ffa4:	00000000 	.word	0x00000000

0800ffa8 <floor>:
 800ffa8:	ec51 0b10 	vmov	r0, r1, d0
 800ffac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ffb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ffb4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800ffb8:	2e13      	cmp	r6, #19
 800ffba:	460c      	mov	r4, r1
 800ffbc:	4605      	mov	r5, r0
 800ffbe:	4680      	mov	r8, r0
 800ffc0:	dc34      	bgt.n	801002c <floor+0x84>
 800ffc2:	2e00      	cmp	r6, #0
 800ffc4:	da17      	bge.n	800fff6 <floor+0x4e>
 800ffc6:	a332      	add	r3, pc, #200	@ (adr r3, 8010090 <floor+0xe8>)
 800ffc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffcc:	f7f0 f95e 	bl	800028c <__adddf3>
 800ffd0:	2200      	movs	r2, #0
 800ffd2:	2300      	movs	r3, #0
 800ffd4:	f7f0 fda0 	bl	8000b18 <__aeabi_dcmpgt>
 800ffd8:	b150      	cbz	r0, 800fff0 <floor+0x48>
 800ffda:	2c00      	cmp	r4, #0
 800ffdc:	da55      	bge.n	801008a <floor+0xe2>
 800ffde:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800ffe2:	432c      	orrs	r4, r5
 800ffe4:	2500      	movs	r5, #0
 800ffe6:	42ac      	cmp	r4, r5
 800ffe8:	4c2b      	ldr	r4, [pc, #172]	@ (8010098 <floor+0xf0>)
 800ffea:	bf08      	it	eq
 800ffec:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800fff0:	4621      	mov	r1, r4
 800fff2:	4628      	mov	r0, r5
 800fff4:	e023      	b.n	801003e <floor+0x96>
 800fff6:	4f29      	ldr	r7, [pc, #164]	@ (801009c <floor+0xf4>)
 800fff8:	4137      	asrs	r7, r6
 800fffa:	ea01 0307 	and.w	r3, r1, r7
 800fffe:	4303      	orrs	r3, r0
 8010000:	d01d      	beq.n	801003e <floor+0x96>
 8010002:	a323      	add	r3, pc, #140	@ (adr r3, 8010090 <floor+0xe8>)
 8010004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010008:	f7f0 f940 	bl	800028c <__adddf3>
 801000c:	2200      	movs	r2, #0
 801000e:	2300      	movs	r3, #0
 8010010:	f7f0 fd82 	bl	8000b18 <__aeabi_dcmpgt>
 8010014:	2800      	cmp	r0, #0
 8010016:	d0eb      	beq.n	800fff0 <floor+0x48>
 8010018:	2c00      	cmp	r4, #0
 801001a:	bfbe      	ittt	lt
 801001c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8010020:	4133      	asrlt	r3, r6
 8010022:	18e4      	addlt	r4, r4, r3
 8010024:	ea24 0407 	bic.w	r4, r4, r7
 8010028:	2500      	movs	r5, #0
 801002a:	e7e1      	b.n	800fff0 <floor+0x48>
 801002c:	2e33      	cmp	r6, #51	@ 0x33
 801002e:	dd0a      	ble.n	8010046 <floor+0x9e>
 8010030:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8010034:	d103      	bne.n	801003e <floor+0x96>
 8010036:	4602      	mov	r2, r0
 8010038:	460b      	mov	r3, r1
 801003a:	f7f0 f927 	bl	800028c <__adddf3>
 801003e:	ec41 0b10 	vmov	d0, r0, r1
 8010042:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010046:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801004a:	f04f 37ff 	mov.w	r7, #4294967295
 801004e:	40df      	lsrs	r7, r3
 8010050:	4207      	tst	r7, r0
 8010052:	d0f4      	beq.n	801003e <floor+0x96>
 8010054:	a30e      	add	r3, pc, #56	@ (adr r3, 8010090 <floor+0xe8>)
 8010056:	e9d3 2300 	ldrd	r2, r3, [r3]
 801005a:	f7f0 f917 	bl	800028c <__adddf3>
 801005e:	2200      	movs	r2, #0
 8010060:	2300      	movs	r3, #0
 8010062:	f7f0 fd59 	bl	8000b18 <__aeabi_dcmpgt>
 8010066:	2800      	cmp	r0, #0
 8010068:	d0c2      	beq.n	800fff0 <floor+0x48>
 801006a:	2c00      	cmp	r4, #0
 801006c:	da0a      	bge.n	8010084 <floor+0xdc>
 801006e:	2e14      	cmp	r6, #20
 8010070:	d101      	bne.n	8010076 <floor+0xce>
 8010072:	3401      	adds	r4, #1
 8010074:	e006      	b.n	8010084 <floor+0xdc>
 8010076:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801007a:	2301      	movs	r3, #1
 801007c:	40b3      	lsls	r3, r6
 801007e:	441d      	add	r5, r3
 8010080:	4545      	cmp	r5, r8
 8010082:	d3f6      	bcc.n	8010072 <floor+0xca>
 8010084:	ea25 0507 	bic.w	r5, r5, r7
 8010088:	e7b2      	b.n	800fff0 <floor+0x48>
 801008a:	2500      	movs	r5, #0
 801008c:	462c      	mov	r4, r5
 801008e:	e7af      	b.n	800fff0 <floor+0x48>
 8010090:	8800759c 	.word	0x8800759c
 8010094:	7e37e43c 	.word	0x7e37e43c
 8010098:	bff00000 	.word	0xbff00000
 801009c:	000fffff 	.word	0x000fffff

080100a0 <_init>:
 80100a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100a2:	bf00      	nop
 80100a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80100a6:	bc08      	pop	{r3}
 80100a8:	469e      	mov	lr, r3
 80100aa:	4770      	bx	lr

080100ac <_fini>:
 80100ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100ae:	bf00      	nop
 80100b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80100b2:	bc08      	pop	{r3}
 80100b4:	469e      	mov	lr, r3
 80100b6:	4770      	bx	lr
