<profile>

<section name = "Vitis HLS Report for 'nnlayer'" level="0">
<item name = "Date">Tue Mar 15 15:52:59 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">Neuron_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.446 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_187">nnlayer_Pipeline_VITIS_LOOP_32_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_197">nnlayer_Pipeline_VITIS_LOOP_10_1, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_36_2">?, ?, 2 ~ 327678, -, -, ?, no</column>
<column name=" + VITIS_LOOP_38_3">0, 327675, 5, -, -, 0 ~ 65535, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 157, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">67, -, 478, 586, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 180, -</column>
<column name="Register">-, -, 183, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">23, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 67, 0, 421, 402, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_197">nnlayer_Pipeline_VITIS_LOOP_10_1, 0, 0, 22, 110, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_187">nnlayer_Pipeline_VITIS_LOOP_32_1, 0, 0, 35, 74, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_16s_24ns_24_4_1_U6">mac_muladd_16s_16s_24ns_24_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln41_fu_274_p2">+, 0, 0, 23, 16, 16</column>
<column name="inNeurons_1_fu_268_p2">+, 0, 0, 23, 16, 1</column>
<column name="outNeurons_3_fu_239_p2">+, 0, 0, 23, 16, 1</column>
<column name="weightIndexAdded_1_fu_290_p2">+, 0, 0, 23, 16, 16</column>
<column name="ap_block_state10_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="cmp981_fu_226_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln32_fu_207_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln36_fu_234_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln38_fu_263_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="icmp_ln46_fu_250_p2">icmp, 0, 0, 11, 8, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="inNeurons_reg_176">9, 2, 16, 32</column>
<column name="lhs_reg_165">9, 2, 16, 32</column>
<column name="outNeurons_2_fu_100">9, 2, 16, 32</column>
<column name="output_r_address0">25, 5, 8, 40</column>
<column name="output_r_ce0">20, 4, 1, 4</column>
<column name="output_r_d0">20, 4, 16, 64</column>
<column name="output_r_we0">20, 4, 1, 4</column>
<column name="weightIndexAdded_fu_104">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="activation_read_reg_338">8, 0, 8, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="cmp981_reg_380">1, 0, 1, 0</column>
<column name="empty_21_reg_401">8, 0, 8, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_197_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_187_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln32_reg_357">1, 0, 1, 0</column>
<column name="icmp_ln46_reg_397">1, 0, 1, 0</column>
<column name="inNeurons_1_reg_414">16, 0, 16, 0</column>
<column name="inNeurons_reg_176">16, 0, 16, 0</column>
<column name="lhs_reg_165">16, 0, 16, 0</column>
<column name="numOfInNeurons_cast_reg_375">16, 0, 17, 1</column>
<column name="numOfInNeurons_read_reg_350">16, 0, 16, 0</column>
<column name="numOfOutNeurons_read_reg_343">16, 0, 16, 0</column>
<column name="outNeurons_2_fu_100">16, 0, 16, 0</column>
<column name="outNeurons_3_reg_387">16, 0, 16, 0</column>
<column name="output_r_addr_reg_392">8, 0, 8, 0</column>
<column name="weightIndexAdded_fu_104">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 18, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 18, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_local_block">out, 1, ap_ctrl_hs, nnlayer, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, nnlayer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, nnlayer, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, nnlayer, return value</column>
</table>
</item>
</section>
</profile>
