{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713785096338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713785096338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 11:24:56 2024 " "Processing started: Mon Apr 22 11:24:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713785096338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713785096338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modelo_1 -c modelo_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off modelo_1 -c modelo_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713785096339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713785096882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713785096883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fase1-Shell " "Found design unit 1: fase1-Shell" {  } { { "fase1.vhd" "" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/fase1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713785109666 ""} { "Info" "ISGN_ENTITY_NAME" "1 fase1 " "Found entity 1: fase1" {  } { { "fase1.vhd" "" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/fase1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713785109666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713785109666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fase3-Behavioral " "Found design unit 1: fase3-Behavioral" {  } { { "fase3.vhd" "" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/fase3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713785109669 ""} { "Info" "ISGN_ENTITY_NAME" "1 fase3 " "Found entity 1: fase3" {  } { { "fase3.vhd" "" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/fase3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713785109669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713785109669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7Decoder-Behavioral " "Found design unit 1: Bin7Decoder-Behavioral" {  } { { "Bin7Decoder.vhd" "" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/Bin7Decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713785109673 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7Decoder " "Found entity 1: Bin7Decoder" {  } { { "Bin7Decoder.vhd" "" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/Bin7Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713785109673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713785109673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2_4en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec2_4En-Behavioral " "Found design unit 1: Dec2_4En-Behavioral" {  } { { "Dec2_4En.vhd" "" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/Dec2_4En.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713785109675 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec2_4En " "Found entity 1: Dec2_4En" {  } { { "Dec2_4En.vhd" "" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/Dec2_4En.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713785109675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713785109675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Blink-Behavioral " "Found design unit 1: Blink-Behavioral" {  } { { "Blink.vhd" "" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/Blink.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713785109678 ""} { "Info" "ISGN_ENTITY_NAME" "1 Blink " "Found entity 1: Blink" {  } { { "Blink.vhd" "" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/Blink.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713785109678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713785109678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prog3-Behavioral " "Found design unit 1: Prog3-Behavioral" {  } { { "Prog3.vhd" "" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/Prog3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713785109680 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prog3 " "Found entity 1: Prog3" {  } { { "Prog3.vhd" "" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/Prog3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713785109680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713785109680 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fase1 " "Elaborating entity \"fase1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713785109746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Dec2_4En Dec2_4En:system_core A:behavioral " "Elaborating entity \"Dec2_4En\" using architecture \"A:behavioral\" for hierarchy \"Dec2_4En:system_core\"" {  } { { "fase1.vhd" "system_core" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/fase1.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713785109749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7Decoder Bin7Decoder:opcao A:behavioral " "Elaborating entity \"Bin7Decoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7Decoder:opcao\"" {  } { { "fase1.vhd" "opcao" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/fase1.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713785109752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fase3 fase3:Programa1 A:behavioral " "Elaborating entity \"fase3\" using architecture \"A:behavioral\" for hierarchy \"fase3:Programa1\"" {  } { { "fase1.vhd" "Programa1" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/fase1.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713785109772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Blink Blink:Blink_Prog2 A:behavioral " "Elaborating entity \"Blink\" using architecture \"A:behavioral\" for hierarchy \"Blink:Blink_Prog2\"" {  } { { "fase1.vhd" "Blink_Prog2" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/fase1.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713785109775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Prog3 Prog3:Programa2 A:behavioral " "Elaborating entity \"Prog3\" using architecture \"A:behavioral\" for hierarchy \"Prog3:Programa2\"" {  } { { "fase1.vhd" "Programa2" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/fase1.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713785109778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Blink Blink:Blink_Prog3 A:behavioral " "Elaborating entity \"Blink\" using architecture \"A:behavioral\" for hierarchy \"Blink:Blink_Prog3\"" {  } { { "fase1.vhd" "Blink_Prog3" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/fase1.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713785109781 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "fase1.vhd" "" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/fase1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713785110582 "|fase1|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "fase1.vhd" "" { Text "C:/Users/andre/Documents/Estudos/UA/Ano 1/Semestre 2/LSD/Mini-Projetos/modelo1/fase1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713785110582 "|fase1|HEX0[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713785110582 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713785110706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713785111528 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713785111528 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713785111598 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713785111598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713785111598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713785111598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713785111640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 11:25:11 2024 " "Processing ended: Mon Apr 22 11:25:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713785111640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713785111640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713785111640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713785111640 ""}
