

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Thu May 07 13:21:40 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        matrixmul.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  106|  106|  107|  107|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row         |  105|  105|        35|          -|          -|     3|    no    |
        | + Col        |   33|   33|        11|          -|          -|     3|    no    |
        |  ++ Product  |    9|    9|         3|          -|          -|     3|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      1|      0|     40|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     23|
|Register         |        -|      -|     62|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      1|     62|     63|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      1|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_7_fu_266_p2      |     *    |      1|  0|   0|           8|           8|
    |i_1_fu_128_p2        |     +    |      0|  0|   2|           2|           1|
    |j_1_fu_166_p2        |     +    |      0|  0|   2|           2|           1|
    |k_1_fu_196_p2        |     +    |      0|  0|   2|           2|           1|
    |p_addr1_fu_210_p2    |     +    |      0|  0|   6|           6|           6|
    |p_addr4_fu_246_p2    |     +    |      0|  0|   6|           6|           6|
    |p_addr8_fu_176_p2    |     +    |      0|  0|   6|           6|           6|
    |p_addr3_fu_236_p2    |     -    |      0|  0|   5|           5|           5|
    |p_addr7_fu_150_p2    |     -    |      0|  0|   5|           5|           5|
    |exitcond1_fu_160_p2  |   icmp   |      0|  0|   2|           2|           2|
    |exitcond2_fu_122_p2  |   icmp   |      0|  0|   2|           2|           2|
    |exitcond_fu_190_p2   |   icmp   |      0|  0|   2|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      1|  0|  40|          48|          45|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   1|          7|    1|          7|
    |i_reg_75         |   2|          2|    2|          4|
    |j_reg_86         |   2|          2|    2|          4|
    |k_reg_110        |   2|          2|    2|          4|
    |res_load_reg_97  |  16|          2|   16|         32|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  23|         15|   23|         51|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_load_reg_328           |   8|   0|    8|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |b_load_reg_333           |   8|   0|    8|          0|
    |i_1_reg_281              |   2|   0|    2|          0|
    |i_reg_75                 |   2|   0|    2|          0|
    |j_1_reg_295              |   2|   0|    2|          0|
    |j_reg_86                 |   2|   0|    2|          0|
    |k_1_reg_313              |   2|   0|    2|          0|
    |k_reg_110                |   2|   0|    2|          0|
    |p_addr7_cast_reg_286     |   6|   0|    6|          0|
    |res_addr_reg_305         |   4|   0|    4|          0|
    |res_load_reg_97          |  16|   0|   16|          0|
    |tmp_2_trn6_cast_reg_300  |   2|   0|    6|          4|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  62|   0|   66|          4|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    4|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

