

================================================================
== Vitis HLS Report for 'kernel_cholesky_0'
================================================================
* Date:           Sat Nov  1 13:22:46 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  6.281 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      136|      373|  0.952 us|  2.611 us|  137|  374|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                                             |                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                                   Instance                                  |                               Module                              |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44       |kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols       |       12|       12|  84.000 ns|  84.000 ns|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54  |choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s  |      106|      343|   0.742 us|   2.401 us|  106|  343|                                              no|
        |grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62     |kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols     |       13|       13|  91.000 ns|  91.000 ns|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   14|    3332|   5925|    -|
|Memory           |        0|    -|      96|     12|    0|
|Multiplexer      |        -|    -|       0|    221|    -|
|Register         |        -|    -|      41|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   14|    3469|   6158|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|       3|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+------+------+-----+
    |                                   Instance                                  |                               Module                              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54  |choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s  |        0|  14|  3296|  5643|    0|
    |grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44       |kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols       |        0|   0|    17|   141|    0|
    |grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62     |kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols     |        0|   0|    19|   141|    0|
    +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                        |                                                                   |        0|  14|  3332|  5925|    0|
    +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |A_re_U  |A_re_RAM_AUTO_1R1W  |        0|  16|   3|    0|     9|   16|     1|          144|
    |A_im_U  |A_re_RAM_AUTO_1R1W  |        0|  16|   3|    0|     9|   16|     1|          144|
    |L_re_U  |L_re_RAM_AUTO_1R1W  |        0|  32|   3|    0|     9|   16|     1|          144|
    |L_im_U  |L_re_RAM_AUTO_1R1W  |        0|  32|   3|    0|     9|   16|     1|          144|
    +--------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                    |        0|  96|  12|    0|    36|   64|     4|          576|
    +--------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |A_im_address0  |  14|          3|    4|         12|
    |A_im_ce0       |  14|          3|    1|          3|
    |A_im_we0       |   9|          2|    1|          2|
    |A_re_address0  |  14|          3|    4|         12|
    |A_re_ce0       |  14|          3|    1|          3|
    |A_re_we0       |   9|          2|    1|          2|
    |L_im_address0  |  14|          3|    4|         12|
    |L_im_ce0       |  14|          3|    1|          3|
    |L_im_ce1       |   9|          2|    1|          2|
    |L_im_we0       |   9|          2|    1|          2|
    |L_im_we1       |   9|          2|    1|          2|
    |L_re_address0  |  14|          3|    4|         12|
    |L_re_ce0       |  14|          3|    1|          3|
    |L_re_ce1       |   9|          2|    1|          2|
    |L_re_we0       |   9|          2|    1|          2|
    |L_re_we1       |   9|          2|    1|          2|
    |ap_NS_fsm      |  37|          7|    1|          7|
    +---------------+----+-----------+-----+-----------+
    |Total          | 221|         47|   29|         83|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                           | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                 |   6|   0|    6|          0|
    |grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54_ap_start_reg  |   1|   0|    1|          0|
    |grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44_ap_start_reg       |   1|   0|    1|          0|
    |grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62_ap_start_reg     |   1|   0|    1|          0|
    |ret_reg_70                                                                                |  32|   0|   32|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                     |  41|   0|   41|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------+-----+-----+------------+-------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  kernel_cholesky_0|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  kernel_cholesky_0|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  kernel_cholesky_0|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  kernel_cholesky_0|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  kernel_cholesky_0|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  kernel_cholesky_0|  return value|
|ap_return            |  out|   32|  ap_ctrl_hs|  kernel_cholesky_0|  return value|
|matrixAStrm_dout     |   in|   32|     ap_fifo|        matrixAStrm|       pointer|
|matrixAStrm_empty_n  |   in|    1|     ap_fifo|        matrixAStrm|       pointer|
|matrixAStrm_read     |  out|    1|     ap_fifo|        matrixAStrm|       pointer|
|matrixLStrm_din      |  out|   32|     ap_fifo|        matrixLStrm|       pointer|
|matrixLStrm_full_n   |   in|    1|     ap_fifo|        matrixLStrm|       pointer|
|matrixLStrm_write    |  out|    1|     ap_fifo|        matrixLStrm|       pointer|
+---------------------+-----+-----+------------+-------------------+--------------+

