// Seed: 2335817121
module module_0 (
    output wire id_0,
    input wire id_1,
    output supply1 id_2,
    output tri id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply0 id_8
);
endmodule
module module_1 #(
    parameter id_2 = 32'd72
) (
    input  wor   id_0,
    output uwire id_1,
    input  uwire _id_2
);
  reg id_4[id_2 : id_2];
  ;
  final
    if ((1'd0)) id_4 = -1;
    else @(id_4 or 1) id_4 <= 1 * 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
