// Seed: 546746486
module module_0;
  tri0 id_2;
  always @(posedge 1'b0 or id_1) begin : LABEL_0
    wait (id_1);
    while (id_2 * "" + id_2 && ((1))) for (id_1 = 1; 1; id_2 = 1) #1;
  end
endmodule
module module_1;
  always @(posedge 1) for (id_1 = ""; 1'd0; id_1 = id_1) id_1 = 1'b0;
  wire id_4 = id_2;
  generate
    for (id_5 = id_1; id_2; id_4 = 1) begin : LABEL_0
      wire id_6;
    end
  endgenerate
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  assign id_5 = 1'b0;
endmodule
