$date
  Tue May 02 16:27:48 2017
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 8 ! inst[7:0] $end
$var reg 8 " outp[7:0] $end
$var reg 1 # gclock $end
$scope module calc_single_0 $end
$var reg 8 $ inst[7:0] $end
$var reg 1 % gclock $end
$var reg 8 & outp[7:0] $end
$var reg 1 ' clk $end
$var reg 8 ( instr[7:0] $end
$var reg 2 ) rd[1:0] $end
$var reg 8 * write_content[7:0] $end
$var reg 8 + rs_content[7:0] $end
$var reg 8 , rt_content[7:0] $end
$var reg 1 - print_enable $end
$var reg 2 . br_val[1:0] $end
$var reg 1 / skip_sel $end
$var reg 8 0 adder_pos[7:0] $end
$var reg 8 1 adder_neg[7:0] $end
$var reg 8 2 adder_out[7:0] $end
$var reg 8 3 pre_adder_neg[7:0] $end
$var reg 8 4 pre_adder_neg_twoscomp[7:0] $end
$var reg 3 5 op_sel[2:0] $end
$var reg 1 6 write_enable $end
$scope module fetcher $end
$var reg 1 7 clock $end
$var reg 8 8 inst[7:0] $end
$var reg 8 9 inst_out[7:0] $end
$upscope $end
$scope module registerfile $end
$var reg 2 : rs[1:0] $end
$var reg 2 ; rt[1:0] $end
$var reg 2 < rd[1:0] $end
$var reg 8 = rw[7:0] $end
$var reg 1 > clk $end
$var reg 8 ? rs_content[7:0] $end
$var reg 8 @ rt_content[7:0] $end
$var reg 1 A en $end
$var reg 8 B reg1_out[7:0] $end
$var reg 8 C reg2_out[7:0] $end
$var reg 8 D reg3_out[7:0] $end
$var reg 8 E reg4_out[7:0] $end
$var reg 8 F out_rs[7:0] $end
$var reg 8 G out_rt[7:0] $end
$var reg 1 H en1 $end
$var reg 1 I en2 $end
$var reg 1 J en3 $end
$var reg 1 K en4 $end
$scope module reg1 $end
$var reg 8 L i_8bit[7:0] $end
$var reg 1 M shift_left_input_8bit $end
$var reg 1 N shift_right_input_8bit $end
$var reg 2 O sel_8bit[1:0] $end
$var reg 1 P clock_8bit $end
$var reg 1 Q enable_8bit $end
$var reg 8 R o_8bit[7:0] $end
$var reg 4 S left_reg_output[3:0] $end
$var reg 4 T right_reg_output[3:0] $end
$var reg 8 U reg_8bit_content[7:0] $end
$scope module left_reg $end
$var reg 4 V i[3:0] $end
$var reg 1 W shift_left_input $end
$var reg 1 X shift_right_input $end
$var reg 2 Y sel[1:0] $end
$var reg 1 Z clock $end
$var reg 1 [ enable $end
$var reg 4 \ o[3:0] $end
$var reg 4 ] register_content[3:0] $end
$upscope $end
$scope module right_reg $end
$var reg 4 ^ i[3:0] $end
$var reg 1 _ shift_left_input $end
$var reg 1 ` shift_right_input $end
$var reg 2 a sel[1:0] $end
$var reg 1 b clock $end
$var reg 1 c enable $end
$var reg 4 d o[3:0] $end
$var reg 4 e register_content[3:0] $end
$upscope $end
$upscope $end
$scope module reg2 $end
$var reg 8 f i_8bit[7:0] $end
$var reg 1 g shift_left_input_8bit $end
$var reg 1 h shift_right_input_8bit $end
$var reg 2 i sel_8bit[1:0] $end
$var reg 1 j clock_8bit $end
$var reg 1 k enable_8bit $end
$var reg 8 l o_8bit[7:0] $end
$var reg 4 m left_reg_output[3:0] $end
$var reg 4 n right_reg_output[3:0] $end
$var reg 8 o reg_8bit_content[7:0] $end
$scope module left_reg $end
$var reg 4 p i[3:0] $end
$var reg 1 q shift_left_input $end
$var reg 1 r shift_right_input $end
$var reg 2 s sel[1:0] $end
$var reg 1 t clock $end
$var reg 1 u enable $end
$var reg 4 v o[3:0] $end
$var reg 4 w register_content[3:0] $end
$upscope $end
$scope module right_reg $end
$var reg 4 x i[3:0] $end
$var reg 1 y shift_left_input $end
$var reg 1 z shift_right_input $end
$var reg 2 { sel[1:0] $end
$var reg 1 | clock $end
$var reg 1 } enable $end
$var reg 4 !" o[3:0] $end
$var reg 4 "" register_content[3:0] $end
$upscope $end
$upscope $end
$scope module reg3 $end
$var reg 8 #" i_8bit[7:0] $end
$var reg 1 $" shift_left_input_8bit $end
$var reg 1 %" shift_right_input_8bit $end
$var reg 2 &" sel_8bit[1:0] $end
$var reg 1 '" clock_8bit $end
$var reg 1 (" enable_8bit $end
$var reg 8 )" o_8bit[7:0] $end
$var reg 4 *" left_reg_output[3:0] $end
$var reg 4 +" right_reg_output[3:0] $end
$var reg 8 ," reg_8bit_content[7:0] $end
$scope module left_reg $end
$var reg 4 -" i[3:0] $end
$var reg 1 ." shift_left_input $end
$var reg 1 /" shift_right_input $end
$var reg 2 0" sel[1:0] $end
$var reg 1 1" clock $end
$var reg 1 2" enable $end
$var reg 4 3" o[3:0] $end
$var reg 4 4" register_content[3:0] $end
$upscope $end
$scope module right_reg $end
$var reg 4 5" i[3:0] $end
$var reg 1 6" shift_left_input $end
$var reg 1 7" shift_right_input $end
$var reg 2 8" sel[1:0] $end
$var reg 1 9" clock $end
$var reg 1 :" enable $end
$var reg 4 ;" o[3:0] $end
$var reg 4 <" register_content[3:0] $end
$upscope $end
$upscope $end
$scope module reg4 $end
$var reg 8 =" i_8bit[7:0] $end
$var reg 1 >" shift_left_input_8bit $end
$var reg 1 ?" shift_right_input_8bit $end
$var reg 2 @" sel_8bit[1:0] $end
$var reg 1 A" clock_8bit $end
$var reg 1 B" enable_8bit $end
$var reg 8 C" o_8bit[7:0] $end
$var reg 4 D" left_reg_output[3:0] $end
$var reg 4 E" right_reg_output[3:0] $end
$var reg 8 F" reg_8bit_content[7:0] $end
$scope module left_reg $end
$var reg 4 G" i[3:0] $end
$var reg 1 H" shift_left_input $end
$var reg 1 I" shift_right_input $end
$var reg 2 J" sel[1:0] $end
$var reg 1 K" clock $end
$var reg 1 L" enable $end
$var reg 4 M" o[3:0] $end
$var reg 4 N" register_content[3:0] $end
$upscope $end
$scope module right_reg $end
$var reg 4 O" i[3:0] $end
$var reg 1 P" shift_left_input $end
$var reg 1 Q" shift_right_input $end
$var reg 2 R" sel[1:0] $end
$var reg 1 S" clock $end
$var reg 1 T" enable $end
$var reg 4 U" o[3:0] $end
$var reg 4 V" register_content[3:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module adder $end
$var reg 8 W" in1[7:0] $end
$var reg 8 X" in2[7:0] $end
$var reg 8 Y" output[7:0] $end
$var reg 8 Z" adder_contents[7:0] $end
$upscope $end
$scope module printmodule $end
$var reg 1 [" en $end
$var reg 8 \" value[7:0] $end
$upscope $end
$scope module branchmodule $end
$var reg 2 ]" skip_value[1:0] $end
$var reg 1 ^" clk $end
$var reg 1 _" skip_sel $end
$var reg 2 `" q[1:0] $end
$var reg 2 a" d[1:0] $end
$var reg 8 b" input_holder[7:0] $end
$var reg 8 c" output_holder[7:0] $end
$var reg 1 d" sel $end
$var reg 2 e" dec_val[1:0] $end
$scope module sub_one $end
$var reg 8 f" in1[7:0] $end
$var reg 8 g" in2[7:0] $end
$var reg 8 h" output[7:0] $end
$var reg 8 i" adder_contents[7:0] $end
$upscope $end
$upscope $end
$scope module twos_comp $end
$var reg 8 j" inp[7:0] $end
$var reg 8 k" outp[7:0] $end
$var reg 8 l" temp[7:0] $end
$scope module adder $end
$var reg 8 m" in1[7:0] $end
$var reg 8 n" in2[7:0] $end
$var reg 8 o" output[7:0] $end
$var reg 8 p" adder_contents[7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b10000001 !
bUUUUUUUU "
0#
b10000001 $
0%
bUUUUUUUU &
0'
bUUUUUUUU (
bUU )
b0XXXXXXX *
bZZZZZZZZ +
bZZZZZZZZ ,
0-
b00 .
0/
bZZZZZZZZ 0
bZZZZZZZZ 1
b0XXXXXXX 2
bZZZZZZZZ 3
b0XXXXXXX 4
bZUU 5
16
07
b10000001 8
bUUUUUUUU 9
bUU :
bUU ;
bUU <
b0XXXXXXX =
0>
bZZZZZZZZ ?
bZZZZZZZZ @
1A
b0XXXXXXX B
b0XXXXXXX C
b0XXXXXXX D
b0XXXXXXX E
bZZZZZZZZ F
bZZZZZZZZ G
ZH
ZI
ZJ
ZK
b0XXXXXXX L
0M
0N
b00 O
0P
ZQ
b0XXXXXXX R
bUUUU S
bUUUU T
bUUUUUUUU U
b0XXX V
UW
0X
b00 Y
0Z
Z[
bUUUU \
bUUUU ]
bXXXX ^
0_
U`
b00 a
0b
Zc
bUUUU d
bUUUU e
b0XXXXXXX f
0g
0h
b00 i
0j
Zk
b0XXXXXXX l
bUUUU m
bUUUU n
bUUUUUUUU o
b0XXX p
Uq
0r
b00 s
0t
Zu
bUUUU v
bUUUU w
bXXXX x
0y
Uz
b00 {
0|
Z}
bUUUU !"
bUUUU ""
b0XXXXXXX #"
0$"
0%"
b00 &"
0'"
Z("
b0XXXXXXX )"
bUUUU *"
bUUUU +"
bUUUUUUUU ,"
b0XXX -"
U."
0/"
b00 0"
01"
Z2"
bUUUU 3"
bUUUU 4"
bXXXX 5"
06"
U7"
b00 8"
09"
Z:"
bUUUU ;"
bUUUU <"
b0XXXXXXX ="
0>"
0?"
b00 @"
0A"
ZB"
b0XXXXXXX C"
bUUUU D"
bUUUU E"
bUUUUUUUU F"
b0XXX G"
UH"
0I"
b00 J"
0K"
ZL"
bUUUU M"
bUUUU N"
bXXXX O"
0P"
UQ"
b00 R"
0S"
ZT"
bUUUU U"
bUUUU V"
bZZZZZZZZ W"
bZZZZZZZZ X"
b0XXXXXXX Y"
b0XXXXXXX Z"
0["
bZZZZZZZZ \"
b00 ]"
0^"
0_"
b00 `"
b00 a"
b00000000 b"
b01111111 c"
0d"
b11 e"
b00000000 f"
b11111111 g"
b01111111 h"
b01111111 i"
bZZZZZZZZ j"
b0XXXXXXX k"
bXXXXXXXX l"
bXXXXXXXX m"
b00000001 n"
b0XXXXXXX o"
b0XXXXXXX p"
#20000000
1#
1%
1'
b10000001 (
b00 )
b00000001 *
b0XXXXXXX +
b0XXXXXXX ,
b00000000 0
b00000001 1
b00000001 2
b00000001 3
b01111111 4
b010 5
17
b10000001 9
b00 :
b00 ;
b00 <
b00000001 =
1>
b0XXXXXXX ?
b0XXXXXXX @
b00000001 B
bUUUUUUUU C
bUUUUUUUU D
bUUUUUUUU E
b0XXXXXXX F
b0XXXXXXX G
0H
1I
1J
1K
b00000001 L
1P
0Q
b00000001 R
b0000 V
1Z
0[
b0001 ^
1b
0c
b00000001 f
1j
1k
bUUUUUUUU l
b0000 p
1t
1u
b0001 x
1|
1}
b00000001 #"
1'"
1("
bUUUUUUUU )"
b0000 -"
11"
12"
b0001 5"
19"
1:"
b00000001 ="
1A"
1B"
bUUUUUUUU C"
b0000 G"
1K"
1L"
b0001 O"
1S"
1T"
b00000000 W"
b00000001 X"
b00000001 Y"
b00000001 Z"
b0XXXXXXX \"
1^"
b00000001 j"
b01111111 k"
b11111110 l"
b11111110 m"
b01111111 o"
b01111111 p"
#40000000
b11000000 !
0#
b11000000 $
0%
0'
b11000000 (
b00000000 *
b00000001 +
b00000001 ,
1-
b00000000 1
b00000000 2
b00000000 3
b00000000 4
b011 5
06
07
b11000000 8
b11000000 9
b00000000 =
0>
b00000001 ?
b00000001 @
0A
b00000000 B
b00000001 F
b00000001 G
b00000000 L
0P
b00000000 R
0Z
b0000 ^
0b
b00000000 f
0j
0t
b0000 x
0|
b00000000 #"
0'"
01"
b0000 5"
09"
b00000000 ="
0A"
0K"
b0000 O"
0S"
b00000000 X"
b00000000 Y"
b00000000 Z"
1["
b00000001 \"
0^"
b00000000 j"
b00000000 k"
b11111111 l"
b11111111 m"
b00000000 o"
b00000000 p"
#60000000
1#
1%
1'
b00000000 +
b00000000 ,
17
1>
b00000000 ?
b00000000 @
b00000000 C
b00000000 D
b00000000 E
b00000000 F
b00000000 G
1P
1Z
1b
1j
b00000000 l
b0000 m
b0000 n
b00000000 o
1t
b0000 v
b0000 w
1|
b0000 !"
b0000 ""
1'"
b00000000 )"
b0000 *"
b0000 +"
b00000000 ,"
11"
b0000 3"
b0000 4"
19"
b0000 ;"
b0000 <"
1A"
b00000000 C"
b0000 D"
b0000 E"
b00000000 F"
1K"
b0000 M"
b0000 N"
1S"
b0000 U"
b0000 V"
b00000000 \"
1^"
#80000000
