// Seed: 2134703644
module module_0 (
    output wor   id_0,
    input  uwire id_1,
    output wand  id_2,
    output tri0  id_3,
    input  tri1  id_4,
    output wand  id_5
);
  logic [1 : -1] id_7;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd5,
    parameter id_9 = 32'd1
) (
    output wand id_0,
    output tri1 id_1,
    input uwire id_2,
    input wor id_3,
    input tri1 id_4,
    output uwire id_5,
    input supply1 id_6
    , id_11,
    output wand _id_7,
    output wor id_8,
    output supply0 _id_9
);
  logic id_12 ["" : id_7  >  id_9] = -1;
  wire  id_13;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1,
      id_8,
      id_6,
      id_1
  );
  assign id_12 = -1;
endmodule
