$comment
	File created using the following command:
		vcd file FourBitComparator.msim.vcd -direction
$end
$date
	Fri Sep 27 06:24:08 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module FourBitComparator_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var wire 1 # Eq $end
$var wire 1 $ Gt $end
$var wire 1 % Lt $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 - A[3]~input_o $end
$var wire 1 . B[2]~input_o $end
$var wire 1 / A[1]~input_o $end
$var wire 1 0 A[0]~input_o $end
$var wire 1 1 B[1]~input_o $end
$var wire 1 2 B[0]~input_o $end
$var wire 1 3 inst2~0_combout $end
$var wire 1 4 A[2]~input_o $end
$var wire 1 5 B[3]~input_o $end
$var wire 1 6 inst2~1_combout $end
$var wire 1 7 inst5~0_combout $end
$var wire 1 8 inst4~combout $end
$var wire 1 9 inst5~1_combout $end
$var wire 1 : inst5~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
1#
0$
0%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
02
03
04
05
06
17
08
09
0:
$end
#30000
b1000 !
b1100 !
b1110 !
b1111 !
b1000 "
b1001 "
12
15
10
1/
14
1-
07
18
13
16
1$
0#
#110000
b1011 "
b1011 !
b1010 "
04
02
11
17
#220000
b1110 "
b11 !
b1 !
b110 "
b100 "
b101 !
b101 "
0/
14
0-
12
01
1.
05
08
03
1#
06
0$
#330000
b1 "
b11 "
b1 !
b10 "
04
02
11
0.
19
18
0#
1:
1%
#430000
b11 !
b1010 "
b1110 "
b111 !
b1111 "
12
1.
15
1/
14
07
09
08
1#
18
0#
#510000
b110 !
b1101 "
b100 !
b101 "
b1 "
b0 !
b0 "
02
01
0.
05
00
0/
04
17
0:
0%
08
1#
#1000000
