verilog xil_defaultlib  \
"../../../ipstatic/hdl/verilog/fpga_test_step_dadd_64ns_64ns_64_8_full_dsp_1.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_dadddsub_64ns_64ns_64_8_full_dsp_1.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_dcmp_64ns_64ns_1_2_no_dsp_1.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_ddiv_64ns_64ns_64_59_no_dsp_1.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_dmul_64ns_64ns_64_7_max_dsp_1.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_flow_control_loop_pipe_sequential_init.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_fpext_32ns_64_2_no_dsp_1.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_fptrunc_64ns_32_2_no_dsp_1.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_mul_15ns_15ns_30_1_1.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_mul_15ns_15s_30_1_1.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_mul_23s_22ns_45_1_1.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_mul_30s_29ns_58_2_1.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_mul_80s_24ns_80_5_1.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_mux_8_3_1_1_1.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_mux_16_4_1_1_1.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_sin_or_cos_float_Pipeline_1.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_sin_or_cos_float_Pipeline_2.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_sin_or_cos_float_s.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_sin_or_cos_float_s_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_sin_or_cos_float_s_second_order_float_sin_cos_K0_ROM_1P_LUTRAM_1R.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_sin_or_cos_float_s_second_order_float_sin_cos_K1_ROM_1P_LUTRAM_1R.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_sin_or_cos_float_s_second_order_float_sin_cos_K2_ROM_1P_LUTRAM_1R.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_sitodp_32ns_64_6_no_dsp_1.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step_uitodp_32ns_64_6_no_dsp_1.v" \
"../../../ipstatic/hdl/verilog/fpga_test_step.v" \
"../../../ipstatic/hdl/ip/fpga_test_step_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.v" \
"../../../ipstatic/hdl/ip/fpga_test_step_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" \
"../../../ipstatic/hdl/ip/fpga_test_step_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v" \
"../../../ipstatic/hdl/ip/fpga_test_step_ddiv_64ns_64ns_64_59_no_dsp_1_ip.v" \
"../../../ipstatic/hdl/ip/fpga_test_step_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" \
"../../../ipstatic/hdl/ip/fpga_test_step_fpext_32ns_64_2_no_dsp_1_ip.v" \
"../../../ipstatic/hdl/ip/fpga_test_step_fptrunc_64ns_32_2_no_dsp_1_ip.v" \
"../../../ipstatic/hdl/ip/fpga_test_step_sitodp_32ns_64_6_no_dsp_1_ip.v" \
"../../../ipstatic/hdl/ip/fpga_test_step_uitodp_32ns_64_6_no_dsp_1_ip.v" \
"../../../../fpga_test_step_0_2/sim/fpga_test_step_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
