

================================================================
== Vitis HLS Report for 'average_float_Pipeline_1'
================================================================
* Date:           Tue Jan  9 10:50:12 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        average_float
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    131|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     163|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     163|    185|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_fu_106_p2            |         +|   0|  0|  64|          64|           1|
    |exitcond_fu_112_p2         |      icmp|   0|  0|  64|          64|          64|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 131|         130|          68|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |cachebuff_blk_n                   |   9|          2|    1|          2|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |loop_index_i_fu_52                |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|   69|        138|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |gmem_addr_read_reg_139            |  32|   0|   32|          0|
    |loop_index_i_fu_52                |  64|   0|   64|          0|
    |zext_ln14_cast_cast_reg_129       |  62|   0|   64|          2|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 163|   0|  165|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  average_float_Pipeline_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  average_float_Pipeline_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  average_float_Pipeline_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  average_float_Pipeline_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  average_float_Pipeline_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  average_float_Pipeline_1|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                      gmem|       pointer|
|cachebuff_din        |  out|   32|     ap_fifo|                 cachebuff|       pointer|
|cachebuff_full_n     |   in|    1|     ap_fifo|                 cachebuff|       pointer|
|cachebuff_write      |  out|    1|     ap_fifo|                 cachebuff|       pointer|
|p_cast_cast          |   in|   62|     ap_none|               p_cast_cast|        scalar|
|zext_ln14            |   in|   30|     ap_none|                 zext_ln14|        scalar|
+---------------------+-----+-----+------------+--------------------------+--------------+

