
---------- Begin Simulation Statistics ----------
final_tick                               57412711570326                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1238938                       # Simulator instruction rate (inst/s)
host_mem_usage                                2477496                       # Number of bytes of host memory used
host_op_rate                                  2489288                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 47772.55                       # Real time elapsed on the host
host_tick_rate                             1201792852                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 59187226609                       # Number of instructions simulated
sim_ops                                  118919619915                       # Number of ops (including micro ops) simulated
sim_seconds                                 57.412712                       # Number of seconds simulated
sim_ticks                                57412711570326                       # Number of ticks simulated
system.cpu.Branches                       13383632381                       # Number of branches fetched
system.cpu.committedInsts                 59187226609                       # Number of instructions committed
system.cpu.committedOps                  118919619915                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                 18654840828                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       5450752                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                 10817640895                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                       1589782                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                 78467837552                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           432                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                     138200230858                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               138200230857.997589                       # Number of busy cycles
system.cpu.num_cc_register_reads          57402864523                       # number of times the CC registers were read
system.cpu.num_cc_register_writes         31938125127                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts   8173321161                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses             1412202400                       # Number of float alu accesses
system.cpu.num_fp_insts                    1412202400                       # number of float instructions
system.cpu.num_fp_register_reads           2492398758                       # number of times the floating registers were read
system.cpu.num_fp_register_writes          1274267955                       # number of times the floating registers were written
system.cpu.num_func_calls                  3165692918                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002409                       # Number of idle cycles
system.cpu.num_int_alu_accesses          116778936884                       # Number of integer alu accesses
system.cpu.num_int_insts                 116778936884                       # number of integer instructions
system.cpu.num_int_register_reads        238940391059                       # number of times the integer registers were read
system.cpu.num_int_register_writes        94531992794                       # number of times the integer registers were written
system.cpu.num_load_insts                 18652556963                       # Number of load instructions
system.cpu.num_mem_refs                   29459509823                       # number of memory refs
system.cpu.num_store_insts                10806952860                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass             567107608      0.48%      0.48% # Class of executed instruction
system.cpu.op_class::IntAlu               86829801912     73.02%     73.49% # Class of executed instruction
system.cpu.op_class::IntMult                173782161      0.15%     73.64% # Class of executed instruction
system.cpu.op_class::IntDiv                 865870753      0.73%     74.37% # Class of executed instruction
system.cpu.op_class::FloatAdd                15277906      0.01%     74.38% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.38% # Class of executed instruction
system.cpu.op_class::FloatCvt                    2992      0.00%     74.38% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.38% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.38% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.38% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.38% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.38% # Class of executed instruction
system.cpu.op_class::SimdAdd                122051222      0.10%     74.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                222646205      0.19%     74.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                      126      0.00%     74.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                267391674      0.22%     74.89% # Class of executed instruction
system.cpu.op_class::SimdMisc               247747217      0.21%     75.10% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.10% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.10% # Class of executed instruction
system.cpu.op_class::SimdShift              148430307      0.12%     75.23% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   1      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   4      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   4      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::MemRead              18382272145     15.46%     90.69% # Class of executed instruction
system.cpu.op_class::MemWrite             10801172310      9.08%     99.77% # Class of executed instruction
system.cpu.op_class::FloatMemRead           270284818      0.23%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            5780550      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total               118919619915                       # Class of executed instruction
system.cpu.workload.numSyscalls                 24427                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     61784857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     123602742                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    577888360                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5018                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests   1155777744                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5018                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 57412711570326                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           41108167                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     28635317                       # Transaction distribution
system.membus.trans_dist::CleanEvict         33149540                       # Transaction distribution
system.membus.trans_dist::ReadExReq          20709718                       # Transaction distribution
system.membus.trans_dist::ReadExResp         20709718                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      41108167                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    185420627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    185420627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              185420627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5789004928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   5789004928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5789004928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          61817885                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                61817885    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            61817885                       # Request fanout histogram
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 57412711570326                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         555476707                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     31629316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    420968942                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       125290102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         22412677                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        22412677                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq     420969454                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    134507253                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side   1262907850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    470759278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1733667128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side  53884057344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  12067151744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            65951209088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        61787562                       # Total snoops (count)
system.tol2bus.snoopTraffic                1832660288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        639676946                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000008                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002801                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              639671928    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5018      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          639676946                       # Request fanout histogram
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 57412711570326                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst            420965972                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             95105527                       # number of demand (read+write) hits
system.l2.demand_hits::total                516071499                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst           420965972                       # number of overall hits
system.l2.overall_hits::.cpu.data            95105527                       # number of overall hits
system.l2.overall_hits::total               516071499                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3482                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           61814403                       # number of demand (read+write) misses
system.l2.demand_misses::total               61817885                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3482                       # number of overall misses
system.l2.overall_misses::.cpu.data          61814403                       # number of overall misses
system.l2.overall_misses::total              61817885                       # number of overall misses
system.l2.demand_accesses::.cpu.inst        420969454                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data        156919930                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            577889384                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst       420969454                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data       156919930                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           577889384                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000008                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.393923                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.106972                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000008                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.393923                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.106972                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            28635317                       # number of writebacks
system.l2.writebacks::total                  28635317                       # number of writebacks
system.l2.replacements                       61787562                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     31629316                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         31629316                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     31629316                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     31629316                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    420968942                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        420968942                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    420968942                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    420968942                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           1702959                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1702959                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        20709718                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            20709718                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.cpu.data      22412677                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          22412677                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.924018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.924018                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.cpu.inst      420965972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total          420965972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.cpu.inst    420969454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total      420969454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000008                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000008                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.cpu.data      93402568                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          93402568                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data     41104685                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        41104685                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.cpu.data    134507253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     134507253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.305595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.305595                       # miss rate for ReadSharedReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 57412711570326                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32736.596507                       # Cycle average of tags in use
system.l2.tags.total_refs                  1155775431                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  61820330                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.695718                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.781176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.753217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32677.062115                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999042                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          480                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        16972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                9308042282                       # Number of tag accesses
system.l2.tags.data_accesses               9308042282                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 57412711570326                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         222848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data     3956121792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3956344640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       222848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        222848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1832660288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1832660288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            3482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data        61814403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            61817885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     28635317                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           28635317                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              3882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          68906723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              68910604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         3882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       31920811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             31920811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       31920811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             3882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         68906723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            100831415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     22046481243360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       22046481243360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.000000                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 57412711570326                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     22046481243360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       22046481243360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.000000                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 57412711570326                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    57412711570326                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 57412711570326                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst  78046868098                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total      78046868098                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst  78046868098                       # number of overall hits
system.cpu.icache.overall_hits::total     78046868098                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst    420969454                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total      420969454                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst    420969454                       # number of overall misses
system.cpu.icache.overall_misses::total     420969454                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst  78467837552                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total  78467837552                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst  78467837552                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total  78467837552                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005365                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005365                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005365                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005365                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks    420968942                       # number of writebacks
system.cpu.icache.writebacks::total         420968942                       # number of writebacks
system.cpu.icache.replacements              420968942                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst  78046868098                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total     78046868098                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst    420969454                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total     420969454                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst  78467837552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total  78467837552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005365                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005365                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 57412711570326                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998138                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs         78467837552                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs         420969454                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            186.397936                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998138                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      157356644558                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     157356644558                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 57412711570326                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6672                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 57412711570326                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 57412711570326                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 57412711570326                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 57412711570326                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 57412711570326                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 57412711570326                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data  29315561793                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total      29315561793                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data  29315561793                       # number of overall hits
system.cpu.dcache.overall_hits::total     29315561793                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data    156919930                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      156919930                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data    156919930                       # number of overall misses
system.cpu.dcache.overall_misses::total     156919930                       # number of overall misses
system.cpu.dcache.demand_accesses::.cpu.data  29472481723                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total  29472481723                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data  29472481723                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total  29472481723                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005324                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005324                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005324                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005324                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     31629316                       # number of writebacks
system.cpu.dcache.writebacks::total          31629316                       # number of writebacks
system.cpu.dcache.replacements              156919418                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data  18520333575                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total     18520333575                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data    134507253                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     134507253                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.cpu.data  18654840828                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total  18654840828                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007210                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007210                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.cpu.data  10795228218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total    10795228218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     22412677                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     22412677                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.cpu.data  10817640895                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total  10817640895                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002072                       # miss rate for WriteReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 57412711570326                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.999788                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs         29472481723                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         156919930                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            187.818601                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1251                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.999788                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       59101883376                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      59101883376                       # Number of data accesses

---------- End Simulation Statistics   ----------
