library ieee;
use ieee.std_logic_1164.all;

entity Creg is
PORT(
	clk: in STD_LOGIC;
	S: in STD_LOGIC_VECTOR(3 DOWNTO 0);
	Cin: in STD_LOGIC;
	Cout: out STD_LOGIC
	);
end Creg;

architecture behav of Creg is
signal reg: std_logic:='0';
--signal flag: std_logic:='0'; -- whether first meet
begin 
	process(clk)
	begin
		if falling_edge(clk) then
			if(S="1001" or S="0110" or S="1010") then -- sub/add/fl/fr
				reg <= Cin; 
			end if;
		end if;
	end process;
	Cout <= reg;
end;