// Seed: 417425080
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1;
  tri0 id_12 = id_7;
  logic [7:0] id_13, id_14;
  wire id_15;
  reg id_16, id_17;
  wire id_18;
  wire id_19 = 1;
  id_20 :
  assert property (@(posedge 1'b0 && 1 & 1 - id_7) id_14[1]) id_17 <= 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1
    , id_35,
    output supply1 id_2,
    output wire id_3,
    input tri0 id_4,
    output tri0 id_5,
    output wor id_6
    , id_36,
    input wor id_7,
    input wire id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wire id_11,
    input tri id_12,
    input wire id_13,
    input supply1 id_14,
    output tri0 id_15,
    output tri id_16,
    input supply0 id_17,
    input wor id_18,
    input wor id_19,
    input supply1 id_20,
    input tri1 id_21,
    input uwire id_22,
    input wor id_23,
    output wor id_24,
    input tri1 id_25,
    input tri1 id_26,
    input supply1 id_27,
    input wire id_28,
    input wire id_29,
    output tri1 id_30,
    input wire id_31,
    input uwire id_32,
    output tri0 id_33
);
  wire id_37;
  always begin
    id_33 = ~id_1;
    begin
      id_6 = id_35;
    end
  end
  id_38(
      id_28, 1, 1, id_15 <-> 1'd0
  );
  always begin
    $display(id_38);
  end
  id_39(
      .id_0(1)
  ); module_0(
      id_37, id_37, id_37, id_37, id_37, id_37, id_37, id_37, id_37, id_37, id_37
  );
  assign id_36 = id_29;
endmodule
