#--------------------------|-------------
# Design is pgcbunit
#--------------------------|-------------
#   Number of flops                |      49
#   Number of latches              |      0
#--------------------------|-------------


#---------------------------------------
#   Clock            Number of flops/latches
#---------------------------------------


# All latches are on some clocks
# Total number of Flops not on the clock lines are: 49
# Flops not on the clock lines are:
# ------------------------------------------------
set flops_on_comb_logic {
  i_pgcbdfxovr1/SEQ_OVR_i_dfxrst_sync_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  i_pgcbdfxovr1/SEQ_OVR_dfx_pwron_doublesync_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  i_pgcbdfxovr1/SEQ_OVR_dfxval_force_rst_b_reg
  i_pgcbdfxovr1/SEQ_OVR_dfxval_isol_en_b_reg
  i_pgcbdfxovr1/SEQ_OVR_dfxval_fet_en_b_reg
  i_pgcbdfxovr1/SEQ_OVR_dfxval_sleep_reg
  i_pgcbdfxovr1/SEQ_OVR_dfxval_pwron_reg
  i_pgcbdfxovr1/dfxseq_ps_reg_1
  i_pgcbdfxovr1/SEQ_OVR_cnt_val_reg_3
  i_pgcbdfxovr1/SEQ_OVR_cnt_val_reg_2
  i_pgcbdfxovr1/SEQ_OVR_cnt_val_reg_1
  i_pgcbdfxovr1/SEQ_OVR_cnt_val_reg_0
  i_pgcbdfxovr1/SEQ_OVR_cnt_val_reg_6
  i_pgcbdfxovr1/SEQ_OVR_cnt_val_reg_5
  i_pgcbdfxovr1/SEQ_OVR_cnt_val_reg_4
  i_pgcbdfxovr1/dfxseq_ps_reg_2
  i_pgcbdfxovr1/dfxseq_ps_reg_0
  i_pgcbfsm1/DS_GEN_PWROFF_i_pgcb_ctech_doublesync_pmc_pgcb_pg_ack_b_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  i_pgcbfsm1/DS_GEN_PWROFF_i_pgcb_ctech_doublesync_lpst_pmc_pgcb_restore_b_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0
  i_pgcbfsm1/pgcb_idle_reg
  i_pgcbfsm1/pgcb_isol_latchen_reg
  i_pgcbfsm1/pgcb_sleep2_reg
  i_pgcbfsm1/pgcb_sleep_reg
  i_pgcbfsm1/int_pg_type_reg_0
  i_pgcbfsm1/int_pg_type_reg_1
  i_pgcbfsm1/int_restore_b_reg
  i_pgcbfsm1/pgcb_force_rst_b_reg
  i_pgcbfsm1/pgcb_isol_en_b_reg
  i_pgcbfsm1/pgcb_restore_reg
  i_pgcbfsm1/pgcb_pok_reg
  i_pgcbfsm1/pgcb_ip_pg_rdy_ack_b_reg
  i_pgcbfsm1/pgcb_pmc_pg_req_b_reg
  i_pgcbfsm1/pgcb_ip_force_clks_on_reg
  i_pgcbfsm1/int_sleep2_en_reg
  i_pgcbfsm1/int_sleep_en_reg
  i_pgcbfsm1/pgcb_ps_reg_1
  i_pgcbfsm1/pgcb_ps_reg_2
  i_pgcbfsm1/pgcb_ps_reg_3
  i_pgcbfsm1/pgcb_ps_reg_4
  i_pgcbfsm1/pgcb_ps_reg_0
  i_pgcbfsm1/last_pg_ack_b_reg
  i_pgcbfsm1/cnt_val_reg_7
  i_pgcbfsm1/cnt_val_reg_6
  i_pgcbfsm1/cnt_val_reg_5
  i_pgcbfsm1/cnt_val_reg_4
  i_pgcbfsm1/cnt_val_reg_3
  i_pgcbfsm1/cnt_val_reg_2
  i_pgcbfsm1/cnt_val_reg_1
  i_pgcbfsm1/cnt_val_reg_0
}


