vendor_name = ModelSim
source_file = 1, D:/UA/LSD/Aula_00/Parte2/AND2Gate.vhd
source_file = 1, D:/UA/LSD/Aula_00/Parte2/AND2Gate.vwf
source_file = 1, D:/UA/LSD/Aula_00/Parte2/NOTGate.vhd
source_file = 1, D:/UA/LSD/Aula_00/Parte2/NAND2Gate.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/UA/LSD/Aula_00/Parte2/db/AND2Gate.cbx.xml
design_name = NAND2Gate
instance = comp, \outPort~output\, outPort~output, NAND2Gate, 1
instance = comp, \inPort0~input\, inPort0~input, NAND2Gate, 1
instance = comp, \inPort1~input\, inPort1~input, NAND2Gate, 1
instance = comp, \and_gate|OutPort\, and_gate|OutPort, NAND2Gate, 1
