# (System)Verilog to Chisel Translator
 
![githubbanner](https://user-images.githubusercontent.com/3379410/27423240-3f944bc4-5731-11e7-87bb-3ff603aff8a7.png)
 
[![Maintenance](https://img.shields.io/maintenance/yes/2017.svg)]() 
<!-- [![Build Status](https://travis-ci.org/ovh/sv2chisel.svg)](https://travis-ci.org/ovh/sv2chisel)  -->
 
 
# Installation
TODO after opensourcing: publish to maven & give usage based on lib inclusion

# Howto's
TODO after opensourcing: publish to maven & give usage based on lib inclusion
 
# Configuration
TODO after opensourcing: publish to maven & give usage based on lib inclusion
 
# Hacking
 
## Get the sources
 
```bash
    git clone https://github.com/ovh/sv2chisel.git
    cd sv2chisel
    sbt
```
 
You've developed a new cool feature ? Fixed an annoying bug ? We'd be happy
to hear from you !
 
Have a look in [CONTRIBUTING.md](https://github.com/ovh/sv2chisel/blob/master/CONTRIBUTING.md)
## Run the tests

```bash
    sbt 'test'
```
 
## Build the documentation

```bash
    sbt 'doc'
```
 
# Related links
 
 * Contribute: https://github.com/ovh/sv2chisel/blob/master/CONTRIBUTING.md
 * Report bugs: https://github.com/ovh/sv2chisel/issues
 * Get latest version: TODO: maven publishing
 
# License
 
See https://github.com/ovh/sv2chisel/blob/master/LICENSE

 