--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml aes_box.twx aes_box.ncd -o aes_box.twr aes_box.pcf

Design file:              aes_box.ncd
Physical constraint file: aes_box.pcf
Device,package,speed:     xc6slx75,csg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ClkxCI
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RstxBI      |    6.476(R)|      SLOW  |   -0.947(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Binv1xDI<0>|    3.266(R)|      SLOW  |   -0.421(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Binv1xDI<1>|    2.322(R)|      SLOW  |   -0.101(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Binv1xDI<2>|    2.005(R)|      SLOW  |   -0.827(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Binv1xDI<3>|    2.045(R)|      SLOW  |   -0.619(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Binv2xDI<0>|    1.826(R)|      SLOW  |   -0.321(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Binv2xDI<1>|    1.710(R)|      SLOW  |   -0.201(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Binv2xDI<2>|    1.513(R)|      SLOW  |   -0.206(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Binv2xDI<3>|    1.156(R)|      SLOW  |   -0.012(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Binv3xDI<0>|    1.874(R)|      SLOW  |   -0.050(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Binv3xDI<1>|    1.672(R)|      SLOW  |   -0.218(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Binv3xDI<2>|    1.109(R)|      SLOW  |    0.085(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Binv3xDI<3>|    1.649(R)|      SLOW  |   -0.444(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Bmul1xDI<0>|    5.213(R)|      SLOW  |   -1.591(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_Bmul1xDI<1>|    4.706(R)|      SLOW  |   -1.355(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Bmul1xDI<2>|    3.914(R)|      SLOW  |   -0.758(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Bmul1xDI<3>|    4.693(R)|      SLOW  |   -0.932(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Bmul1xDI<4>|    4.363(R)|      SLOW  |   -1.597(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_Bmul1xDI<5>|    7.634(R)|      SLOW  |   -1.698(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_Bmul1xDI<6>|    3.916(R)|      SLOW  |   -1.343(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_Bmul1xDI<7>|    7.554(R)|      SLOW  |   -1.391(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_XxDI<0>    |    8.038(R)|      SLOW  |   -2.447(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_XxDI<1>    |    7.652(R)|      SLOW  |   -2.662(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_XxDI<2>    |    6.030(R)|      SLOW  |   -1.835(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_XxDI<3>    |    3.649(R)|      SLOW  |   -1.687(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_XxDI<4>    |    6.137(R)|      SLOW  |   -1.842(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_XxDI<5>    |    7.042(R)|      SLOW  |   -1.939(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_XxDI<6>    |    6.636(R)|      SLOW  |   -1.732(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_XxDI<7>    |    7.793(R)|      SLOW  |   -2.483(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_XxDI<8>    |    8.196(R)|      SLOW  |   -1.768(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_XxDI<9>    |    8.536(R)|      SLOW  |   -2.584(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_XxDI<10>   |    5.464(R)|      SLOW  |   -1.602(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_XxDI<11>   |    3.222(R)|      SLOW  |   -1.556(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_XxDI<12>   |    6.284(R)|      SLOW  |   -1.588(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_XxDI<13>   |    8.235(R)|      SLOW  |   -1.612(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_XxDI<14>   |    7.445(R)|      SLOW  |   -1.554(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_XxDI<15>   |    7.234(R)|      SLOW  |   -1.782(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_Zinv1xDI<0>|    2.076(R)|      SLOW  |   -0.368(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Zinv1xDI<1>|    1.999(R)|      SLOW  |   -0.681(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Zinv2xDI<0>|    1.680(R)|      SLOW  |   -0.335(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Zinv2xDI<1>|    1.360(R)|      SLOW  |   -0.023(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Zinv3xDI<0>|    1.469(R)|      SLOW  |   -0.286(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Zinv3xDI<1>|    1.462(R)|      SLOW  |   -0.164(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Zmul1xDI<0>|    1.922(R)|      SLOW  |   -0.680(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Zmul1xDI<1>|    1.561(R)|      SLOW  |   -0.335(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Zmul1xDI<2>|    1.468(R)|      SLOW  |   -0.245(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Zmul1xDI<3>|    1.204(R)|      SLOW  |    0.042(R)|      SLOW  |ClkxCI_BUFGP      |   0.000|
_Zmul2xDI<0>|    4.395(R)|      SLOW  |   -1.677(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_Zmul2xDI<1>|    4.270(R)|      SLOW  |   -2.011(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_Zmul2xDI<2>|    3.899(R)|      SLOW  |   -1.818(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_Zmul2xDI<3>|    4.010(R)|      SLOW  |   -1.824(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_Zmul3xDI<0>|    4.644(R)|      SLOW  |   -1.835(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_Zmul3xDI<1>|    4.569(R)|      SLOW  |   -2.064(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_Zmul3xDI<2>|    4.032(R)|      SLOW  |   -1.822(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_Zmul3xDI<3>|    3.983(R)|      SLOW  |   -1.885(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock ClkxCI to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
_QxDO<0>    |        11.066(R)|      SLOW  |         4.132(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_QxDO<1>    |        11.114(R)|      SLOW  |         4.263(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_QxDO<2>    |        12.266(R)|      SLOW  |         4.240(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_QxDO<3>    |        12.289(R)|      SLOW  |         4.428(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_QxDO<4>    |        11.101(R)|      SLOW  |         4.396(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_QxDO<5>    |        11.510(R)|      SLOW  |         4.674(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_QxDO<6>    |        11.352(R)|      SLOW  |         4.559(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_QxDO<7>    |        11.525(R)|      SLOW  |         4.722(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_QxDO<8>    |        11.376(R)|      SLOW  |         4.659(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_QxDO<9>    |        11.648(R)|      SLOW  |         4.643(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_QxDO<10>   |        12.840(R)|      SLOW  |         4.787(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_QxDO<11>   |        12.439(R)|      SLOW  |         4.881(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_QxDO<12>   |        11.886(R)|      SLOW  |         4.743(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_QxDO<13>   |        11.974(R)|      SLOW  |         4.929(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_QxDO<14>   |        12.294(R)|      SLOW  |         5.105(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
_QxDO<15>   |        12.156(R)|      SLOW  |         4.992(R)|      FAST  |ClkxCI_BUFGP      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock ClkxCI
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkxCI         |    5.884|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Sep 24 10:54:38 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 243 MB



