// Seed: 4211252586
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9, id_10;
  assign module_1.id_4 = 0;
  id_11(
      id_6
  );
endmodule
macromodule module_1;
  assign id_1 = id_1;
  assign id_2 = 1;
  tri id_3, id_4;
  assign id_3 = -1;
  wire id_5, id_6;
  tri0 id_7, id_8;
  integer id_9 = id_6;
  wor id_10, id_11;
  supply1 id_12, id_13 = -1;
  assign id_6 = id_1;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_8,
      id_5,
      id_12,
      id_13,
      id_7,
      id_13
  );
  assign id_12 = id_13 !== 1;
  wire id_14, id_15;
  wire id_16;
endmodule
