<module name="SIDETONE_McBSP2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ST_REV_REG" acronym="ST_REV_REG" offset="0x0" width="32" description="SIDETONE Revision number register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0x0." range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="See" description="IP revision[7:4] Major revision . [3:0] Minor revision . Examples: 0x10 for 1.0, 0x21 for 2.1 ." range="" rwaccess="R"/>
  </register>
  <register id="ST_SYSCONFIG_REG" acronym="ST_SYSCONFIG_REG" offset="0x10" width="32" description="SIDETONE System Configuration register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns 0x0." range="" rwaccess="R"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x1" description="Automatic McBSPi_ICLK clock gating 0x0: McBSPi_ICLK clock auto-gating disabled. 0x1: McBSPi_ICLK clock auto-gating enabled." range="" rwaccess="RW"/>
  </register>
  <register id="ST_IRQSTATUS_REG" acronym="ST_IRQSTATUS_REG" offset="0x18" width="32" description="SIDETONE Interrupt Status Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns 0x0." range="" rwaccess="R"/>
    <bitfield id="OVRRERROR" width="1" begin="0" end="0" resetval="0x0" description="Over-run error has occurred. New data to be processed has arrived before the previous one has ended.Writing 1 to this bit clears the bit." range="" rwaccess="RW"/>
  </register>
  <register id="ST_IRQENABLE_REG" acronym="ST_IRQENABLE_REG" offset="0x1C" width="32" description="SIDETONE Interrupt enable register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns 0x0." range="" rwaccess="R"/>
    <bitfield id="OVRRERROREN" width="1" begin="0" end="0" resetval="0x0" description="Over-run error interrupt enable bit." range="" rwaccess="RW"/>
  </register>
  <register id="ST_SGAINCR_REG" acronym="ST_SGAINCR_REG" offset="0x24" width="32" description="Sidetone gain control register">
    <bitfield id="CH1GAIN" width="16" begin="31" end="16" resetval="0x0000" description="Second sidetone channel gain" range="" rwaccess="RW"/>
    <bitfield id="CH0GAIN" width="16" begin="15" end="0" resetval="0x0000" description="First sidetone channel gain" range="" rwaccess="RW"/>
  </register>
  <register id="ST_SFIRCR_REG" acronym="ST_SFIRCR_REG" offset="0x28" width="32" description="Sidetone FIR coefficients control register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns 0x0." range="" rwaccess="R"/>
    <bitfield id="FIRCOEFF" width="16" begin="15" end="0" resetval="0x0000" description="FIR coefficients control register (the coefficients are programmed by successive write sequence of all 128 FIR coefficients)The write sequence should start with the coefficient 0.In order to enable the write to this register the COEFFWREN bit in SSELCR_REG should be set to one. When this bit is set the read operation will return only the last written value. After a complete FIR coefficients write sequence the COEFFWREN should be set to zero. . A read sequence from SFIRCR_REG while COEFFWREN is set to zero will return the coefficients values starting from 0 to 127. The write coefficient address is set to 0 by the change of COEFFWREN from 0 to 1. The read coefficient address is set to 0 by the change of COEFFWREN from 1 to 0 ." range="" rwaccess="RW"/>
  </register>
  <register id="ST_SSELCR_REG" acronym="ST_SSELCR_REG" offset="0x2C" width="32" description="Sidetone select register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Read returns 0x0." range="" rwaccess="R"/>
    <bitfield id="COEFFWRDONE" width="1" begin="2" end="2" resetval="0x0" description="Write FIR coefficients completed.0x0: FIR coefficients not loaded0x1: FIR coefficients loaded" range="" rwaccess="R"/>
    <bitfield id="COEFFWREN" width="1" begin="1" end="1" resetval="0x0" description="Write enable FIR coefficients.0x1:If a 0 to 1 transition on this bit occurs, the write coefficient index is reset. When this bit is 1, all coefficients can be written in SFIRCR_REG performing 128 write accesses with SIDETONEEN 1. First access writes coefficient index 0Read access in this case returns the last written value. 0x0:If a 1 to 0 transition on this bit occurs, the read coefficient index is reset. When this bit is 0, all coefficients can be read from SFIRCR_REG by performing 128 read accesses with SIDETONEEN 0. First access reads coefficient index 0." range="" rwaccess="RW"/>
    <bitfield id="SIDETONEEN" width="1" begin="0" end="0" resetval="0x0" description="Sidetone mode enable.0x0: Sidetone disabled 0x1: Sidetone enabled" range="" rwaccess="RW"/>
  </register>
</module>
