# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Feb 5 2022 14:14:56

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_dn:out
			6.2.2::Path details for port: usb_dp:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_dn:out
			6.5.2::Path details for port: usb_dp:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk_app  | Frequency: 42.85 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb  | Frequency: 58.67 MHz  | Target: 48.01 MHz  | 
Clock: clki     | N/A                   | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_app       clk_app        83330            59993       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        20830            2963        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_app        20840            7251        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_usb        20830            3784        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                 Setup Times  Clock Reference:Phase  
---------  -------------------------  -----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  4192         clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  4669         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port                 Clock to Out  Clock Reference:Phase  
----------  -------------------------  ------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  17681         clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  17681         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                 Hold Times  Clock Reference:Phase  
---------  -------------------------  ----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  -3215       clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  -3122       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port                 Minimum Clock to Out  Clock Reference:Phase  
----------  -------------------------  --------------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  11410                 clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  11821                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 42.85 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.out_data_q_4_LC_13_19_2/lcout
Path End         : u_app.mem_addr_q_9_LC_9_4_6/in3
Capture Clock    : u_app.mem_addr_q_9_LC_9_4_6/clk
Setup Constraint : 83330p
Path slack       : 59993p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6251
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             88853

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6251
+ Clock To Q                               1391
+ Data Path Delay                         21218
---------------------------------------   ----- 
End-of-path arrival time (ps)             28860
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_8_7_6/lcout       LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__2472/I                                        Odrv4                          0                 0  RISE       1
I__2472/O                                        Odrv4                        596               596  RISE       1
I__2474/I                                        Span4Mux_s3_v                  0               596  RISE       1
I__2474/O                                        Span4Mux_s3_v                543              1139  RISE       1
I__2475/I                                        IoSpan4Mux                     0              1139  RISE       1
I__2475/O                                        IoSpan4Mux                   622              1762  RISE       1
I__2476/I                                        LocalMux                       0              1762  RISE       1
I__2476/O                                        LocalMux                    1099              2861  RISE       1
I__2477/I                                        IoInMux                        0              2861  RISE       1
I__2477/O                                        IoInMux                      662              3523  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3523  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              5112  RISE     160
I__14878/I                                       gio2CtrlBuf                    0              5112  RISE       1
I__14878/O                                       gio2CtrlBuf                    0              5112  RISE       1
I__14879/I                                       GlobalMux                      0              5112  RISE       1
I__14879/O                                       GlobalMux                    252              5364  RISE       1
I__14963/I                                       ClkMux                         0              5364  RISE       1
I__14963/O                                       ClkMux                       887              6251  RISE       1
u_app.out_data_q_4_LC_13_19_2/clk                LogicCell40_SEQ_MODE_1000      0              6251  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.out_data_q_4_LC_13_19_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7642  59993  RISE      17
I__13287/I                                    Odrv12                         0              7642  59993  RISE       1
I__13287/O                                    Odrv12                      1073              8715  59993  RISE       1
I__13289/I                                    LocalMux                       0              8715  59993  RISE       1
I__13289/O                                    LocalMux                    1099              9814  59993  RISE       1
I__13292/I                                    InMux                          0              9814  59993  RISE       1
I__13292/O                                    InMux                        662             10476  59993  RISE       1
u_app.out_data_q_RNIV0MG_4_LC_13_11_7/in1     LogicCell40_SEQ_MODE_0000      0             10476  59993  RISE       1
u_app.out_data_q_RNIV0MG_4_LC_13_11_7/lcout   LogicCell40_SEQ_MODE_0000   1179             11655  59993  RISE       1
I__7192/I                                     LocalMux                       0             11655  59993  RISE       1
I__7192/O                                     LocalMux                    1099             12754  59993  RISE       1
I__7193/I                                     InMux                          0             12754  59993  RISE       1
I__7193/O                                     InMux                        662             13417  59993  RISE       1
u_app.out_data_q_RNISVB11_7_LC_13_11_6/in3    LogicCell40_SEQ_MODE_0000      0             13417  59993  RISE       1
u_app.out_data_q_RNISVB11_7_LC_13_11_6/lcout  LogicCell40_SEQ_MODE_0000    861             14278  59993  RISE       2
I__8301/I                                     LocalMux                       0             14278  59993  RISE       1
I__8301/O                                     LocalMux                    1099             15377  59993  RISE       1
I__8303/I                                     InMux                          0             15377  59993  RISE       1
I__8303/O                                     InMux                        662             16039  59993  RISE       1
u_app.out_valid_q_RNIH9943_LC_13_12_3/in0     LogicCell40_SEQ_MODE_0000      0             16039  59993  RISE       1
u_app.out_valid_q_RNIH9943_LC_13_12_3/ltout   LogicCell40_SEQ_MODE_0000    901             16940  59993  FALL       1
I__7220/I                                     CascadeMux                     0             16940  59993  FALL       1
I__7220/O                                     CascadeMux                     0             16940  59993  FALL       1
u_app.state_q_RNICMTS4_1_LC_13_12_4/in2       LogicCell40_SEQ_MODE_0000      0             16940  59993  FALL       1
u_app.state_q_RNICMTS4_1_LC_13_12_4/lcout     LogicCell40_SEQ_MODE_0000   1179             18119  59993  RISE       3
I__7209/I                                     Odrv4                          0             18119  59993  RISE       1
I__7209/O                                     Odrv4                        596             18715  59993  RISE       1
I__7210/I                                     Span4Mux_h                     0             18715  59993  RISE       1
I__7210/O                                     Span4Mux_h                   517             19231  59993  RISE       1
I__7211/I                                     Span4Mux_v                     0             19231  59993  RISE       1
I__7211/O                                     Span4Mux_v                   596             19827  59993  RISE       1
I__7212/I                                     LocalMux                       0             19827  59993  RISE       1
I__7212/O                                     LocalMux                    1099             20926  59993  RISE       1
I__7215/I                                     InMux                          0             20926  59993  RISE       1
I__7215/O                                     InMux                        662             21589  59993  RISE       1
I__7218/I                                     CascadeMux                     0             21589  59993  RISE       1
I__7218/O                                     CascadeMux                     0             21589  59993  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_9_5_0/in2         LogicCell40_SEQ_MODE_0000      0             21589  59993  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_9_5_0/carryout    LogicCell40_SEQ_MODE_0000    609             22198  59993  RISE       2
u_app.mem_addr_q_RNO_1_1_LC_9_5_1/carryin     LogicCell40_SEQ_MODE_0000      0             22198  59993  RISE       1
u_app.mem_addr_q_RNO_1_1_LC_9_5_1/carryout    LogicCell40_SEQ_MODE_0000    278             22476  59993  RISE       2
u_app.mem_addr_q_RNO_1_2_LC_9_5_2/carryin     LogicCell40_SEQ_MODE_0000      0             22476  59993  RISE       1
u_app.mem_addr_q_RNO_1_2_LC_9_5_2/carryout    LogicCell40_SEQ_MODE_0000    278             22754  59993  RISE       2
u_app.mem_addr_q_RNO_1_3_LC_9_5_3/carryin     LogicCell40_SEQ_MODE_0000      0             22754  59993  RISE       1
u_app.mem_addr_q_RNO_1_3_LC_9_5_3/carryout    LogicCell40_SEQ_MODE_0000    278             23032  59993  RISE       2
u_app.mem_addr_q_RNO_1_4_LC_9_5_4/carryin     LogicCell40_SEQ_MODE_0000      0             23032  59993  RISE       1
u_app.mem_addr_q_RNO_1_4_LC_9_5_4/carryout    LogicCell40_SEQ_MODE_0000    278             23310  59993  RISE       2
u_app.mem_addr_q_RNO_1_5_LC_9_5_5/carryin     LogicCell40_SEQ_MODE_0000      0             23310  59993  RISE       1
u_app.mem_addr_q_RNO_1_5_LC_9_5_5/carryout    LogicCell40_SEQ_MODE_0000    278             23589  59993  RISE       2
u_app.mem_addr_q_RNO_1_6_LC_9_5_6/carryin     LogicCell40_SEQ_MODE_0000      0             23589  59993  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_9_5_6/carryout    LogicCell40_SEQ_MODE_0000    278             23867  59993  RISE       2
u_app.mem_addr_q_RNO_1_7_LC_9_5_7/carryin     LogicCell40_SEQ_MODE_0000      0             23867  59993  RISE       1
u_app.mem_addr_q_RNO_1_7_LC_9_5_7/carryout    LogicCell40_SEQ_MODE_0000    278             24145  59993  RISE       1
IN_MUX_bfv_9_6_0_/carryinitin                 ICE_CARRY_IN_MUX               0             24145  59993  RISE       1
IN_MUX_bfv_9_6_0_/carryinitout                ICE_CARRY_IN_MUX             556             24701  59993  RISE       2
u_app.mem_addr_q_RNO_1_8_LC_9_6_0/carryin     LogicCell40_SEQ_MODE_0000      0             24701  59993  RISE       1
u_app.mem_addr_q_RNO_1_8_LC_9_6_0/carryout    LogicCell40_SEQ_MODE_0000    278             24979  59993  RISE       1
I__3127/I                                     InMux                          0             24979  59993  RISE       1
I__3127/O                                     InMux                        662             25641  59993  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_9_6_1/in3         LogicCell40_SEQ_MODE_0000      0             25641  59993  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_9_6_1/lcout       LogicCell40_SEQ_MODE_0000    861             26502  59993  RISE       1
I__3124/I                                     Odrv4                          0             26502  59993  RISE       1
I__3124/O                                     Odrv4                        596             27098  59993  RISE       1
I__3125/I                                     LocalMux                       0             27098  59993  RISE       1
I__3125/O                                     LocalMux                    1099             28198  59993  RISE       1
I__3126/I                                     InMux                          0             28198  59993  RISE       1
I__3126/O                                     InMux                        662             28860  59993  RISE       1
u_app.mem_addr_q_9_LC_9_4_6/in3               LogicCell40_SEQ_MODE_1000      0             28860  59993  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_8_7_6/lcout       LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__2472/I                                        Odrv4                          0                 0  RISE       1
I__2472/O                                        Odrv4                        596               596  RISE       1
I__2474/I                                        Span4Mux_s3_v                  0               596  RISE       1
I__2474/O                                        Span4Mux_s3_v                543              1139  RISE       1
I__2475/I                                        IoSpan4Mux                     0              1139  RISE       1
I__2475/O                                        IoSpan4Mux                   622              1762  RISE       1
I__2476/I                                        LocalMux                       0              1762  RISE       1
I__2476/O                                        LocalMux                    1099              2861  RISE       1
I__2477/I                                        IoInMux                        0              2861  RISE       1
I__2477/O                                        IoInMux                      662              3523  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3523  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              5112  RISE     160
I__14878/I                                       gio2CtrlBuf                    0              5112  RISE       1
I__14878/O                                       gio2CtrlBuf                    0              5112  RISE       1
I__14879/I                                       GlobalMux                      0              5112  RISE       1
I__14879/O                                       GlobalMux                    252              5364  RISE       1
I__14887/I                                       ClkMux                         0              5364  RISE       1
I__14887/O                                       ClkMux                       887              6251  RISE       1
u_app.mem_addr_q_9_LC_9_4_6/clk                  LogicCell40_SEQ_MODE_1000      0              6251  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 58.67 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_18_18_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_18_18_3/in1
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_18_18_3/clk
Setup Constraint : 20830p
Path slack       : 3784p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                               -1060
----------------------------------------   ----- 
End-of-path required time (ps)             20909

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         14595
---------------------------------------   ----- 
End-of-path arrival time (ps)             17125
 
Launch Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     377
I__15922/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15922/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15923/I                                                           GlobalMux                      0                 0  RISE       1
I__15923/O                                                           GlobalMux                    252               252  RISE       1
I__15946/I                                                           ClkMux                         0               252  RISE       1
I__15946/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_18_18_1/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_18_18_1/lcout                LogicCell40_SEQ_MODE_1010   1391              2530   3784  RISE      11
I__15734/I                                                                           LocalMux                       0              2530   3784  RISE       1
I__15734/O                                                                           LocalMux                    1099              3629   3784  RISE       1
I__15739/I                                                                           InMux                          0              3629   3784  RISE       1
I__15739/O                                                                           InMux                        662              4291   3784  RISE       1
I__15750/I                                                                           CascadeMux                     0              4291   3784  RISE       1
I__15750/O                                                                           CascadeMux                     0              4291   3784  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIGQVR_1_LC_17_19_0/in2                         LogicCell40_SEQ_MODE_0000      0              4291   3784  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIGQVR_1_LC_17_19_0/ltout                       LogicCell40_SEQ_MODE_0000    781              5073   3784  FALL       1
I__13969/I                                                                           CascadeMux                     0              5073   3784  FALL       1
I__13969/O                                                                           CascadeMux                     0              5073   3784  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNISAJL1_0_LC_17_19_1/in2                        LogicCell40_SEQ_MODE_0000      0              5073   3784  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNISAJL1_0_LC_17_19_1/lcout                      LogicCell40_SEQ_MODE_0000   1179              6251   3784  RISE       1
I__13966/I                                                                           LocalMux                       0              6251   3784  RISE       1
I__13966/O                                                                           LocalMux                    1099              7351   3784  RISE       1
I__13967/I                                                                           InMux                          0              7351   3784  RISE       1
I__13967/O                                                                           InMux                        662              8013   3784  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_17_19_3/in3         LogicCell40_SEQ_MODE_0000      0              8013   3784  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_17_19_3/ltout       LogicCell40_SEQ_MODE_0000    609              8622   3784  FALL       1
I__13965/I                                                                           CascadeMux                     0              8622   3784  FALL       1
I__13965/O                                                                           CascadeMux                     0              8622   3784  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIORVB4_0_LC_17_19_4/in2    LogicCell40_SEQ_MODE_0000      0              8622   3784  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIORVB4_0_LC_17_19_4/lcout  LogicCell40_SEQ_MODE_0000   1179              9801   3784  RISE       3
I__16071/I                                                                           LocalMux                       0              9801   3784  RISE       1
I__16071/O                                                                           LocalMux                    1099             10900   3784  RISE       1
I__16072/I                                                                           InMux                          0             10900   3784  RISE       1
I__16072/O                                                                           InMux                        662             11562   3784  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIBDN4_LC_18_19_2/in3       LogicCell40_SEQ_MODE_0000      0             11562   3784  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIBDN4_LC_18_19_2/lcout     LogicCell40_SEQ_MODE_0000    861             12423   3784  RISE       7
I__15772/I                                                                           LocalMux                       0             12423   3784  RISE       1
I__15772/O                                                                           LocalMux                    1099             13523   3784  RISE       1
I__15776/I                                                                           InMux                          0             13523   3784  RISE       1
I__15776/O                                                                           InMux                        662             14185   3784  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_17_18_6/in1         LogicCell40_SEQ_MODE_0000      0             14185   3784  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_17_18_6/lcout       LogicCell40_SEQ_MODE_0000   1179             15364   3784  RISE       9
I__15557/I                                                                           LocalMux                       0             15364   3784  RISE       1
I__15557/O                                                                           LocalMux                    1099             16463   3784  RISE       1
I__15559/I                                                                           InMux                          0             16463   3784  RISE       1
I__15559/O                                                                           InMux                        662             17125   3784  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_18_18_3/in1                  LogicCell40_SEQ_MODE_1010      0             17125   3784  RISE       1

Capture Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     377
I__15922/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15922/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15923/I                                                           GlobalMux                      0                 0  RISE       1
I__15923/O                                                           GlobalMux                    252               252  RISE       1
I__15946/I                                                           ClkMux                         0               252  RISE       1
I__15946/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_18_18_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_18_18_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_18_18_3/in1
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_18_18_3/clk
Setup Constraint : 20830p
Path slack       : 3784p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                               -1060
----------------------------------------   ----- 
End-of-path required time (ps)             20909

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         14595
---------------------------------------   ----- 
End-of-path arrival time (ps)             17125
 
Launch Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     377
I__15922/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15922/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15923/I                                                           GlobalMux                      0                 0  RISE       1
I__15923/O                                                           GlobalMux                    252               252  RISE       1
I__15946/I                                                           ClkMux                         0               252  RISE       1
I__15946/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_18_18_1/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_18_18_1/lcout                LogicCell40_SEQ_MODE_1010   1391              2530   3784  RISE      11
I__15734/I                                                                           LocalMux                       0              2530   3784  RISE       1
I__15734/O                                                                           LocalMux                    1099              3629   3784  RISE       1
I__15739/I                                                                           InMux                          0              3629   3784  RISE       1
I__15739/O                                                                           InMux                        662              4291   3784  RISE       1
I__15750/I                                                                           CascadeMux                     0              4291   3784  RISE       1
I__15750/O                                                                           CascadeMux                     0              4291   3784  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIGQVR_1_LC_17_19_0/in2                         LogicCell40_SEQ_MODE_0000      0              4291   3784  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIGQVR_1_LC_17_19_0/ltout                       LogicCell40_SEQ_MODE_0000    781              5073   3784  FALL       1
I__13969/I                                                                           CascadeMux                     0              5073   3784  FALL       1
I__13969/O                                                                           CascadeMux                     0              5073   3784  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNISAJL1_0_LC_17_19_1/in2                        LogicCell40_SEQ_MODE_0000      0              5073   3784  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNISAJL1_0_LC_17_19_1/lcout                      LogicCell40_SEQ_MODE_0000   1179              6251   3784  RISE       1
I__13966/I                                                                           LocalMux                       0              6251   3784  RISE       1
I__13966/O                                                                           LocalMux                    1099              7351   3784  RISE       1
I__13967/I                                                                           InMux                          0              7351   3784  RISE       1
I__13967/O                                                                           InMux                        662              8013   3784  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_17_19_3/in3         LogicCell40_SEQ_MODE_0000      0              8013   3784  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_17_19_3/ltout       LogicCell40_SEQ_MODE_0000    609              8622   3784  FALL       1
I__13965/I                                                                           CascadeMux                     0              8622   3784  FALL       1
I__13965/O                                                                           CascadeMux                     0              8622   3784  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIORVB4_0_LC_17_19_4/in2    LogicCell40_SEQ_MODE_0000      0              8622   3784  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIORVB4_0_LC_17_19_4/lcout  LogicCell40_SEQ_MODE_0000   1179              9801   3784  RISE       3
I__16071/I                                                                           LocalMux                       0              9801   3784  RISE       1
I__16071/O                                                                           LocalMux                    1099             10900   3784  RISE       1
I__16072/I                                                                           InMux                          0             10900   3784  RISE       1
I__16072/O                                                                           InMux                        662             11562   3784  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIBDN4_LC_18_19_2/in3       LogicCell40_SEQ_MODE_0000      0             11562   3784  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIBDN4_LC_18_19_2/lcout     LogicCell40_SEQ_MODE_0000    861             12423   3784  RISE       7
I__15772/I                                                                           LocalMux                       0             12423   3784  RISE       1
I__15772/O                                                                           LocalMux                    1099             13523   3784  RISE       1
I__15776/I                                                                           InMux                          0             13523   3784  RISE       1
I__15776/O                                                                           InMux                        662             14185   3784  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_17_18_6/in1         LogicCell40_SEQ_MODE_0000      0             14185   3784  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_17_18_6/lcout       LogicCell40_SEQ_MODE_0000   1179             15364   3784  RISE       9
I__15557/I                                                                           LocalMux                       0             15364   3784  RISE       1
I__15557/O                                                                           LocalMux                    1099             16463   3784  RISE       1
I__15559/I                                                                           InMux                          0             16463   3784  RISE       1
I__15559/O                                                                           InMux                        662             17125   3784  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_18_18_3/in1                  LogicCell40_SEQ_MODE_1010      0             17125   3784  RISE       1

Capture Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     377
I__15922/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15922/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15923/I                                                           GlobalMux                      0                 0  RISE       1
I__15923/O                                                           GlobalMux                    252               252  RISE       1
I__15946/I                                                           ClkMux                         0               252  RISE       1
I__15946/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_18_18_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_ready_q_LC_18_19_5/lcout
Path End         : u_app.u_ram.u_ram_blocks_0__u_ram_words_0__u_ram256x16_physical/RCLKE
Capture Clock    : u_app.u_ram.u_ram_blocks_0__u_ram_words_0__u_ram256x16_physical/RCLK
Setup Constraint : 20840p
Path slack       : 7251p

Capture Clock Arrival Time (clk_app:R#2)   20840
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6251
- Setup Time                                -503
----------------------------------------   ----- 
End-of-path required time (ps)             26588

Launch Clock Arrival Time (clk_usb:R#4)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         16807
---------------------------------------   ----- 
End-of-path arrival time (ps)             19337
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                           ICE_GB                         0                 0  RISE     377
I__15922/I                                                          gio2CtrlBuf                    0                 0  RISE       1
I__15922/O                                                          gio2CtrlBuf                    0                 0  RISE       1
I__15923/I                                                          GlobalMux                      0                 0  RISE       1
I__15923/O                                                          GlobalMux                    252               252  RISE       1
I__15941/I                                                          ClkMux                         0               252  RISE       1
I__15941/O                                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_ready_q_LC_18_19_5/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_ready_q_LC_18_19_5/lcout   LogicCell40_SEQ_MODE_1010   1391              2530   7251  RISE       5
I__16042/I                                                             Odrv12                         0              2530   7251  RISE       1
I__16042/O                                                             Odrv12                      1073              3603   7251  RISE       1
I__16045/I                                                             Sp12to4                        0              3603   7251  RISE       1
I__16045/O                                                             Sp12to4                      596              4199   7251  RISE       1
I__16050/I                                                             Span4Mux_v                     0              4199   7251  RISE       1
I__16050/O                                                             Span4Mux_v                   596              4795   7251  RISE       1
I__16054/I                                                             Span4Mux_h                     0              4795   7251  RISE       1
I__16054/O                                                             Span4Mux_h                   517              5311   7251  RISE       1
I__16055/I                                                             LocalMux                       0              5311   7251  RISE       1
I__16055/O                                                             LocalMux                    1099              6410   7251  RISE       1
I__16056/I                                                             InMux                          0              6410   7251  RISE       1
I__16056/O                                                             InMux                        662              7073   7251  RISE       1
u_app.wait_cnt_q_RNIRIE22_0_LC_14_7_5/in3                              LogicCell40_SEQ_MODE_0000      0              7073   7251  RISE       1
u_app.wait_cnt_q_RNIRIE22_0_LC_14_7_5/lcout                            LogicCell40_SEQ_MODE_0000    861              7933   7251  RISE      14
I__10735/I                                                             Odrv4                          0              7933   7251  RISE       1
I__10735/O                                                             Odrv4                        596              8529   7251  RISE       1
I__10747/I                                                             Span4Mux_h                     0              8529   7251  RISE       1
I__10747/O                                                             Span4Mux_h                   517              9046   7251  RISE       1
I__10755/I                                                             Span4Mux_v                     0              9046   7251  RISE       1
I__10755/O                                                             Span4Mux_v                   596              9642   7251  RISE       1
I__10759/I                                                             LocalMux                       0              9642   7251  RISE       1
I__10759/O                                                             LocalMux                    1099             10741   7251  RISE       1
I__10763/I                                                             InMux                          0             10741   7251  RISE       1
I__10763/O                                                             InMux                        662             11404   7251  RISE       1
u_app.mem_valid_q_e_0_RNI98VJA_LC_7_6_5/in0                            LogicCell40_SEQ_MODE_0000      0             11404   7251  RISE       1
u_app.mem_valid_q_e_0_RNI98VJA_LC_7_6_5/lcout                          LogicCell40_SEQ_MODE_0000   1245             12649   7251  RISE       3
I__2186/I                                                              Odrv12                         0             12649   7251  RISE       1
I__2186/O                                                              Odrv12                      1073             13721   7251  RISE       1
I__2188/I                                                              LocalMux                       0             13721   7251  RISE       1
I__2188/O                                                              LocalMux                    1099             14821   7251  RISE       1
I__2191/I                                                              InMux                          0             14821   7251  RISE       1
I__2191/O                                                              InMux                        662             15483   7251  RISE       1
u_app.state_q_RNI76TDE_13_LC_7_10_1/in3                                LogicCell40_SEQ_MODE_0000      0             15483   7251  RISE       1
u_app.state_q_RNI76TDE_13_LC_7_10_1/lcout                              LogicCell40_SEQ_MODE_0000    861             16344   7251  RISE       5
I__2174/I                                                              Odrv4                          0             16344   7251  RISE       1
I__2174/O                                                              Odrv4                        596             16940   7251  RISE       1
I__2179/I                                                              Span4Mux_v                     0             16940   7251  RISE       1
I__2179/O                                                              Span4Mux_v                   596             17536   7251  RISE       1
I__2183/I                                                              LocalMux                       0             17536   7251  RISE       1
I__2183/O                                                              LocalMux                    1099             18635   7251  RISE       1
I__2185/I                                                              CEMux                          0             18635   7251  RISE       1
I__2185/O                                                              CEMux                        702             19337   7251  RISE       1
u_app.u_ram.u_ram_blocks_0__u_ram_words_0__u_ram256x16_physical/RCLKE  SB_RAM40_4K                    0             19337   7251  RISE       1

Capture Clock Path
pin name                                                              model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_8_7_6/lcout                            LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__2472/I                                                             Odrv4                          0                 0  RISE       1
I__2472/O                                                             Odrv4                        596               596  RISE       1
I__2474/I                                                             Span4Mux_s3_v                  0               596  RISE       1
I__2474/O                                                             Span4Mux_s3_v                543              1139  RISE       1
I__2475/I                                                             IoSpan4Mux                     0              1139  RISE       1
I__2475/O                                                             IoSpan4Mux                   622              1762  RISE       1
I__2476/I                                                             LocalMux                       0              1762  RISE       1
I__2476/O                                                             LocalMux                    1099              2861  RISE       1
I__2477/I                                                             IoInMux                        0              2861  RISE       1
I__2477/O                                                             IoInMux                      662              3523  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              3523  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                             ICE_GB                      1589              5112  RISE     160
I__14878/I                                                            gio2CtrlBuf                    0              5112  RISE       1
I__14878/O                                                            gio2CtrlBuf                    0              5112  RISE       1
I__14879/I                                                            GlobalMux                      0              5112  RISE       1
I__14879/O                                                            GlobalMux                    252              5364  RISE       1
I__14889/I                                                            ClkMux                         0              5364  RISE       1
I__14889/O                                                            ClkMux                       887              6251  RISE       1
u_app.u_ram.u_ram_blocks_0__u_ram_words_0__u_ram256x16_physical/RCLK  SB_RAM40_4K                    0              6251  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_LC_12_12_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_18_18_3/in1
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_18_18_3/clk
Setup Constraint : 20830p
Path slack       : 2963p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                               -1060
----------------------------------------   ----- 
End-of-path required time (ps)             20909

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6251
+ Clock To Q                               1391
+ Data Path Delay                         10304
---------------------------------------   ----- 
End-of-path arrival time (ps)             17946
 
Launch Clock Path
pin name                                                               model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_8_7_6/lcout                             LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__2472/I                                                              Odrv4                          0                 0  RISE       1
I__2472/O                                                              Odrv4                        596               596  RISE       1
I__2474/I                                                              Span4Mux_s3_v                  0               596  RISE       1
I__2474/O                                                              Span4Mux_s3_v                543              1139  RISE       1
I__2475/I                                                              IoSpan4Mux                     0              1139  RISE       1
I__2475/O                                                              IoSpan4Mux                   622              1762  RISE       1
I__2476/I                                                              LocalMux                       0              1762  RISE       1
I__2476/O                                                              LocalMux                    1099              2861  RISE       1
I__2477/I                                                              IoInMux                        0              2861  RISE       1
I__2477/O                                                              IoInMux                      662              3523  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                        ICE_GB                         0              3523  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                              ICE_GB                      1589              5112  RISE     160
I__14878/I                                                             gio2CtrlBuf                    0              5112  RISE       1
I__14878/O                                                             gio2CtrlBuf                    0              5112  RISE       1
I__14879/I                                                             GlobalMux                      0              5112  RISE       1
I__14879/O                                                             GlobalMux                    252              5364  RISE       1
I__14932/I                                                             ClkMux                         0              5364  RISE       1
I__14932/O                                                             ClkMux                       887              6251  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_LC_12_12_1/clk  LogicCell40_SEQ_MODE_1010      0              6251  RISE       1

Data path
pin name                                                                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_LC_12_12_1/lcout           LogicCell40_SEQ_MODE_1010   1391              7642   2963  FALL       3
I__16057/I                                                                        Odrv12                         0              7642   2963  FALL       1
I__16057/O                                                                        Odrv12                      1232              8874   2963  FALL       1
I__16058/I                                                                        Span12Mux_v                    0              8874   2963  FALL       1
I__16058/O                                                                        Span12Mux_v                 1073              9947   2963  FALL       1
I__16059/I                                                                        Sp12to4                        0              9947   2963  FALL       1
I__16059/O                                                                        Sp12to4                      848             10794   2963  FALL       1
I__16060/I                                                                        LocalMux                       0             10794   2963  FALL       1
I__16060/O                                                                        LocalMux                     768             11562   2963  FALL       1
I__16061/I                                                                        InMux                          0             11562   2963  FALL       1
I__16061/O                                                                        InMux                        503             12066   2963  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIBDN4_LC_18_19_2/in1    LogicCell40_SEQ_MODE_0000      0             12066   2963  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIBDN4_LC_18_19_2/lcout  LogicCell40_SEQ_MODE_0000   1179             13245   2963  RISE       7
I__15772/I                                                                        LocalMux                       0             13245   2963  RISE       1
I__15772/O                                                                        LocalMux                    1099             14344   2963  RISE       1
I__15776/I                                                                        InMux                          0             14344   2963  RISE       1
I__15776/O                                                                        InMux                        662             15006   2963  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_17_18_6/in1      LogicCell40_SEQ_MODE_0000      0             15006   2963  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_17_18_6/lcout    LogicCell40_SEQ_MODE_0000   1179             16185   2963  RISE       9
I__15557/I                                                                        LocalMux                       0             16185   2963  RISE       1
I__15557/O                                                                        LocalMux                    1099             17284   2963  RISE       1
I__15559/I                                                                        InMux                          0             17284   2963  RISE       1
I__15559/O                                                                        InMux                        662             17946   2963  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_18_18_3/in1               LogicCell40_SEQ_MODE_1010      0             17946   2963  RISE       1

Capture Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     377
I__15922/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15922/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15923/I                                                           GlobalMux                      0                 0  RISE       1
I__15923/O                                                           GlobalMux                    252               252  RISE       1
I__15946/I                                                           ClkMux                         0               252  RISE       1
I__15946/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_18_18_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.out_data_q_4_LC_13_19_2/lcout
Path End         : u_app.mem_addr_q_9_LC_9_4_6/in3
Capture Clock    : u_app.mem_addr_q_9_LC_9_4_6/clk
Setup Constraint : 83330p
Path slack       : 59993p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6251
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             88853

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6251
+ Clock To Q                               1391
+ Data Path Delay                         21218
---------------------------------------   ----- 
End-of-path arrival time (ps)             28860
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_8_7_6/lcout       LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__2472/I                                        Odrv4                          0                 0  RISE       1
I__2472/O                                        Odrv4                        596               596  RISE       1
I__2474/I                                        Span4Mux_s3_v                  0               596  RISE       1
I__2474/O                                        Span4Mux_s3_v                543              1139  RISE       1
I__2475/I                                        IoSpan4Mux                     0              1139  RISE       1
I__2475/O                                        IoSpan4Mux                   622              1762  RISE       1
I__2476/I                                        LocalMux                       0              1762  RISE       1
I__2476/O                                        LocalMux                    1099              2861  RISE       1
I__2477/I                                        IoInMux                        0              2861  RISE       1
I__2477/O                                        IoInMux                      662              3523  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3523  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              5112  RISE     160
I__14878/I                                       gio2CtrlBuf                    0              5112  RISE       1
I__14878/O                                       gio2CtrlBuf                    0              5112  RISE       1
I__14879/I                                       GlobalMux                      0              5112  RISE       1
I__14879/O                                       GlobalMux                    252              5364  RISE       1
I__14963/I                                       ClkMux                         0              5364  RISE       1
I__14963/O                                       ClkMux                       887              6251  RISE       1
u_app.out_data_q_4_LC_13_19_2/clk                LogicCell40_SEQ_MODE_1000      0              6251  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.out_data_q_4_LC_13_19_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7642  59993  RISE      17
I__13287/I                                    Odrv12                         0              7642  59993  RISE       1
I__13287/O                                    Odrv12                      1073              8715  59993  RISE       1
I__13289/I                                    LocalMux                       0              8715  59993  RISE       1
I__13289/O                                    LocalMux                    1099              9814  59993  RISE       1
I__13292/I                                    InMux                          0              9814  59993  RISE       1
I__13292/O                                    InMux                        662             10476  59993  RISE       1
u_app.out_data_q_RNIV0MG_4_LC_13_11_7/in1     LogicCell40_SEQ_MODE_0000      0             10476  59993  RISE       1
u_app.out_data_q_RNIV0MG_4_LC_13_11_7/lcout   LogicCell40_SEQ_MODE_0000   1179             11655  59993  RISE       1
I__7192/I                                     LocalMux                       0             11655  59993  RISE       1
I__7192/O                                     LocalMux                    1099             12754  59993  RISE       1
I__7193/I                                     InMux                          0             12754  59993  RISE       1
I__7193/O                                     InMux                        662             13417  59993  RISE       1
u_app.out_data_q_RNISVB11_7_LC_13_11_6/in3    LogicCell40_SEQ_MODE_0000      0             13417  59993  RISE       1
u_app.out_data_q_RNISVB11_7_LC_13_11_6/lcout  LogicCell40_SEQ_MODE_0000    861             14278  59993  RISE       2
I__8301/I                                     LocalMux                       0             14278  59993  RISE       1
I__8301/O                                     LocalMux                    1099             15377  59993  RISE       1
I__8303/I                                     InMux                          0             15377  59993  RISE       1
I__8303/O                                     InMux                        662             16039  59993  RISE       1
u_app.out_valid_q_RNIH9943_LC_13_12_3/in0     LogicCell40_SEQ_MODE_0000      0             16039  59993  RISE       1
u_app.out_valid_q_RNIH9943_LC_13_12_3/ltout   LogicCell40_SEQ_MODE_0000    901             16940  59993  FALL       1
I__7220/I                                     CascadeMux                     0             16940  59993  FALL       1
I__7220/O                                     CascadeMux                     0             16940  59993  FALL       1
u_app.state_q_RNICMTS4_1_LC_13_12_4/in2       LogicCell40_SEQ_MODE_0000      0             16940  59993  FALL       1
u_app.state_q_RNICMTS4_1_LC_13_12_4/lcout     LogicCell40_SEQ_MODE_0000   1179             18119  59993  RISE       3
I__7209/I                                     Odrv4                          0             18119  59993  RISE       1
I__7209/O                                     Odrv4                        596             18715  59993  RISE       1
I__7210/I                                     Span4Mux_h                     0             18715  59993  RISE       1
I__7210/O                                     Span4Mux_h                   517             19231  59993  RISE       1
I__7211/I                                     Span4Mux_v                     0             19231  59993  RISE       1
I__7211/O                                     Span4Mux_v                   596             19827  59993  RISE       1
I__7212/I                                     LocalMux                       0             19827  59993  RISE       1
I__7212/O                                     LocalMux                    1099             20926  59993  RISE       1
I__7215/I                                     InMux                          0             20926  59993  RISE       1
I__7215/O                                     InMux                        662             21589  59993  RISE       1
I__7218/I                                     CascadeMux                     0             21589  59993  RISE       1
I__7218/O                                     CascadeMux                     0             21589  59993  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_9_5_0/in2         LogicCell40_SEQ_MODE_0000      0             21589  59993  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_9_5_0/carryout    LogicCell40_SEQ_MODE_0000    609             22198  59993  RISE       2
u_app.mem_addr_q_RNO_1_1_LC_9_5_1/carryin     LogicCell40_SEQ_MODE_0000      0             22198  59993  RISE       1
u_app.mem_addr_q_RNO_1_1_LC_9_5_1/carryout    LogicCell40_SEQ_MODE_0000    278             22476  59993  RISE       2
u_app.mem_addr_q_RNO_1_2_LC_9_5_2/carryin     LogicCell40_SEQ_MODE_0000      0             22476  59993  RISE       1
u_app.mem_addr_q_RNO_1_2_LC_9_5_2/carryout    LogicCell40_SEQ_MODE_0000    278             22754  59993  RISE       2
u_app.mem_addr_q_RNO_1_3_LC_9_5_3/carryin     LogicCell40_SEQ_MODE_0000      0             22754  59993  RISE       1
u_app.mem_addr_q_RNO_1_3_LC_9_5_3/carryout    LogicCell40_SEQ_MODE_0000    278             23032  59993  RISE       2
u_app.mem_addr_q_RNO_1_4_LC_9_5_4/carryin     LogicCell40_SEQ_MODE_0000      0             23032  59993  RISE       1
u_app.mem_addr_q_RNO_1_4_LC_9_5_4/carryout    LogicCell40_SEQ_MODE_0000    278             23310  59993  RISE       2
u_app.mem_addr_q_RNO_1_5_LC_9_5_5/carryin     LogicCell40_SEQ_MODE_0000      0             23310  59993  RISE       1
u_app.mem_addr_q_RNO_1_5_LC_9_5_5/carryout    LogicCell40_SEQ_MODE_0000    278             23589  59993  RISE       2
u_app.mem_addr_q_RNO_1_6_LC_9_5_6/carryin     LogicCell40_SEQ_MODE_0000      0             23589  59993  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_9_5_6/carryout    LogicCell40_SEQ_MODE_0000    278             23867  59993  RISE       2
u_app.mem_addr_q_RNO_1_7_LC_9_5_7/carryin     LogicCell40_SEQ_MODE_0000      0             23867  59993  RISE       1
u_app.mem_addr_q_RNO_1_7_LC_9_5_7/carryout    LogicCell40_SEQ_MODE_0000    278             24145  59993  RISE       1
IN_MUX_bfv_9_6_0_/carryinitin                 ICE_CARRY_IN_MUX               0             24145  59993  RISE       1
IN_MUX_bfv_9_6_0_/carryinitout                ICE_CARRY_IN_MUX             556             24701  59993  RISE       2
u_app.mem_addr_q_RNO_1_8_LC_9_6_0/carryin     LogicCell40_SEQ_MODE_0000      0             24701  59993  RISE       1
u_app.mem_addr_q_RNO_1_8_LC_9_6_0/carryout    LogicCell40_SEQ_MODE_0000    278             24979  59993  RISE       1
I__3127/I                                     InMux                          0             24979  59993  RISE       1
I__3127/O                                     InMux                        662             25641  59993  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_9_6_1/in3         LogicCell40_SEQ_MODE_0000      0             25641  59993  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_9_6_1/lcout       LogicCell40_SEQ_MODE_0000    861             26502  59993  RISE       1
I__3124/I                                     Odrv4                          0             26502  59993  RISE       1
I__3124/O                                     Odrv4                        596             27098  59993  RISE       1
I__3125/I                                     LocalMux                       0             27098  59993  RISE       1
I__3125/O                                     LocalMux                    1099             28198  59993  RISE       1
I__3126/I                                     InMux                          0             28198  59993  RISE       1
I__3126/O                                     InMux                        662             28860  59993  RISE       1
u_app.mem_addr_q_9_LC_9_4_6/in3               LogicCell40_SEQ_MODE_1000      0             28860  59993  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_8_7_6/lcout       LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__2472/I                                        Odrv4                          0                 0  RISE       1
I__2472/O                                        Odrv4                        596               596  RISE       1
I__2474/I                                        Span4Mux_s3_v                  0               596  RISE       1
I__2474/O                                        Span4Mux_s3_v                543              1139  RISE       1
I__2475/I                                        IoSpan4Mux                     0              1139  RISE       1
I__2475/O                                        IoSpan4Mux                   622              1762  RISE       1
I__2476/I                                        LocalMux                       0              1762  RISE       1
I__2476/O                                        LocalMux                    1099              2861  RISE       1
I__2477/I                                        IoInMux                        0              2861  RISE       1
I__2477/O                                        IoInMux                      662              3523  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3523  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              5112  RISE     160
I__14878/I                                       gio2CtrlBuf                    0              5112  RISE       1
I__14878/O                                       gio2CtrlBuf                    0              5112  RISE       1
I__14879/I                                       GlobalMux                      0              5112  RISE       1
I__14879/O                                       GlobalMux                    252              5364  RISE       1
I__14887/I                                       ClkMux                         0              5364  RISE       1
I__14887/O                                       ClkMux                       887              6251  RISE       1
u_app.mem_addr_q_9_LC_9_4_6/clk                  LogicCell40_SEQ_MODE_1000      0              6251  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 4192


Data Path Delay                4603
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 4192

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__8945/I                                       Odrv4                      0      1000               RISE  1       
I__8945/O                                       Odrv4                      596    1596               RISE  1       
I__8946/I                                       IoSpan4Mux                 0      1596               RISE  1       
I__8946/O                                       IoSpan4Mux                 622    2219               RISE  1       
I__8947/I                                       IoSpan4Mux                 0      2219               RISE  1       
I__8947/O                                       IoSpan4Mux                 622    2841               RISE  1       
I__8948/I                                       LocalMux                   0      2841               RISE  1       
I__8948/O                                       LocalMux                   1099   3940               RISE  1       
I__8949/I                                       InMux                      0      3940               RISE  1       
I__8949/O                                       InMux                      662    4603               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_28_3/in3  LogicCell40_SEQ_MODE_1000  0      4603               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  377     
I__15922/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15922/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15923/I                                      GlobalMux                  0      0                  RISE  1       
I__15923/O                                      GlobalMux                  252    252                RISE  1       
I__15925/I                                      ClkMux                     0      252                RISE  1       
I__15925/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_28_3/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 4669


Data Path Delay                4576
+ Setup Time                   1232
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 4669

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__14069/I                                      Odrv4                      0      1000               RISE  1       
I__14069/O                                      Odrv4                      596    1596               RISE  1       
I__14070/I                                      IoSpan4Mux                 0      1596               RISE  1       
I__14070/O                                      IoSpan4Mux                 622    2219               RISE  1       
I__14071/I                                      Span4Mux_v                 0      2219               RISE  1       
I__14071/O                                      Span4Mux_v                 596    2815               RISE  1       
I__14072/I                                      LocalMux                   0      2815               RISE  1       
I__14072/O                                      LocalMux                   1099   3914               RISE  1       
I__14073/I                                      InMux                      0      3914               RISE  1       
I__14073/O                                      InMux                      662    4576               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_17_26_6/in0  LogicCell40_SEQ_MODE_1000  0      4576               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  377     
I__15922/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15922/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15923/I                                      GlobalMux                  0      0                  RISE  1       
I__15923/O                                      GlobalMux                  252    252                RISE  1       
I__15924/I                                      ClkMux                     0      252                RISE  1       
I__15924/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_17_26_6/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 17681


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             15151
---------------------------- ------
Clock To Out Delay            17681

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                            ICE_GB                     0      0                  RISE  377     
I__15922/I                                           gio2CtrlBuf                0      0                  RISE  1       
I__15922/O                                           gio2CtrlBuf                0      0                  RISE  1       
I__15923/I                                           GlobalMux                  0      0                  RISE  1       
I__15923/O                                           GlobalMux                  252    252                RISE  1       
I__16006/I                                           ClkMux                     0      252                RISE  1       
I__16006/O                                           ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_7_18_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_7_18_5/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  11      
I__5725/I                                                        LocalMux                   0      2530               RISE  1       
I__5725/O                                                        LocalMux                   1099   3629               RISE  1       
I__5729/I                                                        InMux                      0      3629               RISE  1       
I__5729/O                                                        InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_7_17_0/in1    LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_7_17_0/lcout  LogicCell40_SEQ_MODE_0000  1179   5470               RISE  4       
I__3681/I                                                        Odrv4                      0      5470               RISE  1       
I__3681/O                                                        Odrv4                      596    6066               RISE  1       
I__3684/I                                                        Span4Mux_v                 0      6066               RISE  1       
I__3684/O                                                        Span4Mux_v                 596    6662               RISE  1       
I__3687/I                                                        Span4Mux_v                 0      6662               RISE  1       
I__3687/O                                                        Span4Mux_v                 596    7258               RISE  1       
I__3691/I                                                        LocalMux                   0      7258               RISE  1       
I__3691/O                                                        LocalMux                   1099   8357               RISE  1       
I__3692/I                                                        InMux                      0      8357               RISE  1       
I__3692/O                                                        InMux                      662    9020               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000  0      9020               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_22_5/lcout  LogicCell40_SEQ_MODE_0000  874    9894               FALL  2       
I__3673/I                                                        Odrv12                     0      9894               FALL  1       
I__3673/O                                                        Odrv12                     1232   11125              FALL  1       
I__3674/I                                                        Span12Mux_h                0      11125              FALL  1       
I__3674/O                                                        Span12Mux_h                1232   12357              FALL  1       
I__3675/I                                                        Sp12to4                    0      12357              FALL  1       
I__3675/O                                                        Sp12to4                    848    13205              FALL  1       
I__3676/I                                                        Span4Mux_s3_v              0      13205              FALL  1       
I__3676/O                                                        Span4Mux_s3_v              583    13788              FALL  1       
I__3677/I                                                        LocalMux                   0      13788              FALL  1       
I__3677/O                                                        LocalMux                   768    14556              FALL  1       
I__3679/I                                                        IoInMux                    0      14556              FALL  1       
I__3679/O                                                        IoInMux                    503    15059              FALL  1       
u_usb_dn_preio/OUTPUTENABLE                                      PRE_IO_PIN_TYPE_101001     0      15059              FALL  1       
u_usb_dn_preio/PADOEN                                            PRE_IO_PIN_TYPE_101001     534    15593              FALL  1       
u_usb_dn_iopad/OE                                                IO_PAD                     0      15593              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                    IO_PAD                     2088   17681              FALL  1       
usb_dn:out                                                       demo                       0      17681              FALL  1       

6.2.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 17681


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             15151
---------------------------- ------
Clock To Out Delay            17681

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                            ICE_GB                     0      0                  RISE  377     
I__15922/I                                           gio2CtrlBuf                0      0                  RISE  1       
I__15922/O                                           gio2CtrlBuf                0      0                  RISE  1       
I__15923/I                                           GlobalMux                  0      0                  RISE  1       
I__15923/O                                           GlobalMux                  252    252                RISE  1       
I__16006/I                                           ClkMux                     0      252                RISE  1       
I__16006/O                                           ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_7_18_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_7_18_5/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  11      
I__5725/I                                                        LocalMux                   0      2530               RISE  1       
I__5725/O                                                        LocalMux                   1099   3629               RISE  1       
I__5729/I                                                        InMux                      0      3629               RISE  1       
I__5729/O                                                        InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_7_17_0/in1    LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_7_17_0/lcout  LogicCell40_SEQ_MODE_0000  1179   5470               RISE  4       
I__3681/I                                                        Odrv4                      0      5470               RISE  1       
I__3681/O                                                        Odrv4                      596    6066               RISE  1       
I__3684/I                                                        Span4Mux_v                 0      6066               RISE  1       
I__3684/O                                                        Span4Mux_v                 596    6662               RISE  1       
I__3687/I                                                        Span4Mux_v                 0      6662               RISE  1       
I__3687/O                                                        Span4Mux_v                 596    7258               RISE  1       
I__3691/I                                                        LocalMux                   0      7258               RISE  1       
I__3691/O                                                        LocalMux                   1099   8357               RISE  1       
I__3692/I                                                        InMux                      0      8357               RISE  1       
I__3692/O                                                        InMux                      662    9020               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000  0      9020               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_22_5/lcout  LogicCell40_SEQ_MODE_0000  874    9894               FALL  2       
I__3673/I                                                        Odrv12                     0      9894               FALL  1       
I__3673/O                                                        Odrv12                     1232   11125              FALL  1       
I__3674/I                                                        Span12Mux_h                0      11125              FALL  1       
I__3674/O                                                        Span12Mux_h                1232   12357              FALL  1       
I__3675/I                                                        Sp12to4                    0      12357              FALL  1       
I__3675/O                                                        Sp12to4                    848    13205              FALL  1       
I__3676/I                                                        Span4Mux_s3_v              0      13205              FALL  1       
I__3676/O                                                        Span4Mux_s3_v              583    13788              FALL  1       
I__3678/I                                                        LocalMux                   0      13788              FALL  1       
I__3678/O                                                        LocalMux                   768    14556              FALL  1       
I__3680/I                                                        IoInMux                    0      14556              FALL  1       
I__3680/O                                                        IoInMux                    503    15059              FALL  1       
u_usb_dp_preio/OUTPUTENABLE                                      PRE_IO_PIN_TYPE_101001     0      15059              FALL  1       
u_usb_dp_preio/PADOEN                                            PRE_IO_PIN_TYPE_101001     534    15593              FALL  1       
u_usb_dp_iopad/OE                                                IO_PAD                     0      15593              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                    IO_PAD                     2088   17681              FALL  1       
usb_dp:out                                                       demo                       0      17681              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -3215


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -4354
---------------------------- ------
Hold Time                     -3215

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__8945/I                                       Odrv4                      0      950                FALL  1       
I__8945/O                                       Odrv4                      649    1599               FALL  1       
I__8946/I                                       IoSpan4Mux                 0      1599               FALL  1       
I__8946/O                                       IoSpan4Mux                 742    2341               FALL  1       
I__8947/I                                       IoSpan4Mux                 0      2341               FALL  1       
I__8947/O                                       IoSpan4Mux                 742    3082               FALL  1       
I__8948/I                                       LocalMux                   0      3082               FALL  1       
I__8948/O                                       LocalMux                   768    3851               FALL  1       
I__8949/I                                       InMux                      0      3851               FALL  1       
I__8949/O                                       InMux                      503    4354               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_28_3/in3  LogicCell40_SEQ_MODE_1000  0      4354               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  377     
I__15922/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15922/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15923/I                                      GlobalMux                  0      0                  RISE  1       
I__15923/O                                      GlobalMux                  252    252                RISE  1       
I__15925/I                                      ClkMux                     0      252                RISE  1       
I__15925/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_28_3/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -3122


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -4261
---------------------------- ------
Hold Time                     -3122

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__14069/I                                      Odrv4                      0      950                FALL  1       
I__14069/O                                      Odrv4                      649    1599               FALL  1       
I__14070/I                                      IoSpan4Mux                 0      1599               FALL  1       
I__14070/O                                      IoSpan4Mux                 742    2341               FALL  1       
I__14071/I                                      Span4Mux_v                 0      2341               FALL  1       
I__14071/O                                      Span4Mux_v                 649    2990               FALL  1       
I__14072/I                                      LocalMux                   0      2990               FALL  1       
I__14072/O                                      LocalMux                   768    3758               FALL  1       
I__14073/I                                      InMux                      0      3758               FALL  1       
I__14073/O                                      InMux                      503    4261               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_17_26_6/in0  LogicCell40_SEQ_MODE_1000  0      4261               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  377     
I__15922/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15922/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15923/I                                      GlobalMux                  0      0                  RISE  1       
I__15923/O                                      GlobalMux                  252    252                RISE  1       
I__15924/I                                      ClkMux                     0      252                RISE  1       
I__15924/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_17_26_6/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 11410


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              8880
---------------------------- ------
Clock To Out Delay            11410

Launch Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  377     
I__15922/I                                     gio2CtrlBuf                0      0                  RISE  1       
I__15922/O                                     gio2CtrlBuf                0      0                  RISE  1       
I__15923/I                                     GlobalMux                  0      0                  RISE  1       
I__15923/O                                     GlobalMux                  252    252                RISE  1       
I__16006/I                                     ClkMux                     0      252                RISE  1       
I__16006/O                                     ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_7_18_4/clk  LogicCell40_SEQ_MODE_1011  0      1139               RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_7_18_4/lcout             LogicCell40_SEQ_MODE_1011  1391   2530               FALL  3       
I__2299/I                                                   LocalMux                   0      2530               FALL  1       
I__2299/O                                                   LocalMux                   768    3298               FALL  1       
I__2301/I                                                   InMux                      0      3298               FALL  1       
I__2301/O                                                   InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_7_18_1/in3    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_7_18_1/lcout  LogicCell40_SEQ_MODE_0000  874    4675               FALL  1       
I__2322/I                                                   Odrv12                     0      4675               FALL  1       
I__2322/O                                                   Odrv12                     1232   5907               FALL  1       
I__2323/I                                                   Span12Mux_h                0      5907               FALL  1       
I__2323/O                                                   Span12Mux_h                1232   7139               FALL  1       
I__2324/I                                                   Span12Mux_s3_v             0      7139               FALL  1       
I__2324/O                                                   Span12Mux_s3_v             331    7470               FALL  1       
I__2325/I                                                   LocalMux                   0      7470               FALL  1       
I__2325/O                                                   LocalMux                   768    8238               FALL  1       
I__2326/I                                                   IoInMux                    0      8238               FALL  1       
I__2326/O                                                   IoInMux                    503    8741               FALL  1       
u_usb_dn_preio/DOUT0                                        PRE_IO_PIN_TYPE_101001     0      8741               FALL  1       
u_usb_dn_preio/PADOUT                                       PRE_IO_PIN_TYPE_101001     755    9496               RISE  1       
u_usb_dn_iopad/DIN                                          IO_PAD                     0      9496               RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                               IO_PAD                     1914   11410              RISE  1       
usb_dn:out                                                  demo                       0      11410              RISE  1       

6.5.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 11821


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              9291
---------------------------- ------
Clock To Out Delay            11821

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                            ICE_GB                     0      0                  RISE  377     
I__15922/I                                           gio2CtrlBuf                0      0                  RISE  1       
I__15922/O                                           gio2CtrlBuf                0      0                  RISE  1       
I__15923/I                                           GlobalMux                  0      0                  RISE  1       
I__15923/O                                           GlobalMux                  252    252                RISE  1       
I__16006/I                                           ClkMux                     0      252                RISE  1       
I__16006/O                                           ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_7_18_7/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_7_18_7/lcout     LogicCell40_SEQ_MODE_1010  1391   2530               FALL  10      
I__5707/I                                                 LocalMux                   0      2530               FALL  1       
I__5707/O                                                 LocalMux                   768    3298               FALL  1       
I__5716/I                                                 InMux                      0      3298               FALL  1       
I__5716/O                                                 InMux                      503    3801               FALL  1       
I__5722/I                                                 CascadeMux                 0      3801               FALL  1       
I__5722/O                                                 CascadeMux                 0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_7_18_0/in2    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_7_18_0/lcout  LogicCell40_SEQ_MODE_0000  1205   5006               FALL  1       
I__2260/I                                                 Odrv12                     0      5006               FALL  1       
I__2260/O                                                 Odrv12                     1232   6238               FALL  1       
I__2261/I                                                 Span12Mux_h                0      6238               FALL  1       
I__2261/O                                                 Span12Mux_h                1232   7470               FALL  1       
I__2262/I                                                 Span12Mux_s4_v             0      7470               FALL  1       
I__2262/O                                                 Span12Mux_s4_v             411    7880               FALL  1       
I__2263/I                                                 LocalMux                   0      7880               FALL  1       
I__2263/O                                                 LocalMux                   768    8649               FALL  1       
I__2264/I                                                 IoInMux                    0      8649               FALL  1       
I__2264/O                                                 IoInMux                    503    9152               FALL  1       
u_usb_dp_preio/DOUT0                                      PRE_IO_PIN_TYPE_101001     0      9152               FALL  1       
u_usb_dp_preio/PADOUT                                     PRE_IO_PIN_TYPE_101001     755    9907               RISE  1       
u_usb_dp_iopad/DIN                                        IO_PAD                     0      9907               RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                             IO_PAD                     1914   11821              RISE  1       
usb_dp:out                                                demo                       0      11821              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

