Running: D:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/ISE/Project4/P4_test_isim_beh.exe -prj D:/ISE/Project4/P4_test_beh.prj work.P4_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/ISE/Project4/Shifter.v" into library work
Analyzing Verilog file "D:/ISE/Project4/MUX_4_1_5bits.v" into library work
Analyzing Verilog file "D:/ISE/Project4/MUX_4_1_32bits.v" into library work
Analyzing Verilog file "D:/ISE/Project4/MUX_2_1_32bits.v" into library work
Analyzing Verilog file "D:/ISE/Project4/IFU.v" into library work
Analyzing Verilog file "D:/ISE/Project4/GRF.v" into library work
Analyzing Verilog file "D:/ISE/Project4/Ext.v" into library work
Analyzing Verilog file "D:/ISE/Project4/DM.v" into library work
Analyzing Verilog file "D:/ISE/Project4/CTRL.v" into library work
Analyzing Verilog file "D:/ISE/Project4/ALU.v" into library work
Analyzing Verilog file "D:/ISE/Project4/mips.v" into library work
Analyzing Verilog file "D:/ISE/Project4/P4_test.v" into library work
Analyzing Verilog file "D:/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module IFU
Compiling module GRF
Compiling module ALU
Compiling module DM
Compiling module CTRL
Compiling module Ext
Compiling module Shifter
Compiling module MUX_4_1_5bits
Compiling module MUX_2_1_32bits
Compiling module MUX_4_1_32bits
Compiling module mips
Compiling module P4_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable D:/ISE/Project4/P4_test_isim_beh.exe
Fuse Memory Usage: 29600 KB
Fuse CPU Usage: 654 ms
