$date
	Sat Oct 22 19:08:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#977692
b1111 !
1"
#977694
b1111 &
b1111 %
1$
#977695
0"
#977698
b101110 &
b101110 %
#977702
b10111 &
b10111 %
#977706
b1000110 &
b1000110 %
#977710
b100011 &
b100011 %
#977714
b1101010 &
b1101010 %
#977718
b110101 &
b110101 %
#977722
b10100000 &
b10100000 %
#977726
b1010000 &
b1010000 %
#977730
b101000 &
b101000 %
#977734
b10100 &
b10100 %
#977738
b1010 &
b1010 %
#977742
b101 &
b101 %
#977746
b10000 &
b10000 %
#977750
b1000 &
b1000 %
#977754
b100 &
b100 %
#977758
b10 &
b10 %
#977762
b1 &
b1 %
1#
#977766
b0 &
0#
b0 %
0$
#1981072
b1010 !
1"
#1981074
b1010 &
b1010 %
1$
#1981075
0"
#1981078
b101 &
b101 %
#1981082
b10000 &
b10000 %
#1981086
b1000 &
b1000 %
#1981090
b100 &
b100 %
#1981094
b10 &
b10 %
#1981098
b1 &
b1 %
1#
#1981102
b0 &
0#
b0 %
0$
#3015551
b1101 !
1"
#3015554
b1101 &
b1101 %
1$
#3015555
0"
#3015558
b101000 &
b101000 %
#3015562
b10100 &
b10100 %
#3015566
b1010 &
b1010 %
#3015570
b101 &
b101 %
#3015574
b10000 &
b10000 %
#3015578
b1000 &
b1000 %
#3015582
b100 &
b100 %
#3015586
b10 &
b10 %
#3015590
b1 &
1#
b1 %
#3015594
b0 &
b0 %
0#
0$
#4500012
