Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.22-s017_1, built Sun Apr 01 2018
Options: 
Date:    Thu Dec 02 17:16:15 2021
Host:    VLSI43 (x86_64 w/Linux 2.6.32-754.el6.x86_64) (4cores*8cpus*1physical cpu*Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz 8192KB) (16300660KB)
OS:      Red Hat Enterprise Linux Client release 6.10 (Santiago)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (8 seconds elapsed).

WARNING: This version of the tool is 1341 days old.
@genus:root: 1> read_hdl demux.v
2'b00 : begin y[0]=din ; y[3:1]=0; end
|
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting a statement in file 'demux.v' on line 7, column 1.
        : Invalid Verilog syntax is parsed, or unsupported Verilog syntax is encountered.
2'b00 : begin y[0]=din ; y[3:1]=0; end
|
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token 'end', found 'number' in file 'demux.v' on line 7, column 1.
2'b01 : begin y[1]=din ; y[0]=0; end
|
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : in file 'demux.v' on line 8, column 1.
2'b01 : begin y[1]=din ; y[0]=0; end
|
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found 'number' in file 'demux.v' on line 8, column 1.
2'b01 : begin y[1]=din ; y[0]=0; end
                             |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Missing 'assign' keyword in file 'demux.v' on line 8, column 30.
2'b01 : begin y[1]=din ; y[0]=0; end
                                   |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : in file 'demux.v' on line 8, column 36.
2'b01 : begin y[1]=din ; y[0]=0; end
                                   |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found 'end' in file 'demux.v' on line 8, column 36.
2'b10 : begin y[2]=din ; y[1:0]=0; end
                               |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Missing 'assign' keyword in file 'demux.v' on line 9, column 32.
2'b10 : begin y[2]=din ; y[1:0]=0; end
                                     |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : in file 'demux.v' on line 9, column 38.
2'b10 : begin y[2]=din ; y[1:0]=0; end
                                     |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found 'end' in file 'demux.v' on line 9, column 38.
2'b11 : begin y[3]=din ; y[2:0]=0; end
                               |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Missing 'assign' keyword in file 'demux.v' on line 10, column 32.
2'b11 : begin y[3]=din ; y[2:0]=0; end
                                     |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : in file 'demux.v' on line 10, column 38.
2'b11 : begin y[3]=din ; y[2:0]=0; end
                                     |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found 'end' in file 'demux.v' on line 10, column 38.
2'b11 : begin y[3]=din ; y[2:0]=0; end
                                     |
Error   : Unexpected end of file. [VLOGPT-11] [read_hdl]
        : Expecting token ';', reached end of file in file 'demux.v' on line 10, column 38.
        : Unexpected end of file encountered.
1
@genus:root: 2> pwd
/home/adld11/vardhan/demux
@genus:root: 3> read_hdl demux.v
2'b00 : begin y[0]=din ; y[3:1]=0; end
|
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting a statement in file 'demux.v' on line 7, column 1.
2'b00 : begin y[0]=din ; y[3:1]=0; end
|
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token 'end', found 'number' in file 'demux.v' on line 7, column 1.
2'b01 : begin y[1]=din ; y[0]=0; end
|
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : in file 'demux.v' on line 8, column 1.
2'b01 : begin y[1]=din ; y[0]=0; end
|
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found 'number' in file 'demux.v' on line 8, column 1.
2'b01 : begin y[1]=din ; y[0]=0; end
                             |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Missing 'assign' keyword in file 'demux.v' on line 8, column 30.
2'b01 : begin y[1]=din ; y[0]=0; end
                                   |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : in file 'demux.v' on line 8, column 36.
2'b01 : begin y[1]=din ; y[0]=0; end
                                   |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found 'end' in file 'demux.v' on line 8, column 36.
2'b10 : begin y[2]=din ; y[1:0]=0; end
                               |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Missing 'assign' keyword in file 'demux.v' on line 9, column 32.
2'b10 : begin y[2]=din ; y[1:0]=0; end
                                     |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : in file 'demux.v' on line 9, column 38.
2'b10 : begin y[2]=din ; y[1:0]=0; end
                                     |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found 'end' in file 'demux.v' on line 9, column 38.
2'b11 : begin y[3]=din ; y[2:0]=0; end
                               |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Missing 'assign' keyword in file 'demux.v' on line 10, column 32.
2'b11 : begin y[3]=din ; y[2:0]=0; end
                                     |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : in file 'demux.v' on line 10, column 38.
2'b11 : begin y[3]=din ; y[2:0]=0; end
                                     |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found 'end' in file 'demux.v' on line 10, column 38.
2'b11 : begin y[3]=din ; y[2:0]=0; end
                                     |
Error   : Unexpected end of file. [VLOGPT-11] [read_hdl]
        : Expecting token ';', reached end of file in file 'demux.v' on line 10, column 38.
1
@genus:root: 4> read_hdl demux.v
@genus:root: 5> read_libs /cad_area/cad/FOUNDRY/digital/180nm/dig/lib/slow.lib

Threads Configured:3

  Message Summary for Library slow.lib:
  *************************************
  Could not find an attribute in the library. [LBR-436]: 639
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
@genus:root: 6> elaborate demux
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'demux' from file 'demux.v'.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'din' in module 'demux' in file 'demux.v' on line 5.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'EN' in module 'demux' in file 'demux.v' on line 5, column 19.
        : Use the 'hdl_unconnected_value' attribute to control treatment of undriven net.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'APRE' in module 'demux' in file 'demux.v' on line 5, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'ACLR' in module 'demux' in file 'demux.v' on line 5, column 19.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'demux'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            16            172                                      elaborate
design:demux
@genus:root: 7> syn_gen
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'demux' to generic gates using 'medium' effort.
  Setting attribute of design 'demux': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'demux'.
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'demux'.
Mapper: Libraries have:
	domain _default_: 278 combo usable cells and 172 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

PBS_Generic_Opt-Post - Elapsed_Time 0, CPU_Time -0.003667000000000087
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:54) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) | 100.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:54) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) | 100.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -        19       698       258
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -        12       325       258
##>G:Misc                               0
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        0
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'demux' to generic gates.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             0              8                                      syn_generic
@genus:root: 8> write_hdl

// Generated by Cadence Genus(TM) Synthesis Solution 17.22-s017_1
// Generated on: Dec  2 2021 17:19:21 IST (Dec  2 2021 11:49:21 UTC)

// Verification Directory fv/demux 

module demux(y, a, din);
  input [1:0] a;
  input din;
  output [3:0] y;
  wire [1:0] a;
  wire din;
  wire [3:0] y;
  wire n_69, n_71, n_82, n_85, n_86, n_87, n_90, n_91;
  or g66 (n_71, wc, a[1]);
  not gc (wc, a[0]);
  nand g93 (n_85, din, a[1]);
  nand g94 (n_90, a[0], a[1]);
  or g95 (n_91, a[0], a[1]);
  nand g96 (n_69, n_90, n_91);
  or g97 (n_82, a[1], wc0);
  not gc0 (wc0, din);
  and g98 (n_86, a[0], wc1);
  not gc1 (wc1, n_85);
  nor g99 (n_87, n_85, a[0]);
  nor g100 (y[0], n_82, a[0]);
  and g101 (y[1], din, wc2);
  not gc2 (wc2, n_71);
  CDN_latch \y_reg[2] (.d (n_87), .ena (n_71), .aclr (1'b0), .apre
       (1'b0), .q (y[2]));
  CDN_latch \y_reg[3] (.d (n_86), .ena (n_69), .aclr (1'b0), .apre
       (1'b0), .q (y[3]));
endmodule

`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_latch(ena, d, aclr, apre, q);
  input ena, d, aclr, apre;
  output q;
  wire ena, d, aclr, apre;
  wire q;
  reg  qi;
  assign #1 q = qi;
  always 
    @(d or ena or apre or aclr) 
      if (aclr) 
        qi <= 0;
      else if (apre) 
          qi <= 1;
        else begin
          if (ena) 
            qi <= d;
        end
  initial 
    qi <= 1'b0;
endmodule
`endif
@genus:root: 9> syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'demux' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 278 combo usable cells and 172 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) |  -0.4(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:01(00:00:20) | 100.4(100.0) |   17:19:35 (Dec02) |  275.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) |  -0.4(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:01(00:00:20) | 100.4(100.0) |   17:19:35 (Dec02) |  275.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:35 (Dec02) |  275.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 278 combo usable cells and 172 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
Multi-threaded Technology Mapping (8 threads, 8 of 8 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map                  170        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr                 170        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

PBS_Techmap-Global Mapping - Elapsed_Time 0, CPU_Time -0.009592000000001377
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) |  -0.4(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:01(00:00:20) | 101.3(100.0) |   17:19:35 (Dec02) |  275.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:35 (Dec02) |  275.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:00(00:00:00) |  -1.0(  0.0) |   17:19:35 (Dec02) |  275.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/demux/fv_map.fv.json' for netlist 'fv/demux/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/demux/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) |  -0.4(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:01(00:00:20) | 101.3( 95.2) |   17:19:35 (Dec02) |  275.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:35 (Dec02) |  275.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:00(00:00:00) |  -1.0(  0.0) |   17:19:35 (Dec02) |  275.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:15) |  00:00:00(00:00:01) |   0.0(  4.8) |   17:19:36 (Dec02) |  275.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) |  -0.4(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:01(00:00:20) | 101.3( 95.2) |   17:19:35 (Dec02) |  275.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:35 (Dec02) |  275.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:00(00:00:00) |  -1.0(  0.0) |   17:19:35 (Dec02) |  275.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:15) |  00:00:00(00:00:01) |   0.0(  4.8) |   17:19:36 (Dec02) |  275.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:36 (Dec02) |  275.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:demux ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) |  -0.4(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:01(00:00:20) | 101.3( 95.2) |   17:19:35 (Dec02) |  275.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:35 (Dec02) |  275.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:00(00:00:00) |  -1.0(  0.0) |   17:19:35 (Dec02) |  275.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:15) |  00:00:00(00:00:01) |   0.0(  4.8) |   17:19:36 (Dec02) |  275.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:36 (Dec02) |  275.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:36 (Dec02) |  275.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                   170        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  170        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                    170        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) |  -0.4(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:01(00:00:20) | 101.3( 95.2) |   17:19:35 (Dec02) |  275.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:35 (Dec02) |  275.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:00(00:00:00) |  -1.0(  0.0) |   17:19:35 (Dec02) |  275.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:15) |  00:00:00(00:00:01) |   0.0(  4.8) |   17:19:36 (Dec02) |  275.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:36 (Dec02) |  275.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:36 (Dec02) |  275.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:36 (Dec02) |  275.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) |  -0.4(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:15 (Dec02) |  258.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:01(00:00:20) | 101.3( 95.2) |   17:19:35 (Dec02) |  275.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:35 (Dec02) |  275.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:14) |  00:00:00(00:00:00) |  -1.0(  0.0) |   17:19:35 (Dec02) |  275.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:15) |  00:00:00(00:00:01) |   0.0(  4.8) |   17:19:36 (Dec02) |  275.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:36 (Dec02) |  275.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:36 (Dec02) |  275.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:36 (Dec02) |  275.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:19:36 (Dec02) |  275.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -        12       325       275
##>M:Pre Cleanup                        0         -         -        12       325       275
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -        11       169       275
##>M:Const Prop                         0         -         0        11       169       275
##>M:Cleanup                            0         -         0        11       169       275
##>M:MBCI                               0         -         -        11       169       275
##>M:Misc                               0
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'demux'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             1             21                                      syn_map
@genus:root: 10> write_hdl

// Generated by Cadence Genus(TM) Synthesis Solution 17.22-s017_1
// Generated on: Dec  2 2021 17:19:41 IST (Dec  2 2021 11:49:41 UTC)

// Verification Directory fv/demux 

module demux(y, a, din);
  input [1:0] a;
  input din;
  output [3:0] y;
  wire [1:0] a;
  wire din;
  wire [3:0] y;
  wire UNCONNECTED, UNCONNECTED0, n_0, n_1, n_3, n_4, n_5, n_7;
  wire n_8;
  TLATX1 \y_reg[3] (.G (n_8), .D (n_4), .Q (y[3]), .QN (UNCONNECTED));
  TLATNX1 \y_reg[2] (.GN (n_7), .D (n_5), .Q (y[2]), .QN
       (UNCONNECTED0));
  AOI21XL g184__8780(.A0 (n_1), .A1 (a[1]), .B0 (n_7), .Y (n_8));
  AND2X1 g180__4296(.A (n_7), .B (din), .Y (y[1]));
  NOR2XL g181__3772(.A (n_3), .B (a[0]), .Y (n_5));
  NOR2BXL g182__1474(.AN (a[0]), .B (n_3), .Y (n_4));
  NOR3XL g183__4547(.A (n_0), .B (a[0]), .C (a[1]), .Y (y[0]));
  NOR2XL g186__9682(.A (n_1), .B (a[1]), .Y (n_7));
  NAND2XL g185__2683(.A (din), .B (a[1]), .Y (n_3));
  INVXL g188(.A (a[0]), .Y (n_1));
  INVXL g187(.A (din), .Y (n_0));
endmodule

@genus:root: 11> syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'demux' using 'high' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                   170        0         0         0        0
 const_prop                  170        0         0         0        0
 hi_fo_buf                   170        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  170        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    170        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    170        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   170        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         1  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         4  (        0 /        4 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  170        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                    170        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'demux'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             1             13                                      syn_opt
@genus:root: 12> write_hdl

// Generated by Cadence Genus(TM) Synthesis Solution 17.22-s017_1
// Generated on: Dec  2 2021 17:19:54 IST (Dec  2 2021 11:49:54 UTC)

// Verification Directory fv/demux 

module demux(y, a, din);
  input [1:0] a;
  input din;
  output [3:0] y;
  wire [1:0] a;
  wire din;
  wire [3:0] y;
  wire UNCONNECTED, UNCONNECTED0, n_0, n_1, n_3, n_4, n_5, n_7;
  wire n_8;
  TLATX1 \y_reg[3] (.G (n_8), .D (n_4), .Q (y[3]), .QN (UNCONNECTED));
  TLATNX1 \y_reg[2] (.GN (n_7), .D (n_5), .Q (y[2]), .QN
       (UNCONNECTED0));
  AOI21XL g184__8780(.A0 (n_1), .A1 (a[1]), .B0 (n_7), .Y (n_8));
  AND2X1 g180__4296(.A (n_7), .B (din), .Y (y[1]));
  NOR2XL g181__3772(.A (n_3), .B (a[0]), .Y (n_5));
  NOR2BXL g182__1474(.AN (a[0]), .B (n_3), .Y (n_4));
  NOR3XL g183__4547(.A (n_0), .B (a[0]), .C (a[1]), .Y (y[0]));
  NOR2XL g186__9682(.A (n_1), .B (a[1]), .Y (n_7));
  NAND2XL g185__2683(.A (din), .B (a[1]), .Y (n_3));
  INVXL g188(.A (a[0]), .Y (n_1));
  INVXL g187(.A (din), .Y (n_0));
endmodule

@genus:root: 13> write_hdl > demux_netlist.v
@genus:root: 14> report_gates
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Dec 02 2021  05:20:31 pm
  Module:                 demux
  Technology library:     tsmc18 1.0
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area    Library  
--------------------------------------
AND2X1           1   13.306    tsmc18 
AOI21XL          1   13.306    tsmc18 
INVXL            2   13.306    tsmc18 
NAND2XL          1    9.979    tsmc18 
NOR2BXL          1   13.306    tsmc18 
NOR2XL           2   19.958    tsmc18 
NOR3XL           1   13.306    tsmc18 
TLATNX1          1   36.590    tsmc18 
TLATX1           1   36.590    tsmc18 
--------------------------------------
total           11  169.646           


                                        
     Type      Instances   Area  Area % 
----------------------------------------
sequential             2  73.181   43.1 
inverter               2  13.306    7.8 
logic                  7  83.160   49.0 
physical_cells         0   0.000    0.0 
----------------------------------------
total                 11 169.646  100.0 

@genus:root: 15> report_power
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Dec 02 2021  05:20:45 pm
  Module:                 demux
  Technology library:     tsmc18 1.0
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                Leakage   Dynamic    Total   
Instance Cells Power(nW) Power(nW) Power(nW) 
---------------------------------------------
demux       11     4.217  6072.787  6077.004 

@genus:root: 16> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'demux'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Dec 02 2021  05:21:21 pm
  Module:                 demux
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

@genus:root: 17> exit
Normal exit.