Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Mar  7 17:27:29 2024
| Host         : heinecantor-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controlUnit_timing_summary_routed.rpt -pb controlUnit_timing_summary_routed.pb -rpx controlUnit_timing_summary_routed.rpx -warn_on_violation
| Design       : controlUnit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.626        0.000                      0                  213        0.207        0.000                      0                  213        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.626        0.000                      0                  213        0.207        0.000                      0                  213        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 debouncerMode/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerMode/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.854ns (18.253%)  route 3.825ns (81.747%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  debouncerMode/deb.count_reg[7]/Q
                         net (fo=2, routed)           1.139     6.914    debouncerMode/deb.count_reg_n_0_[7]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.038 f  debouncerMode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.952     7.990    debouncerMode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.114 f  debouncerMode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.587     8.701    debouncerMode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.150     8.851 r  debouncerMode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          1.147     9.997    debouncerMode/deb.count[31]_i_1__0_n_0
    SLICE_X1Y66          FDRE                                         r  debouncerMode/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.598    15.021    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  debouncerMode/deb.count_reg[1]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.637    14.623    debouncerMode/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 debouncerMode/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerMode/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.854ns (18.253%)  route 3.825ns (81.747%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  debouncerMode/deb.count_reg[7]/Q
                         net (fo=2, routed)           1.139     6.914    debouncerMode/deb.count_reg_n_0_[7]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.038 f  debouncerMode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.952     7.990    debouncerMode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.114 f  debouncerMode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.587     8.701    debouncerMode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.150     8.851 r  debouncerMode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          1.147     9.997    debouncerMode/deb.count[31]_i_1__0_n_0
    SLICE_X1Y66          FDRE                                         r  debouncerMode/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.598    15.021    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  debouncerMode/deb.count_reg[2]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.637    14.623    debouncerMode/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 debouncerMode/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerMode/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.854ns (18.253%)  route 3.825ns (81.747%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  debouncerMode/deb.count_reg[7]/Q
                         net (fo=2, routed)           1.139     6.914    debouncerMode/deb.count_reg_n_0_[7]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.038 f  debouncerMode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.952     7.990    debouncerMode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.114 f  debouncerMode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.587     8.701    debouncerMode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.150     8.851 r  debouncerMode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          1.147     9.997    debouncerMode/deb.count[31]_i_1__0_n_0
    SLICE_X1Y66          FDRE                                         r  debouncerMode/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.598    15.021    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  debouncerMode/deb.count_reg[3]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.637    14.623    debouncerMode/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 debouncerMode/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerMode/deb.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.854ns (18.253%)  route 3.825ns (81.747%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  debouncerMode/deb.count_reg[7]/Q
                         net (fo=2, routed)           1.139     6.914    debouncerMode/deb.count_reg_n_0_[7]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.038 f  debouncerMode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.952     7.990    debouncerMode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.114 f  debouncerMode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.587     8.701    debouncerMode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.150     8.851 r  debouncerMode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          1.147     9.997    debouncerMode/deb.count[31]_i_1__0_n_0
    SLICE_X1Y66          FDRE                                         r  debouncerMode/deb.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.598    15.021    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  debouncerMode/deb.count_reg[4]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.637    14.623    debouncerMode/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 debouncerMode/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerMode/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 0.854ns (18.619%)  route 3.733ns (81.381%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  debouncerMode/deb.count_reg[7]/Q
                         net (fo=2, routed)           1.139     6.914    debouncerMode/deb.count_reg_n_0_[7]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.038 f  debouncerMode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.952     7.990    debouncerMode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.114 f  debouncerMode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.587     8.701    debouncerMode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.150     8.851 r  debouncerMode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          1.055     9.905    debouncerMode/deb.count[31]_i_1__0_n_0
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.597    15.020    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[5]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.637    14.646    debouncerMode/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 debouncerMode/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerMode/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 0.854ns (18.619%)  route 3.733ns (81.381%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  debouncerMode/deb.count_reg[7]/Q
                         net (fo=2, routed)           1.139     6.914    debouncerMode/deb.count_reg_n_0_[7]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.038 f  debouncerMode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.952     7.990    debouncerMode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.114 f  debouncerMode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.587     8.701    debouncerMode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.150     8.851 r  debouncerMode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          1.055     9.905    debouncerMode/deb.count[31]_i_1__0_n_0
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.597    15.020    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[6]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.637    14.646    debouncerMode/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 debouncerMode/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerMode/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 0.854ns (18.619%)  route 3.733ns (81.381%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  debouncerMode/deb.count_reg[7]/Q
                         net (fo=2, routed)           1.139     6.914    debouncerMode/deb.count_reg_n_0_[7]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.038 f  debouncerMode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.952     7.990    debouncerMode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.114 f  debouncerMode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.587     8.701    debouncerMode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.150     8.851 r  debouncerMode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          1.055     9.905    debouncerMode/deb.count[31]_i_1__0_n_0
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.597    15.020    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[7]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.637    14.646    debouncerMode/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 debouncerMode/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerMode/deb.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 0.854ns (18.619%)  route 3.733ns (81.381%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  debouncerMode/deb.count_reg[7]/Q
                         net (fo=2, routed)           1.139     6.914    debouncerMode/deb.count_reg_n_0_[7]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.038 f  debouncerMode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.952     7.990    debouncerMode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.114 f  debouncerMode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.587     8.701    debouncerMode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.150     8.851 r  debouncerMode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          1.055     9.905    debouncerMode/deb.count[31]_i_1__0_n_0
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.597    15.020    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[8]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.637    14.646    debouncerMode/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 debouncerMode/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerMode/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 0.854ns (18.820%)  route 3.684ns (81.180%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  debouncerMode/deb.count_reg[7]/Q
                         net (fo=2, routed)           1.139     6.914    debouncerMode/deb.count_reg_n_0_[7]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.038 f  debouncerMode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.952     7.990    debouncerMode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.114 f  debouncerMode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.587     8.701    debouncerMode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.150     8.851 r  debouncerMode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          1.006     9.856    debouncerMode/deb.count[31]_i_1__0_n_0
    SLICE_X1Y68          FDRE                                         r  debouncerMode/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.595    15.018    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  debouncerMode/deb.count_reg[10]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y68          FDRE (Setup_fdre_C_R)       -0.637    14.620    debouncerMode/deb.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 debouncerMode/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerMode/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 0.854ns (18.820%)  route 3.684ns (81.180%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  debouncerMode/deb.count_reg[7]/Q
                         net (fo=2, routed)           1.139     6.914    debouncerMode/deb.count_reg_n_0_[7]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.038 f  debouncerMode/FSM_sequential_BTN_state[1]_i_5__0/O
                         net (fo=2, routed)           0.952     7.990    debouncerMode/FSM_sequential_BTN_state[1]_i_5__0_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.124     8.114 f  debouncerMode/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.587     8.701    debouncerMode/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.150     8.851 r  debouncerMode/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          1.006     9.856    debouncerMode/deb.count[31]_i_1__0_n_0
    SLICE_X1Y68          FDRE                                         r  debouncerMode/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.595    15.018    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  debouncerMode/deb.count_reg[11]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y68          FDRE (Setup_fdre_C_R)       -0.637    14.620    debouncerMode/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  4.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 debouncerMode/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerMode/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.661%)  route 0.126ns (40.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  debouncerMode/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  debouncerMode/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=3, routed)           0.126     1.780    debouncerMode/BTN_state[1]
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.045     1.825 r  debouncerMode/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     1.825    debouncerMode/CLEARED_BTN_i_1__0_n_0
    SLICE_X0Y71          FDRE                                         r  debouncerMode/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     2.030    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  debouncerMode/CLEARED_BTN_reg/C
                         clock pessimism             -0.502     1.527    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.091     1.618    debouncerMode/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debouncerInput/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.013%)  route 0.135ns (41.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.595     1.514    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  debouncerInput/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  debouncerInput/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=3, routed)           0.135     1.790    debouncerInput/BTN_state[1]
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  debouncerInput/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    debouncerInput/BTN_state__0[0]
    SLICE_X3Y70          FDRE                                         r  debouncerInput/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  debouncerInput/FSM_sequential_BTN_state_reg[0]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.091     1.605    debouncerInput/FSM_sequential_BTN_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 riconoscitore/innerMode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconoscitore/FSM_onehot_statoCorrente_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.699%)  route 0.181ns (49.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.595     1.514    riconoscitore/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  riconoscitore/innerMode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  riconoscitore/innerMode_reg/Q
                         net (fo=4, routed)           0.181     1.836    riconoscitore/innerMode
    SLICE_X0Y68          LUT5 (Prop_lut5_I3_O)        0.045     1.881 r  riconoscitore/FSM_onehot_statoCorrente[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    riconoscitore/FSM_onehot_statoCorrente[0]_i_1_n_0
    SLICE_X0Y68          FDSE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.868     2.033    riconoscitore/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDSE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[0]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X0Y68          FDSE (Hold_fdse_C_D)         0.092     1.622    riconoscitore/FSM_onehot_statoCorrente_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debouncerInput/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInput/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.598     1.517    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  debouncerInput/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  debouncerInput/deb.count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.827    debouncerInput/deb.count_reg_n_0_[0]
    SLICE_X3Y67          LUT3 (Prop_lut3_I2_O)        0.045     1.872 r  debouncerInput/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    debouncerInput/deb.count[0]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  debouncerInput/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.869     2.034    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  debouncerInput/deb.count_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.091     1.608    debouncerInput/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debouncerMode/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerMode/deb.count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  debouncerMode/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  debouncerMode/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.774    debouncerMode/deb.count_reg_n_0_[28]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  debouncerMode/deb.count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.882    debouncerMode/deb.count_reg[28]_i_1__0_n_4
    SLICE_X1Y72          FDRE                                         r  debouncerMode/deb.count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     2.029    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  debouncerMode/deb.count_reg[28]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    debouncerMode/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debouncerMode/deb.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerMode/deb.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.598     1.517    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  debouncerMode/deb.count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.779    debouncerMode/deb.count_reg_n_0_[8]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  debouncerMode/deb.count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.887    debouncerMode/deb.count_reg[8]_i_1__0_n_4
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.869     2.034    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  debouncerMode/deb.count_reg[8]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.105     1.622    debouncerMode/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debouncerMode/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerMode/deb.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.599     1.518    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  debouncerMode/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  debouncerMode/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.780    debouncerMode/deb.count_reg_n_0_[4]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  debouncerMode/deb.count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.888    debouncerMode/deb.count_reg[4]_i_1__0_n_4
    SLICE_X1Y66          FDRE                                         r  debouncerMode/deb.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.870     2.035    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  debouncerMode/deb.count_reg[4]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    debouncerMode/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debouncerMode/deb.count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerMode/deb.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.596     1.515    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  debouncerMode/deb.count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  debouncerMode/deb.count_reg[16]/Q
                         net (fo=3, routed)           0.120     1.777    debouncerMode/deb.count_reg_n_0_[16]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  debouncerMode/deb.count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.885    debouncerMode/deb.count_reg[16]_i_1__0_n_4
    SLICE_X1Y69          FDRE                                         r  debouncerMode/deb.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.867     2.032    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  debouncerMode/deb.count_reg[16]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.105     1.620    debouncerMode/deb.count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debouncerMode/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerMode/deb.count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.595     1.514    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  debouncerMode/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  debouncerMode/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.776    debouncerMode/deb.count_reg_n_0_[20]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  debouncerMode/deb.count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.884    debouncerMode/deb.count_reg[20]_i_1__0_n_4
    SLICE_X1Y70          FDRE                                         r  debouncerMode/deb.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  debouncerMode/deb.count_reg[20]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.105     1.619    debouncerMode/deb.count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debouncerMode/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerMode/deb.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.597     1.516    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  debouncerMode/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  debouncerMode/deb.count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.778    debouncerMode/deb.count_reg_n_0_[12]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  debouncerMode/deb.count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.886    debouncerMode/deb.count_reg[12]_i_1__0_n_4
    SLICE_X1Y68          FDRE                                         r  debouncerMode/deb.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.868     2.033    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  debouncerMode/deb.count_reg[12]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.105     1.621    debouncerMode/deb.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y69     debouncerInput/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y70     debouncerInput/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y70     debouncerInput/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y67     debouncerInput/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y68     debouncerInput/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y68     debouncerInput/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y68     debouncerInput/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69     debouncerInput/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69     debouncerInput/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69     debouncerInput/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69     debouncerInput/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70     debouncerInput/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70     debouncerInput/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70     debouncerInput/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70     debouncerInput/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     debouncerInput/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     debouncerInput/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     debouncerInput/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     debouncerInput/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69     debouncerInput/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69     debouncerInput/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70     debouncerInput/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70     debouncerInput/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70     debouncerInput/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70     debouncerInput/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     debouncerInput/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     debouncerInput/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     debouncerInput/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     debouncerInput/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riconoscitore/y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.521ns  (logic 4.023ns (61.697%)  route 2.498ns (38.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.714     5.317    riconoscitore/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  riconoscitore/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  riconoscitore/y_reg/Q
                         net (fo=1, routed)           2.498     8.271    LED16_B_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.567    11.838 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000    11.838    LED16_B
    R12                                                               r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.236ns  (logic 4.161ns (66.721%)  route 2.075ns (33.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    riconoscitore/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.419     5.738 r  riconoscitore/FSM_onehot_statoCorrente_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.075     7.813    lopt_2
    V11                  OBUF (Prop_obuf_I_O)         3.742    11.555 r  stateLed_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.555    stateLed[4]
    V11                                                               r  stateLed[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.093ns  (logic 4.010ns (65.812%)  route 2.083ns (34.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    riconoscitore/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.083     7.858    lopt
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.412 r  stateLed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.412    stateLed[2]
    V14                                                               r  stateLed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.889ns  (logic 4.026ns (68.373%)  route 1.862ns (31.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    riconoscitore/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  riconoscitore/FSM_onehot_statoCorrente_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.862     7.637    lopt_1
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.208 r  stateLed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.208    stateLed[3]
    V12                                                               r  stateLed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.685ns  (logic 3.987ns (70.133%)  route 1.698ns (29.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.714     5.317    riconoscitore/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDSE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDSE (Prop_fdse_C_Q)         0.456     5.773 r  riconoscitore/FSM_onehot_statoCorrente_reg[0]/Q
                         net (fo=4, routed)           1.698     7.471    stateLed_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         3.531    11.002 r  stateLed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.002    stateLed[0]
    T16                                                               r  stateLed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.564ns  (logic 4.008ns (72.029%)  route 1.556ns (27.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.714     5.317    riconoscitore/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  riconoscitore/FSM_onehot_statoCorrente_reg[2]/Q
                         net (fo=4, routed)           1.556     7.329    stateLed_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         3.552    10.881 r  stateLed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.881    stateLed[1]
    V15                                                               r  stateLed[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.393ns (81.832%)  route 0.309ns (18.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.597     1.516    riconoscitore/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  riconoscitore/FSM_onehot_statoCorrente_reg[2]/Q
                         net (fo=4, routed)           0.309     1.967    stateLed_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.219 r  stateLed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.219    stateLed[1]
    V15                                                               r  stateLed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.373ns (79.734%)  route 0.349ns (20.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.597     1.516    riconoscitore/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDSE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDSE (Prop_fdse_C_Q)         0.141     1.657 r  riconoscitore/FSM_onehot_statoCorrente_reg[0]/Q
                         net (fo=4, routed)           0.349     2.006    stateLed_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.239 r  stateLed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.239    stateLed[0]
    T16                                                               r  stateLed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.412ns (76.842%)  route 0.425ns (23.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.598     1.517    riconoscitore/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  riconoscitore/FSM_onehot_statoCorrente_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.425     2.084    lopt_1
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.355 r  stateLed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.355    stateLed[3]
    V12                                                               r  stateLed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.911ns  (logic 1.396ns (73.039%)  route 0.515ns (26.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.598     1.517    riconoscitore/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.515     2.174    lopt
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.428 r  stateLed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.428    stateLed[2]
    V14                                                               r  stateLed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/FSM_onehot_statoCorrente_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateLed[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.450ns (74.502%)  route 0.496ns (25.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.598     1.517    riconoscitore/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  riconoscitore/FSM_onehot_statoCorrente_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.496     2.142    lopt_2
    V11                  OBUF (Prop_obuf_I_O)         1.322     3.464 r  stateLed_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.464    stateLed[4]
    V11                                                               r  stateLed[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.409ns (66.970%)  route 0.695ns (33.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.597     1.516    riconoscitore/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  riconoscitore/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  riconoscitore/y_reg/Q
                         net (fo=1, routed)           0.695     2.352    LED16_B_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.268     3.620 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000     3.620    LED16_B
    R12                                                               r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           157 Endpoints
Min Delay           157 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switchInput
                            (input port)
  Destination:            riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.266ns  (logic 1.630ns (30.944%)  route 3.637ns (69.056%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  switchInput (IN)
                         net (fo=0)                   0.000     0.000    switchInput
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  switchInput_IBUF_inst/O
                         net (fo=6, routed)           2.705     4.182    riconoscitore/switchInput_IBUF
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.152     4.334 r  riconoscitore/FSM_onehot_statoCorrente[3]_i_1/O
                         net (fo=2, routed)           0.932     5.266    riconoscitore/FSM_onehot_statoCorrente[3]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.597     5.020    riconoscitore/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 switchInput
                            (input port)
  Destination:            riconoscitore/FSM_onehot_statoCorrente_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.155ns  (logic 1.602ns (31.069%)  route 3.553ns (68.931%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switchInput (IN)
                         net (fo=0)                   0.000     0.000    switchInput
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  switchInput_IBUF_inst/O
                         net (fo=6, routed)           2.705     4.182    riconoscitore/switchInput_IBUF
    SLICE_X0Y67          LUT4 (Prop_lut4_I1_O)        0.124     4.306 r  riconoscitore/FSM_onehot_statoCorrente[4]_i_1/O
                         net (fo=2, routed)           0.849     5.155    riconoscitore/FSM_onehot_statoCorrente[4]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.597     5.020    riconoscitore/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  riconoscitore/FSM_onehot_statoCorrente_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.103ns  (logic 1.640ns (32.136%)  route 3.463ns (67.864%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=21, routed)          2.346     3.832    debouncerInput/btnReset_IBUF
    SLICE_X3Y70          LUT2 (Prop_lut2_I1_O)        0.154     3.986 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.116     5.103    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X2Y66          FDRE                                         r  debouncerInput/deb.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.598     5.021    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  debouncerInput/deb.count_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.103ns  (logic 1.640ns (32.136%)  route 3.463ns (67.864%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=21, routed)          2.346     3.832    debouncerInput/btnReset_IBUF
    SLICE_X3Y70          LUT2 (Prop_lut2_I1_O)        0.154     3.986 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.116     5.103    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X2Y66          FDRE                                         r  debouncerInput/deb.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.598     5.021    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  debouncerInput/deb.count_reg[2]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.103ns  (logic 1.640ns (32.136%)  route 3.463ns (67.864%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=21, routed)          2.346     3.832    debouncerInput/btnReset_IBUF
    SLICE_X3Y70          LUT2 (Prop_lut2_I1_O)        0.154     3.986 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.116     5.103    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X2Y66          FDRE                                         r  debouncerInput/deb.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.598     5.021    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  debouncerInput/deb.count_reg[3]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.103ns  (logic 1.640ns (32.136%)  route 3.463ns (67.864%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=21, routed)          2.346     3.832    debouncerInput/btnReset_IBUF
    SLICE_X3Y70          LUT2 (Prop_lut2_I1_O)        0.154     3.986 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.116     5.103    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X2Y66          FDRE                                         r  debouncerInput/deb.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.598     5.021    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  debouncerInput/deb.count_reg[4]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 1.640ns (32.164%)  route 3.458ns (67.836%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=21, routed)          2.346     3.832    debouncerInput/btnReset_IBUF
    SLICE_X3Y70          LUT2 (Prop_lut2_I1_O)        0.154     3.986 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.112     5.098    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X2Y72          FDRE                                         r  debouncerInput/deb.count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.591     5.014    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  debouncerInput/deb.count_reg[25]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 1.640ns (32.164%)  route 3.458ns (67.836%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=21, routed)          2.346     3.832    debouncerInput/btnReset_IBUF
    SLICE_X3Y70          LUT2 (Prop_lut2_I1_O)        0.154     3.986 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.112     5.098    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X2Y72          FDRE                                         r  debouncerInput/deb.count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.591     5.014    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  debouncerInput/deb.count_reg[26]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 1.640ns (32.164%)  route 3.458ns (67.836%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=21, routed)          2.346     3.832    debouncerInput/btnReset_IBUF
    SLICE_X3Y70          LUT2 (Prop_lut2_I1_O)        0.154     3.986 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.112     5.098    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X2Y72          FDRE                                         r  debouncerInput/deb.count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.591     5.014    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  debouncerInput/deb.count_reg[27]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/deb.count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 1.640ns (32.164%)  route 3.458ns (67.836%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=21, routed)          2.346     3.832    debouncerInput/btnReset_IBUF
    SLICE_X3Y70          LUT2 (Prop_lut2_I1_O)        0.154     3.986 r  debouncerInput/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.112     5.098    debouncerInput/deb.count[31]_i_2_n_0
    SLICE_X2Y72          FDRE                                         r  debouncerInput/deb.count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.591     5.014    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  debouncerInput/deb.count_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnInput
                            (input port)
  Destination:            debouncerInput/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.280ns (34.399%)  route 0.535ns (65.601%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnInput (IN)
                         net (fo=0)                   0.000     0.000    btnInput
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnInput_IBUF_inst/O
                         net (fo=3, routed)           0.535     0.770    debouncerInput/btnInput_IBUF
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.045     0.815 r  debouncerInput/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.815    debouncerInput/BTN_state__0[1]
    SLICE_X3Y70          FDRE                                         r  debouncerInput/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  debouncerInput/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 btnMode
                            (input port)
  Destination:            debouncerMode/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.301ns (34.985%)  route 0.559ns (65.015%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnMode (IN)
                         net (fo=0)                   0.000     0.000    btnMode
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnMode_IBUF_inst/O
                         net (fo=3, routed)           0.559     0.814    debouncerMode/btnMode_IBUF
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.045     0.859 r  debouncerMode/FSM_sequential_BTN_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.859    debouncerMode/BTN_state__0[0]
    SLICE_X3Y71          FDRE                                         r  debouncerMode/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     2.030    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  debouncerMode/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 btnMode
                            (input port)
  Destination:            debouncerMode/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.301ns (34.944%)  route 0.560ns (65.056%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnMode (IN)
                         net (fo=0)                   0.000     0.000    btnMode
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnMode_IBUF_inst/O
                         net (fo=3, routed)           0.560     0.815    debouncerMode/btnMode_IBUF
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.045     0.860 r  debouncerMode/FSM_sequential_BTN_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.860    debouncerMode/BTN_state__0[1]
    SLICE_X3Y71          FDRE                                         r  debouncerMode/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     2.030    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  debouncerMode/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 btnInput
                            (input port)
  Destination:            debouncerInput/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.280ns (32.337%)  route 0.587ns (67.663%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnInput (IN)
                         net (fo=0)                   0.000     0.000    btnInput
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnInput_IBUF_inst/O
                         net (fo=3, routed)           0.587     0.822    debouncerInput/btnInput_IBUF
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.045     0.867 r  debouncerInput/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.867    debouncerInput/BTN_state__0[0]
    SLICE_X3Y70          FDRE                                         r  debouncerInput/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  debouncerInput/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 btnMode
                            (input port)
  Destination:            debouncerMode/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.301ns (33.419%)  route 0.599ns (66.581%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnMode (IN)
                         net (fo=0)                   0.000     0.000    btnMode
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnMode_IBUF_inst/O
                         net (fo=3, routed)           0.599     0.855    debouncerMode/btnMode_IBUF
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.045     0.900 r  debouncerMode/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     0.900    debouncerMode/CLEARED_BTN_i_1__0_n_0
    SLICE_X0Y71          FDRE                                         r  debouncerMode/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     2.030    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  debouncerMode/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 switchMode
                            (input port)
  Destination:            riconoscitore/innerMode_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.247ns (27.184%)  route 0.663ns (72.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switchMode (IN)
                         net (fo=0)                   0.000     0.000    switchMode
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switchMode_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.910    riconoscitore/switchMode_IBUF
    SLICE_X0Y70          FDRE                                         r  riconoscitore/innerMode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    riconoscitore/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  riconoscitore/innerMode_reg/C

Slack:                    inf
  Source:                 btnInput
                            (input port)
  Destination:            debouncerInput/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.280ns (30.781%)  route 0.631ns (69.219%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnInput (IN)
                         net (fo=0)                   0.000     0.000    btnInput
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnInput_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.866    debouncerInput/btnInput_IBUF
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.045     0.911 r  debouncerInput/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     0.911    debouncerInput/CLEARED_BTN_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  debouncerInput/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.867     2.032    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  debouncerInput/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerMode/CLEARED_BTN_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.981ns  (logic 0.254ns (25.846%)  route 0.728ns (74.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=21, routed)          0.728     0.981    debouncerMode/btnReset_IBUF
    SLICE_X0Y71          FDRE                                         r  debouncerMode/CLEARED_BTN_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     2.030    debouncerMode/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  debouncerMode/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/FSM_sequential_BTN_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.254ns (25.035%)  route 0.759ns (74.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=21, routed)          0.759     1.013    debouncerInput/btnReset_IBUF
    SLICE_X3Y70          FDRE                                         r  debouncerInput/FSM_sequential_BTN_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  debouncerInput/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerInput/FSM_sequential_BTN_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.254ns (25.035%)  route 0.759ns (74.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=21, routed)          0.759     1.013    debouncerInput/btnReset_IBUF
    SLICE_X3Y70          FDRE                                         r  debouncerInput/FSM_sequential_BTN_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    debouncerInput/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  debouncerInput/FSM_sequential_BTN_state_reg[1]/C





