git clone --depth 1 --no-tags https://github.com/DhamuDynamic/Sequence-Detector-1101-using-Mealy-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576377245
git clone --depth 1 --no-tags https://github.com/himanshu1308/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576124747
git clone --depth 1 --no-tags https://github.com/soulrrrrr/pp-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576977697
git clone --depth 1 --no-tags https://github.com/Ahmed0100/uart_stop_watch_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577362667
git clone --depth 1 --no-tags https://github.com/adityan18/hardwareAccelerator_LR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574996655
git clone --depth 1 --no-tags https://github.com/DeGodenzonen/tree_adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577487022
git clone --depth 1 --no-tags https://github.com/clysto/ice40-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577742261
git clone --depth 1 --no-tags https://github.com/visionvlsi/adders_2022_batch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576918770
git clone --depth 1 --no-tags https://github.com/mourya2062/UPDATED_RISC_SPM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576238364
git clone --depth 1 --no-tags https://github.com/archandesai/iiitb_wm_mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576234903
git clone --depth 1 --no-tags https://github.com/karasae/Minesweeper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576067869
git clone --depth 1 --no-tags https://github.com/Mohamed-AbdulRahman5/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573923702
git clone --depth 1 --no-tags https://github.com/komalg27/matrix_multiply.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574210397
git clone --depth 1 --no-tags https://github.com/DhamuDynamic/Sequence-Detector-using-Mealy-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574924637
git clone --depth 1 --no-tags https://github.com/abdtyx/MIPS32CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573761342
git clone --depth 1 --no-tags https://github.com/Actasclown/MIPS-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572701255
git clone --depth 1 --no-tags https://github.com/rohankumar-1/Multimodal-Clock-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577605688
git clone --depth 1 --no-tags https://github.com/ianjchadwick/551_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572262926
git clone --depth 1 --no-tags https://github.com/jeremy-bui/Single-Cycle-Processor-and-Control-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572173424
git clone --depth 1 --no-tags https://github.com/Mehul-Kumar-Sahoo/ImageProcessingVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572595103
git clone --depth 1 --no-tags https://github.com/Baungarten-CINVESTAV/test_caravel_usr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570972856
git clone --depth 1 --no-tags https://github.com/lironcohen8/Architecture_Lab_Verilog_Simulations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570908596
git clone --depth 1 --no-tags https://github.com/MYCHMA/MAT3PROCESSORWITH3D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570825583
git clone --depth 1 --no-tags https://github.com/aledolme/ISA_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571483000
git clone --depth 1 --no-tags https://github.com/DhamuDynamic/Read_Only_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571506283
git clone --depth 1 --no-tags https://github.com/Thaylor-Hugo/MIPS-PCS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572307611
git clone --depth 1 --no-tags https://github.com/barbara-gigerl/arithmetic-masking-hw-sw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571986357
git clone --depth 1 --no-tags https://github.com/Ahmed0100/fibonacci_sseg_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577381406
git clone --depth 1 --no-tags https://github.com/Chwdry45/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576277238
git clone --depth 1 --no-tags https://github.com/jayshah1x/iiitb_uarttx_mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576288919
git clone --depth 1 --no-tags https://github.com/ujjawal0503/iiitb_bc_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576324348
git clone --depth 1 --no-tags https://github.com/crlarsen/recip_x.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577143184
git clone --depth 1 --no-tags https://github.com/ftppz/hackathon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577739664
git clone --depth 1 --no-tags https://github.com/ulysseschaparro/I2C-IP-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577618742
git clone --depth 1 --no-tags https://github.com/guajun/ELEC4320_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576163302
git clone --depth 1 --no-tags https://github.com/AmanP-IIITB/iiitb_jc_mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576206962
git clone --depth 1 --no-tags https://github.com/JeremyAkey/ELEN-21-Work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577958417
git clone --depth 1 --no-tags https://github.com/raTrevisan/cci-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577962215
git clone --depth 1 --no-tags https://github.com/m-aguilar9/ce361_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576521479
git clone --depth 1 --no-tags https://github.com/XDarkBolt/VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576576884
git clone --depth 1 --no-tags https://github.com/Mh-001-commit/Pipelined_RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573050144
git clone --depth 1 --no-tags https://github.com/Tamim-Rahman101/Verilog_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573890043
git clone --depth 1 --no-tags https://github.com/edelist/Counter-Debouncer-7-Segment-Display-Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573944658
git clone --depth 1 --no-tags https://github.com/AsmaMohsin1507/RISCV-with-CNN-coprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574023514
git clone --depth 1 --no-tags https://github.com/arthurnamz/Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571097188
git clone --depth 1 --no-tags https://github.com/IY2002/Verilog-Restoring-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571398057
git clone --depth 1 --no-tags https://github.com/Lazk3r/multiplicador_combinacional_64bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571855840
git clone --depth 1 --no-tags https://github.com/onurtoker/RISCV_RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572718616
git clone --depth 1 --no-tags https://github.com/YiWenLai510/ICDesign_ECC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574422972
git clone --depth 1 --no-tags https://github.com/asinghani/tiny_user_project_beepboop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574839191
git clone --depth 1 --no-tags https://github.com/siavash-hosseini/RISC-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575176896
git clone --depth 1 --no-tags https://github.com/Liyang-Tai/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575257144
git clone --depth 1 --no-tags https://github.com/edelist/multimodal-digital-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575579101
git clone --depth 1 --no-tags https://github.com/isole-01/mips_src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573546914
git clone --depth 1 --no-tags https://github.com/mn297/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573627938
git clone --depth 1 --no-tags https://github.com/RyanNeedSleep/RISCV-Piplined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572103798
git clone --depth 1 --no-tags https://github.com/powcoder/ELEC70056-AT510-MN-80001-r2p0-00rel0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576822811
git clone --depth 1 --no-tags https://github.com/Jimkana/M2_BE_voilier_JEANNIN_MAZARGUIL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576796670
git clone --depth 1 --no-tags https://github.com/luisadolfo180/modulador_a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574444694
git clone --depth 1 --no-tags https://github.com/ashwithkumar513/Lowpower8bitMulti.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574465676
git clone --depth 1 --no-tags https://github.com/shaos/tiny_silicon_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574343701
git clone --depth 1 --no-tags https://github.com/growly/bfg_mux_test_gf180mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574280592
git clone --depth 1 --no-tags https://github.com/browndeer/pyramiden_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574525731
git clone --depth 1 --no-tags https://github.com/sergiogarino/PROY-VERILOG-SGV-B73157.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575803230
git clone --depth 1 --no-tags https://github.com/anahiChavez/My-verilog-programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576139929
git clone --depth 1 --no-tags https://github.com/subhradip096/Microprocessor-Design-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574009480
git clone --depth 1 --no-tags https://github.com/RS9977/FuzzyLogicEdgeDetection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573965038
git clone --depth 1 --no-tags https://github.com/dsumigar/EC311Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573269939
git clone --depth 1 --no-tags https://github.com/Manoj-2702/Shift-Left-Shift-Right-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573755390
git clone --depth 1 --no-tags https://github.com/Tyan-0978/RISC-V_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574019498
git clone --depth 1 --no-tags https://github.com/lucapezza/patmos-chip-luca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572749662
git clone --depth 1 --no-tags https://github.com/Ariel-Ohayon/HIT-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573111687
git clone --depth 1 --no-tags https://github.com/sarsh280/pwm_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572713351
git clone --depth 1 --no-tags https://github.com/aedancullen/SuSoC-gf180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573186141
git clone --depth 1 --no-tags https://github.com/formatwar/tt02-baudot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573146384
git clone --depth 1 --no-tags https://github.com/AyaseErii/gf180-demo-binary_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573061424
git clone --depth 1 --no-tags https://github.com/sayeekumar332/uP16_gfmpw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576532389
git clone --depth 1 --no-tags https://github.com/shushruthholla/pmp_formal-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576214550
git clone --depth 1 --no-tags https://github.com/pvillacorta/DTCI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577274852
git clone --depth 1 --no-tags https://github.com/matteocordray/cordray_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577481977
git clone --depth 1 --no-tags https://github.com/Ahmed0100/reaction_timer_sseg_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577388014
git clone --depth 1 --no-tags https://github.com/BriZoo25/RockPaperScissors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575894730
git clone --depth 1 --no-tags https://github.com/gpchandere/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571257443
git clone --depth 1 --no-tags https://github.com/lraiff/Logic_Design_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571845147
git clone --depth 1 --no-tags https://github.com/Akilax0/RV32IM-pipeline-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572292049
git clone --depth 1 --no-tags https://github.com/lejlahusi/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572341522
git clone --depth 1 --no-tags https://github.com/saicharan48/Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571652878
git clone --depth 1 --no-tags https://github.com/bitluni/tt02-option23ser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573437223
git clone --depth 1 --no-tags https://github.com/Ameli98/2022fall_CA_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573331131
git clone --depth 1 --no-tags https://github.com/SiddhantNayak5/iiitb_vm_mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574903391
git clone --depth 1 --no-tags https://github.com/santosh2407/Implementation-of-Basic-Logic-Gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575076950
git clone --depth 1 --no-tags https://github.com/noemiabril/TSConf_MiSTer-DE1-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574147381
git clone --depth 1 --no-tags https://github.com/mukullokhande99/fp_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575542104
git clone --depth 1 --no-tags https://github.com/Ahmed0100/text_screen_generator_vga_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577357826
git clone --depth 1 --no-tags https://github.com/alfredo-machiavelli/design_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577564661
git clone --depth 1 --no-tags https://github.com/hmoyen/EstacionamentoGRP6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571805602
git clone --depth 1 --no-tags https://github.com/hasanmutlu26/Hardware-Trojan-Detection-Using-Delay-Ratio-Method-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571274614
git clone --depth 1 --no-tags https://github.com/malcolm-hayes/ece369-competiton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571789965
