Design Entry;HDL Check||(null)||Checking HDL syntax of 'Send_Request.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:N64
Implementation;Synthesis|| CL168 ||@W:Removing instance MSS_ADLIB_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||N64.srr(54);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\synthesis\N64.srr'/linenumber/54||N64_MSS.v(68);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\component\work\N64_MSS\N64_MSS.v'/linenumber/68
Implementation;Synthesis|| CG133 ||@W:Object counter is declared but not assigned. Either assign a value or remove the declaration.||N64.srr(57);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\synthesis\N64.srr'/linenumber/57||Send_Request.v(10);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\hdl\Send_Request.v'/linenumber/10
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||N64.srr(60);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\synthesis\N64.srr'/linenumber/60||N64_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\component\work\N64_MSS\MSS_CCC_0\N64_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||N64.srr(61);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\synthesis\N64.srr'/linenumber/61||N64_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\component\work\N64_MSS\MSS_CCC_0\N64_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||N64.srr(62);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\synthesis\N64.srr'/linenumber/62||N64_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\component\work\N64_MSS\MSS_CCC_0\N64_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| MT462 ||@W:Net clock_divider_100_0.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.||N64.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\synthesis\N64.srr'/linenumber/144||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'c:\users\pearcere\documents\n64\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 36 sequential elements including Send_Request_0.poll[35:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||N64.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\synthesis\N64.srr'/linenumber/161||send_request.v(14);liberoaction://cross_probe/hdl/file/'c:\users\pearcere\documents\n64\hdl\send_request.v'/linenumber/14
Implementation;Synthesis|| MT462 ||@W:Net clock_divider_100_0.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.||N64.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\synthesis\N64.srr'/linenumber/168||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'c:\users\pearcere\documents\n64\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MF511 ||@W:Found issues with constraints. Please check constraint checker report "C:\Users\pearcere\Documents\N64\synthesis\N64_cck.rpt" .||N64.srr(171);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\synthesis\N64.srr'/linenumber/171||null;null
Implementation;Synthesis|| MT462 ||@W:Net clock_divider_100_0.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.||N64.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\synthesis\N64.srr'/linenumber/212||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'c:\users\pearcere\documents\n64\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MT548 ||@W:Source for clock FCLK not found in netlist. Run the constraint checker to verify if constraints are applied correctly.||N64.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\synthesis\N64.srr'/linenumber/343||mss_tshell_syn.sdc(2);liberoaction://cross_probe/hdl/file/'c:/users/pearcere/documents/n64/component/work/n64_mss/mss_tshell_syn.sdc'/linenumber/2
Implementation;Compile;RootName:N64
Implementation;Compile||(null)||Please refer to the log file for details about 5 Warning(s) , 1 Info(s)||N64_compile_log.rpt;liberoaction://open_report/file/N64_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:N64
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||N64_placeroute_log.rpt;liberoaction://open_report/file/N64_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:N64
