// Seed: 3929281654
`timescale 1ps / 1ps `default_nettype id_1 `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4,
    output id_5,
    output id_6
);
  assign id_6 = id_2;
  reg id_7;
  assign id_7 = id_2;
  reg id_8 = 1;
  always @(posedge "") begin
    #1 #1;
    id_4 <= id_2;
    id_8#(.id_3(1'd0)) <= #1 id_3 - 1;
    id_8 <= 1;
  end
endmodule
