 // SPDX-License-Identifier: GPL-2.0+
/*
 *  Copyright (C) 2011 - 2015 Xilinx
 *  Copyright (C) 2012 National Instruments Corp.
 */
/dts-v1/;
#include "zynq-7000.dtsi"

/ {
	model = "Flipper Devices Ichigo v1 development board";
	compatible = "flipperdevices,zynq-ichigo-v1", "xlnx,zynq-ichigo-v1", "xlnx,zynq-7000";

	aliases {
		serial0 = &uart1;
	};

	memory@0 {
		device_type = "memory";
		reg = <0x0 0x20000000>;
	};

	chosen {
		bootargs = "";
		stdout-path = "serial0:115200n8";
	};

	usb_phy0: phy0@e0002000 {
		compatible = "ulpi-phy";
		#phy-cells = <0>;
		reg = <0xe0002000 0x1000>;
		view-port = <0x0170>;
		drv-vbus;
	};
};

&clkc {
	ps-clk-frequency = <33333333>;
};

&qspi {
	u-boot,dm-pre-reloc;
	status = "okay";
	is-dual = <0>;
	num-cs = <1>;
	flash@0 {
		compatible = "winbond,w25q128", "jedec,spi-nor";
		reg = <0>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
		spi-max-frequency = <50000000>;
		m25p,fast-read;
		#address-cells = <1>;
		#size-cells = <1>;
		partition@0 {
			label = "spl";
			reg = <0x0 0x40000>;
		};
		partition@40000 {
			label = "environment-1";
			reg = <0x40000 0x20000>;
		};
		partition@60000 {
			label = "environment-2";
			reg = <0x60000 0x20000>;
		};
		partition@80000 {
			label = "bootscript";
			reg = <0x80000 0x40000>;
		};
		partition@C0000 {
			label = "spare";
			reg = <0xC0000 0x40000>;
		};
		partition@100000 {
			label = "u-boot";
			reg = <0x100000 0x100000>;
		};
		partition@200000 {
			label = "bitstream";
			reg = <0x200000 0xE00000>;
		};
	};
};

&sdhci0 {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&uart1 {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&usb0 {
	status = "okay";
	dr_mode = "peripheral";
	usb-phy = <&usb_phy0>;
	usb-reset = <&gpio0 10 0>;
};
