/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.39
Hash     : 2b62c52
Date     : Oct 11 2023
Type     : Engineering
Log Time   : Wed Oct 11 13:16:38 2023 GMT
#Timing report of worst 96 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 82

#Path 1
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[36].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
P[0].C[0] (dffre)                                                                             0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                           0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                       0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                      0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                                   0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                                0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                                 0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                                0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                                 0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                                0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                                 0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                                0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                                 0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                                0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                                 0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                                0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                                 0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                                0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                                 0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                                0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                                 0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                                0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                                0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                               0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                                0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                               0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                                0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                               0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                                0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                               0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                                0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                               0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                                0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                               0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                                0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                               0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                                0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                               0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                                0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                               0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                                0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                               0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                                0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                               0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                                0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                               0.020    21.280
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                                0.890    22.171
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                               0.020    22.191
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                                0.890    23.081
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                               0.020    23.101
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                                0.890    23.991
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                               0.020    24.011
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                                0.890    24.902
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                               0.020    24.922
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                                0.890    25.812
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                               0.020    25.832
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                                0.890    26.723
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                               0.020    26.743
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                                0.890    27.633
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                               0.020    27.653
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                                0.890    28.543
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                               0.020    28.563
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                                0.890    29.454
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry)                               0.020    29.474
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry)                                0.890    30.364
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry)                               0.020    30.384
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry)                                0.890    31.275
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry)                               0.020    31.295
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry)                                0.890    32.185
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry)                               0.020    32.205
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry)                                0.890    33.096
$auto$alumacc.cc:485:replace_alu$27.C[34].cout[0] (adder_carry)                               0.020    33.115
$auto$alumacc.cc:485:replace_alu$27.C[35].cin[0] (adder_carry)                                0.890    34.006
$auto$alumacc.cc:485:replace_alu$27.C[35].cout[0] (adder_carry)                               0.020    34.026
$auto$alumacc.cc:485:replace_alu$27.C[36].cin[0] (adder_carry)                                0.890    34.916
$auto$alumacc.cc:485:replace_alu$27.C[36].cout[0] (adder_carry)                               0.020    34.936
$abc$2218$auto$alumacc.cc:485:replace_alu$27.co.cin[0] (adder_carry)                          0.890    35.827
$abc$2218$auto$alumacc.cc:485:replace_alu$27.co.sumout[0] (adder_carry)                       0.037    35.864
$abc$3053$li36_li36.in[1] (.names)                                                            0.890    36.754
$abc$3053$li36_li36.out[0] (.names)                                                           0.197    36.951
P[36].D[0] (dffre)                                                                            0.890    37.842
data arrival time                                                                                      37.842

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
P[36].C[0] (dffre)                                                                            0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                     -37.842
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -36.983


#Path 2
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[37].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
P[0].C[0] (dffre)                                                                             0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                           0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                       0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                      0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                                   0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                                0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                                 0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                                0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                                 0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                                0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                                 0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                                0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                                 0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                                0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                                 0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                                0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                                 0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                                0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                                 0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                                0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                                 0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                                0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                                0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                               0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                                0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                               0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                                0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                               0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                                0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                               0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                                0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                               0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                                0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                               0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                                0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                               0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                                0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                               0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                                0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                               0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                                0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                               0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                                0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                               0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                                0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                               0.020    21.280
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                                0.890    22.171
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                               0.020    22.191
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                                0.890    23.081
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                               0.020    23.101
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                                0.890    23.991
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                               0.020    24.011
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                                0.890    24.902
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                               0.020    24.922
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                                0.890    25.812
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                               0.020    25.832
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                                0.890    26.723
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                               0.020    26.743
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                                0.890    27.633
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                               0.020    27.653
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                                0.890    28.543
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                               0.020    28.563
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                                0.890    29.454
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry)                               0.020    29.474
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry)                                0.890    30.364
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry)                               0.020    30.384
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry)                                0.890    31.275
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry)                               0.020    31.295
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry)                                0.890    32.185
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry)                               0.020    32.205
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry)                                0.890    33.096
$auto$alumacc.cc:485:replace_alu$27.C[34].cout[0] (adder_carry)                               0.020    33.115
$auto$alumacc.cc:485:replace_alu$27.C[35].cin[0] (adder_carry)                                0.890    34.006
$auto$alumacc.cc:485:replace_alu$27.C[35].cout[0] (adder_carry)                               0.020    34.026
$auto$alumacc.cc:485:replace_alu$27.C[36].cin[0] (adder_carry)                                0.890    34.916
$auto$alumacc.cc:485:replace_alu$27.C[36].cout[0] (adder_carry)                               0.020    34.936
$abc$2218$auto$alumacc.cc:485:replace_alu$27.co.cin[0] (adder_carry)                          0.890    35.827
$abc$2218$auto$alumacc.cc:485:replace_alu$27.co.sumout[0] (adder_carry)                       0.037    35.864
$abc$3053$li37_li37.in[3] (.names)                                                            0.890    36.754
$abc$3053$li37_li37.out[0] (.names)                                                           0.136    36.890
P[37].D[0] (dffre)                                                                            0.890    37.780
data arrival time                                                                                      37.780

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
P[37].C[0] (dffre)                                                                            0.890     0.890
clock uncertainty                                                                             0.000     0.890
cell setup time                                                                              -0.032     0.859
data required time                                                                                      0.859
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.859
data arrival time                                                                                     -37.780
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -36.921


#Path 3
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[35].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020    21.280
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.890    22.171
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020    22.191
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.890    23.081
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020    23.101
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.890    23.991
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020    24.011
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.890    24.902
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020    24.922
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.890    25.812
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020    25.832
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.890    26.723
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020    26.743
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.890    27.633
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                         0.020    27.653
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                          0.890    28.543
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                         0.020    28.563
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                          0.890    29.454
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry)                         0.020    29.474
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry)                          0.890    30.364
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry)                         0.020    30.384
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry)                          0.890    31.275
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry)                         0.020    31.295
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry)                          0.890    32.185
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry)                         0.020    32.205
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry)                          0.890    33.096
$auto$alumacc.cc:485:replace_alu$27.C[34].cout[0] (adder_carry)                         0.020    33.115
$auto$alumacc.cc:485:replace_alu$27.C[35].cin[0] (adder_carry)                          0.890    34.006
$auto$alumacc.cc:485:replace_alu$27.C[35].cout[0] (adder_carry)                         0.020    34.026
$auto$alumacc.cc:485:replace_alu$27.C[36].cin[0] (adder_carry)                          0.890    34.916
$auto$alumacc.cc:485:replace_alu$27.C[36].sumout[0] (adder_carry)                       0.037    34.953
$abc$3053$li35_li35.in[0] (.names)                                                      0.890    35.844
$abc$3053$li35_li35.out[0] (.names)                                                     0.218    36.062
P[35].D[0] (dffre)                                                                      0.890    36.952
data arrival time                                                                                36.952

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[35].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -36.952
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -36.093


#Path 4
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[34].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020    21.280
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.890    22.171
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020    22.191
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.890    23.081
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020    23.101
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.890    23.991
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020    24.011
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.890    24.902
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020    24.922
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.890    25.812
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020    25.832
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.890    26.723
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020    26.743
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.890    27.633
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                         0.020    27.653
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                          0.890    28.543
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                         0.020    28.563
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                          0.890    29.454
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry)                         0.020    29.474
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry)                          0.890    30.364
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry)                         0.020    30.384
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry)                          0.890    31.275
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry)                         0.020    31.295
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry)                          0.890    32.185
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry)                         0.020    32.205
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry)                          0.890    33.096
$auto$alumacc.cc:485:replace_alu$27.C[34].cout[0] (adder_carry)                         0.020    33.115
$auto$alumacc.cc:485:replace_alu$27.C[35].cin[0] (adder_carry)                          0.890    34.006
$auto$alumacc.cc:485:replace_alu$27.C[35].sumout[0] (adder_carry)                       0.037    34.043
$abc$3053$li34_li34.in[0] (.names)                                                      0.890    34.933
$abc$3053$li34_li34.out[0] (.names)                                                     0.218    35.151
P[34].D[0] (dffre)                                                                      0.890    36.042
data arrival time                                                                                36.042

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[34].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -36.042
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -35.183


#Path 5
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[33].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020    21.280
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.890    22.171
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020    22.191
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.890    23.081
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020    23.101
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.890    23.991
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020    24.011
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.890    24.902
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020    24.922
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.890    25.812
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020    25.832
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.890    26.723
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020    26.743
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.890    27.633
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                         0.020    27.653
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                          0.890    28.543
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                         0.020    28.563
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                          0.890    29.454
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry)                         0.020    29.474
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry)                          0.890    30.364
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry)                         0.020    30.384
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry)                          0.890    31.275
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry)                         0.020    31.295
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry)                          0.890    32.185
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry)                         0.020    32.205
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry)                          0.890    33.096
$auto$alumacc.cc:485:replace_alu$27.C[34].sumout[0] (adder_carry)                       0.037    33.132
$abc$3053$li33_li33.in[0] (.names)                                                      0.890    34.023
$abc$3053$li33_li33.out[0] (.names)                                                     0.218    34.241
P[33].D[0] (dffre)                                                                      0.890    35.132
data arrival time                                                                                35.132

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[33].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -35.132
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -34.273


#Path 6
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[32].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020    21.280
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.890    22.171
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020    22.191
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.890    23.081
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020    23.101
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.890    23.991
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020    24.011
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.890    24.902
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020    24.922
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.890    25.812
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020    25.832
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.890    26.723
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020    26.743
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.890    27.633
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                         0.020    27.653
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                          0.890    28.543
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                         0.020    28.563
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                          0.890    29.454
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry)                         0.020    29.474
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry)                          0.890    30.364
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry)                         0.020    30.384
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry)                          0.890    31.275
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry)                         0.020    31.295
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry)                          0.890    32.185
$auto$alumacc.cc:485:replace_alu$27.C[33].sumout[0] (adder_carry)                       0.037    32.222
$abc$3053$li32_li32.in[0] (.names)                                                      0.890    33.113
$abc$3053$li32_li32.out[0] (.names)                                                     0.218    33.331
P[32].D[0] (dffre)                                                                      0.890    34.221
data arrival time                                                                                34.221

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[32].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -34.221
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -33.362


#Path 7
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020    21.280
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.890    22.171
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020    22.191
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.890    23.081
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020    23.101
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.890    23.991
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020    24.011
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.890    24.902
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020    24.922
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.890    25.812
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020    25.832
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.890    26.723
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020    26.743
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.890    27.633
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                         0.020    27.653
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                          0.890    28.543
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                         0.020    28.563
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                          0.890    29.454
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry)                         0.020    29.474
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry)                          0.890    30.364
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry)                         0.020    30.384
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry)                          0.890    31.275
$auto$alumacc.cc:485:replace_alu$27.C[32].sumout[0] (adder_carry)                       0.037    31.312
$abc$3053$li31_li31.in[0] (.names)                                                      0.890    32.202
$abc$3053$li31_li31.out[0] (.names)                                                     0.218    32.420
P[31].D[0] (dffre)                                                                      0.890    33.311
data arrival time                                                                                33.311

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[31].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -33.311
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -32.452


#Path 8
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020    21.280
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.890    22.171
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020    22.191
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.890    23.081
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020    23.101
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.890    23.991
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020    24.011
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.890    24.902
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020    24.922
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.890    25.812
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020    25.832
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.890    26.723
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020    26.743
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.890    27.633
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                         0.020    27.653
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                          0.890    28.543
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                         0.020    28.563
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                          0.890    29.454
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry)                         0.020    29.474
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry)                          0.890    30.364
$auto$alumacc.cc:485:replace_alu$27.C[31].sumout[0] (adder_carry)                       0.037    30.401
$abc$3053$li30_li30.in[0] (.names)                                                      0.890    31.292
$abc$3053$li30_li30.out[0] (.names)                                                     0.218    31.510
P[30].D[0] (dffre)                                                                      0.890    32.400
data arrival time                                                                                32.400

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[30].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -32.400
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -31.541


#Path 9
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020    21.280
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.890    22.171
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020    22.191
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.890    23.081
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020    23.101
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.890    23.991
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020    24.011
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.890    24.902
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020    24.922
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.890    25.812
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020    25.832
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.890    26.723
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020    26.743
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.890    27.633
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                         0.020    27.653
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                          0.890    28.543
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                         0.020    28.563
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                          0.890    29.454
$auto$alumacc.cc:485:replace_alu$27.C[30].sumout[0] (adder_carry)                       0.037    29.491
$abc$3053$li29_li29.in[0] (.names)                                                      0.890    30.381
$abc$3053$li29_li29.out[0] (.names)                                                     0.218    30.599
P[29].D[0] (dffre)                                                                      0.890    31.490
data arrival time                                                                                31.490

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[29].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -31.490
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -30.631


#Path 10
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[28].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020    21.280
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.890    22.171
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020    22.191
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.890    23.081
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020    23.101
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.890    23.991
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020    24.011
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.890    24.902
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020    24.922
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.890    25.812
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020    25.832
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.890    26.723
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020    26.743
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.890    27.633
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                         0.020    27.653
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                          0.890    28.543
$auto$alumacc.cc:485:replace_alu$27.C[29].sumout[0] (adder_carry)                       0.037    28.580
$abc$3053$li28_li28.in[0] (.names)                                                      0.890    29.471
$abc$3053$li28_li28.out[0] (.names)                                                     0.218    29.689
P[28].D[0] (dffre)                                                                      0.890    30.579
data arrival time                                                                                30.579

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[28].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -30.579
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -29.721


#Path 11
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[27].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020    21.280
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.890    22.171
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020    22.191
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.890    23.081
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020    23.101
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.890    23.991
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020    24.011
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.890    24.902
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020    24.922
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.890    25.812
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020    25.832
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.890    26.723
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020    26.743
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.890    27.633
$auto$alumacc.cc:485:replace_alu$27.C[28].sumout[0] (adder_carry)                       0.037    27.670
$abc$3053$li27_li27.in[0] (.names)                                                      0.890    28.561
$abc$3053$li27_li27.out[0] (.names)                                                     0.218    28.779
P[27].D[0] (dffre)                                                                      0.890    29.669
data arrival time                                                                                29.669

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[27].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -29.669
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -28.810


#Path 12
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[26].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020    21.280
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.890    22.171
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020    22.191
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.890    23.081
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020    23.101
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.890    23.991
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020    24.011
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.890    24.902
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020    24.922
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.890    25.812
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020    25.832
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.890    26.723
$auto$alumacc.cc:485:replace_alu$27.C[27].sumout[0] (adder_carry)                       0.037    26.760
$abc$3053$li26_li26.in[0] (.names)                                                      0.890    27.650
$abc$3053$li26_li26.out[0] (.names)                                                     0.218    27.868
P[26].D[0] (dffre)                                                                      0.890    28.759
data arrival time                                                                                28.759

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[26].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -28.759
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -27.900


#Path 13
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[25].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020    21.280
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.890    22.171
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020    22.191
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.890    23.081
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020    23.101
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.890    23.991
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020    24.011
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.890    24.902
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020    24.922
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.890    25.812
$auto$alumacc.cc:485:replace_alu$27.C[26].sumout[0] (adder_carry)                       0.037    25.849
$abc$3053$li25_li25.in[0] (.names)                                                      0.890    26.740
$abc$3053$li25_li25.out[0] (.names)                                                     0.218    26.958
P[25].D[0] (dffre)                                                                      0.890    27.848
data arrival time                                                                                27.848

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[25].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -27.848
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -26.989


#Path 14
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[24].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020    21.280
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.890    22.171
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020    22.191
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.890    23.081
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020    23.101
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.890    23.991
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020    24.011
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.890    24.902
$auto$alumacc.cc:485:replace_alu$27.C[25].sumout[0] (adder_carry)                       0.037    24.939
$abc$3053$li24_li24.in[0] (.names)                                                      0.890    25.829
$abc$3053$li24_li24.out[0] (.names)                                                     0.218    26.047
P[24].D[0] (dffre)                                                                      0.890    26.938
data arrival time                                                                                26.938

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[24].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -26.938
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -26.079


#Path 15
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[23].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020    21.280
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.890    22.171
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020    22.191
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.890    23.081
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020    23.101
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.890    23.991
$auto$alumacc.cc:485:replace_alu$27.C[24].sumout[0] (adder_carry)                       0.037    24.028
$abc$3053$li23_li23.in[0] (.names)                                                      0.890    24.919
$abc$3053$li23_li23.out[0] (.names)                                                     0.218    25.137
P[23].D[0] (dffre)                                                                      0.890    26.027
data arrival time                                                                                26.027

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[23].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -26.027
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -25.169


#Path 16
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[22].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020    21.280
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.890    22.171
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020    22.191
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.890    23.081
$auto$alumacc.cc:485:replace_alu$27.C[23].sumout[0] (adder_carry)                       0.037    23.118
$abc$3053$li22_li22.in[0] (.names)                                                      0.890    24.008
$abc$3053$li22_li22.out[0] (.names)                                                     0.218    24.227
P[22].D[0] (dffre)                                                                      0.890    25.117
data arrival time                                                                                25.117

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[22].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -25.117
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -24.258


#Path 17
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[21].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020    21.280
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.890    22.171
$auto$alumacc.cc:485:replace_alu$27.C[22].sumout[0] (adder_carry)                       0.037    22.208
$abc$3053$li21_li21.in[0] (.names)                                                      0.890    23.098
$abc$3053$li21_li21.out[0] (.names)                                                     0.218    23.316
P[21].D[0] (dffre)                                                                      0.890    24.207
data arrival time                                                                                24.207

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[21].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -24.207
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -23.348


#Path 18
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[20].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020    20.370
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.890    21.260
$auto$alumacc.cc:485:replace_alu$27.C[21].sumout[0] (adder_carry)                       0.037    21.297
$abc$3053$li20_li20.in[0] (.names)                                                      0.890    22.188
$abc$3053$li20_li20.out[0] (.names)                                                     0.218    22.406
P[20].D[0] (dffre)                                                                      0.890    23.296
data arrival time                                                                                23.296

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[20].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -23.296
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -22.437


#Path 19
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[19].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020    19.459
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.890    20.350
$auto$alumacc.cc:485:replace_alu$27.C[20].sumout[0] (adder_carry)                       0.037    20.387
$abc$3053$li19_li19.in[0] (.names)                                                      0.890    21.277
$abc$3053$li19_li19.out[0] (.names)                                                     0.218    21.495
P[19].D[0] (dffre)                                                                      0.890    22.386
data arrival time                                                                                22.386

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[19].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -22.386
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -21.527


#Path 20
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[18].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020    18.549
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.890    19.439
$auto$alumacc.cc:485:replace_alu$27.C[19].sumout[0] (adder_carry)                       0.037    19.476
$abc$3053$li18_li18.in[0] (.names)                                                      0.890    20.367
$abc$3053$li18_li18.out[0] (.names)                                                     0.218    20.585
P[18].D[0] (dffre)                                                                      0.890    21.475
data arrival time                                                                                21.475

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[18].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -21.475
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -20.616


#Path 21
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[17].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020    17.638
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.890    18.529
$auto$alumacc.cc:485:replace_alu$27.C[18].sumout[0] (adder_carry)                       0.037    18.566
$abc$3053$li17_li17.in[0] (.names)                                                      0.890    19.456
$abc$3053$li17_li17.out[0] (.names)                                                     0.218    19.674
P[17].D[0] (dffre)                                                                      0.890    20.565
data arrival time                                                                                20.565

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[17].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -20.565
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -19.706


#Path 22
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[16].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020    16.728
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.890    17.619
$auto$alumacc.cc:485:replace_alu$27.C[17].sumout[0] (adder_carry)                       0.037    17.655
$abc$3053$li16_li16.in[0] (.names)                                                      0.890    18.546
$abc$3053$li16_li16.out[0] (.names)                                                     0.218    18.764
P[16].D[0] (dffre)                                                                      0.890    19.655
data arrival time                                                                                19.655

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[16].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -19.655
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -18.796


#Path 23
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[15].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.020    15.818
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.890    16.708
$auto$alumacc.cc:485:replace_alu$27.C[16].sumout[0] (adder_carry)                       0.037    16.745
$abc$3053$li15_li15.in[0] (.names)                                                      0.890    17.636
$abc$3053$li15_li15.out[0] (.names)                                                     0.218    17.854
P[15].D[0] (dffre)                                                                      0.890    18.744
data arrival time                                                                                18.744

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[15].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -18.744
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -17.885


#Path 24
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[14].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry)                         0.020    14.907
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry)                          0.890    15.798
$auto$alumacc.cc:485:replace_alu$27.C[15].sumout[0] (adder_carry)                       0.037    15.835
$abc$3053$li14_li14.in[0] (.names)                                                      0.890    16.725
$abc$3053$li14_li14.out[0] (.names)                                                     0.218    16.943
P[14].D[0] (dffre)                                                                      0.890    17.834
data arrival time                                                                                17.834

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[14].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -17.834
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -16.975


#Path 25
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[13].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.020    13.997
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.890    14.887
$auto$alumacc.cc:485:replace_alu$27.C[14].sumout[0] (adder_carry)                       0.037    14.924
$abc$3053$li13_li13.in[0] (.names)                                                      0.890    15.815
$abc$3053$li13_li13.out[0] (.names)                                                     0.218    16.033
P[13].D[0] (dffre)                                                                      0.890    16.923
data arrival time                                                                                16.923

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[13].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -16.923
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -16.064


#Path 26
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[12].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry)                         0.020    13.086
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry)                          0.890    13.977
$auto$alumacc.cc:485:replace_alu$27.C[13].sumout[0] (adder_carry)                       0.037    14.014
$abc$3053$li12_li12.in[0] (.names)                                                      0.890    14.904
$abc$3053$li12_li12.out[0] (.names)                                                     0.218    15.122
P[12].D[0] (dffre)                                                                      0.890    16.013
data arrival time                                                                                16.013

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[12].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -16.013
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -15.154


#Path 27
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[11].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020    12.176
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.890    13.066
$auto$alumacc.cc:485:replace_alu$27.C[12].sumout[0] (adder_carry)                       0.037    13.103
$abc$3053$li11_li11.in[0] (.names)                                                      0.890    13.994
$abc$3053$li11_li11.out[0] (.names)                                                     0.218    14.212
P[11].D[0] (dffre)                                                                      0.890    15.103
data arrival time                                                                                15.103

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[11].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -15.103
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -14.244


#Path 28
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[10].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020    11.266
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.890    12.156
$auto$alumacc.cc:485:replace_alu$27.C[11].sumout[0] (adder_carry)                       0.037    12.193
$abc$3053$li10_li10.in[0] (.names)                                                      0.890    13.084
$abc$3053$li10_li10.out[0] (.names)                                                     0.218    13.302
P[10].D[0] (dffre)                                                                      0.890    14.192
data arrival time                                                                                14.192

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[10].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -14.192
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -13.333


#Path 29
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[9].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[0].C[0] (dffre)                                                                       0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                     0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                 0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                                0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                             0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                          0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                           0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                          0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                           0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                          0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                           0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020    10.355
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.890    11.246
$auto$alumacc.cc:485:replace_alu$27.C[10].sumout[0] (adder_carry)                       0.037    11.283
$abc$3053$li09_li09.in[0] (.names)                                                      0.890    12.173
$abc$3053$li09_li09.out[0] (.names)                                                     0.218    12.391
P[9].D[0] (dffre)                                                                       0.890    13.282
data arrival time                                                                                13.282

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[9].C[0] (dffre)                                                                       0.890     0.890
clock uncertainty                                                                       0.000     0.890
cell setup time                                                                        -0.032     0.859
data required time                                                                                0.859
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.859
data arrival time                                                                               -13.282
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -12.423


#Path 30
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[8].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[0].C[0] (dffre)                                                                      0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                    0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                               0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                            0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                         0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                          0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                         0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                          0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                         0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                          0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                         0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                          0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                         0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                          0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                         0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                          0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                         0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                          0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                         0.020     9.445
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                          0.890    10.335
$auto$alumacc.cc:485:replace_alu$27.C[9].sumout[0] (adder_carry)                       0.037    10.372
$abc$3053$li08_li08.in[0] (.names)                                                     0.890    11.263
$abc$3053$li08_li08.out[0] (.names)                                                    0.218    11.481
P[8].D[0] (dffre)                                                                      0.890    12.371
data arrival time                                                                               12.371

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[8].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                      0.000     0.890
cell setup time                                                                       -0.032     0.859
data required time                                                                               0.859
------------------------------------------------------------------------------------------------------
data required time                                                                               0.859
data arrival time                                                                              -12.371
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -11.512


#Path 31
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[7].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[0].C[0] (dffre)                                                                      0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                    0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                               0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                            0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                         0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                          0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                         0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                          0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                         0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                          0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                         0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                          0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                         0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                          0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                         0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                          0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                         0.020     8.534
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                          0.890     9.425
$auto$alumacc.cc:485:replace_alu$27.C[8].sumout[0] (adder_carry)                       0.037     9.462
$abc$3053$li07_li07.in[0] (.names)                                                     0.890    10.352
$abc$3053$li07_li07.out[0] (.names)                                                    0.218    10.570
P[7].D[0] (dffre)                                                                      0.890    11.461
data arrival time                                                                               11.461

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[7].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                      0.000     0.890
cell setup time                                                                       -0.032     0.859
data required time                                                                               0.859
------------------------------------------------------------------------------------------------------
data required time                                                                               0.859
data arrival time                                                                              -11.461
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -10.602


#Path 32
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[6].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[0].C[0] (dffre)                                                                      0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                    0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                               0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                            0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                         0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                          0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                         0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                          0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                         0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                          0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                         0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                          0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                         0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                          0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                         0.020     7.624
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                          0.890     8.514
$auto$alumacc.cc:485:replace_alu$27.C[7].sumout[0] (adder_carry)                       0.037     8.551
$abc$3053$li06_li06.in[0] (.names)                                                     0.890     9.442
$abc$3053$li06_li06.out[0] (.names)                                                    0.218     9.660
P[6].D[0] (dffre)                                                                      0.890    10.550
data arrival time                                                                               10.550

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[6].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                      0.000     0.890
cell setup time                                                                       -0.032     0.859
data required time                                                                               0.859
------------------------------------------------------------------------------------------------------
data required time                                                                               0.859
data arrival time                                                                              -10.550
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -9.692


#Path 33
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[5].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[0].C[0] (dffre)                                                                      0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                    0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                               0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                            0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                         0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                          0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                         0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                          0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                         0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                          0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                         0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                          0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                         0.020     6.714
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                          0.890     7.604
$auto$alumacc.cc:485:replace_alu$27.C[6].sumout[0] (adder_carry)                       0.037     7.641
$abc$3053$li05_li05.in[0] (.names)                                                     0.890     8.531
$abc$3053$li05_li05.out[0] (.names)                                                    0.218     8.750
P[5].D[0] (dffre)                                                                      0.890     9.640
data arrival time                                                                                9.640

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[5].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                      0.000     0.890
cell setup time                                                                       -0.032     0.859
data required time                                                                               0.859
------------------------------------------------------------------------------------------------------
data required time                                                                               0.859
data arrival time                                                                               -9.640
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -8.781


#Path 34
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[4].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[0].C[0] (dffre)                                                                      0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                    0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                               0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                            0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                         0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                          0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                         0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                          0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                         0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                          0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                         0.020     5.803
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                          0.890     6.694
$auto$alumacc.cc:485:replace_alu$27.C[5].sumout[0] (adder_carry)                       0.037     6.731
$abc$3053$li04_li04.in[0] (.names)                                                     0.890     7.621
$abc$3053$li04_li04.out[0] (.names)                                                    0.218     7.839
P[4].D[0] (dffre)                                                                      0.890     8.730
data arrival time                                                                                8.730

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[4].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                      0.000     0.890
cell setup time                                                                       -0.032     0.859
data required time                                                                               0.859
------------------------------------------------------------------------------------------------------
data required time                                                                               0.859
data arrival time                                                                               -8.730
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -7.871


#Path 35
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[3].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[0].C[0] (dffre)                                                                      0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                    0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                               0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                            0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                         0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                          0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                         0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                          0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].cout[0] (adder_carry)                         0.020     4.893
$auto$alumacc.cc:485:replace_alu$27.C[4].cin[0] (adder_carry)                          0.890     5.783
$auto$alumacc.cc:485:replace_alu$27.C[4].sumout[0] (adder_carry)                       0.037     5.820
$abc$3053$li03_li03.in[0] (.names)                                                     0.890     6.711
$abc$3053$li03_li03.out[0] (.names)                                                    0.218     6.929
P[3].D[0] (dffre)                                                                      0.890     7.819
data arrival time                                                                                7.819

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[3].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                      0.000     0.890
cell setup time                                                                       -0.032     0.859
data required time                                                                               0.859
------------------------------------------------------------------------------------------------------
data required time                                                                               0.859
data arrival time                                                                               -7.819
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -6.960


#Path 36
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[0].C[0] (dffre)                                                                      0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                    0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                               0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                            0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                         0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                          0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].cout[0] (adder_carry)                         0.020     3.982
$auto$alumacc.cc:485:replace_alu$27.C[3].cin[0] (adder_carry)                          0.890     4.873
$auto$alumacc.cc:485:replace_alu$27.C[3].sumout[0] (adder_carry)                       0.037     4.910
$abc$3053$li02_li02.in[0] (.names)                                                     0.890     5.800
$abc$3053$li02_li02.out[0] (.names)                                                    0.218     6.018
P[2].D[0] (dffre)                                                                      0.890     6.909
data arrival time                                                                                6.909

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[2].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                      0.000     0.890
cell setup time                                                                       -0.032     0.859
data required time                                                                               0.859
------------------------------------------------------------------------------------------------------
data required time                                                                               0.859
data arrival time                                                                               -6.909
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -6.050


#Path 37
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[0].C[0] (dffre)                                                                      0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                    0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                               0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                            0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].cout[0] (adder_carry)                         0.028     3.072
$auto$alumacc.cc:485:replace_alu$27.C[2].cin[0] (adder_carry)                          0.890     3.962
$auto$alumacc.cc:485:replace_alu$27.C[2].sumout[0] (adder_carry)                       0.037     3.999
$abc$3053$li01_li01.in[0] (.names)                                                     0.890     4.890
$abc$3053$li01_li01.out[0] (.names)                                                    0.218     5.108
P[1].D[0] (dffre)                                                                      0.890     5.998
data arrival time                                                                                5.998

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[1].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                      0.000     0.890
cell setup time                                                                       -0.032     0.859
data required time                                                                               0.859
------------------------------------------------------------------------------------------------------
data required time                                                                               0.859
data arrival time                                                                               -5.998
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -5.139


#Path 38
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : P[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[0].C[0] (dffre)                                                                      0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                                                    0.154     1.044
$auto$alumacc.cc:485:replace_alu$27.S[0].in[0] (.names)                                0.890     1.935
$auto$alumacc.cc:485:replace_alu$27.S[0].out[0] (.names)                               0.218     2.153
$auto$alumacc.cc:485:replace_alu$27.C[1].p[0] (adder_carry)                            0.890     3.044
$auto$alumacc.cc:485:replace_alu$27.C[1].sumout[0] (adder_carry)                       0.037     3.080
$abc$3053$li00_li00.in[0] (.names)                                                     0.890     3.971
$abc$3053$li00_li00.out[0] (.names)                                                    0.218     4.189
P[0].D[0] (dffre)                                                                      0.890     5.079
data arrival time                                                                                5.079

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[0].C[0] (dffre)                                                                      0.890     0.890
clock uncertainty                                                                      0.000     0.890
cell setup time                                                                       -0.032     0.859
data required time                                                                               0.859
------------------------------------------------------------------------------------------------------
data required time                                                                               0.859
data arrival time                                                                               -5.079
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -4.220


#Path 39
Startpoint: P[1].Q[0] (dffre clocked by clk)
Endpoint  : out:P[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[1].C[0] (dffre)                                                0.890     0.890
P[1].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[1].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 40
Startpoint: P[14].Q[0] (dffre clocked by clk)
Endpoint  : out:P[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[14].C[0] (dffre)                                               0.890     0.890
P[14].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[14].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 41
Startpoint: P[28].Q[0] (dffre clocked by clk)
Endpoint  : out:P[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[28].C[0] (dffre)                                               0.890     0.890
P[28].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[28].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 42
Startpoint: P[27].Q[0] (dffre clocked by clk)
Endpoint  : out:P[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[27].C[0] (dffre)                                               0.890     0.890
P[27].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[27].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 43
Startpoint: P[26].Q[0] (dffre clocked by clk)
Endpoint  : out:P[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[26].C[0] (dffre)                                               0.890     0.890
P[26].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[26].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 44
Startpoint: P[25].Q[0] (dffre clocked by clk)
Endpoint  : out:P[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[25].C[0] (dffre)                                               0.890     0.890
P[25].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[25].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 45
Startpoint: P[24].Q[0] (dffre clocked by clk)
Endpoint  : out:P[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[24].C[0] (dffre)                                               0.890     0.890
P[24].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[24].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 46
Startpoint: P[23].Q[0] (dffre clocked by clk)
Endpoint  : out:P[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[23].C[0] (dffre)                                               0.890     0.890
P[23].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[23].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 47
Startpoint: P[22].Q[0] (dffre clocked by clk)
Endpoint  : out:P[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[22].C[0] (dffre)                                               0.890     0.890
P[22].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[22].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 48
Startpoint: P[21].Q[0] (dffre clocked by clk)
Endpoint  : out:P[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[21].C[0] (dffre)                                               0.890     0.890
P[21].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[21].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 49
Startpoint: P[20].Q[0] (dffre clocked by clk)
Endpoint  : out:P[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[20].C[0] (dffre)                                               0.890     0.890
P[20].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[20].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 50
Startpoint: P[19].Q[0] (dffre clocked by clk)
Endpoint  : out:P[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[19].C[0] (dffre)                                               0.890     0.890
P[19].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[19].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 51
Startpoint: P[18].Q[0] (dffre clocked by clk)
Endpoint  : out:P[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[18].C[0] (dffre)                                               0.890     0.890
P[18].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[18].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 52
Startpoint: P[17].Q[0] (dffre clocked by clk)
Endpoint  : out:P[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[17].C[0] (dffre)                                               0.890     0.890
P[17].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[17].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 53
Startpoint: P[16].Q[0] (dffre clocked by clk)
Endpoint  : out:P[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[16].C[0] (dffre)                                               0.890     0.890
P[16].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[16].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 54
Startpoint: P[15].Q[0] (dffre clocked by clk)
Endpoint  : out:P[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[15].C[0] (dffre)                                               0.890     0.890
P[15].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[15].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 55
Startpoint: P[29].Q[0] (dffre clocked by clk)
Endpoint  : out:P[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[29].C[0] (dffre)                                               0.890     0.890
P[29].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[29].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 56
Startpoint: P[13].Q[0] (dffre clocked by clk)
Endpoint  : out:P[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[13].C[0] (dffre)                                               0.890     0.890
P[13].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[13].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 57
Startpoint: P[12].Q[0] (dffre clocked by clk)
Endpoint  : out:P[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[12].C[0] (dffre)                                               0.890     0.890
P[12].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[12].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 58
Startpoint: P[11].Q[0] (dffre clocked by clk)
Endpoint  : out:P[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[11].C[0] (dffre)                                               0.890     0.890
P[11].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[11].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 59
Startpoint: P[10].Q[0] (dffre clocked by clk)
Endpoint  : out:P[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[10].C[0] (dffre)                                               0.890     0.890
P[10].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[10].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 60
Startpoint: P[9].Q[0] (dffre clocked by clk)
Endpoint  : out:P[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[9].C[0] (dffre)                                                0.890     0.890
P[9].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[9].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 61
Startpoint: P[8].Q[0] (dffre clocked by clk)
Endpoint  : out:P[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[8].C[0] (dffre)                                                0.890     0.890
P[8].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[8].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 62
Startpoint: P[7].Q[0] (dffre clocked by clk)
Endpoint  : out:P[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[7].C[0] (dffre)                                                0.890     0.890
P[7].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[7].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 63
Startpoint: P[6].Q[0] (dffre clocked by clk)
Endpoint  : out:P[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[6].C[0] (dffre)                                                0.890     0.890
P[6].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[6].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 64
Startpoint: P[5].Q[0] (dffre clocked by clk)
Endpoint  : out:P[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[5].C[0] (dffre)                                                0.890     0.890
P[5].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[5].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 65
Startpoint: P[4].Q[0] (dffre clocked by clk)
Endpoint  : out:P[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[4].C[0] (dffre)                                                0.890     0.890
P[4].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[4].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 66
Startpoint: P[3].Q[0] (dffre clocked by clk)
Endpoint  : out:P[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[3].C[0] (dffre)                                                0.890     0.890
P[3].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[3].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 67
Startpoint: P[2].Q[0] (dffre clocked by clk)
Endpoint  : out:P[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[2].C[0] (dffre)                                                0.890     0.890
P[2].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[2].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 68
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : out:P[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[0].C[0] (dffre)                                                0.890     0.890
P[0].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:P[0].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 69
Startpoint: P[30].Q[0] (dffre clocked by clk)
Endpoint  : out:P[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[30].C[0] (dffre)                                               0.890     0.890
P[30].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[30].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 70
Startpoint: P[31].Q[0] (dffre clocked by clk)
Endpoint  : out:P[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[31].C[0] (dffre)                                               0.890     0.890
P[31].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[31].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 71
Startpoint: P[32].Q[0] (dffre clocked by clk)
Endpoint  : out:P[32].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[32].C[0] (dffre)                                               0.890     0.890
P[32].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[32].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 72
Startpoint: P[33].Q[0] (dffre clocked by clk)
Endpoint  : out:P[33].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[33].C[0] (dffre)                                               0.890     0.890
P[33].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[33].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 73
Startpoint: P[34].Q[0] (dffre clocked by clk)
Endpoint  : out:P[34].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[34].C[0] (dffre)                                               0.890     0.890
P[34].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[34].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 74
Startpoint: P[35].Q[0] (dffre clocked by clk)
Endpoint  : out:P[35].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[35].C[0] (dffre)                                               0.890     0.890
P[35].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[35].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 75
Startpoint: P[36].Q[0] (dffre clocked by clk)
Endpoint  : out:P[36].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[36].C[0] (dffre)                                               0.890     0.890
P[36].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[36].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 76
Startpoint: P[37].Q[0] (dffre clocked by clk)
Endpoint  : out:P[37].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[37].C[0] (dffre)                                               0.890     0.890
P[37].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:P[37].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                          1.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#Path 77
Startpoint: A[10].inpad[0] (.input clocked by clk)
Endpoint  : i1[10].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[10].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li48_li48.in[0] (.names)                               0.890     0.890
$abc$3053$li48_li48.out[0] (.names)                              0.218     1.109
i1[10].D[0] (dffre)                                              0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[10].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 78
Startpoint: A[2].inpad[0] (.input clocked by clk)
Endpoint  : i1[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[2].inpad[0] (.input)                                           0.000     0.000
$abc$3053$li40_li40.in[0] (.names)                               0.890     0.890
$abc$3053$li40_li40.out[0] (.names)                              0.218     1.109
i1[2].D[0] (dffre)                                               0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[2].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 79
Startpoint: A[9].inpad[0] (.input clocked by clk)
Endpoint  : i1[9].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[9].inpad[0] (.input)                                           0.000     0.000
$abc$3053$li47_li47.in[0] (.names)                               0.890     0.890
$abc$3053$li47_li47.out[0] (.names)                              0.218     1.109
i1[9].D[0] (dffre)                                               0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[9].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 80
Startpoint: A[8].inpad[0] (.input clocked by clk)
Endpoint  : i1[8].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[8].inpad[0] (.input)                                           0.000     0.000
$abc$3053$li46_li46.in[0] (.names)                               0.890     0.890
$abc$3053$li46_li46.out[0] (.names)                              0.218     1.109
i1[8].D[0] (dffre)                                               0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[8].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 81
Startpoint: A[7].inpad[0] (.input clocked by clk)
Endpoint  : i1[7].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[7].inpad[0] (.input)                                           0.000     0.000
$abc$3053$li45_li45.in[0] (.names)                               0.890     0.890
$abc$3053$li45_li45.out[0] (.names)                              0.218     1.109
i1[7].D[0] (dffre)                                               0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[7].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 82
Startpoint: A[6].inpad[0] (.input clocked by clk)
Endpoint  : i1[6].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[6].inpad[0] (.input)                                           0.000     0.000
$abc$3053$li44_li44.in[0] (.names)                               0.890     0.890
$abc$3053$li44_li44.out[0] (.names)                              0.218     1.109
i1[6].D[0] (dffre)                                               0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[6].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 83
Startpoint: A[5].inpad[0] (.input clocked by clk)
Endpoint  : i1[5].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[5].inpad[0] (.input)                                           0.000     0.000
$abc$3053$li43_li43.in[0] (.names)                               0.890     0.890
$abc$3053$li43_li43.out[0] (.names)                              0.218     1.109
i1[5].D[0] (dffre)                                               0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[5].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 84
Startpoint: A[4].inpad[0] (.input clocked by clk)
Endpoint  : i1[4].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[4].inpad[0] (.input)                                           0.000     0.000
$abc$3053$li42_li42.in[0] (.names)                               0.890     0.890
$abc$3053$li42_li42.out[0] (.names)                              0.218     1.109
i1[4].D[0] (dffre)                                               0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[4].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 85
Startpoint: A[3].inpad[0] (.input clocked by clk)
Endpoint  : i1[3].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[3].inpad[0] (.input)                                           0.000     0.000
$abc$3053$li41_li41.in[0] (.names)                               0.890     0.890
$abc$3053$li41_li41.out[0] (.names)                              0.218     1.109
i1[3].D[0] (dffre)                                               0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[3].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 86
Startpoint: A[1].inpad[0] (.input clocked by clk)
Endpoint  : i1[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[1].inpad[0] (.input)                                           0.000     0.000
$abc$3053$li39_li39.in[0] (.names)                               0.890     0.890
$abc$3053$li39_li39.out[0] (.names)                              0.218     1.109
i1[1].D[0] (dffre)                                               0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[1].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 87
Startpoint: A[11].inpad[0] (.input clocked by clk)
Endpoint  : i1[11].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[11].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li49_li49.in[0] (.names)                               0.890     0.890
$abc$3053$li49_li49.out[0] (.names)                              0.218     1.109
i1[11].D[0] (dffre)                                              0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[11].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 88
Startpoint: A[12].inpad[0] (.input clocked by clk)
Endpoint  : i1[12].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[12].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li50_li50.in[0] (.names)                               0.890     0.890
$abc$3053$li50_li50.out[0] (.names)                              0.218     1.109
i1[12].D[0] (dffre)                                              0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[12].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 89
Startpoint: A[13].inpad[0] (.input clocked by clk)
Endpoint  : i1[13].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[13].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li51_li51.in[0] (.names)                               0.890     0.890
$abc$3053$li51_li51.out[0] (.names)                              0.218     1.109
i1[13].D[0] (dffre)                                              0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[13].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 90
Startpoint: A[14].inpad[0] (.input clocked by clk)
Endpoint  : i1[14].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[14].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li52_li52.in[0] (.names)                               0.890     0.890
$abc$3053$li52_li52.out[0] (.names)                              0.218     1.109
i1[14].D[0] (dffre)                                              0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[14].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 91
Startpoint: A[15].inpad[0] (.input clocked by clk)
Endpoint  : i1[15].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[15].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li53_li53.in[0] (.names)                               0.890     0.890
$abc$3053$li53_li53.out[0] (.names)                              0.218     1.109
i1[15].D[0] (dffre)                                              0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[15].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 92
Startpoint: A[16].inpad[0] (.input clocked by clk)
Endpoint  : i1[16].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[16].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li54_li54.in[0] (.names)                               0.890     0.890
$abc$3053$li54_li54.out[0] (.names)                              0.218     1.109
i1[16].D[0] (dffre)                                              0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[16].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 93
Startpoint: A[17].inpad[0] (.input clocked by clk)
Endpoint  : i1[17].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[17].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li55_li55.in[0] (.names)                               0.890     0.890
$abc$3053$li55_li55.out[0] (.names)                              0.218     1.109
i1[17].D[0] (dffre)                                              0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[17].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 94
Startpoint: A[18].inpad[0] (.input clocked by clk)
Endpoint  : i1[18].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[18].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li56_li56.in[0] (.names)                               0.890     0.890
$abc$3053$li56_li56.out[0] (.names)                              0.218     1.109
i1[18].D[0] (dffre)                                              0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[18].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 95
Startpoint: A[19].inpad[0] (.input clocked by clk)
Endpoint  : i1[19].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[19].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li57_li57.in[0] (.names)                               0.890     0.890
$abc$3053$li57_li57.out[0] (.names)                              0.218     1.109
i1[19].D[0] (dffre)                                              0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[19].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 96
Startpoint: A[0].inpad[0] (.input clocked by clk)
Endpoint  : i1[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[0].inpad[0] (.input)                                           0.000     0.000
$abc$3053$li38_li38.in[0] (.names)                               0.890     0.890
$abc$3053$li38_li38.out[0] (.names)                              0.218     1.109
i1[0].D[0] (dffre)                                               0.890     1.999
data arrival time                                                          1.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[0].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                0.000     0.890
cell setup time                                                 -0.032     0.859
data required time                                                         0.859
--------------------------------------------------------------------------------
data required time                                                         0.859
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#End of timing report
