# Wed Feb  7 23:14:24 2024


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 131MB)


@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\onelane_notrv_test\onelane_notrv_test.v":9:7:9:24|Found compile point of type hard on View view:work.OneLane_NoTRV_test(verilog) 
@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\onelane_transciever\onelane_transciever.v":9:7:9:25|Found compile point of type hard on View view:work.OneLane_Transciever_OneLane_Transciever_0_0(verilog) 
@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\onelane_transciever\onelane_transciever.v":9:7:9:25|Found compile point of type hard on View view:work.OneLane_Transciever_OneLane_Transciever_0(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Wed Feb  7 23:14:25 2024
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\top\top.v":9:7:9:9|Old database up-to-date, remapping Compile point view:work.Top(verilog) unnecessary 
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\onelane_transciever\onelane_transciever.v":9:7:9:25|Old database up-to-date, remapping Compile point view:work.OneLane_Transciever_OneLane_Transciever_0_0(verilog) unnecessary 
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\onelane_transciever\onelane_transciever.v":9:7:9:25|Old database up-to-date, remapping Compile point view:work.OneLane_Transciever_OneLane_Transciever_0(verilog) unnecessary 
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\onelane_notrv_test\onelane_notrv_test.v":9:7:9:24|Old database up-to-date, remapping Compile point view:work.OneLane_NoTRV_test(verilog) unnecessary 
Multiprocessing finished at : Wed Feb  7 23:14:27 2024
Multiprocessing took 0h:00m:01s realtime, 0h:00m:01s cputime

Summary of Compile Points :
*************************** 
Name                                            Status        Reason     Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OneLane_NoTRV_test                              Unchanged     -          Thu Jan  4 22:43:14 2024     Thu Jan  4 22:43:41 2024     0h:00m:26s     0h:00m:26s     No            
OneLane_Transciever_OneLane_Transciever_0_0     Unchanged     -          Wed Feb  7 22:07:19 2024     Wed Feb  7 22:07:53 2024     0h:00m:34s     0h:00m:34s     No            
OneLane_Transciever_OneLane_Transciever_0       Unchanged     -          Wed Feb  7 22:07:19 2024     Wed Feb  7 22:07:54 2024     0h:00m:35s     0h:00m:35s     No            
Top                                             Unchanged     -          Wed Feb  7 22:07:18 2024     Wed Feb  7 22:08:08 2024     0h:00m:49s     0h:00m:49s     No            
===============================================================================================================================================================================
Total number of compile points: 4
===================================

Links to Compile point Reports:
******************************
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\OneLane_NoTRV_test\OneLane_NoTRV_test.srr"
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\OneLane_Transciever_OneLane_Transciever_0\OneLane_Transciever_OneLane_Transciever_0.srr"
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\OneLane_Transciever_OneLane_Transciever_0_0\OneLane_Transciever_OneLane_Transciever_0_0.srr"
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top\Top.srr"

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 308MB peak: 316MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 369MB peak: 369MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
7 non-gated/non-generated clock tree(s) driving 1022 clock pin(s) of sequential element(s)
9 gated/generated clock tree(s) driving 17952 clock pin(s) of sequential element(s)
0 instances converted, 17952 sequential instances remain driven by gated/generated clocks

================================================================================================== Non-Gated/Non-Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element                                                                     Drive Element Type                   Fanout     Sample Instance                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0007       INBUF_DIFF_0_0                                                                      INBUF_DIFF                           2          Synchronizer_0.Chain[0]                                                        
@K:CKID0011       DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0       clock definition on XCVR_8B10B       291        DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0  
@K:CKID0012       DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       291        DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0013       FTDI_CLK                                                                            clock definition on port             248        Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.AF_DATA_Buffer[18]     
@K:CKID0014       DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0       clock definition on XCVR_8B10B       93         DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0  
@K:CKID0015       DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       93         DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0016       Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160                                     clock definition on OSC_RC160MHZ     4          Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.I_CD                             
=====================================================================================================================================================================================================================================
==================================================================================================================================================== Gated/Generated Clocks ====================================================================================================================================================
Clock Tree ID     Driving Element                                                                                       Drive Element Type                 Fanout     Sample Instance                                                                                   Explanation                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                      PLL                                16836      Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_11                                          No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0002       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                      PLL                                1046       Clock_Reset_0.Synchronizer_0.Chain[0]                                                             No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0003       DataSource_Transcievers_0.OneLane_Transciever_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0_RNO       CFG4                               1          DataSource_Transcievers_0.OneLane_Transciever_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0       No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0004       DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0_RNO     CFG4                               1          DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0005       DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0_RNO      CFG4                               1          DataSource_Transcievers_0.OneLane_NoTRV_test_0_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0      No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0006       DataSource_Transcievers_0.OneLane_NoTRV_test_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0_RNO        CFG4                               1          DataSource_Transcievers_0.OneLane_NoTRV_test_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded_0        No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0008       Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.I_CD                                                    clock definition on ICB_CLKDIV     2          DataSource_Transcievers_0.Synchronizer_0_2.Chain[0]                                               No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0009       DataSource_Transcievers_0.OneLane_Transciever_0.CTRL_CLK                                              clock definition on port           32         DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN1             No gated clock conversion method for cell cell:ACG4.DFN1
@K:CKID0010       DataSource_Transcievers_0.OneLane_Transciever_0_0.CTRL_CLK                                            clock definition on port           32         DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN1           No gated clock conversion method for cell cell:ACG4.DFN1
================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 147MB peak: 438MB)

Writing Analyst data base C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 328MB peak: 438MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 323MB peak: 438MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 323MB peak: 438MB)


Start final timing analysis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 319MB peak: 438MB)

@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v":13:17:13:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":38:53:38:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns 
@N: MT615 |Found clock DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 6.67ns 
@N: MT615 |Found clock DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 6.67ns 
@N: MT615 |Found clock DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 6.67ns 
@N: MT615 |Found clock DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 6.67ns 
@N: MT615 |Found clock FTDI_CLK with period 10.00ns 
@N: MT615 |Found clock Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV with period 25.00ns 
@W: MT420 |Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.
@W: MT420 |Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_4.
@W: MT420 |Found inferred clock Top|N_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net N_4.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Feb  7 23:14:51 2024
#


Top view:               Top
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.660

                                                                                             Requested     Estimated      Requested     Estimated                Clock                                                                    Clock                
Starting Clock                                                                               Frequency     Frequency      Period        Period        Slack      Type                                                                     Group                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                     40.0 MHz      28.7 MHz       25.000        34.903        -0.660     generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup     
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                                          160.0 MHz     NA             6.250         NA            NA         declared                                                                 default_clkgroup     
DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R       150.0 MHz     107.4 MHz      6.667         9.307         2.088      declared                                                                 default_clkgroup     
DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R       150.0 MHz     107.4 MHz      6.667         9.307         0.280      declared                                                                 default_clkgroup     
DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     150.0 MHz     107.4 MHz      6.667         9.307         2.088      declared                                                                 default_clkgroup     
DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     150.0 MHz     107.4 MHz      6.667         9.307         0.280      declared                                                                 default_clkgroup     
FTDI_CLK                                                                                     100.0 MHz     223.8 MHz      10.000        4.468         5.532      declared                                                                 default_clkgroup     
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                              100.0 MHz     179.7 MHz      10.000        5.564         2.550      inferred                                                                 Inferred_clkgroup_0_1
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                              100.0 MHz     271.4 MHz      10.000        3.685         6.315      inferred                                                                 Inferred_clkgroup_0_2
Top|N_4_inferred_clock                                                                       100.0 MHz     2974.4 MHz     10.000        0.336         9.664      inferred                                                                 Inferred_clkgroup_0_3
System                                                                                       100.0 MHz     925.9 MHz      10.000        1.080         8.920      system                                                                   system_clkgroup      
===============================================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                                  Ending                                                                                    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                    System                                                                                    |  10.000      8.920   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                                    Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                  |  25.000      22.907  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                                    PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           |  10.000      8.729   |  No paths    -      |  No paths    -      |  No paths    -    
DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R    DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R    |  6.667       2.981   |  No paths    -      |  No paths    -      |  No paths    -    
DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R    Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                  |  1.667       0.280   |  No paths    -      |  No paths    -      |  No paths    -    
DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R    PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R    DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R    |  6.667       6.324   |  No paths    -      |  No paths    -      |  No paths    -    
DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R    DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R    |  6.667       2.088   |  No paths    -      |  No paths    -      |  No paths    -    
DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R    PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  6.667       2.981   |  No paths    -      |  No paths    -      |  No paths    -    
DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                  |  1.667       0.280   |  No paths    -      |  No paths    -      |  No paths    -    
DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  6.667       6.324   |  No paths    -      |  No paths    -      |  No paths    -    
DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  6.667       2.088   |  No paths    -      |  No paths    -      |  No paths    -    
DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
FTDI_CLK                                                                                  FTDI_CLK                                                                                  |  10.000      5.532   |  No paths    -      |  No paths    -      |  No paths    -    
FTDI_CLK                                                                                  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                  System                                                                                    |  25.000      23.746  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                  DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R    |  1.667       -0.660  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                  DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R    |  1.667       -0.660  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                  DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  1.667       -0.660  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                  DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  1.667       -0.660  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                  |  25.000      22.483  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           FTDI_CLK                                                                                  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           |  10.000      4.436   |  10.000      6.919  |  5.000       2.550  |  5.000       4.664
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           Top|N_4_inferred_clock                                                                    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                           |  10.000      6.315   |  No paths    -      |  No paths    -      |  No paths    -    
Top|N_4_inferred_clock                                                                    Top|N_4_inferred_clock                                                                    |  10.000      9.664   |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV
====================================



Starting Points with Worst Slack
********************************

                                                                                                                Starting                                                                                                       Arrival           
Instance                                                                                                        Reference                                                    Type     Pin     Net                              Time        Slack 
                                                                                                                Clock                                                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.Synchronizer_0_2.Chain[1]                                                             Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       Chain[1]                         0.218       -0.660
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2                         Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q           0.094       22.483
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2                           Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q           0.094       22.483
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[1]                  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[1]                        0.218       22.654
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[1]                Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[1]                        0.218       22.654
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[3]                Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[3]                        0.218       22.736
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[3]                  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[3]                        0.218       22.736
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[1]                 Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       sync_st[1]                       0.201       23.002
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[1]               Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       sync_st[1]                       0.201       23.002
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rqEn     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       I_XCVR_CORELANEMSTR_0_RQI[0]     0.201       23.004
=================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                               Starting                                                                               Required           
Instance                                                                                                                       Reference                                                    Type     Pin     Net      Time         Slack 
                                                                                                                               Clock                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock                                  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.667        -0.660
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock                                    Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.667        -0.660
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[0]                                   Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.667        -0.660
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[0]                                 Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.667        -0.660
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[1]                                 Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.667        -0.660
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[1]                                   Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.667        -0.660
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_ref.syncOutput[0]       Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.667        -0.660
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_ref.syncOutput[0]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.667        -0.660
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]      Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.667        -0.660
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]        Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.667        -0.660
=========================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.667
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.667

    - Propagation time:                      2.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.660

    Number of logic level(s):                1
    Starting point:                          DataSource_Transcievers_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=3.333 period=6.667) on pin CLK

Instance / Net                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.Synchronizer_0_2.Chain[1]                                               SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                          Net      -        -       1.036     -           12        
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn          CFG2     A        In      -         1.254 r     -         
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn          CFG2     Y        Out     0.051     1.305 r     -         
rstn                                                                                              Net      -        -       1.022     -           9         
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock     SLE      ALn      In      -         2.327 r     -         
============================================================================================================================================================
Total path delay (propagation time + setup) of 2.327 is 0.269(11.6%) logic and 2.058(88.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.667
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.667

    - Propagation time:                      2.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.660

    Number of logic level(s):                1
    Starting point:                          DataSource_Transcievers_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=3.333 period=6.667) on pin CLK

Instance / Net                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.Synchronizer_0_2.Chain[1]                                             SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                        Net      -        -       1.036     -           12        
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn          CFG2     A        In      -         1.254 r     -         
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn          CFG2     Y        Out     0.051     1.305 r     -         
rstn                                                                                            Net      -        -       1.022     -           9         
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock     SLE      ALn      In      -         2.327 r     -         
==========================================================================================================================================================
Total path delay (propagation time + setup) of 2.327 is 0.269(11.6%) logic and 2.058(88.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.667
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.667

    - Propagation time:                      2.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.660

    Number of logic level(s):                1
    Starting point:                          DataSource_Transcievers_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[0] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=3.333 period=6.667) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.Synchronizer_0_2.Chain[1]                                                SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                           Net      -        -       1.036     -           12        
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn           CFG2     A        In      -         1.254 r     -         
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn           CFG2     Y        Out     0.051     1.305 r     -         
rstn                                                                                               Net      -        -       1.022     -           9         
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[0]     SLE      ALn      In      -         2.327 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 2.327 is 0.269(11.6%) logic and 2.058(88.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.667
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.667

    - Propagation time:                      2.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.660

    Number of logic level(s):                1
    Starting point:                          DataSource_Transcievers_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[1] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=3.333 period=6.667) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.Synchronizer_0_2.Chain[1]                                                SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                           Net      -        -       1.036     -           12        
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn           CFG2     A        In      -         1.254 r     -         
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn           CFG2     Y        Out     0.051     1.305 r     -         
rstn                                                                                               Net      -        -       1.022     -           9         
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[1]     SLE      ALn      In      -         2.327 r     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 2.327 is 0.269(11.6%) logic and 2.058(88.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.667
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.667

    - Propagation time:                      2.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.660

    Number of logic level(s):                1
    Starting point:                          DataSource_Transcievers_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=3.333 period=6.667) on pin CLK

Instance / Net                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.Synchronizer_0_2.Chain[1]                                                                           SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                                                      Net      -        -       1.036     -           12        
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     A        In      -         1.254 r     -         
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     Y        Out     0.051     1.305 r     -         
rstn                                                                                                                          Net      -        -       1.022     -           9         
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     SLE      ALn      In      -         2.327 r     -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.327 is 0.269(11.6%) logic and 2.058(88.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                  Starting                                                                                                                                                           Arrival          
Instance                                                                          Reference                                                                                  Type           Pin             Net                                      Time        Slack
                                                                                  Clock                                                                                                                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       2.088
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       2.098
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       2.115
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       2.124
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       2.148
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       2.149
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       2.154
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       2.162
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[7]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[7]        2.868       2.184
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[12]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[12]       2.867       2.185
======================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                          Starting                                                                                                                                                      Required          
Instance                                                                                                                                                                  Reference                                                                                  Type        Pin           Net                                      Time         Slack
                                                                                                                                                                          Clock                                                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        5.864        2.088
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        5.864        2.098
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        5.864        2.115
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        5.864        2.124
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]      PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     5.864        2.148
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]      PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     5.864        2.149
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]      PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     5.864        2.154
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]      PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     5.864        2.162
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[7]        5.864        2.184
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[14]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[12]       5.864        2.185
==========================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.667
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.864

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.088

    Number of logic level(s):                0
    Starting point:                          DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=3.333 period=6.667) on pin RX_FWF_CLK
    The end   point is clocked by            DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=3.333 period=6.667) on pin B_CLK

Instance / Net                                                                                                                                                                           Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                      Type           Name           Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                         Net            -              -       0.812     -           1         
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                        Starting                                                                                                                                                  Arrival          
Instance                                                                                                                                                                Reference                                                                                  Type        Pin            Net                                 Time        Slack
                                                                                                                                                                        Clock                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock                                                                             DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q              PF_XCVR_ERM_C8_0_LANE0_RX_READY     0.218       0.280
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]      RDATA_int[16]                       3.023       2.981
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]      RDATA_int[17]                       3.023       2.981
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]      RDATA_int[18]                       3.023       2.981
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]      RDATA_int[19]                       3.023       2.981
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]      RDATA_int[20]                       3.023       2.981
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]      RDATA_int[21]                       3.023       2.981
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[6]      RDATA_int[22]                       3.023       2.981
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[7]      RDATA_int[23]                       3.023       2.981
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[10]     RDATA_int[24]                       3.023       2.981
===================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                            Starting                                                                                                                                        Required          
Instance                                                                                                                    Reference                                                                                  Type     Pin     Net                                 Time         Slack
                                                                                                                            Clock                                                                                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0]                             DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       I_AND2_FINE_LOCK_0_Y                1.667        0.280
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rx_ready_sync[0]     DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       PF_XCVR_ERM_C8_0_LANE0_RX_READY     1.667        0.500
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C13_0.COREFIFO_C13_0.genblk17\.u_corefifo_fwft.dout[0]             DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       N_47                                6.667        2.981
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C13_0.COREFIFO_C13_0.genblk17\.u_corefifo_fwft.dout[1]             DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       N_46                                6.667        2.981
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C13_0.COREFIFO_C13_0.genblk17\.u_corefifo_fwft.dout[2]             DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       N_45                                6.667        2.981
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C13_0.COREFIFO_C13_0.genblk17\.u_corefifo_fwft.dout[3]             DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       N_44                                6.667        2.981
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout[16]            DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       dout_4[16]                          6.667        2.981
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout[17]            DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       dout_4[17]                          6.667        2.981
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout[18]            DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       dout_4[18]                          6.667        2.981
DataSource_Transcievers_0.OneLane_Transciever_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout[19]            DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       dout_4[19]                          6.667        2.981
==============================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.667
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.667

    - Propagation time:                      1.387
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.280

    Number of logic level(s):                1
    Starting point:                          DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock / Q
    Ending point:                            DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0] / D
    The start point is clocked by            DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=3.333 period=6.667) on pin CLK
    The end   point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK

Instance / Net                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock         SLE      Q        Out     0.218     0.218 r     -         
PF_XCVR_ERM_C8_0_LANE0_RX_READY                                                                     Net      -        -       0.948     -           5         
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_AND2_FINE_LOCK_0                 AND2     A        In      -         1.166 r     -         
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_AND2_FINE_LOCK_0                 AND2     Y        Out     0.103     1.269 r     -         
I_AND2_FINE_LOCK_0_Y                                                                                Net      -        -       0.118     -           1         
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0]     SLE      D        In      -         1.387 r     -         
==============================================================================================================================================================
Total path delay (propagation time + setup) of 1.387 is 0.321(23.1%) logic and 1.066(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                    Starting                                                                                                                                                             Arrival          
Instance                                                                            Reference                                                                                    Type           Pin             Net                                      Time        Slack
                                                                                    Clock                                                                                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       2.088
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       2.098
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       2.115
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       2.124
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       2.148
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       2.149
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       2.154
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       2.162
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[7]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[7]        2.868       2.184
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[12]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[12]       2.867       2.185
==========================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                            Starting                                                                                                                                                        Required          
Instance                                                                                                                                                                    Reference                                                                                    Type        Pin           Net                                      Time         Slack
                                                                                                                                                                            Clock                                                                                                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        5.864        2.088
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        5.864        2.098
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        5.864        2.115
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        5.864        2.124
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]      PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     5.864        2.148
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]      PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     5.864        2.149
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]      PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     5.864        2.154
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]      PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     5.864        2.162
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[7]        5.864        2.184
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[14]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[12]       5.864        2.185
==============================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.667
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.864

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.088

    Number of logic level(s):                0
    Starting point:                          DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=3.333 period=6.667) on pin RX_FWF_CLK
    The end   point is clocked by            DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=3.333 period=6.667) on pin B_CLK

Instance / Net                                                                                                                                                                             Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                        Type           Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                           Net            -              -       0.812     -           1         
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
==================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                          Starting                                                                                                                                                    Arrival          
Instance                                                                                                                                                                  Reference                                                                                    Type        Pin            Net                                 Time        Slack
                                                                                                                                                                          Clock                                                                                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock                                                                             DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q              PF_XCVR_ERM_C8_0_LANE0_RX_READY     0.218       0.280
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]      RDATA_int[16]                       3.023       2.981
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]      RDATA_int[17]                       3.023       2.981
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]      RDATA_int[18]                       3.023       2.981
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]      RDATA_int[19]                       3.023       2.981
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]      RDATA_int[20]                       3.023       2.981
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]      RDATA_int[21]                       3.023       2.981
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[6]      RDATA_int[22]                       3.023       2.981
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[7]      RDATA_int[23]                       3.023       2.981
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[10]     RDATA_int[24]                       3.023       2.981
=======================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                              Starting                                                                                                                                          Required          
Instance                                                                                                                      Reference                                                                                    Type     Pin     Net                                 Time         Slack
                                                                                                                              Clock                                                                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0]                             DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       I_AND2_FINE_LOCK_0_Y                1.667        0.280
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rx_ready_sync[0]     DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       PF_XCVR_ERM_C8_0_LANE0_RX_READY     1.667        0.500
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C13_0.COREFIFO_C13_0.genblk17\.u_corefifo_fwft.dout[0]             DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       N_47                                6.667        2.981
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C13_0.COREFIFO_C13_0.genblk17\.u_corefifo_fwft.dout[1]             DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       N_46                                6.667        2.981
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C13_0.COREFIFO_C13_0.genblk17\.u_corefifo_fwft.dout[2]             DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       N_45                                6.667        2.981
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C13_0.COREFIFO_C13_0.genblk17\.u_corefifo_fwft.dout[3]             DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       N_44                                6.667        2.981
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout[16]            DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       dout_4[16]                          6.667        2.981
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout[17]            DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       dout_4[17]                          6.667        2.981
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout[18]            DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       dout_4[18]                          6.667        2.981
DataSource_Transcievers_0.OneLane_Transciever_0_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout[19]            DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       dout_4[19]                          6.667        2.981
==================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.667
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.667

    - Propagation time:                      1.387
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.280

    Number of logic level(s):                1
    Starting point:                          DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock / Q
    Ending point:                            DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0] / D
    The start point is clocked by            DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=3.333 period=6.667) on pin CLK
    The end   point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK

Instance / Net                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock         SLE      Q        Out     0.218     0.218 r     -         
PF_XCVR_ERM_C8_0_LANE0_RX_READY                                                                       Net      -        -       0.948     -           5         
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_AND2_FINE_LOCK_0                 AND2     A        In      -         1.166 r     -         
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_AND2_FINE_LOCK_0                 AND2     Y        Out     0.103     1.269 r     -         
I_AND2_FINE_LOCK_0_Y                                                                                  Net      -        -       0.118     -           1         
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0]     SLE      D        In      -         1.387 r     -         
================================================================================================================================================================
Total path delay (propagation time + setup) of 1.387 is 0.321(23.1%) logic and 1.066(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FTDI_CLK
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                           Starting                                             Arrival          
Instance                                                                                                                                   Reference     Type     Pin     Net                   Time        Slack
                                                                                                                                           Clock                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[5]                                                                       FTDI_CLK      SLE      Q       state_reg[5]          0.218       5.532
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[8]                            FTDI_CLK      SLE      Q       fifo_MEMRADDR[8]      0.201       6.194
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[0]                            FTDI_CLK      SLE      Q       fifo_MEMRADDR[0]      0.201       6.211
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[9]                            FTDI_CLK      SLE      Q       fifo_MEMRADDR[9]      0.218       6.221
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_mem_reg\[1\][13]     FTDI_CLK      SLE      Q       wptr_bin_sync[13]     0.218       6.237
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[10]                           FTDI_CLK      SLE      Q       fifo_MEMRADDR[10]     0.218       6.286
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[1]                            FTDI_CLK      SLE      Q       fifo_MEMRADDR[1]      0.218       6.293
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[4]                                                                       FTDI_CLK      SLE      Q       state_reg[4]          0.218       6.298
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[11]                           FTDI_CLK      SLE      Q       fifo_MEMRADDR[11]     0.218       6.318
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[2]                            FTDI_CLK      SLE      Q       fifo_MEMRADDR[2]      0.218       6.337
=================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                     Starting                                            Required          
Instance                                                                                                             Reference     Type     Pin     Net                  Time         Slack
                                                                                                                     Clock                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.afull_r            FTDI_CLK      SLE      EN      N_10                 9.873        5.532
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.afull_r            FTDI_CLK      SLE      D       N_894_i              10.000       5.626
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.full_r             FTDI_CLK      SLE      D       full_r_3             10.000       6.187
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[12]     FTDI_CLK      SLE      D       memraddr_r_s[12]     10.000       6.194
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[11]     FTDI_CLK      SLE      D       memraddr_r_s[11]     10.000       6.202
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[10]     FTDI_CLK      SLE      D       memraddr_r_s[10]     10.000       6.210
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[9]      FTDI_CLK      SLE      D       memraddr_r_s[9]      10.000       6.218
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[8]      FTDI_CLK      SLE      D       memraddr_r_s[8]      10.000       6.226
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[7]      FTDI_CLK      SLE      D       memraddr_r_s[7]      10.000       6.234
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.wptr_bin_sync2[0]            FTDI_CLK      SLE      D       wptr_bin_sync[0]     10.000       6.237
===========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.873

    - Propagation time:                      4.342
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.532

    Number of logic level(s):                16
    Starting point:                          Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[5] / Q
    Ending point:                            Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.afull_r / EN
    The start point is clocked by            FTDI_CLK [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            FTDI_CLK [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[5]                                                  SLE      Q        Out     0.218     0.218 r     -         
state_reg[5]                                                                                                          Net      -        -       0.579     -           5         
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.FTDI_nRD_o                                                    CFG2     A        In      -         0.797 r     -         
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.FTDI_nRD_o                                                    CFG2     Y        Out     0.046     0.844 f     -         
FTDI_nRD_c                                                                                                            Net      -        -       0.948     -           4         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNIJ54J      ARI1     C        In      -         1.792 f     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNIJ54J      ARI1     FCO      Out     0.393     2.185 r     -         
wptr_cmb_cry_0_cy                                                                                                     Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.wptr_RNI1GAT[0]     ARI1     FCI      In      -         2.185 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.wptr_RNI1GAT[0]     ARI1     S        Out     0.300     2.485 r     -         
wptr_cmb[0]                                                                                                           Net      -        -       0.124     -           2         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_0          ARI1     A        In      -         2.609 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_0          ARI1     FCO      Out     0.285     2.894 r     -         
wdiff_bus_fwft_cry_0                                                                                                  Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_1          ARI1     FCI      In      -         2.894 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_1          ARI1     FCO      Out     0.008     2.902 r     -         
wdiff_bus_fwft_cry_1                                                                                                  Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_2          ARI1     FCI      In      -         2.902 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_2          ARI1     FCO      Out     0.008     2.910 r     -         
wdiff_bus_fwft_cry_2                                                                                                  Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_3          ARI1     FCI      In      -         2.910 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_3          ARI1     FCO      Out     0.008     2.918 r     -         
wdiff_bus_fwft_cry_3                                                                                                  Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_4          ARI1     FCI      In      -         2.918 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_4          ARI1     FCO      Out     0.008     2.926 r     -         
wdiff_bus_fwft_cry_4                                                                                                  Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_5          ARI1     FCI      In      -         2.926 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_5          ARI1     FCO      Out     0.008     2.934 r     -         
wdiff_bus_fwft_cry_5                                                                                                  Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_6          ARI1     FCI      In      -         2.934 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_6          ARI1     FCO      Out     0.008     2.942 r     -         
wdiff_bus_fwft_cry_6                                                                                                  Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_7          ARI1     FCI      In      -         2.942 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_7          ARI1     FCO      Out     0.008     2.950 r     -         
wdiff_bus_fwft_cry_7                                                                                                  Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_8          ARI1     FCI      In      -         2.950 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_8          ARI1     FCO      Out     0.008     2.958 r     -         
wdiff_bus_fwft_cry_8                                                                                                  Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_9          ARI1     FCI      In      -         2.958 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_9          ARI1     FCO      Out     0.008     2.966 r     -         
wdiff_bus_fwft_cry_9                                                                                                  Net      -        -       0.000     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_s_10           ARI1     FCI      In      -         2.966 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_s_10           ARI1     S        Out     0.300     3.266 f     -         
full_r_3                                                                                                              Net      -        -       0.547     -           3         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.almostfulli_assert_i_0_a4     CFG4     D        In      -         3.813 f     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.almostfulli_assert_i_0_a4     CFG4     Y        Out     0.232     4.045 r     -         
N_13                                                                                                                  Net      -        -       0.124     -           2         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.almostfulli_2_sqmuxa_i_0      CFG3     C        In      -         4.169 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.almostfulli_2_sqmuxa_i_0      CFG3     Y        Out     0.148     4.317 r     -         
N_10                                                                                                                  Net      -        -       0.025     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.afull_r             SLE      EN       In      -         4.342 r     -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.468 is 2.121(47.5%) logic and 2.347(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                                                                                            Arrival          
Instance                                                         Reference                                                           Type     Pin     Net                            Time        Slack
                                                                 Clock                                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0.SPI_interface_0.spi_enable                 PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_enable     0.218       2.550
Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_enable               PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_enable     0.218       2.550
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15_rep     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff_15_rep                     0.218       2.595
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff                            0.218       2.669
Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_tx[1]                PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_tx[1]      0.218       4.398
Controler_0.SPI_LMX_0.SPI_interface_0.spi_tx[1]                  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_tx[1]      0.218       4.398
Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_tx[2]                PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_tx[2]      0.218       4.398
Controler_0.SPI_LMX_0.SPI_interface_0.spi_tx[2]                  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_tx[2]      0.218       4.398
Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_tx[3]                PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_tx[3]      0.218       4.398
Controler_0.SPI_LMX_0.SPI_interface_0.spi_tx[3]                  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_tx[3]      0.218       4.398
======================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                                          Required          
Instance                                              Reference                                                           Type     Pin     Net          Time         Slack
                                                      Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_317_i      5.000        2.550
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[2]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_282_i      5.000        2.550
Controler_0.SPI_LMX_0.spi_master_0.INT_ss_n           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.INT_ss_n         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.busy               PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.busy             PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[0]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[1]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
==========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      2.450
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.550

    Number of logic level(s):                3
    Starting point:                          Controler_0.SPI_LMX_0.SPI_interface_0.spi_enable / Q
    Ending point:                            Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[2] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0.SPI_interface_0.spi_enable                         SLE      Q        Out     0.218     0.218 r     -         
SPI_interface_0_spi_enable                                               Net      -        -       0.609     -           7         
Controler_0.SPI_LMX_0.spi_master_0.state_RNIG55K[1]                      CFG3     C        In      -         0.827 r     -         
Controler_0.SPI_LMX_0.spi_master_0.state_RNIG55K[1]                      CFG3     Y        Out     0.148     0.975 r     -         
receive_transmit_0_sqmuxa                                                Net      -        -       0.547     -           3         
Controler_0.SPI_LMX_0.spi_master_0.un1_receive_transmit_0_sqmuxa_0_0     CFG3     A        In      -         1.522 r     -         
Controler_0.SPI_LMX_0.spi_master_0.un1_receive_transmit_0_sqmuxa_0_0     CFG3     Y        Out     0.051     1.573 r     -         
un1_receive_transmit_0_sqmuxa_0_0                                        Net      -        -       0.547     -           3         
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer_RNO[2]                      CFG4     D        In      -         2.120 r     -         
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer_RNO[2]                      CFG4     Y        Out     0.212     2.332 f     -         
N_282_i                                                                  Net      -        -       0.118     -           1         
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[2]                          SLE      D        In      -         2.450 f     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 2.450 is 0.629(25.7%) logic and 1.821(74.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                         Starting                                                                                                       Arrival          
Instance                                                                                                                                                 Reference                                                           Type        Pin           Net              Time        Slack
                                                                                                                                                         Clock                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[0]     RDATA_int[0]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[0]     RDATA_int[0]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[1]     RDATA_int[1]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[1]     RDATA_int[1]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[2]     RDATA_int[2]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[2]     RDATA_int[2]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[3]     RDATA_int[3]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[3]     RDATA_int[3]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[4]     RDATA_int[4]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[4]     RDATA_int[4]     3.023       6.315
=========================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                       Starting                                                                                           Required          
Instance                                                                                               Reference                                                           Type     Pin     Net           Time         Slack
                                                                                                       Clock                                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[0]     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[0]     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[1]     10.000       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[1]     10.000       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[2]     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[2]     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[3]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[3]     10.000       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[3]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[3]     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[4]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[4]     10.000       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[4]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       dout_4[4]     10.000       6.315
============================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      3.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.315

    Number of logic level(s):                2
    Starting point:                          Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 / A_DOUT[0]
    Ending point:                            Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin A_CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                       Pin           Pin               Arrival     No. of    
Name                                                                                                                                                     Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     RAM1K20     A_DOUT[0]     Out     3.023     3.023 r     -         
RDATA_int[0]                                                                                                                                             Net         -             -       0.124     -           2         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.int_MEMRD_fwft_1[0]                                                                     CFG4        C             In      -         3.147 r     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.int_MEMRD_fwft_1[0]                                                                     CFG4        Y             Out     0.148     3.295 r     -         
int_MEMRD_fwft_1[0]                                                                                                                                      Net         -             -       0.124     -           2         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout_4[0]                                                     CFG3        C             In      -         3.419 r     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout_4[0]                                                     CFG3        Y             Out     0.148     3.567 r     -         
dout_4[0]                                                                                                                                                Net         -             -       0.118     -           1         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0]                                                       SLE         D             In      -         3.685 r     -         
===========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.685 is 3.319(90.1%) logic and 0.366(9.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Top|N_4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                 Arrival          
Instance                    Reference                  Type     Pin     Net          Time        Slack
                            Clock                                                                     
------------------------------------------------------------------------------------------------------
Synchronizer_0.Chain[0]     Top|N_4_inferred_clock     SLE      Q       Chain[0]     0.218       9.664
======================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                 Required          
Instance                    Reference                  Type     Pin     Net          Time         Slack
                            Clock                                                                      
-------------------------------------------------------------------------------------------------------
Synchronizer_0.Chain[1]     Top|N_4_inferred_clock     SLE      D       Chain[0]     10.000       9.664
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      0.336
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.664

    Number of logic level(s):                0
    Starting point:                          Synchronizer_0.Chain[0] / Q
    Ending point:                            Synchronizer_0.Chain[1] / D
    The start point is clocked by            Top|N_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            Top|N_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
Synchronizer_0.Chain[0]     SLE      Q        Out     0.218     0.218 r     -         
Chain[0]                    Net      -        -       0.118     -           1         
Synchronizer_0.Chain[1]     SLE      D        In      -         0.336 r     -         
======================================================================================
Total path delay (propagation time + setup) of 0.336 is 0.218(64.9%) logic and 0.118(35.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                             Starting                                                                                       Arrival           
Instance                                                                                     Reference     Type                 Pin               Net                                       Time        Slack 
                                                                                             Clock                                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT                               System        INIT                 UIC_INIT_DONE     PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE     0.000       8.729 
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR         System        CORELNKTMR_V         CTRL_SRST_N       I_XCVR_CORELNKTMR_CTRL_SRST_N             0.000       8.920 
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR           System        CORELNKTMR_V         CTRL_SRST_N       I_XCVR_CORELNKTMR_CTRL_SRST_N             0.000       8.920 
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR         System        CORELNKTMR_V         LTPULSE[0]        I_XCVR_CORELNKTMR_LTPULSE[0]              0.000       22.907
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR           System        CORELNKTMR_V         LTPULSE[0]        I_XCVR_CORELNKTMR_LTPULSE[0]              0.000       22.907
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0     System        XCVR_APB_LINK_V2     RQR[0]            I_XCVR_APBLINK_V_0_RQR[0]                 0.000       23.837
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0       System        XCVR_APB_LINK_V2     RQR[0]            I_XCVR_APBLINK_V_0_RQR[0]                 0.000       23.837
DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0     System        XCVR_APB_LINK_V2     GRANT             I_XCVR_APBLINK_V_0_GRANT                  0.000       23.935
DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0       System        XCVR_APB_LINK_V2     GRANT             I_XCVR_APBLINK_V_0_GRANT                  0.000       23.935
==============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                              Required          
Instance                                                    Reference     Type     Pin     Net                    Time         Slack
                                                            Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_1     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_2     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_3     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_4     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_5     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_6     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_7     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_8     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_9     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      1.251
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.729

    Number of logic level(s):                1
    Starting point:                          Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT / UIC_INIT_DONE
    Ending point:                            Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0 / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                              Pin               Pin               Arrival     No. of    
Name                                                               Type     Name              Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT     INIT     UIC_INIT_DONE     Out     0.000     0.000 f     -         
PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE                              Net      -                 -       0.118     -           1         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.un1_D            CFG3     B                 In      -         0.118 f     -         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.un1_D            CFG3     Y                 Out     0.077     0.195 f     -         
un1_INTERNAL_RST_i                                                 Net      -                 -       1.056     -           17        
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0            SLE      ALn               In      -         1.251 f     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.271 is 0.097(7.6%) logic and 1.174(92.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 325MB peak: 438MB)


Finished timing report (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 325MB peak: 438MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: mpf300tfcg1152-1
Cell usage:
AND2            5 uses
AND3            1 use
BUFD            1 use
CLKINT          11 uses
CORELNKTMR_V    2 uses
DFN1            4 uses
ICB_CLKDIV      1 use
INIT            1 use
INV             18 uses
OR2             4 uses
OR4             192 uses
OSC_RC160MHZ    1 use
PLL             3 uses
RCLKINT         4 uses
TX_PLL          2 uses
XCVR_8B10B      2 uses
XCVR_APB_LINK_V2  2 uses
CFG1           137 uses
CFG2           2453 uses
CFG3           23749 uses
CFG4           11351 uses

Carry cells:
ARI1            3818 uses - used for arithmetic functions
ARI1            17962 uses - used for Wide-Mux implementation
Total ARI1      21780 uses


Sequential Cells: 
SLE            17104 uses
SLE_DEBUG      2 uses
Total SLE          17106 uses

DSP Blocks:    0 of 924 (0%)

I/O ports: 125
I/O primitives: 108
BIBUF          34 uses
INBUF          19 uses
INBUF_DIFF     2 uses
OUTBUF         43 uses
OUTBUF_DIFF    4 uses
TRIBUFF        6 uses


Global Clock Buffers: 15

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 929 of 952 (97%)

Total LUTs:    59470

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K20  Interface Logic : SLEs = 33444; LUTs = 33444;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  17106 + 0 + 33444 + 0 = 50550;
Total number of LUTs after P&R:  59470 + 0 + 33444 + 0 = 92914;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 78MB peak: 438MB)

Process took 0h:00m:27s realtime, 0h:00m:27s cputime
# Wed Feb  7 23:14:52 2024

###########################################################]
