// Seed: 3502207075
module module_0 ();
endmodule
module module_1 ();
  initial begin : LABEL_0
    assume (-1);
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_3 (
    output logic id_0,
    input wand id_1,
    input uwire id_2,
    output tri0 id_3,
    input wor id_4,
    input tri id_5,
    input wand id_6,
    input uwire id_7,
    output wire id_8,
    output supply0 id_9,
    output wire id_10,
    input uwire id_11,
    input supply1 id_12,
    input supply1 id_13,
    output tri0 id_14,
    output wor id_15,
    input supply1 id_16,
    input supply0 id_17,
    output wire id_18,
    input tri id_19,
    output tri id_20,
    input wor id_21
);
  logic [-1 : 1] id_23;
  ;
  wire id_24;
  always @(-1 or posedge id_4) id_0 = id_1;
  or primCall (
      id_15, id_7, id_12, id_21, id_23, id_1, id_6, id_4, id_19, id_11, id_16, id_5, id_24
  );
  module_2 modCall_1 (
      id_23,
      id_24,
      id_23
  );
  wire id_25;
  initial begin : LABEL_0
    disable id_26;
  end
endmodule
