#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Nov 26 18:56:13 2024
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Tue Nov 26 18:59:05 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.799s wall, 0.000s user + 0.094s system = 0.094s CPU (5.2%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 146)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 22)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 40)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 26)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 43)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 41)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 43)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 45)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 47)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 49)] Case condition never applies
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 64)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 85)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 97)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 108)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 117)] Elaborating instance MCycle1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {TOP.wrapper1.ARM1.MCycle1} parameter value:
    width = 32'b00000000000000000000000000100000
W: Verilog-2036: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 117)] Net M_Start connected to input port of module instance TOP.wrapper1.ARM1.MCycle1 has no driver, tie it to 0
W: Verilog-2036: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 117)] Net MCycleOp connected to input port of module instance TOP.wrapper1.ARM1.MCycle1 has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.027s wall, 0.016s user + 0.016s system = 0.031s CPU (117.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 15)] Latch is generated for signal MCOp, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 183)] Found Ram DATA_VAR_MEM, depth=128, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 20)] Found Ram RegBank, depth=16, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 20)] Found Ram RegBank, depth=16, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.116s wall, 0.062s user + 0.031s system = 0.094s CPU (81.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.014s wall, 0.016s user + 0.000s system = 0.016s CPU (113.6%)

Start FSM inference.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUOp_1 (bmsWIDEMUX).
I: Constant propagation done on MemW_1 (bmsWIDEMUX).
I: Constant propagation done on RegW_1 (bmsWIDEMUX).
I: Constant propagation done on N179 (bmsREDOR).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
I: Constant propagation done on N203 (bmsREDAND).
I: Constant propagation done on N168 (bmsREDOR).
I: Constant propagation done on N894 (bmsREDOR).
I: Constant propagation done on N897 (bmsREDOR).
I: Constant propagation done on N900 (bmsREDOR).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.043s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Tue Nov 26 18:59:08 2024
Action compile: Peak memory pool usage is 136 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Nov 26 18:59:08 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:wrapper1/ARM1/u_Control/Decoder1/ALUOp[1]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
I: Removed bmsADD inst N79 that is redundant to N47
Executing : pre-mapping successfully. Time elapsed: 0.063s wall, 0.031s user + 0.000s system = 0.031s CPU (49.9%)

Start mod-gen.
I: Constant propagation done on wrapper1/ARM1/N1 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/N13 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/N15 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/Extend1/N19 (bmsWIDEINV).
I: Constant propagation done on wrapper1/ARM1/Extend1/N20 (bmsREDAND).
I: Constant propagation done on wrapper1/ARM1/Extend1/N21 (bmsREDAND).
I: Constant propagation done on wrapper1/ARM1/Extend1/N22 (bmsREDAND).
I: Constant propagation done on wrapper1/ARM1/MCycle1/N8_1 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/MCycle1/N15 (bmsWIDEINV).
I: Constant propagation done on wrapper1/ARM1/MCycle1/N169 (bmsREDAND).
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 31 that is stuck at constant 0.
W: Public-4008: Instance 'wrapper1/ARM1/MCycle1/sign' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 5 that is stuck at constant 0.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/V' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/C' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/N' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.155s wall, 0.141s user + 0.000s system = 0.141s CPU (90.9%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/state that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/done that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 30 that is stuck at constant 0.
W: pmux inst 'wrapper1/ARM1/MCycle1/N191' has no active select, tie output to 0
W: pmux inst 'wrapper1/ARM1/MCycle1/N142' has no active select, tie output to 0
W: pmux inst 'wrapper1/ARM1/MCycle1/N213' has no active select, tie output to 0
W: Removed GTP_DLATCH inst wrapper1/ARM1/u_Control/Decoder1/MCOp[1] that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.744s wall, 0.562s user + 0.062s system = 0.625s CPU (84.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'wrapper1/LED[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.025s wall, 0.031s user + 0.000s system = 0.031s CPU (123.0%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.432s wall, 0.250s user + 0.000s system = 0.250s CPU (57.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.130s wall, 0.125s user + 0.000s system = 0.125s CPU (95.9%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.055s wall, 0.047s user + 0.000s system = 0.047s CPU (85.7%)

W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: syn_maxfan of lutcarry N17_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_1 is more than 10000 on net R15[3], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_1 is more than 10000 on net R15[3], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    56 uses
GTP_DFF_CE                   34 uses
GTP_DFF_E                     1 use
GTP_DFF_PE                    1 use
GTP_DLATCH                    1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      7 uses
GTP_LUT2                      3 uses
GTP_LUT3                      3 uses
GTP_LUT4                     35 uses
GTP_LUT5                    132 uses
GTP_LUT6                    252 uses
GTP_LUT6CARRY               131 uses
GTP_LUT6D                    99 uses
GTP_RAM32X2X4                11 uses
GTP_ROM64X1                  29 uses

I/O ports: 35
GTP_INBUF                   3 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 735 of 35800 (2.05%)
	LUTs as dram: 44 of 9500 (0.46%)
	LUTs as logic: 691
Total Registers: 92 of 71600 (0.13%)
Total Latches: 1

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 35 of 209 (16.75%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 1                 1
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 0                 3
--------------------------------------------------------------
  The maximum fanout: 38
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                56
  NO              YES               NO                 0
  YES             NO                NO                 1
  YES             NO                YES                35
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              1
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'TOP' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to TOP_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/Decoder1/MCOp[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Tue Nov 26 18:59:12 2024
Action synthesize: Peak memory pool usage is 172 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Nov 26 18:59:12 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'TOP'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_CLK_undiv in design, driver pin O(instance CLK_undiv_ibuf) -> load pin CLK(instance count_fast[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N8_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:16.
I: Infer CARRY group, base inst: wrapper1/ARM1/N17_0_1/gateop, insts:29.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/N7_1_0/gateop, insts:33.
I: Infer CARRY group, base inst: wrapper1/ARM1/u_PC/N2_1_1/gateop, insts:29.
Device mapping done.
Total device mapping takes 0.02 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 93       | 71600         | 1                  
| LUT                   | 735      | 35800         | 3                  
| Distributed RAM       | 44       | 9500          | 1                  
| DRM                   | 0        | 85            | 0                  
| IO                    | 35       | 209           | 17                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'TOP' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:13s
Action dev_map: CPU time elapsed is 0h:0m:6s
Action dev_map: Process CPU time elapsed is 0h:0m:6s
Current time: Tue Nov 26 18:59:24 2024
Action dev_map: Peak memory pool usage is 302 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Nov 26 18:59:24 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 3%.
Wirelength after clock region global placement is 6085.
1st GP placement takes 1.36 sec.

Phase 1.2 Clock placement started.
Mapping instance CLK_undiv_ibuf/opit_1 to IOLHR_292_174.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.48 sec.

Pre global placement takes 2.09 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst CLK_undiv_ibuf/opit_1 on IOLHR_292_174.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
2nd GP placement takes 0.34 sec.

Wirelength after global placement is 6715.
Global placement takes 0.34 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 460 LUT6 in collection, pack success:5
Packing LUT6D takes 0.11 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 6730.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995426.
	6 iterations finished.
	Final slack 997854.
Super clustering done.
Design Utilization : 3%.
3rd GP placement takes 0.06 sec.

Wirelength after post global placement is 6252.
Packing LUT6D started.
I: LUT6D pack result: There are 450 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.17 sec.

Phase 4 Legalization started.
The average distance in LP is 0.590848.
Wirelength after legalization is 6629.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997838.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 6629.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997838, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997838, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 6629.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 997838, TNS after placement is 0.
Placement done.
Total placement takes 2.67 sec.
Finished placement. (CPU time elapsed 0h:00m:02s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 1.56 sec.
Setup STE netlist take 25 msec.
Dispose control chain take 16 msec.
Collect const net info take 36 msec.
Total nets for routing: 877.
Total loads for routing: 4243.
Direct connect net size: 122
Build all design net take 21 msec.
Processing design graph takes 0.10 sec.
Delay table total memory: 0.45777321 MB
Route graph total memory: 77.61335564 MB
Route design total memory: 2.15013123 MB
Worst slack is 997838, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 875 subnets.
Unrouted clock nets at iteration 0 (0.198 sec): 1
Unrouted clock nets at iteration 1 (0.203 sec): 1
Unrouted clock nets at iteration 2 (0.217 sec): 1
Unrouted clock nets at iteration 3 (0.202 sec): 1
Unrouted clock nets at iteration 4 (0.002 sec): 0
Total route nets size: 873
Unrouted general nets at iteration 5 (MT total route time: 0.268 sec): 753(overused: 5463)
Unrouted general nets at iteration 6 (MT total route time: 0.208 sec): 670(overused: 3923)
Unrouted general nets at iteration 7 (MT total route time: 0.192 sec): 597(overused: 2893)
Unrouted general nets at iteration 8 (MT total route time: 0.133 sec): 545(overused: 2219)
Unrouted general nets at iteration 9 (MT total route time: 0.109 sec): 453(overused: 1428)
Unrouted general nets at iteration 10 (MT total route time: 0.076 sec): 311(overused: 911)
Unrouted general nets at iteration 11 (MT total route time: 0.060 sec): 223(overused: 635)
Unrouted general nets at iteration 12 (MT total route time: 0.059 sec): 184(overused: 477)
Unrouted general nets at iteration 13 (MT total route time: 0.041 sec): 128(overused: 302)
Unrouted general nets at iteration 14 (MT total route time: 0.036 sec): 97(overused: 282)
Unrouted general nets at iteration 15 (MT total route time: 0.099 sec): 69(overused: 166)
Unrouted general nets at iteration 16 (MT total route time: 0.017 sec): 48(overused: 106)
Unrouted general nets at iteration 17 (MT total route time: 0.012 sec): 33(overused: 70)
Unrouted general nets at iteration 18 (MT total route time: 0.013 sec): 38(overused: 70)
Unrouted general nets at iteration 19 (MT total route time: 0.014 sec): 30(overused: 56)
Unrouted general nets at iteration 20 (MT total route time: 0.007 sec): 20(overused: 46)
Unrouted general nets at iteration 21 (MT total route time: 0.007 sec): 17(overused: 28)
Unrouted general nets at iteration 22 (MT total route time: 0.005 sec): 10(overused: 22)
Unrouted general nets at iteration 23 (MT total route time: 0.003 sec): 5(overused: 10)
Unrouted general nets at iteration 24 (MT total route time: 0.003 sec): 4(overused: 8)
Unrouted general nets at iteration 25 (MT total route time: 0.091 sec): 3(overused: 4)
Unrouted general nets at iteration 26 (MT total route time: 0.002 sec): 2(overused: 4)
Unrouted general nets at iteration 27 (MT total route time: 0.001 sec): 0(overused: 0)
----General net take 0.001 sec(route net take 0.000 sec, inc cost take 0.001 sec, iter times: 1)
----const net route take 0.005 sec
Unrouted nets at iteration 28 (0.007 sec): 0
Detailed routing takes 2.30 sec.
C: Route-2036: The clock path from CLMA_159_474:Q3 to CLMA_213_438:CLK is routed by SRB.
C: Route-2036: The clock path from CLMA_201_468:Y0 to CLMA_201_468:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.32 sec.
Sort Original Nets take 0.000 sec
Total net: 877, route succeed net: 877
Generate routing result take 0.003 sec
Handle PERMUX permutation take 0.269 sec
Handle const net take 0.003 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.006 sec
Used SRB routing arc is 9992.
Finish routing takes 0.29 sec.
Total routing takes 4.65 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 0        | 5             | 0                  
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 186      | 6575          | 3                  
|   FF                        | 91       | 52600         | 1                  
|   LUT                       | 608      | 26300         | 3                  
|   LUT-FF pairs              | 62       | 26300         | 1                  
| Use of CLMS                 | 60       | 2375          | 3                  
|   FF                        | 2        | 19000         | 1                  
|   LUT                       | 191      | 9500          | 3                  
|   LUT-FF pairs              | 1        | 9500          | 1                  
|   Distributed RAM           | 44       | 9500          | 1                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 0        | 85            | 0                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 65       | 5850          | 2                  
| Use of HCKB                 | 1        | 72            | 2                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 35       | 210           | 17                 
|   IOBD                      | 20       | 100           | 20                 
|   IOBS                      | 15       | 110           | 14                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 35       | 250           | 14                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:04s)
Design 'TOP' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:06s)
Action pnr: Real time elapsed is 0h:0m:32s
Action pnr: CPU time elapsed is 0h:0m:5s
Action pnr: Process CPU time elapsed is 0h:0m:7s
Current time: Tue Nov 26 18:59:56 2024
Action pnr: Peak memory pool usage is 871 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Nov 26 18:59:57 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/Decoder1/MCOp[0]/opit_0_inv/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:20s
Action report_timing: CPU time elapsed is 0h:0m:12s
Action report_timing: Process CPU time elapsed is 0h:0m:12s
Current time: Tue Nov 26 19:00:16 2024
Action report_timing: Peak memory pool usage is 797 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Nov 26 19:00:17 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.250000 sec.
Generating architecture configuration.
The bitstream file is "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/generate_bitstream/TOP.sbit"
Generate programming file takes 2.781250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:23s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Tue Nov 26 19:00:39 2024
Action gen_bit_stream: Peak memory pool usage is 723 MB
Process "Generate Bitstream" done.
File "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc" has been added to project successfully. 


Process "Compile" started.
Current time: Tue Nov 26 19:03:43 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.668s wall, 0.000s user + 0.141s system = 0.141s CPU (8.4%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 146)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 22)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 40)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 26)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 43)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 41)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 43)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 45)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 47)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 49)] Case condition never applies
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 64)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 85)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 97)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 108)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 117)] Elaborating instance MCycle1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {TOP.wrapper1.ARM1.MCycle1} parameter value:
    width = 32'b00000000000000000000000000100000
W: Verilog-2036: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 117)] Net M_Start connected to input port of module instance TOP.wrapper1.ARM1.MCycle1 has no driver, tie it to 0
W: Verilog-2036: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 117)] Net MCycleOp connected to input port of module instance TOP.wrapper1.ARM1.MCycle1 has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.034s wall, 0.016s user + 0.000s system = 0.016s CPU (45.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (133.7%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 15)] Latch is generated for signal MCOp, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 183)] Found Ram DATA_VAR_MEM, depth=128, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 20)] Found Ram RegBank, depth=16, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 20)] Found Ram RegBank, depth=16, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.116s wall, 0.047s user + 0.078s system = 0.125s CPU (107.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUOp_1 (bmsWIDEMUX).
I: Constant propagation done on MemW_1 (bmsWIDEMUX).
I: Constant propagation done on RegW_1 (bmsWIDEMUX).
I: Constant propagation done on N179 (bmsREDOR).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
I: Constant propagation done on N203 (bmsREDAND).
I: Constant propagation done on N168 (bmsREDOR).
I: Constant propagation done on N894 (bmsREDOR).
I: Constant propagation done on N897 (bmsREDOR).
I: Constant propagation done on N900 (bmsREDOR).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.042s wall, 0.016s user + 0.000s system = 0.016s CPU (37.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Tue Nov 26 19:03:47 2024
Action compile: Peak memory pool usage is 135 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Nov 26 19:03:47 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:wrapper1/ARM1/u_Control/Decoder1/ALUOp[1]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
I: Removed bmsADD inst N79 that is redundant to N47
Executing : pre-mapping successfully. Time elapsed: 0.068s wall, 0.078s user + 0.000s system = 0.078s CPU (114.7%)

Start mod-gen.
I: Constant propagation done on wrapper1/ARM1/N1 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/N13 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/N15 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/Extend1/N19 (bmsWIDEINV).
I: Constant propagation done on wrapper1/ARM1/Extend1/N20 (bmsREDAND).
I: Constant propagation done on wrapper1/ARM1/Extend1/N21 (bmsREDAND).
I: Constant propagation done on wrapper1/ARM1/Extend1/N22 (bmsREDAND).
I: Constant propagation done on wrapper1/ARM1/MCycle1/N8_1 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/MCycle1/N15 (bmsWIDEINV).
I: Constant propagation done on wrapper1/ARM1/MCycle1/N169 (bmsREDAND).
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 31 that is stuck at constant 0.
W: Public-4008: Instance 'wrapper1/ARM1/MCycle1/sign' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 5 that is stuck at constant 0.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/V' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/C' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/N' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.241s wall, 0.156s user + 0.000s system = 0.156s CPU (64.9%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/state that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/done that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 30 that is stuck at constant 0.
W: pmux inst 'wrapper1/ARM1/MCycle1/N191' has no active select, tie output to 0
W: pmux inst 'wrapper1/ARM1/MCycle1/N142' has no active select, tie output to 0
W: pmux inst 'wrapper1/ARM1/MCycle1/N213' has no active select, tie output to 0
W: Removed GTP_DLATCH inst wrapper1/ARM1/u_Control/Decoder1/MCOp[1] that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 1.243s wall, 0.844s user + 0.031s system = 0.875s CPU (70.4%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'wrapper1/LED[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.032s wall, 0.031s user + 0.000s system = 0.031s CPU (98.3%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.852s wall, 0.406s user + 0.000s system = 0.406s CPU (47.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.251s wall, 0.219s user + 0.000s system = 0.219s CPU (87.2%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.095s wall, 0.062s user + 0.000s system = 0.062s CPU (66.0%)

W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: syn_maxfan of lutcarry N17_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_1 is more than 10000 on net R15[3], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_1 is more than 10000 on net R15[3], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    56 uses
GTP_DFF_CE                   34 uses
GTP_DFF_E                     1 use
GTP_DFF_PE                    1 use
GTP_DLATCH                    1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      7 uses
GTP_LUT2                      3 uses
GTP_LUT3                      3 uses
GTP_LUT4                     35 uses
GTP_LUT5                    132 uses
GTP_LUT6                    252 uses
GTP_LUT6CARRY               131 uses
GTP_LUT6D                    99 uses
GTP_RAM32X2X4                11 uses
GTP_ROM64X1                  29 uses

I/O ports: 35
GTP_INBUF                   3 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 735 of 35800 (2.05%)
	LUTs as dram: 44 of 9500 (0.46%)
	LUTs as logic: 691
Total Registers: 92 of 71600 (0.13%)
Total Latches: 1

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 35 of 209 (16.75%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 1                 1
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 0                 3
--------------------------------------------------------------
  The maximum fanout: 38
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                56
  NO              YES               NO                 0
  YES             NO                NO                 1
  YES             NO                YES                35
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              1
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'TOP' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to TOP_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/Decoder1/MCOp[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:15s
Action synthesize: CPU time elapsed is 0h:0m:7s
Action synthesize: Process CPU time elapsed is 0h:0m:7s
Current time: Tue Nov 26 19:04:01 2024
Action synthesize: Peak memory pool usage is 290 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Nov 26 19:04:01 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'TOP'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_CLK_undiv in design, driver pin O(instance CLK_undiv_ibuf) -> load pin CLK(instance count_fast[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N8_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:16.
I: Infer CARRY group, base inst: wrapper1/ARM1/N17_0_1/gateop, insts:29.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/N7_1_0/gateop, insts:33.
I: Infer CARRY group, base inst: wrapper1/ARM1/u_PC/N2_1_1/gateop, insts:29.
Device mapping done.
Total device mapping takes 0.06 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 93       | 71600         | 1                  
| LUT                   | 735      | 35800         | 3                  
| Distributed RAM       | 44       | 9500          | 1                  
| DRM                   | 0        | 85            | 0                  
| IO                    | 35       | 209           | 17                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'TOP' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:13s
Action dev_map: CPU time elapsed is 0h:0m:7s
Action dev_map: Process CPU time elapsed is 0h:0m:7s
Current time: Tue Nov 26 19:04:13 2024
Action dev_map: Peak memory pool usage is 302 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Nov 26 19:04:13 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 27)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 28)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 29)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 30)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 31)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 32)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 33)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 36)] Object 'DIP[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 37)] Object 'DIP[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 38)] Object 'DIP[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 39)] Object 'DIP[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 40)] Object 'DIP[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 41)] Object 'DIP[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 42)] Object 'DIP[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 3%.
Wirelength after clock region global placement is 5520.
1st GP placement takes 1.22 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.72 sec.

Pre global placement takes 3.69 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst CLK_undiv_ibuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOLHR_292_330.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOLHR_292_336.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOLHR_292_342.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOLHR_292_348.
Placed fixed group with base inst LED_obuf[4]/opit_1 on IOLHR_292_354.
Placed fixed group with base inst LED_obuf[5]/opit_1 on IOLHR_292_360.
Placed fixed group with base inst LED_obuf[6]/opit_1 on IOLHR_292_366.
Placed fixed group with base inst LED_obuf[7]/opit_1 on IOLHR_292_372.
Placed fixed group with base inst PAUSE_n_ibuf/opit_1 on IOLHR_292_276.
Placed fixed group with base inst RESET_n_ibuf/opit_1 on IOLHR_292_294.
Placed fixed group with base inst SevenSegAn_obuf[0]/opit_1 on IOLHR_292_396.
Placed fixed group with base inst SevenSegAn_obuf[1]/opit_1 on IOLHR_292_390.
Placed fixed group with base inst SevenSegAn_obuf[2]/opit_1 on IOLHR_292_384.
Placed fixed group with base inst SevenSegAn_obuf[3]/opit_1 on IOLHR_292_378.
Placed fixed group with base inst SevenSegAn_obuf[4]/opit_1 on IOLHR_292_420.
Placed fixed group with base inst SevenSegAn_obuf[5]/opit_1 on IOLHR_292_414.
Placed fixed group with base inst SevenSegAn_obuf[6]/opit_1 on IOLHR_292_408.
Placed fixed group with base inst SevenSegAn_obuf[7]/opit_1 on IOLHR_292_402.
Placed fixed group with base inst SevenSegCatHL_obuf[0]/opit_1 on IOLHR_292_474.
Placed fixed group with base inst SevenSegCatHL_obuf[1]/opit_1 on IOLHR_292_468.
Placed fixed group with base inst SevenSegCatHL_obuf[2]/opit_1 on IOLHR_292_462.
Placed fixed group with base inst SevenSegCatHL_obuf[3]/opit_1 on IOLHR_292_450.
Placed fixed group with base inst SevenSegCatHL_obuf[4]/opit_1 on IOLHR_292_444.
Placed fixed group with base inst SevenSegCatHL_obuf[5]/opit_1 on IOLHR_292_438.
Placed fixed group with base inst SevenSegCatHL_obuf[6]/opit_1 on IOLHR_292_432.
Placed fixed group with base inst SevenSegCatHL_obuf[7]/opit_1 on IOLHR_292_426.
Placed fixed group with base inst SevenSegCatHL_obuf[8]/opit_1 on IOLHR_292_522.
Placed fixed group with base inst SevenSegCatHL_obuf[9]/opit_1 on IOLHR_292_516.
Placed fixed group with base inst SevenSegCatHL_obuf[10]/opit_1 on IOLHR_292_510.
Placed fixed group with base inst SevenSegCatHL_obuf[11]/opit_1 on IOLHR_292_504.
Placed fixed group with base inst SevenSegCatHL_obuf[12]/opit_1 on IOLHR_292_498.
Placed fixed group with base inst SevenSegCatHL_obuf[13]/opit_1 on IOLHR_292_492.
Placed fixed group with base inst SevenSegCatHL_obuf[14]/opit_1 on IOLHR_292_486.
Placed fixed group with base inst SevenSegCatHL_obuf[15]/opit_1 on IOLHR_292_480.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
2nd GP placement takes 0.89 sec.

Wirelength after global placement is 5398.
Global placement takes 0.91 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 460 LUT6 in collection, pack success:5
Packing LUT6D takes 0.27 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 5416.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
3rd GP placement takes 0.84 sec.

Wirelength after post global placement is 5606.
Packing LUT6D started.
I: LUT6D pack result: There are 450 LUT6 in collection, pack success:0
Packing LUT6D takes 0.23 sec.
Post global placement takes 1.34 sec.

Phase 4 Legalization started.
The average distance in LP is 0.617766.
Wirelength after legalization is 6209.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997846.
Replication placement takes 0.08 sec.

Wirelength after replication placement is 6209.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997846, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997846, TNS after detailed placement is 0. 
Swapping placement takes 0.03 sec.

Wirelength after detailed placement is 6209.
Timing-driven detailed placement takes 0.11 sec.

Worst slack is 997846, TNS after placement is 0.
Placement done.
Total placement takes 6.28 sec.
Finished placement. (CPU time elapsed 0h:00m:06s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 2.87 sec.
Setup STE netlist take 39 msec.
Dispose control chain take 17 msec.
Collect const net info take 59 msec.
Total nets for routing: 877.
Total loads for routing: 4258.
Direct connect net size: 118
Build all design net take 27 msec.
Processing design graph takes 0.14 sec.
Delay table total memory: 0.45777321 MB
Route graph total memory: 77.61417198 MB
Route design total memory: 2.15043640 MB
Worst slack is 997846, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 875 subnets.
Unrouted clock nets at iteration 0 (0.223 sec): 1
Unrouted clock nets at iteration 1 (0.223 sec): 1
Unrouted clock nets at iteration 2 (0.220 sec): 1
Unrouted clock nets at iteration 3 (0.278 sec): 1
Unrouted clock nets at iteration 4 (0.001 sec): 0
Total route nets size: 873
Unrouted general nets at iteration 5 (MT total route time: 0.272 sec): 750(overused: 5607)
Unrouted general nets at iteration 6 (MT total route time: 0.214 sec): 660(overused: 4018)
Unrouted general nets at iteration 7 (MT total route time: 0.282 sec): 591(overused: 2953)
Unrouted general nets at iteration 8 (MT total route time: 0.220 sec): 514(overused: 2176)
Unrouted general nets at iteration 9 (MT total route time: 0.127 sec): 404(overused: 1302)
Unrouted general nets at iteration 10 (MT total route time: 0.098 sec): 326(overused: 1187)
Unrouted general nets at iteration 11 (MT total route time: 0.117 sec): 216(overused: 670)
Unrouted general nets at iteration 12 (MT total route time: 0.094 sec): 150(overused: 391)
Unrouted general nets at iteration 13 (MT total route time: 0.084 sec): 117(overused: 332)
Unrouted general nets at iteration 14 (MT total route time: 0.042 sec): 88(overused: 214)
Unrouted general nets at iteration 15 (MT total route time: 0.143 sec): 77(overused: 178)
Unrouted general nets at iteration 16 (MT total route time: 0.032 sec): 49(overused: 108)
Unrouted general nets at iteration 17 (MT total route time: 0.021 sec): 45(overused: 68)
Unrouted general nets at iteration 18 (MT total route time: 0.020 sec): 45(overused: 100)
Unrouted general nets at iteration 19 (MT total route time: 0.014 sec): 35(overused: 72)
Unrouted general nets at iteration 20 (MT total route time: 0.010 sec): 23(overused: 52)
Unrouted general nets at iteration 21 (MT total route time: 0.005 sec): 4(overused: 6)
Unrouted general nets at iteration 22 (MT total route time: 0.003 sec): 2(overused: 4)
Unrouted general nets at iteration 23 (MT total route time: 0.002 sec): 0(overused: 0)
----General net take 0.002 sec(route net take 0.000 sec, inc cost take 0.002 sec, iter times: 1)
----const net route take 0.005 sec
Unrouted nets at iteration 24 (0.008 sec): 0
Detailed routing takes 2.77 sec.
C: Route-2036: The clock path from CLMA_219_373:Q3 to CLMA_273_402:CLK is routed by SRB.
C: Route-2036: The clock path from CLMA_231_391:Y2 to CLMA_237_396:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.33 sec.
Sort Original Nets take 0.000 sec
Total net: 877, route succeed net: 877
Generate routing result take 0.003 sec
Handle PERMUX permutation take 0.306 sec
Handle const net take 0.002 sec
Handle route through take 0.001 sec
Handle loads' routing node take 0.007 sec
Used SRB routing arc is 10097.
Finish routing takes 0.34 sec.
Total routing takes 6.55 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 186      | 6575          | 3                  
|   FF                        | 89       | 52600         | 1                  
|   LUT                       | 603      | 26300         | 3                  
|   LUT-FF pairs              | 62       | 26300         | 1                  
| Use of CLMS                 | 69       | 2375          | 3                  
|   FF                        | 4        | 19000         | 1                  
|   LUT                       | 199      | 9500          | 3                  
|   LUT-FF pairs              | 1        | 9500          | 1                  
|   Distributed RAM           | 44       | 9500          | 1                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 0        | 85            | 0                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 71       | 5850          | 2                  
| Use of HCKB                 | 1        | 72            | 2                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 35       | 210           | 17                 
|   IOBD                      | 18       | 100           | 18                 
|   IOBS                      | 17       | 110           | 16                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 35       | 250           | 14                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:06s)
Design 'TOP' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:21s)
Action pnr: Real time elapsed is 0h:0m:38s
Action pnr: CPU time elapsed is 0h:0m:18s
Action pnr: Process CPU time elapsed is 0h:0m:21s
Current time: Tue Nov 26 19:04:51 2024
Action pnr: Peak memory pool usage is 888 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Nov 26 19:04:52 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/Decoder1/MCOp[0]/opit_0_inv/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:18s
Action report_timing: CPU time elapsed is 0h:0m:10s
Action report_timing: Process CPU time elapsed is 0h:0m:10s
Current time: Tue Nov 26 19:05:09 2024
Action report_timing: Peak memory pool usage is 798 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Nov 26 19:05:09 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.218750 sec.
Generating architecture configuration.
The bitstream file is "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/generate_bitstream/TOP.sbit"
Generate programming file takes 3.125000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:19s
Action gen_bit_stream: CPU time elapsed is 0h:0m:12s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:12s
Current time: Tue Nov 26 19:05:28 2024
Action gen_bit_stream: Peak memory pool usage is 724 MB
Process "Generate Bitstream" done.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v". 


Process "Compile" started.
Current time: Tue Nov 26 19:13:49 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 87)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 102)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.755s wall, 0.000s user + 0.078s system = 0.078s CPU (4.5%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 112)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 22)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 40)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 26)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 43)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 41)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 43)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 45)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 47)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 49)] Case condition never applies
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 64)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 85)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 97)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 108)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 117)] Elaborating instance MCycle1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {TOP.wrapper1.ARM1.MCycle1} parameter value:
    width = 32'b00000000000000000000000000100000
W: Verilog-2036: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 117)] Net M_Start connected to input port of module instance TOP.wrapper1.ARM1.MCycle1 has no driver, tie it to 0
W: Verilog-2036: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 117)] Net MCycleOp connected to input port of module instance TOP.wrapper1.ARM1.MCycle1 has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.025s wall, 0.016s user + 0.000s system = 0.016s CPU (61.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (128.0%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 15)] Latch is generated for signal MCOp, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 149)] Found Ram DATA_VAR_MEM, depth=128, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 20)] Found Ram RegBank, depth=16, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 20)] Found Ram RegBank, depth=16, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.116s wall, 0.062s user + 0.000s system = 0.062s CPU (54.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUOp_1 (bmsWIDEMUX).
I: Constant propagation done on MemW_1 (bmsWIDEMUX).
I: Constant propagation done on RegW_1 (bmsWIDEMUX).
I: Constant propagation done on N179 (bmsREDOR).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
I: Constant propagation done on N203 (bmsREDAND).
I: Constant propagation done on N168 (bmsREDOR).
I: Constant propagation done on N894 (bmsREDOR).
I: Constant propagation done on N897 (bmsREDOR).
I: Constant propagation done on N900 (bmsREDOR).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.041s wall, 0.016s user + 0.000s system = 0.016s CPU (38.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Tue Nov 26 19:13:53 2024
Action compile: Peak memory pool usage is 136 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Nov 26 19:13:53 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:wrapper1/ARM1/u_Control/Decoder1/ALUOp[1]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
I: Removed bmsADD inst N79 that is redundant to N47
Executing : pre-mapping successfully. Time elapsed: 0.054s wall, 0.016s user + 0.000s system = 0.016s CPU (29.1%)

Start mod-gen.
I: Constant propagation done on wrapper1/ARM1/N1 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/N13 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/N15 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/Extend1/N19 (bmsWIDEINV).
I: Constant propagation done on wrapper1/ARM1/Extend1/N20 (bmsREDAND).
I: Constant propagation done on wrapper1/ARM1/Extend1/N21 (bmsREDAND).
I: Constant propagation done on wrapper1/ARM1/Extend1/N22 (bmsREDAND).
I: Constant propagation done on wrapper1/ARM1/MCycle1/N8_1 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/MCycle1/N15 (bmsWIDEINV).
I: Constant propagation done on wrapper1/ARM1/MCycle1/N169 (bmsREDAND).
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 31 that is stuck at constant 0.
W: Public-4008: Instance 'wrapper1/ARM1/MCycle1/sign' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/C' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/N' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/V' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 5 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.143s wall, 0.031s user + 0.000s system = 0.031s CPU (21.8%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/state that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/done that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 30 that is stuck at constant 0.
W: pmux inst 'wrapper1/ARM1/MCycle1/N191' has no active select, tie output to 0
W: pmux inst 'wrapper1/ARM1/MCycle1/N142' has no active select, tie output to 0
W: pmux inst 'wrapper1/ARM1/MCycle1/N213' has no active select, tie output to 0
W: Removed GTP_DLATCH inst wrapper1/ARM1/u_Control/Decoder1/MCOp[1] that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.772s wall, 0.125s user + 0.000s system = 0.125s CPU (16.2%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'wrapper1/LED[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.027s wall, 0.016s user + 0.000s system = 0.016s CPU (58.8%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.435s wall, 0.141s user + 0.000s system = 0.141s CPU (32.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.122s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.052s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: syn_maxfan of lutcarry N17_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_1 is more than 10000 on net R15[3], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_1 is more than 10000 on net R15[3], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    56 uses
GTP_DFF_CE                   34 uses
GTP_DFF_E                     1 use
GTP_DFF_PE                    1 use
GTP_DLATCH                    1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      7 uses
GTP_LUT2                      3 uses
GTP_LUT3                      2 uses
GTP_LUT4                     38 uses
GTP_LUT5                    102 uses
GTP_LUT6                    241 uses
GTP_LUT6CARRY               131 uses
GTP_LUT6D                    85 uses
GTP_MUX2LUT7                  3 uses
GTP_RAM32X2X4                11 uses
GTP_ROM64X1                  24 uses

I/O ports: 35
GTP_INBUF                   3 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 677 of 35800 (1.89%)
	LUTs as dram: 44 of 9500 (0.46%)
	LUTs as logic: 633
Total Registers: 92 of 71600 (0.13%)
Total Latches: 1

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 35 of 209 (16.75%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 1                 1
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 0                 3
--------------------------------------------------------------
  The maximum fanout: 38
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                56
  NO              YES               NO                 0
  YES             NO                NO                 1
  YES             NO                YES                35
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              1
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'TOP' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to TOP_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/Decoder1/MCOp[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:12s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Nov 26 19:14:05 2024
Action synthesize: Peak memory pool usage is 297 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Nov 26 19:14:05 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'TOP'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_CLK_undiv in design, driver pin O(instance CLK_undiv_ibuf) -> load pin CLK(instance count_fast[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N8_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:16.
I: Infer CARRY group, base inst: wrapper1/ARM1/N17_0_1/gateop, insts:29.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/N7_1_0/gateop, insts:33.
I: Infer CARRY group, base inst: wrapper1/ARM1/u_PC/N2_1_1/gateop, insts:29.
Device mapping done.
Total device mapping takes 0.02 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 93       | 71600         | 1                  
| LUT                   | 677      | 35800         | 2                  
| Distributed RAM       | 44       | 9500          | 1                  
| DRM                   | 0        | 85            | 0                  
| IO                    | 35       | 209           | 17                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'TOP' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:12s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Tue Nov 26 19:14:16 2024
Action dev_map: Peak memory pool usage is 302 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Nov 26 19:14:17 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 27)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 28)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 29)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 30)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 31)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 32)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 33)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 36)] Object 'DIP[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 37)] Object 'DIP[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 38)] Object 'DIP[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 39)] Object 'DIP[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 40)] Object 'DIP[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 41)] Object 'DIP[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 42)] Object 'DIP[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
Wirelength after clock region global placement is 5097.
1st GP placement takes 0.41 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.19 sec.

Pre global placement takes 1.09 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst CLK_undiv_ibuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOLHR_292_330.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOLHR_292_336.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOLHR_292_342.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOLHR_292_348.
Placed fixed group with base inst LED_obuf[4]/opit_1 on IOLHR_292_354.
Placed fixed group with base inst LED_obuf[5]/opit_1 on IOLHR_292_360.
Placed fixed group with base inst LED_obuf[6]/opit_1 on IOLHR_292_366.
Placed fixed group with base inst LED_obuf[7]/opit_1 on IOLHR_292_372.
Placed fixed group with base inst PAUSE_n_ibuf/opit_1 on IOLHR_292_276.
Placed fixed group with base inst RESET_n_ibuf/opit_1 on IOLHR_292_294.
Placed fixed group with base inst SevenSegAn_obuf[0]/opit_1 on IOLHR_292_396.
Placed fixed group with base inst SevenSegAn_obuf[1]/opit_1 on IOLHR_292_390.
Placed fixed group with base inst SevenSegAn_obuf[2]/opit_1 on IOLHR_292_384.
Placed fixed group with base inst SevenSegAn_obuf[3]/opit_1 on IOLHR_292_378.
Placed fixed group with base inst SevenSegAn_obuf[4]/opit_1 on IOLHR_292_420.
Placed fixed group with base inst SevenSegAn_obuf[5]/opit_1 on IOLHR_292_414.
Placed fixed group with base inst SevenSegAn_obuf[6]/opit_1 on IOLHR_292_408.
Placed fixed group with base inst SevenSegAn_obuf[7]/opit_1 on IOLHR_292_402.
Placed fixed group with base inst SevenSegCatHL_obuf[0]/opit_1 on IOLHR_292_474.
Placed fixed group with base inst SevenSegCatHL_obuf[1]/opit_1 on IOLHR_292_468.
Placed fixed group with base inst SevenSegCatHL_obuf[2]/opit_1 on IOLHR_292_462.
Placed fixed group with base inst SevenSegCatHL_obuf[3]/opit_1 on IOLHR_292_450.
Placed fixed group with base inst SevenSegCatHL_obuf[4]/opit_1 on IOLHR_292_444.
Placed fixed group with base inst SevenSegCatHL_obuf[5]/opit_1 on IOLHR_292_438.
Placed fixed group with base inst SevenSegCatHL_obuf[6]/opit_1 on IOLHR_292_432.
Placed fixed group with base inst SevenSegCatHL_obuf[7]/opit_1 on IOLHR_292_426.
Placed fixed group with base inst SevenSegCatHL_obuf[8]/opit_1 on IOLHR_292_522.
Placed fixed group with base inst SevenSegCatHL_obuf[9]/opit_1 on IOLHR_292_516.
Placed fixed group with base inst SevenSegCatHL_obuf[10]/opit_1 on IOLHR_292_510.
Placed fixed group with base inst SevenSegCatHL_obuf[11]/opit_1 on IOLHR_292_504.
Placed fixed group with base inst SevenSegCatHL_obuf[12]/opit_1 on IOLHR_292_498.
Placed fixed group with base inst SevenSegCatHL_obuf[13]/opit_1 on IOLHR_292_492.
Placed fixed group with base inst SevenSegCatHL_obuf[14]/opit_1 on IOLHR_292_486.
Placed fixed group with base inst SevenSegCatHL_obuf[15]/opit_1 on IOLHR_292_480.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 2%.
2nd GP placement takes 0.27 sec.

Wirelength after global placement is 5217.
Global placement takes 0.27 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 411 LUT6 in collection, pack success:5
Packing LUT6D takes 0.03 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 5227.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 2%.
3rd GP placement takes 0.30 sec.

Wirelength after post global placement is 4902.
Packing LUT6D started.
I: LUT6D pack result: There are 401 LUT6 in collection, pack success:0
Packing LUT6D takes 0.06 sec.
Post global placement takes 0.39 sec.

Phase 4 Legalization started.
The average distance in LP is 0.623167.
Wirelength after legalization is 5414.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997521.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 5414.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997521, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997521, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 5414.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 997521, TNS after placement is 0.
Placement done.
Total placement takes 1.84 sec.
Finished placement. (CPU time elapsed 0h:00m:01s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 1.54 sec.
Setup STE netlist take 20 msec.
Dispose control chain take 12 msec.
Collect const net info take 37 msec.
Total nets for routing: 802.
Total loads for routing: 3939.
Direct connect net size: 119
Build all design net take 22 msec.
Processing design graph takes 0.09 sec.
Delay table total memory: 0.45777321 MB
Route graph total memory: 77.58099174 MB
Route design total memory: 2.13669586 MB
Worst slack is 997521, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 800 subnets.
Unrouted clock nets at iteration 0 (0.198 sec): 1
Unrouted clock nets at iteration 1 (0.199 sec): 1
Unrouted clock nets at iteration 2 (0.199 sec): 1
Unrouted clock nets at iteration 3 (0.196 sec): 1
Unrouted clock nets at iteration 4 (0.001 sec): 0
Total route nets size: 798
Unrouted general nets at iteration 5 (MT total route time: 0.221 sec): 651(overused: 5120)
Unrouted general nets at iteration 6 (MT total route time: 0.152 sec): 610(overused: 3596)
Unrouted general nets at iteration 7 (MT total route time: 0.142 sec): 562(overused: 2724)
Unrouted general nets at iteration 8 (MT total route time: 0.121 sec): 486(overused: 2001)
Unrouted general nets at iteration 9 (MT total route time: 0.099 sec): 404(overused: 1322)
Unrouted general nets at iteration 10 (MT total route time: 0.070 sec): 309(overused: 1014)
Unrouted general nets at iteration 11 (MT total route time: 0.061 sec): 213(overused: 659)
Unrouted general nets at iteration 12 (MT total route time: 0.054 sec): 175(overused: 505)
Unrouted general nets at iteration 13 (MT total route time: 0.039 sec): 126(overused: 335)
Unrouted general nets at iteration 14 (MT total route time: 0.024 sec): 84(overused: 215)
Unrouted general nets at iteration 15 (MT total route time: 0.093 sec): 75(overused: 179)
Unrouted general nets at iteration 16 (MT total route time: 0.023 sec): 53(overused: 108)
Unrouted general nets at iteration 17 (MT total route time: 0.028 sec): 64(overused: 194)
Unrouted general nets at iteration 18 (MT total route time: 0.018 sec): 52(overused: 102)
Unrouted general nets at iteration 19 (MT total route time: 0.015 sec): 35(overused: 71)
Unrouted general nets at iteration 20 (MT total route time: 0.011 sec): 28(overused: 58)
Unrouted general nets at iteration 21 (MT total route time: 0.008 sec): 17(overused: 36)
Unrouted general nets at iteration 22 (MT total route time: 0.007 sec): 29(overused: 54)
Unrouted general nets at iteration 23 (MT total route time: 0.007 sec): 23(overused: 36)
Unrouted general nets at iteration 24 (MT total route time: 0.005 sec): 17(overused: 30)
Unrouted general nets at iteration 25 (MT total route time: 0.072 sec): 13(overused: 24)
Unrouted general nets at iteration 26 (MT total route time: 0.005 sec): 9(overused: 14)
Unrouted general nets at iteration 27 (MT total route time: 0.004 sec): 11(overused: 18)
Unrouted general nets at iteration 28 (MT total route time: 0.003 sec): 4(overused: 4)
Unrouted general nets at iteration 29 (MT total route time: 0.002 sec): 2(overused: 2)
Unrouted general nets at iteration 30 (MT total route time: 0.001 sec): 2(overused: 2)
Unrouted general nets at iteration 31 (MT total route time: 0.001 sec): 2(overused: 2)
Unrouted general nets at iteration 32 (MT total route time: 0.001 sec): 0(overused: 0)
----General net take 0.001 sec(route net take 0.000 sec, inc cost take 0.001 sec, iter times: 1)
----const net route take 0.004 sec
Unrouted nets at iteration 33 (0.006 sec): 0
Detailed routing takes 2.11 sec.
C: Route-2036: The clock path from CLMA_279_336:Q3 to CLMA_255_432:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.28 sec.
Sort Original Nets take 0.000 sec
Total net: 802, route succeed net: 802
Generate routing result take 0.002 sec
Handle PERMUX permutation take 0.221 sec
Handle const net take 0.002 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.006 sec
Used SRB routing arc is 9254.
Finish routing takes 0.24 sec.
Total routing takes 4.32 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 170      | 6575          | 3                  
|   FF                        | 65       | 52600         | 1                  
|   LUT                       | 548      | 26300         | 3                  
|   LUT-FF pairs              | 49       | 26300         | 1                  
| Use of CLMS                 | 65       | 2375          | 3                  
|   FF                        | 28       | 19000         | 1                  
|   LUT                       | 193      | 9500          | 3                  
|   LUT-FF pairs              | 14       | 9500          | 1                  
|   Distributed RAM           | 44       | 9500          | 1                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 0        | 85            | 0                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 55       | 5850          | 1                  
| Use of HCKB                 | 1        | 72            | 2                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 35       | 210           | 17                 
|   IOBD                      | 18       | 100           | 18                 
|   IOBS                      | 17       | 110           | 16                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 35       | 250           | 14                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:04s)
Design 'TOP' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:06s)
Action pnr: Real time elapsed is 0h:0m:29s
Action pnr: CPU time elapsed is 0h:0m:5s
Action pnr: Process CPU time elapsed is 0h:0m:6s
Current time: Tue Nov 26 19:14:45 2024
Action pnr: Peak memory pool usage is 882 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Nov 26 19:14:45 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/Decoder1/MCOp[0]/opit_0_inv/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:16s
Action report_timing: CPU time elapsed is 0h:0m:3s
Action report_timing: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Nov 26 19:15:01 2024
Action report_timing: Peak memory pool usage is 799 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Nov 26 19:15:01 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.046875 sec.
Generating architecture configuration.
The bitstream file is "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/generate_bitstream/TOP.sbit"
Generate programming file takes 0.843750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:16s
Action gen_bit_stream: CPU time elapsed is 0h:0m:3s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Nov 26 19:15:16 2024
Action gen_bit_stream: Peak memory pool usage is 723 MB
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v". 
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 52)] Syntax error near £
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 55)] Syntax error near )
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v". 
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 52)] Syntax error near £
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 55)] Syntax error near )
E: Parsing ERROR.


Process "Compile" started.
Current time: Tue Nov 26 19:25:38 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 52)] Syntax error near 
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 55)] Syntax error near )
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 87)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 102)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Tue Nov 26 19:25:42 2024
Action compile: Peak memory pool usage is 120 MB
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v". 


Process "Compile" started.
Current time: Tue Nov 26 19:26:01 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 87)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 102)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.195s wall, 0.000s user + 0.125s system = 0.125s CPU (5.7%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 112)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 22)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 40)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 26)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 43)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 41)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 43)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 45)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 47)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 49)] Case condition never applies
E: Verilog-4119: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 40)] Referenced port name 'MCycleOp' was not defined in module 'ControlUnit'
Program Error Out.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Tue Nov 26 19:26:05 2024
Action compile: Peak memory pool usage is 129 MB
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v". 


Process "Compile" started.
Current time: Tue Nov 26 19:27:01 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 87)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 102)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.176s wall, 0.000s user + 0.062s system = 0.062s CPU (2.9%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 112)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 22)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 40)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 26)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 43)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 41)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 43)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 45)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 47)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 49)] Case condition never applies
W: Verilog-2019: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 54)] Width mismatch between port MCOp and signal bound to it for instantiated module ControlUnit
E: Verilog-4088: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 61)] Index 2 of RegSrc is out of range
Program Error Out.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Tue Nov 26 19:27:04 2024
Action compile: Peak memory pool usage is 129 MB
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v". 


Process "Compile" started.
Current time: Tue Nov 26 19:27:36 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 87)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 102)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.296s wall, 0.000s user + 0.047s system = 0.047s CPU (2.0%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 112)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 22)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 40)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 26)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 43)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 41)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 43)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 45)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 47)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 49)] Case condition never applies
W: Verilog-2019: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 49)] Width mismatch between port RegSrc and signal bound to it for instantiated module ControlUnit
W: Verilog-2019: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 54)] Width mismatch between port MCOp and signal bound to it for instantiated module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 66)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 87)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 99)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 110)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 119)] Elaborating instance MCycle1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {TOP.wrapper1.ARM1.MCycle1} parameter value:
    width = 32'b00000000000000000000000000100000
Executing : rtl-elaborate successfully. Time elapsed: 0.036s wall, 0.000s user + 0.016s system = 0.016s CPU (43.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (102.8%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 15)] Latch is generated for signal MCOp, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 149)] Found Ram DATA_VAR_MEM, depth=128, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 20)] Found Ram RegBank, depth=16, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 20)] Found Ram RegBank, depth=16, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.139s wall, 0.047s user + 0.000s system = 0.047s CPU (33.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.019s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUOp_1 (bmsWIDEMUX).
I: Constant propagation done on MemW_1 (bmsWIDEMUX).
I: Constant propagation done on RegW_1 (bmsWIDEMUX).
I: Constant propagation done on N179 (bmsREDOR).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
I: Constant propagation done on N203 (bmsREDAND).
I: Constant propagation done on N168 (bmsREDOR).
I: Constant propagation done on N894 (bmsREDOR).
I: Constant propagation done on N897 (bmsREDOR).
I: Constant propagation done on N900 (bmsREDOR).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.059s wall, 0.031s user + 0.000s system = 0.031s CPU (52.8%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Tue Nov 26 19:27:40 2024
Action compile: Peak memory pool usage is 136 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Nov 26 19:27:41 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:wrapper1/ARM1/u_Control/Decoder1/ALUOp[1]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
I: Removed bmsADD inst N79 that is redundant to N47
Executing : pre-mapping successfully. Time elapsed: 0.069s wall, 0.047s user + 0.000s system = 0.047s CPU (67.6%)

Start mod-gen.
I: Constant propagation done on wrapper1/ARM1/N1 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/N16 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/N18 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/Extend1/N19 (bmsWIDEINV).
I: Constant propagation done on wrapper1/ARM1/Extend1/N20 (bmsREDAND).
I: Constant propagation done on wrapper1/ARM1/Extend1/N21 (bmsREDAND).
I: Constant propagation done on wrapper1/ARM1/Extend1/N22 (bmsREDAND).
I: Constant propagation done on wrapper1/ARM1/u_Control/CondLogic1/N67 (bmsREDAND).
I: Constant propagation done on wrapper1/ARM1/u_Control/CondLogic1/N69 (bmsWIDEINV).
I: Constant propagation done on wrapper1/ARM1/u_Control/CondLogic1/N73 (bmsREDAND).
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/C' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/N' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/V' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 5 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.216s wall, 0.094s user + 0.000s system = 0.094s CPU (43.4%)

Start logic-optimization.
W: Removed GTP_DLATCH inst wrapper1/ARM1/u_Control/Decoder1/MCOp[1] that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 1.181s wall, 0.375s user + 0.031s system = 0.406s CPU (34.4%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'wrapper1/LED[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/MCycle1/count[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.044s wall, 0.016s user + 0.000s system = 0.016s CPU (35.5%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.724s wall, 0.297s user + 0.016s system = 0.312s CPU (43.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.209s wall, 0.109s user + 0.000s system = 0.109s CPU (52.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.097s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: syn_maxfan of lutcarry N20_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_1 is more than 10000 on net R15[3], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N20_0_1 is more than 10000 on net R15[3], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    58 uses
GTP_DFF_CE                  104 uses
GTP_DFF_E                     1 use
GTP_DFF_PE                    1 use
GTP_DLATCH                    1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      7 uses
GTP_LUT2                      3 uses
GTP_LUT3                      6 uses
GTP_LUT4                     24 uses
GTP_LUT5                    142 uses
GTP_LUT6                    262 uses
GTP_LUT6CARRY               266 uses
GTP_LUT6D                   119 uses
GTP_MUX2LUT7                  1 use
GTP_RAM32X2X4                11 uses
GTP_ROM64X1                  24 uses

I/O ports: 35
GTP_INBUF                   3 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 897 of 35800 (2.51%)
	LUTs as dram: 44 of 9500 (0.46%)
	LUTs as logic: 853
Total Registers: 164 of 71600 (0.23%)
Total Latches: 1

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 35 of 209 (16.75%)


Overview of Control Sets:

Number of unique control sets : 8

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 1                 1
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 4        | 0                 4
--------------------------------------------------------------
  The maximum fanout: 70
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                58
  NO              YES               NO                 0
  YES             NO                NO                 1
  YES             NO                YES                105
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              1
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'TOP' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to TOP_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/count[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/count[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/count[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/count[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/count[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/done/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/sign/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/state/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[16]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[17]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[18]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[19]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[20]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[21]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[22]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[23]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[24]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[25]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[26]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[27]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[28]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[29]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[30]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[31]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[32]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[33]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[34]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[35]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[36]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[37]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[38]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[39]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[40]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[41]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[42]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[43]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[44]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[45]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[46]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[47]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[48]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[49]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[50]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[51]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[52]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[53]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[54]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[55]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[56]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[57]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[58]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[59]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[60]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[61]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[62]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[63]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/Decoder1/MCOp[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_0_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_3_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_6_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_9_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_12_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_15_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_3_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_6_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_9_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_12_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_15_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:15s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Tue Nov 26 19:27:55 2024
Action synthesize: Peak memory pool usage is 290 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Nov 26 19:27:56 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'TOP'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_CLK_undiv in design, driver pin O(instance CLK_undiv_ibuf) -> load pin CLK(instance count_fast[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N8_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:16.
I: Infer CARRY group, base inst: wrapper1/ARM1/N20_0_1/gateop, insts:29.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/N7_1_0/gateop, insts:33.
I: Infer CARRY group, base inst: wrapper1/ARM1/MCycle1/N25_0.fsub_0/gateop, insts:34.
I: Infer CARRY group, base inst: wrapper1/ARM1/MCycle1/N47_0_0/gateop, insts:33.
I: Infer CARRY group, base inst: wrapper1/ARM1/MCycle1/N72_0.fsub_0/gateop, insts:34.
I: Infer CARRY group, base inst: wrapper1/ARM1/MCycle1/N85_0.fsub_0/gateop, insts:34.
I: Infer CARRY group, base inst: wrapper1/ARM1/u_PC/N2_1_1/gateop, insts:29.
Device mapping done.
Total device mapping takes 0.06 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 165      | 71600         | 1                  
| LUT                   | 897      | 35800         | 3                  
| Distributed RAM       | 44       | 9500          | 1                  
| DRM                   | 0        | 85            | 0                  
| IO                    | 35       | 209           | 17                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'TOP' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:15s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Tue Nov 26 19:28:10 2024
Action dev_map: Peak memory pool usage is 303 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Nov 26 19:28:11 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 27)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 28)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 29)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 30)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 31)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 32)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 33)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 36)] Object 'DIP[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 37)] Object 'DIP[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 38)] Object 'DIP[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 39)] Object 'DIP[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 40)] Object 'DIP[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 41)] Object 'DIP[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 42)] Object 'DIP[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 3%.
Wirelength after clock region global placement is 7194.
1st GP placement takes 0.94 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.45 sec.

Pre global placement takes 2.41 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst CLK_undiv_ibuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOLHR_292_330.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOLHR_292_336.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOLHR_292_342.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOLHR_292_348.
Placed fixed group with base inst LED_obuf[4]/opit_1 on IOLHR_292_354.
Placed fixed group with base inst LED_obuf[5]/opit_1 on IOLHR_292_360.
Placed fixed group with base inst LED_obuf[6]/opit_1 on IOLHR_292_366.
Placed fixed group with base inst LED_obuf[7]/opit_1 on IOLHR_292_372.
Placed fixed group with base inst PAUSE_n_ibuf/opit_1 on IOLHR_292_276.
Placed fixed group with base inst RESET_n_ibuf/opit_1 on IOLHR_292_294.
Placed fixed group with base inst SevenSegAn_obuf[0]/opit_1 on IOLHR_292_396.
Placed fixed group with base inst SevenSegAn_obuf[1]/opit_1 on IOLHR_292_390.
Placed fixed group with base inst SevenSegAn_obuf[2]/opit_1 on IOLHR_292_384.
Placed fixed group with base inst SevenSegAn_obuf[3]/opit_1 on IOLHR_292_378.
Placed fixed group with base inst SevenSegAn_obuf[4]/opit_1 on IOLHR_292_420.
Placed fixed group with base inst SevenSegAn_obuf[5]/opit_1 on IOLHR_292_414.
Placed fixed group with base inst SevenSegAn_obuf[6]/opit_1 on IOLHR_292_408.
Placed fixed group with base inst SevenSegAn_obuf[7]/opit_1 on IOLHR_292_402.
Placed fixed group with base inst SevenSegCatHL_obuf[0]/opit_1 on IOLHR_292_474.
Placed fixed group with base inst SevenSegCatHL_obuf[1]/opit_1 on IOLHR_292_468.
Placed fixed group with base inst SevenSegCatHL_obuf[2]/opit_1 on IOLHR_292_462.
Placed fixed group with base inst SevenSegCatHL_obuf[3]/opit_1 on IOLHR_292_450.
Placed fixed group with base inst SevenSegCatHL_obuf[4]/opit_1 on IOLHR_292_444.
Placed fixed group with base inst SevenSegCatHL_obuf[5]/opit_1 on IOLHR_292_438.
Placed fixed group with base inst SevenSegCatHL_obuf[6]/opit_1 on IOLHR_292_432.
Placed fixed group with base inst SevenSegCatHL_obuf[7]/opit_1 on IOLHR_292_426.
Placed fixed group with base inst SevenSegCatHL_obuf[8]/opit_1 on IOLHR_292_522.
Placed fixed group with base inst SevenSegCatHL_obuf[9]/opit_1 on IOLHR_292_516.
Placed fixed group with base inst SevenSegCatHL_obuf[10]/opit_1 on IOLHR_292_510.
Placed fixed group with base inst SevenSegCatHL_obuf[11]/opit_1 on IOLHR_292_504.
Placed fixed group with base inst SevenSegCatHL_obuf[12]/opit_1 on IOLHR_292_498.
Placed fixed group with base inst SevenSegCatHL_obuf[13]/opit_1 on IOLHR_292_492.
Placed fixed group with base inst SevenSegCatHL_obuf[14]/opit_1 on IOLHR_292_486.
Placed fixed group with base inst SevenSegCatHL_obuf[15]/opit_1 on IOLHR_292_480.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
2nd GP placement takes 0.56 sec.

Wirelength after global placement is 6502.
Global placement takes 0.56 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 466 LUT6 in collection, pack success:6
Packing LUT6D takes 0.27 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 6515.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
3rd GP placement takes 0.45 sec.

Wirelength after post global placement is 6929.
Packing LUT6D started.
I: LUT6D pack result: There are 454 LUT6 in collection, pack success:0
Packing LUT6D takes 0.16 sec.
Post global placement takes 0.88 sec.

Phase 4 Legalization started.
The average distance in LP is 0.983389.
Wirelength after legalization is 8047.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997831.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 8047.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997831, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997831, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 8047.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 997831, TNS after placement is 0.
Placement done.
Total placement takes 4.14 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 1.95 sec.
Setup STE netlist take 40 msec.
Dispose control chain take 40 msec.
Collect const net info take 51 msec.
Total nets for routing: 1055.
Total loads for routing: 5157.
Direct connect net size: 181
Build all design net take 36 msec.
Processing design graph takes 0.17 sec.
Delay table total memory: 0.45777321 MB
Route graph total memory: 77.74651527 MB
Route design total memory: 2.23385620 MB
Worst slack is 997831, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 1053 subnets.
Unrouted clock nets at iteration 0 (0.252 sec): 1
Unrouted clock nets at iteration 1 (0.254 sec): 1
Unrouted clock nets at iteration 2 (0.249 sec): 1
Unrouted clock nets at iteration 3 (0.253 sec): 1
Unrouted clock nets at iteration 4 (0.001 sec): 0
Total route nets size: 1051
Unrouted general nets at iteration 5 (MT total route time: 0.374 sec): 904(overused: 6857)
Unrouted general nets at iteration 6 (MT total route time: 0.258 sec): 804(overused: 4892)
Unrouted general nets at iteration 7 (MT total route time: 0.236 sec): 737(overused: 3653)
Unrouted general nets at iteration 8 (MT total route time: 0.207 sec): 641(overused: 2707)
Unrouted general nets at iteration 9 (MT total route time: 0.166 sec): 543(overused: 1849)
Unrouted general nets at iteration 10 (MT total route time: 0.116 sec): 348(overused: 1258)
Unrouted general nets at iteration 11 (MT total route time: 0.093 sec): 260(overused: 853)
Unrouted general nets at iteration 12 (MT total route time: 0.071 sec): 177(overused: 476)
Unrouted general nets at iteration 13 (MT total route time: 0.058 sec): 159(overused: 433)
Unrouted general nets at iteration 14 (MT total route time: 0.048 sec): 131(overused: 318)
Unrouted general nets at iteration 15 (MT total route time: 0.153 sec): 104(overused: 242)
Unrouted general nets at iteration 16 (MT total route time: 0.030 sec): 66(overused: 132)
Unrouted general nets at iteration 17 (MT total route time: 0.018 sec): 50(overused: 92)
Unrouted general nets at iteration 18 (MT total route time: 0.015 sec): 43(overused: 64)
Unrouted general nets at iteration 19 (MT total route time: 0.011 sec): 26(overused: 38)
Unrouted general nets at iteration 20 (MT total route time: 0.007 sec): 24(overused: 33)
Unrouted general nets at iteration 21 (MT total route time: 0.008 sec): 18(overused: 26)
Unrouted general nets at iteration 22 (MT total route time: 0.005 sec): 13(overused: 18)
Unrouted general nets at iteration 23 (MT total route time: 0.004 sec): 8(overused: 10)
Unrouted general nets at iteration 24 (MT total route time: 0.004 sec): 4(overused: 4)
Unrouted general nets at iteration 25 (MT total route time: 0.121 sec): 4(overused: 16)
Unrouted general nets at iteration 26 (MT total route time: 0.004 sec): 0(overused: 0)
----General net take 0.002 sec(route net take 0.000 sec, inc cost take 0.002 sec, iter times: 1)
----const net route take 0.005 sec
Unrouted nets at iteration 27 (0.007 sec): 0
Detailed routing takes 3.04 sec.
C: Route-2036: The clock path from CLMS_207_349:Q3 to CLMA_231_438:CLK is routed by SRB.
C: Route-2036: The clock path from CLMS_237_367:CR1 to CLMS_237_367:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.50 sec.
Sort Original Nets take 0.000 sec
Total net: 1055, route succeed net: 1055
Generate routing result take 0.004 sec
Handle PERMUX permutation take 0.398 sec
Handle const net take 0.003 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.008 sec
Used SRB routing arc is 12426.
Finish routing takes 0.43 sec.
Total routing takes 6.19 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 241      | 6575          | 4                  
|   FF                        | 117      | 52600         | 1                  
|   LUT                       | 842      | 26300         | 4                  
|   LUT-FF pairs              | 82       | 26300         | 1                  
| Use of CLMS                 | 43       | 2375          | 2                  
|   FF                        | 48       | 19000         | 1                  
|   LUT                       | 146      | 9500          | 2                  
|   LUT-FF pairs              | 39       | 9500          | 1                  
|   Distributed RAM           | 44       | 9500          | 1                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 0        | 85            | 0                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 74       | 5850          | 2                  
| Use of HCKB                 | 1        | 72            | 2                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 35       | 210           | 17                 
|   IOBD                      | 18       | 100           | 18                 
|   IOBS                      | 17       | 110           | 16                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 35       | 250           | 14                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:06s)
Design 'TOP' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:14s)
Action pnr: Real time elapsed is 0h:0m:38s
Action pnr: CPU time elapsed is 0h:0m:12s
Action pnr: Process CPU time elapsed is 0h:0m:14s
Current time: Tue Nov 26 19:28:48 2024
Action pnr: Peak memory pool usage is 902 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Nov 26 19:28:48 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/count[0]/opit_0_inv_L5Q_perm/CLK' (gopLUT6L5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/count[2]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/count[3]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/count[4]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/done/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/sign/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/state/opit_0_inv_L6Q_LUT6DQL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[0]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[1]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[2]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[3]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[4]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[5]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[6]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[7]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[8]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[9]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[10]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[11]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[12]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[13]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[14]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[15]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[16]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[17]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[18]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[19]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[20]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[21]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[22]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[23]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[24]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[25]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[26]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[27]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[28]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[29]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[30]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[31]/opit_0_inv_L7Q_perm/CLK' (gopLUT7QL6AB.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[45]/opit_0_inv_L5Q_perm/CLK' (gopLUT6L5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[46]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[49]/opit_0_inv_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[50]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[51]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[52]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[53]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[54]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[55]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[56]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[57]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[58]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[59]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[60]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[61]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[62]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/Decoder1/MCOp[0]/opit_0_inv/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_0_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_0_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_0_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_0_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_3_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_3_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_3_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_3_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_6_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_6_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_6_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_6_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_9_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_9_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_9_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_9_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_12_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_12_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_12_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_12_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_15_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_15_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_15_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_15_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_3_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_3_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_3_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_3_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_6_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_6_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_6_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_6_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_9_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_9_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_9_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_9_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_12_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_12_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_12_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_12_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_15_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_15_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_15_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_15_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[63]/opit_0_inv_AQ_perm/CLK' (Carry.wrapper1/ARM1/MCycle1/temp_sum[63]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:20s
Action report_timing: CPU time elapsed is 0h:0m:6s
Action report_timing: Process CPU time elapsed is 0h:0m:6s
Current time: Tue Nov 26 19:29:08 2024
Action report_timing: Peak memory pool usage is 804 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Nov 26 19:29:09 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.140625 sec.
Generating architecture configuration.
The bitstream file is "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/generate_bitstream/TOP.sbit"
Generate programming file takes 1.625000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:21s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Tue Nov 26 19:29:29 2024
Action gen_bit_stream: Peak memory pool usage is 729 MB
Process "Generate Bitstream" done.
Process exit normally.
