m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/VGA/VGA_Part_1/simulation/modelsim
Evga_main
w1709141714
DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/VGA/VGA_Part_1/src/vga_main.vhd
FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/VGA/VGA_Part_1/src/vga_main.vhd
l0
L9 1
VbhUIQeclG6jJSghDYSXc30
!s100 19dIHoe`R0ZVnhZk93>ZY3
OV;C;2020.1;71
31
!s110 1709149376
!i10b 1
!s108 1709149376.000000
!s90 -reportprogress|300|-93|-work|work|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/VGA/VGA_Part_1/src/vga_main.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/VGA/VGA_Part_1/src/vga_main.vhd|
!i113 1
o-93 -work work
tExplicit 1 CvgOpt 0
