#include <iostream>
#include <fstream>
#include <vector>
#include <map>
#include <string>

<<<<<<< HEAD:src/cir/circuit.cpp
#include "cir/circuit.h"

static bool moduleERR ( int line )
=======
#include "components.h"
#include "circuit.h"

using namespace std;

bool moduleERR ( int line )
>>>>>>> cc76811396903f51cc7041ea04eb213b147e46d3:src/circuit.cpp
{ 
	cerr << "invalid module file format (line "
		<< line << ")."<<endl;
	return false;
}
static bool regERR ( int line )
{
	cerr << "name not registerred in module (line "
		<< line << ")."<<endl;
	return false;
}

<<<<<<< HEAD:src/cir/circuit.cpp
namespace Cir {

void Circuit::parseFile ( ifstream &inf )
=======
bool Circuit::parseFile ( ifstream &inf )
>>>>>>> cc76811396903f51cc7041ea04eb213b147e46d3:src/circuit.cpp
{	// premise: first line starts with "module <case_name>"
	int parsing_line = 1;	// track error
	string parsing_str;
	type = "";	// input / output / modle name 

	getline( inf, parsing_str );
	type = parseWord(parsing_str);
	if ( type != "module" )
		return moduleERR(parsing_line); 
	else	// module initialized
	{	// get case name
		type = parseWord(parsing_str);
		if ( type == "" )	return moduleERR(parsing_line);
		parseVars( parsing_str, inf );	// register names
	}

	while (1)
	{
		type = parseWord(parsing_str);
		if ( type == "") return moduleERR(parsing_line);
		if ( inModel(type) )
			if ( !parseGate( parsing_str ) )
				return moduleERR(parsing_line);
		else if ( type == "endmodule") break;
		{
			vector<string> var_tmp = parseVars( parsing_str, inf, parsing_line );
			if ( var_tmp.empty() ) moduleERR(parsing_line);
			switch (type)
			{
				case "input":
					for( std::vector<string>::iterator it;
						it != var_tmp.end(); it++ ) {
						newInput(it.second);
					}	break;
				case "output":
					for( std::vector<string>::iterator it;
						it != var_tmp.end(); it++ ) {
						newOutput(it.second);
					}	break;
				case "wire":
					for( std::vector<string>::iterator it;
						it != var_tmp.end(); it++ ) {
						newWire(it.second);
					}	break;
				default:	// invalid type	
					return moduleERR(parsing_line);
			}	
		}
	}
	return true;
}


string Circuit::parseWord ( string &parsing )
{
	string type = "";
	while ( isspace( parsing[0] ) )
		parsing.erase(0,1);
	while ( isalnum( parsing[0] ) )
	{
		type += parsing[0];
		parsing.erase(0,1);
	}
	return type;	// empty type for ERR
}

vector<string> Circuit::parseVars ( string &parsing, ifstream &inf, int &line )
{
	vector<string> vars;
	string parsed_tmp;
	bool flag = true;

	while (flag)
	{
		if ( isalnum( parsing[0] ) )
			parsed_tmp += parsing[0];
		else if ( parsing[0] == "," || parsing[0] == ";")
		{
			case_reg.push_back(parsed_tmp);
			parsed_tmp = "";
			if ( parsing[0] == ";")
			{
				string nextLine = "";
				if ( !getline( inf, nextLine ) )
					flag = false;
				else parsing += nextLine;
				break;
			}
		}
		else if ( parsed_tmp != "" && isspace( parsing_str[0] ) )
			flag = false;

		if ( parsing.length() > 1 ) parsing.erase(0,1);
		else if ( getline( inf, parsing ) ) line++;
		else flag = false;
	}	// empty vector for ERR
	return (flag)? vars: vector<string>();
}

} // namespace Cir
