{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 12:14:37 2012 " "Info: Processing started: Thu Oct 25 12:14:37 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab2.v(29) " "Warning (10268): Verilog HDL information at lab2.v(29): Always Construct contains both blocking and non-blocking assignments" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Info: Found entity 1: lab2" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Info: Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab2.v(33) " "Warning (10230): Verilog HDL assignment warning at lab2.v(33): truncated value with size 32 to match size of target (5)" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 lab2.v(38) " "Warning (10230): Verilog HDL assignment warning at lab2.v(38): truncated value with size 32 to match size of target (21)" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab2.v(47) " "Warning (10230): Verilog HDL assignment warning at lab2.v(47): truncated value with size 32 to match size of target (10)" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 lab2.v(54) " "Warning (10230): Verilog HDL assignment warning at lab2.v(54): truncated value with size 32 to match size of target (21)" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab2.v(76) " "Warning (10230): Verilog HDL assignment warning at lab2.v(76): truncated value with size 32 to match size of target (10)" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lab2.v(79) " "Warning (10230): Verilog HDL assignment warning at lab2.v(79): truncated value with size 32 to match size of target (2)" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cycleCounterIncreaser\[9\] data_in GND " "Warning: Reduced register \"cycleCounterIncreaser\[9\]\" with stuck data_in port to stuck value GND" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cycleCounterIncreaser\[8\] data_in GND " "Warning: Reduced register \"cycleCounterIncreaser\[8\]\" with stuck data_in port to stuck value GND" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter\[20\] data_in GND " "Warning: Reduced register \"counter\[20\]\" with stuck data_in port to stuck value GND" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "right_check~reg0 left_check~reg0 " "Info: Duplicate register \"right_check~reg0\" merged to single register \"left_check~reg0\", power-up level changed" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 8 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|lab2\|active 2 " "Info: State machine \"\|lab2\|active\" contains 2 states" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 26 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|lab2\|active " "Info: Selected Auto state machine encoding method for state machine \"\|lab2\|active\"" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 26 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|lab2\|active " "Info: Encoding result for state machine \"\|lab2\|active\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "1 " "Info: Completed encoding using 1 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "active.01 " "Info: Encoded state bit \"active.01\"" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 26 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|lab2\|active.00 0 " "Info: State \"\|lab2\|active.00\" uses code string \"0\"" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 26 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|lab2\|active.01 1 " "Info: State \"\|lab2\|active.01\" uses code string \"1\"" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 26 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 26 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cycleCounterIncreaser\[7\] data_in GND " "Warning: Reduced register \"cycleCounterIncreaser\[7\]\" with stuck data_in port to stuck value GND" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cycleCounter\[1\] data_in GND " "Warning: Reduced register \"cycleCounter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "active~61 " "Info: Register \"active~61\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Year-3/Servo1/Servo1/lab2.map.smsg " "Info: Generated suppressed messages file H:/Year-3/Servo1/Servo1/lab2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Info: Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Info: Implemented 164 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Allocated 168 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 12:15:00 2012 " "Info: Processing ended: Thu Oct 25 12:15:00 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 12:15:01 2012 " "Info: Processing started: Thu Oct 25 12:15:01 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab2 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"lab2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "203 Top " "Info: Previous placement does not exist for 203 of 203 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 7 " "Warning: No exact pin location assignment(s) for 1 pins of 7 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posRed " "Info: Pin posRed not assigned to an exact location on the device" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 5 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { posRed } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { posRed } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 5 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.30 1 0 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.30 VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 0 41 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 3 30 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 3 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 43 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.30V 2 38 " "Info: I/O bank number 4 does not use VREF pins and has 3.30V VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 0 39 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.30V 4 32 " "Info: I/O bank number 6 does not use VREF pins and has 3.30V VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 40 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 43 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.433 ns register register " "Info: Estimated most critical path is register to register delay of 14.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[6\] 1 REG LAB_X15_Y17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y17; Fanout = 3; REG Node = 'counter\[6\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[6] } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.517 ns) 1.994 ns Add0~373 2 COMB LAB_X16_Y22 2 " "Info: 2: + IC(1.477 ns) + CELL(0.517 ns) = 1.994 ns; Loc. = LAB_X16_Y22; Fanout = 2; COMB Node = 'Add0~373'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { counter[6] Add0~373 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.074 ns Add0~375 3 COMB LAB_X16_Y22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.074 ns; Loc. = LAB_X16_Y22; Fanout = 2; COMB Node = 'Add0~375'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~373 Add0~375 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.154 ns Add0~377 4 COMB LAB_X16_Y22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.154 ns; Loc. = LAB_X16_Y22; Fanout = 2; COMB Node = 'Add0~377'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~375 Add0~377 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.234 ns Add0~379 5 COMB LAB_X16_Y22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.234 ns; Loc. = LAB_X16_Y22; Fanout = 2; COMB Node = 'Add0~379'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~377 Add0~379 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 2.412 ns Add0~381 6 COMB LAB_X16_Y21 2 " "Info: 6: + IC(0.098 ns) + CELL(0.080 ns) = 2.412 ns; Loc. = LAB_X16_Y21; Fanout = 2; COMB Node = 'Add0~381'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add0~379 Add0~381 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.492 ns Add0~383 7 COMB LAB_X16_Y21 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.492 ns; Loc. = LAB_X16_Y21; Fanout = 2; COMB Node = 'Add0~383'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~381 Add0~383 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.572 ns Add0~385 8 COMB LAB_X16_Y21 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.572 ns; Loc. = LAB_X16_Y21; Fanout = 2; COMB Node = 'Add0~385'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~383 Add0~385 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.652 ns Add0~387 9 COMB LAB_X16_Y21 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.652 ns; Loc. = LAB_X16_Y21; Fanout = 2; COMB Node = 'Add0~387'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~385 Add0~387 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.732 ns Add0~389 10 COMB LAB_X16_Y21 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.732 ns; Loc. = LAB_X16_Y21; Fanout = 2; COMB Node = 'Add0~389'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~387 Add0~389 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.812 ns Add0~391 11 COMB LAB_X16_Y21 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.812 ns; Loc. = LAB_X16_Y21; Fanout = 2; COMB Node = 'Add0~391'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~389 Add0~391 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.892 ns Add0~393 12 COMB LAB_X16_Y21 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.892 ns; Loc. = LAB_X16_Y21; Fanout = 2; COMB Node = 'Add0~393'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~391 Add0~393 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.972 ns Add0~395 13 COMB LAB_X16_Y21 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.972 ns; Loc. = LAB_X16_Y21; Fanout = 2; COMB Node = 'Add0~395'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~393 Add0~395 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.052 ns Add0~397 14 COMB LAB_X16_Y21 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.052 ns; Loc. = LAB_X16_Y21; Fanout = 2; COMB Node = 'Add0~397'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~395 Add0~397 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.510 ns Add0~398 15 COMB LAB_X16_Y21 3 " "Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 3.510 ns; Loc. = LAB_X16_Y21; Fanout = 3; COMB Node = 'Add0~398'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~397 Add0~398 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 4.420 ns LessThan2~389 16 COMB LAB_X15_Y21 2 " "Info: 16: + IC(0.732 ns) + CELL(0.178 ns) = 4.420 ns; Loc. = LAB_X15_Y21; Fanout = 2; COMB Node = 'LessThan2~389'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { Add0~398 LessThan2~389 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 5.095 ns LessThan2~392 17 COMB LAB_X15_Y21 1 " "Info: 17: + IC(0.154 ns) + CELL(0.521 ns) = 5.095 ns; Loc. = LAB_X15_Y21; Fanout = 1; COMB Node = 'LessThan2~392'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { LessThan2~389 LessThan2~392 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 5.770 ns LessThan2~393 18 COMB LAB_X15_Y21 21 " "Info: 18: + IC(0.154 ns) + CELL(0.521 ns) = 5.770 ns; Loc. = LAB_X15_Y21; Fanout = 21; COMB Node = 'LessThan2~393'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { LessThan2~392 LessThan2~393 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.178 ns) 7.047 ns counter~4647 19 COMB LAB_X16_Y17 3 " "Info: 19: + IC(1.099 ns) + CELL(0.178 ns) = 7.047 ns; Loc. = LAB_X16_Y17; Fanout = 3; COMB Node = 'counter~4647'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { LessThan2~393 counter~4647 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.517 ns) 8.631 ns Add2~419 20 COMB LAB_X15_Y21 2 " "Info: 20: + IC(1.067 ns) + CELL(0.517 ns) = 8.631 ns; Loc. = LAB_X15_Y21; Fanout = 2; COMB Node = 'Add2~419'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { counter~4647 Add2~419 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.711 ns Add2~421 21 COMB LAB_X15_Y21 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 8.711 ns; Loc. = LAB_X15_Y21; Fanout = 2; COMB Node = 'Add2~421'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~419 Add2~421 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.791 ns Add2~423 22 COMB LAB_X15_Y21 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 8.791 ns; Loc. = LAB_X15_Y21; Fanout = 2; COMB Node = 'Add2~423'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~421 Add2~423 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.871 ns Add2~425 23 COMB LAB_X15_Y21 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 8.871 ns; Loc. = LAB_X15_Y21; Fanout = 2; COMB Node = 'Add2~425'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~423 Add2~425 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.951 ns Add2~427 24 COMB LAB_X15_Y21 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 8.951 ns; Loc. = LAB_X15_Y21; Fanout = 2; COMB Node = 'Add2~427'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~425 Add2~427 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.031 ns Add2~429 25 COMB LAB_X15_Y21 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 9.031 ns; Loc. = LAB_X15_Y21; Fanout = 2; COMB Node = 'Add2~429'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~427 Add2~429 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.111 ns Add2~431 26 COMB LAB_X15_Y21 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 9.111 ns; Loc. = LAB_X15_Y21; Fanout = 2; COMB Node = 'Add2~431'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~429 Add2~431 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.191 ns Add2~433 27 COMB LAB_X15_Y21 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 9.191 ns; Loc. = LAB_X15_Y21; Fanout = 2; COMB Node = 'Add2~433'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~431 Add2~433 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 9.369 ns Add2~435 28 COMB LAB_X15_Y20 2 " "Info: 28: + IC(0.098 ns) + CELL(0.080 ns) = 9.369 ns; Loc. = LAB_X15_Y20; Fanout = 2; COMB Node = 'Add2~435'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add2~433 Add2~435 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.449 ns Add2~437 29 COMB LAB_X15_Y20 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 9.449 ns; Loc. = LAB_X15_Y20; Fanout = 2; COMB Node = 'Add2~437'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~435 Add2~437 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.529 ns Add2~439 30 COMB LAB_X15_Y20 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 9.529 ns; Loc. = LAB_X15_Y20; Fanout = 2; COMB Node = 'Add2~439'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~437 Add2~439 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.609 ns Add2~441 31 COMB LAB_X15_Y20 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 9.609 ns; Loc. = LAB_X15_Y20; Fanout = 2; COMB Node = 'Add2~441'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~439 Add2~441 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.689 ns Add2~443 32 COMB LAB_X15_Y20 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 9.689 ns; Loc. = LAB_X15_Y20; Fanout = 2; COMB Node = 'Add2~443'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~441 Add2~443 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.769 ns Add2~445 33 COMB LAB_X15_Y20 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 9.769 ns; Loc. = LAB_X15_Y20; Fanout = 2; COMB Node = 'Add2~445'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~443 Add2~445 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.849 ns Add2~447 34 COMB LAB_X15_Y20 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 9.849 ns; Loc. = LAB_X15_Y20; Fanout = 2; COMB Node = 'Add2~447'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~445 Add2~447 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.929 ns Add2~449 35 COMB LAB_X15_Y20 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 9.929 ns; Loc. = LAB_X15_Y20; Fanout = 2; COMB Node = 'Add2~449'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~447 Add2~449 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.009 ns Add2~451 36 COMB LAB_X15_Y20 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 10.009 ns; Loc. = LAB_X15_Y20; Fanout = 2; COMB Node = 'Add2~451'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~449 Add2~451 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.089 ns Add2~453 37 COMB LAB_X15_Y20 1 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 10.089 ns; Loc. = LAB_X15_Y20; Fanout = 1; COMB Node = 'Add2~453'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~451 Add2~453 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.547 ns Add2~454 38 COMB LAB_X15_Y20 3 " "Info: 38: + IC(0.000 ns) + CELL(0.458 ns) = 10.547 ns; Loc. = LAB_X15_Y20; Fanout = 3; COMB Node = 'Add2~454'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add2~453 Add2~454 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.322 ns) 11.772 ns pwm~592 39 COMB LAB_X12_Y20 1 " "Info: 39: + IC(0.903 ns) + CELL(0.322 ns) = 11.772 ns; Loc. = LAB_X12_Y20; Fanout = 1; COMB Node = 'pwm~592'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { Add2~454 pwm~592 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.521 ns) 12.986 ns pwm~593 40 COMB LAB_X14_Y20 1 " "Info: 40: + IC(0.693 ns) + CELL(0.521 ns) = 12.986 ns; Loc. = LAB_X14_Y20; Fanout = 1; COMB Node = 'pwm~593'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { pwm~592 pwm~593 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 13.662 ns pwm~594 41 COMB LAB_X14_Y20 2 " "Info: 41: + IC(0.354 ns) + CELL(0.322 ns) = 13.662 ns; Loc. = LAB_X14_Y20; Fanout = 2; COMB Node = 'pwm~594'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { pwm~593 pwm~594 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 14.337 ns pwm~595 42 COMB LAB_X14_Y20 1 " "Info: 42: + IC(0.131 ns) + CELL(0.544 ns) = 14.337 ns; Loc. = LAB_X14_Y20; Fanout = 1; COMB Node = 'pwm~595'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { pwm~594 pwm~595 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 14.433 ns pwm~reg0 43 REG LAB_X14_Y20 2 " "Info: 43: + IC(0.000 ns) + CELL(0.096 ns) = 14.433 ns; Loc. = LAB_X14_Y20; Fanout = 2; REG Node = 'pwm~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { pwm~595 pwm~reg0 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.473 ns ( 51.78 % ) " "Info: Total cell delay = 7.473 ns ( 51.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.960 ns ( 48.22 % ) " "Info: Total interconnect delay = 6.960 ns ( 48.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.433 ns" { counter[6] Add0~373 Add0~375 Add0~377 Add0~379 Add0~381 Add0~383 Add0~385 Add0~387 Add0~389 Add0~391 Add0~393 Add0~395 Add0~397 Add0~398 LessThan2~389 LessThan2~392 LessThan2~393 counter~4647 Add2~419 Add2~421 Add2~423 Add2~425 Add2~427 Add2~429 Add2~431 Add2~433 Add2~435 Add2~437 Add2~439 Add2~441 Add2~443 Add2~445 Add2~447 Add2~449 Add2~451 Add2~453 Add2~454 pwm~592 pwm~593 pwm~594 pwm~595 pwm~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 1 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 1%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X12_Y14 X24_Y27 " "Info: The peak interconnect region extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm 0 " "Info: Pin \"pwm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm_check 0 " "Info: Pin \"pwm_check\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "left_check 0 " "Info: Pin \"left_check\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "right_check 0 " "Info: Pin \"right_check\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Year-3/Servo1/Servo1/lab2.fit.smsg " "Info: Generated suppressed messages file H:/Year-3/Servo1/Servo1/lab2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Allocated 245 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 12:15:27 2012 " "Info: Processing ended: Thu Oct 25 12:15:27 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 12:15:30 2012 " "Info: Processing started: Thu Oct 25 12:15:30 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Allocated 192 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 12:15:56 2012 " "Info: Processing ended: Thu Oct 25 12:15:56 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 12:15:57 2012 " "Info: Processing started: Thu Oct 25 12:15:57 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 5 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter\[6\] register cycleCounter\[0\] 72.22 MHz 13.847 ns Internal " "Info: Clock \"clk\" has Internal fmax of 72.22 MHz between source register \"counter\[6\]\" and destination register \"cycleCounter\[0\]\" (period= 13.847 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.608 ns + Longest register register " "Info: + Longest register to register delay is 13.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[6\] 1 REG LCFF_X15_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y17_N1; Fanout = 3; REG Node = 'counter\[6\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[6] } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.517 ns) 1.802 ns Add0~373 2 COMB LCCOMB_X16_Y22_N24 2 " "Info: 2: + IC(1.285 ns) + CELL(0.517 ns) = 1.802 ns; Loc. = LCCOMB_X16_Y22_N24; Fanout = 2; COMB Node = 'Add0~373'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { counter[6] Add0~373 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.882 ns Add0~375 3 COMB LCCOMB_X16_Y22_N26 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.882 ns; Loc. = LCCOMB_X16_Y22_N26; Fanout = 2; COMB Node = 'Add0~375'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~373 Add0~375 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.962 ns Add0~377 4 COMB LCCOMB_X16_Y22_N28 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.962 ns; Loc. = LCCOMB_X16_Y22_N28; Fanout = 2; COMB Node = 'Add0~377'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~375 Add0~377 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.123 ns Add0~379 5 COMB LCCOMB_X16_Y22_N30 2 " "Info: 5: + IC(0.000 ns) + CELL(0.161 ns) = 2.123 ns; Loc. = LCCOMB_X16_Y22_N30; Fanout = 2; COMB Node = 'Add0~379'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add0~377 Add0~379 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.203 ns Add0~381 6 COMB LCCOMB_X16_Y21_N0 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.203 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 2; COMB Node = 'Add0~381'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~379 Add0~381 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.283 ns Add0~383 7 COMB LCCOMB_X16_Y21_N2 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.283 ns; Loc. = LCCOMB_X16_Y21_N2; Fanout = 2; COMB Node = 'Add0~383'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~381 Add0~383 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.363 ns Add0~385 8 COMB LCCOMB_X16_Y21_N4 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.363 ns; Loc. = LCCOMB_X16_Y21_N4; Fanout = 2; COMB Node = 'Add0~385'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~383 Add0~385 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.443 ns Add0~387 9 COMB LCCOMB_X16_Y21_N6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.443 ns; Loc. = LCCOMB_X16_Y21_N6; Fanout = 2; COMB Node = 'Add0~387'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~385 Add0~387 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.523 ns Add0~389 10 COMB LCCOMB_X16_Y21_N8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.523 ns; Loc. = LCCOMB_X16_Y21_N8; Fanout = 2; COMB Node = 'Add0~389'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~387 Add0~389 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.603 ns Add0~391 11 COMB LCCOMB_X16_Y21_N10 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.603 ns; Loc. = LCCOMB_X16_Y21_N10; Fanout = 2; COMB Node = 'Add0~391'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~389 Add0~391 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.061 ns Add0~392 12 COMB LCCOMB_X16_Y21_N12 3 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 3.061 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 3; COMB Node = 'Add0~392'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~391 Add0~392 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.512 ns) 4.375 ns LessThan2~389 13 COMB LCCOMB_X15_Y21_N6 2 " "Info: 13: + IC(0.802 ns) + CELL(0.512 ns) = 4.375 ns; Loc. = LCCOMB_X15_Y21_N6; Fanout = 2; COMB Node = 'LessThan2~389'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { Add0~392 LessThan2~389 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 4.854 ns LessThan2~392 14 COMB LCCOMB_X15_Y21_N0 1 " "Info: 14: + IC(0.301 ns) + CELL(0.178 ns) = 4.854 ns; Loc. = LCCOMB_X15_Y21_N0; Fanout = 1; COMB Node = 'LessThan2~392'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { LessThan2~389 LessThan2~392 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.178 ns) 5.317 ns LessThan2~393 15 COMB LCCOMB_X15_Y21_N10 21 " "Info: 15: + IC(0.285 ns) + CELL(0.178 ns) = 5.317 ns; Loc. = LCCOMB_X15_Y21_N10; Fanout = 21; COMB Node = 'LessThan2~393'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { LessThan2~392 LessThan2~393 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.178 ns) 6.735 ns counter~4644 16 COMB LCCOMB_X16_Y20_N12 3 " "Info: 16: + IC(1.240 ns) + CELL(0.178 ns) = 6.735 ns; Loc. = LCCOMB_X16_Y20_N12; Fanout = 3; COMB Node = 'counter~4644'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { LessThan2~393 counter~4644 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.495 ns) 8.099 ns Add2~425 17 COMB LCCOMB_X15_Y21_N22 2 " "Info: 17: + IC(0.869 ns) + CELL(0.495 ns) = 8.099 ns; Loc. = LCCOMB_X15_Y21_N22; Fanout = 2; COMB Node = 'Add2~425'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { counter~4644 Add2~425 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.179 ns Add2~427 18 COMB LCCOMB_X15_Y21_N24 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 8.179 ns; Loc. = LCCOMB_X15_Y21_N24; Fanout = 2; COMB Node = 'Add2~427'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~425 Add2~427 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.259 ns Add2~429 19 COMB LCCOMB_X15_Y21_N26 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 8.259 ns; Loc. = LCCOMB_X15_Y21_N26; Fanout = 2; COMB Node = 'Add2~429'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~427 Add2~429 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.339 ns Add2~431 20 COMB LCCOMB_X15_Y21_N28 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 8.339 ns; Loc. = LCCOMB_X15_Y21_N28; Fanout = 2; COMB Node = 'Add2~431'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~429 Add2~431 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 8.500 ns Add2~433 21 COMB LCCOMB_X15_Y21_N30 2 " "Info: 21: + IC(0.000 ns) + CELL(0.161 ns) = 8.500 ns; Loc. = LCCOMB_X15_Y21_N30; Fanout = 2; COMB Node = 'Add2~433'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add2~431 Add2~433 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.580 ns Add2~435 22 COMB LCCOMB_X15_Y20_N0 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 8.580 ns; Loc. = LCCOMB_X15_Y20_N0; Fanout = 2; COMB Node = 'Add2~435'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~433 Add2~435 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.660 ns Add2~437 23 COMB LCCOMB_X15_Y20_N2 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 8.660 ns; Loc. = LCCOMB_X15_Y20_N2; Fanout = 2; COMB Node = 'Add2~437'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~435 Add2~437 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.740 ns Add2~439 24 COMB LCCOMB_X15_Y20_N4 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 8.740 ns; Loc. = LCCOMB_X15_Y20_N4; Fanout = 2; COMB Node = 'Add2~439'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~437 Add2~439 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.820 ns Add2~441 25 COMB LCCOMB_X15_Y20_N6 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 8.820 ns; Loc. = LCCOMB_X15_Y20_N6; Fanout = 2; COMB Node = 'Add2~441'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~439 Add2~441 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.900 ns Add2~443 26 COMB LCCOMB_X15_Y20_N8 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 8.900 ns; Loc. = LCCOMB_X15_Y20_N8; Fanout = 2; COMB Node = 'Add2~443'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~441 Add2~443 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.980 ns Add2~445 27 COMB LCCOMB_X15_Y20_N10 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 8.980 ns; Loc. = LCCOMB_X15_Y20_N10; Fanout = 2; COMB Node = 'Add2~445'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~443 Add2~445 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.438 ns Add2~446 28 COMB LCCOMB_X15_Y20_N12 4 " "Info: 28: + IC(0.000 ns) + CELL(0.458 ns) = 9.438 ns; Loc. = LCCOMB_X15_Y20_N12; Fanout = 4; COMB Node = 'Add2~446'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add2~445 Add2~446 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.512 ns) 10.815 ns LessThan7~415 29 COMB LCCOMB_X14_Y20_N28 3 " "Info: 29: + IC(0.865 ns) + CELL(0.512 ns) = 10.815 ns; Loc. = LCCOMB_X14_Y20_N28; Fanout = 3; COMB Node = 'LessThan7~415'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { Add2~446 LessThan7~415 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 11.304 ns LessThan7~417 30 COMB LCCOMB_X14_Y20_N4 4 " "Info: 30: + IC(0.311 ns) + CELL(0.178 ns) = 11.304 ns; Loc. = LCCOMB_X14_Y20_N4; Fanout = 4; COMB Node = 'LessThan7~417'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { LessThan7~415 LessThan7~417 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.322 ns) 12.585 ns cycleCounter\[1\]~38 31 COMB LCCOMB_X15_Y17_N8 1 " "Info: 31: + IC(0.959 ns) + CELL(0.322 ns) = 12.585 ns; Loc. = LCCOMB_X15_Y17_N8; Fanout = 1; COMB Node = 'cycleCounter\[1\]~38'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { LessThan7~417 cycleCounter[1]~38 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.758 ns) 13.608 ns cycleCounter\[0\] 32 REG LCFF_X15_Y17_N11 5 " "Info: 32: + IC(0.265 ns) + CELL(0.758 ns) = 13.608 ns; Loc. = LCFF_X15_Y17_N11; Fanout = 5; REG Node = 'cycleCounter\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { cycleCounter[1]~38 cycleCounter[0] } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.426 ns ( 47.22 % ) " "Info: Total cell delay = 6.426 ns ( 47.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.182 ns ( 52.78 % ) " "Info: Total interconnect delay = 7.182 ns ( 52.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "13.608 ns" { counter[6] Add0~373 Add0~375 Add0~377 Add0~379 Add0~381 Add0~383 Add0~385 Add0~387 Add0~389 Add0~391 Add0~392 LessThan2~389 LessThan2~392 LessThan2~393 counter~4644 Add2~425 Add2~427 Add2~429 Add2~431 Add2~433 Add2~435 Add2~437 Add2~439 Add2~441 Add2~443 Add2~445 Add2~446 LessThan7~415 LessThan7~417 cycleCounter[1]~38 cycleCounter[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "13.608 ns" { counter[6] Add0~373 Add0~375 Add0~377 Add0~379 Add0~381 Add0~383 Add0~385 Add0~387 Add0~389 Add0~391 Add0~392 LessThan2~389 LessThan2~392 LessThan2~393 counter~4644 Add2~425 Add2~427 Add2~429 Add2~431 Add2~433 Add2~435 Add2~437 Add2~439 Add2~441 Add2~443 Add2~445 Add2~446 LessThan7~415 LessThan7~417 cycleCounter[1]~38 cycleCounter[0] } { 0.000ns 1.285ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.802ns 0.301ns 0.285ns 1.240ns 0.869ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.865ns 0.311ns 0.959ns 0.265ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.512ns 0.178ns 0.178ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.512ns 0.178ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.846 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.846 ns cycleCounter\[0\] 3 REG LCFF_X15_Y17_N11 5 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X15_Y17_N11; Fanout = 5; REG Node = 'cycleCounter\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clk~clkctrl cycleCounter[0] } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk clk~clkctrl cycleCounter[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk clk~combout clk~clkctrl cycleCounter[0] } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.846 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.846 ns counter\[6\] 3 REG LCFF_X15_Y17_N1 3 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X15_Y17_N1; Fanout = 3; REG Node = 'counter\[6\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clk~clkctrl counter[6] } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk clk~clkctrl counter[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk clk~combout clk~clkctrl counter[6] } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk clk~clkctrl cycleCounter[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk clk~combout clk~clkctrl cycleCounter[0] } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk clk~clkctrl counter[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk clk~combout clk~clkctrl counter[6] } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "13.608 ns" { counter[6] Add0~373 Add0~375 Add0~377 Add0~379 Add0~381 Add0~383 Add0~385 Add0~387 Add0~389 Add0~391 Add0~392 LessThan2~389 LessThan2~392 LessThan2~393 counter~4644 Add2~425 Add2~427 Add2~429 Add2~431 Add2~433 Add2~435 Add2~437 Add2~439 Add2~441 Add2~443 Add2~445 Add2~446 LessThan7~415 LessThan7~417 cycleCounter[1]~38 cycleCounter[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "13.608 ns" { counter[6] Add0~373 Add0~375 Add0~377 Add0~379 Add0~381 Add0~383 Add0~385 Add0~387 Add0~389 Add0~391 Add0~392 LessThan2~389 LessThan2~392 LessThan2~393 counter~4644 Add2~425 Add2~427 Add2~429 Add2~431 Add2~433 Add2~435 Add2~437 Add2~439 Add2~441 Add2~443 Add2~445 Add2~446 LessThan7~415 LessThan7~417 cycleCounter[1]~38 cycleCounter[0] } { 0.000ns 1.285ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.802ns 0.301ns 0.285ns 1.240ns 0.869ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.865ns 0.311ns 0.959ns 0.265ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.512ns 0.178ns 0.178ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.512ns 0.178ns 0.322ns 0.758ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk clk~clkctrl cycleCounter[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk clk~combout clk~clkctrl cycleCounter[0] } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk clk~clkctrl counter[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk clk~combout clk~clkctrl counter[6] } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "cycleCounter\[0\] posRed clk 11.720 ns register " "Info: tsu for register \"cycleCounter\[0\]\" (data pin = \"posRed\", clock pin = \"clk\") is 11.720 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.604 ns + Longest pin register " "Info: + Longest pin to register delay is 14.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 0.853 ns posRed 1 PIN PIN_H10 23 " "Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_H10; Fanout = 23; PIN Node = 'posRed'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { posRed } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.185 ns) + CELL(0.521 ns) 7.559 ns counter~4646 2 COMB LCCOMB_X15_Y20_N24 3 " "Info: 2: + IC(6.185 ns) + CELL(0.521 ns) = 7.559 ns; Loc. = LCCOMB_X15_Y20_N24; Fanout = 3; COMB Node = 'counter~4646'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.706 ns" { posRed counter~4646 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.495 ns) 8.935 ns Add2~421 3 COMB LCCOMB_X15_Y21_N18 2 " "Info: 3: + IC(0.881 ns) + CELL(0.495 ns) = 8.935 ns; Loc. = LCCOMB_X15_Y21_N18; Fanout = 2; COMB Node = 'Add2~421'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { counter~4646 Add2~421 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.015 ns Add2~423 4 COMB LCCOMB_X15_Y21_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 9.015 ns; Loc. = LCCOMB_X15_Y21_N20; Fanout = 2; COMB Node = 'Add2~423'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~421 Add2~423 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.095 ns Add2~425 5 COMB LCCOMB_X15_Y21_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 9.095 ns; Loc. = LCCOMB_X15_Y21_N22; Fanout = 2; COMB Node = 'Add2~425'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~423 Add2~425 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.175 ns Add2~427 6 COMB LCCOMB_X15_Y21_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 9.175 ns; Loc. = LCCOMB_X15_Y21_N24; Fanout = 2; COMB Node = 'Add2~427'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~425 Add2~427 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.255 ns Add2~429 7 COMB LCCOMB_X15_Y21_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 9.255 ns; Loc. = LCCOMB_X15_Y21_N26; Fanout = 2; COMB Node = 'Add2~429'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~427 Add2~429 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.335 ns Add2~431 8 COMB LCCOMB_X15_Y21_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 9.335 ns; Loc. = LCCOMB_X15_Y21_N28; Fanout = 2; COMB Node = 'Add2~431'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~429 Add2~431 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 9.496 ns Add2~433 9 COMB LCCOMB_X15_Y21_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.161 ns) = 9.496 ns; Loc. = LCCOMB_X15_Y21_N30; Fanout = 2; COMB Node = 'Add2~433'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add2~431 Add2~433 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.576 ns Add2~435 10 COMB LCCOMB_X15_Y20_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 9.576 ns; Loc. = LCCOMB_X15_Y20_N0; Fanout = 2; COMB Node = 'Add2~435'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~433 Add2~435 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.656 ns Add2~437 11 COMB LCCOMB_X15_Y20_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 9.656 ns; Loc. = LCCOMB_X15_Y20_N2; Fanout = 2; COMB Node = 'Add2~437'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~435 Add2~437 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.736 ns Add2~439 12 COMB LCCOMB_X15_Y20_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 9.736 ns; Loc. = LCCOMB_X15_Y20_N4; Fanout = 2; COMB Node = 'Add2~439'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~437 Add2~439 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.816 ns Add2~441 13 COMB LCCOMB_X15_Y20_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 9.816 ns; Loc. = LCCOMB_X15_Y20_N6; Fanout = 2; COMB Node = 'Add2~441'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~439 Add2~441 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.896 ns Add2~443 14 COMB LCCOMB_X15_Y20_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 9.896 ns; Loc. = LCCOMB_X15_Y20_N8; Fanout = 2; COMB Node = 'Add2~443'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~441 Add2~443 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.976 ns Add2~445 15 COMB LCCOMB_X15_Y20_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 9.976 ns; Loc. = LCCOMB_X15_Y20_N10; Fanout = 2; COMB Node = 'Add2~445'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~443 Add2~445 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.434 ns Add2~446 16 COMB LCCOMB_X15_Y20_N12 4 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 10.434 ns; Loc. = LCCOMB_X15_Y20_N12; Fanout = 4; COMB Node = 'Add2~446'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add2~445 Add2~446 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.512 ns) 11.811 ns LessThan7~415 17 COMB LCCOMB_X14_Y20_N28 3 " "Info: 17: + IC(0.865 ns) + CELL(0.512 ns) = 11.811 ns; Loc. = LCCOMB_X14_Y20_N28; Fanout = 3; COMB Node = 'LessThan7~415'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { Add2~446 LessThan7~415 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 12.300 ns LessThan7~417 18 COMB LCCOMB_X14_Y20_N4 4 " "Info: 18: + IC(0.311 ns) + CELL(0.178 ns) = 12.300 ns; Loc. = LCCOMB_X14_Y20_N4; Fanout = 4; COMB Node = 'LessThan7~417'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { LessThan7~415 LessThan7~417 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.322 ns) 13.581 ns cycleCounter\[1\]~38 19 COMB LCCOMB_X15_Y17_N8 1 " "Info: 19: + IC(0.959 ns) + CELL(0.322 ns) = 13.581 ns; Loc. = LCCOMB_X15_Y17_N8; Fanout = 1; COMB Node = 'cycleCounter\[1\]~38'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { LessThan7~417 cycleCounter[1]~38 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.758 ns) 14.604 ns cycleCounter\[0\] 20 REG LCFF_X15_Y17_N11 5 " "Info: 20: + IC(0.265 ns) + CELL(0.758 ns) = 14.604 ns; Loc. = LCFF_X15_Y17_N11; Fanout = 5; REG Node = 'cycleCounter\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { cycleCounter[1]~38 cycleCounter[0] } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.138 ns ( 35.18 % ) " "Info: Total cell delay = 5.138 ns ( 35.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.466 ns ( 64.82 % ) " "Info: Total interconnect delay = 9.466 ns ( 64.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.604 ns" { posRed counter~4646 Add2~421 Add2~423 Add2~425 Add2~427 Add2~429 Add2~431 Add2~433 Add2~435 Add2~437 Add2~439 Add2~441 Add2~443 Add2~445 Add2~446 LessThan7~415 LessThan7~417 cycleCounter[1]~38 cycleCounter[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "14.604 ns" { posRed posRed~combout counter~4646 Add2~421 Add2~423 Add2~425 Add2~427 Add2~429 Add2~431 Add2~433 Add2~435 Add2~437 Add2~439 Add2~441 Add2~443 Add2~445 Add2~446 LessThan7~415 LessThan7~417 cycleCounter[1]~38 cycleCounter[0] } { 0.000ns 0.000ns 6.185ns 0.881ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.865ns 0.311ns 0.959ns 0.265ns } { 0.000ns 0.853ns 0.521ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.512ns 0.178ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.846 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.846 ns cycleCounter\[0\] 3 REG LCFF_X15_Y17_N11 5 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X15_Y17_N11; Fanout = 5; REG Node = 'cycleCounter\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clk~clkctrl cycleCounter[0] } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk clk~clkctrl cycleCounter[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk clk~combout clk~clkctrl cycleCounter[0] } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.604 ns" { posRed counter~4646 Add2~421 Add2~423 Add2~425 Add2~427 Add2~429 Add2~431 Add2~433 Add2~435 Add2~437 Add2~439 Add2~441 Add2~443 Add2~445 Add2~446 LessThan7~415 LessThan7~417 cycleCounter[1]~38 cycleCounter[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "14.604 ns" { posRed posRed~combout counter~4646 Add2~421 Add2~423 Add2~425 Add2~427 Add2~429 Add2~431 Add2~433 Add2~435 Add2~437 Add2~439 Add2~441 Add2~443 Add2~445 Add2~446 LessThan7~415 LessThan7~417 cycleCounter[1]~38 cycleCounter[0] } { 0.000ns 0.000ns 6.185ns 0.881ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.865ns 0.311ns 0.959ns 0.265ns } { 0.000ns 0.853ns 0.521ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.512ns 0.178ns 0.322ns 0.758ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk clk~clkctrl cycleCounter[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk clk~combout clk~clkctrl cycleCounter[0] } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk right_check left_check~reg0 10.385 ns register " "Info: tco from clock \"clk\" to destination pin \"right_check\" through register \"left_check~reg0\" is 10.385 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.844 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns left_check~reg0 3 REG LCFF_X13_Y20_N17 3 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X13_Y20_N17; Fanout = 3; REG Node = 'left_check~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl left_check~reg0 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl left_check~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk clk~combout clk~clkctrl left_check~reg0 } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.264 ns + Longest register pin " "Info: + Longest register to pin delay is 7.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns left_check~reg0 1 REG LCFF_X13_Y20_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y20_N17; Fanout = 3; REG Node = 'left_check~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { left_check~reg0 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.414 ns) + CELL(2.850 ns) 7.264 ns right_check 2 PIN PIN_U22 0 " "Info: 2: + IC(4.414 ns) + CELL(2.850 ns) = 7.264 ns; Loc. = PIN_U22; Fanout = 0; PIN Node = 'right_check'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.264 ns" { left_check~reg0 right_check } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 39.23 % ) " "Info: Total cell delay = 2.850 ns ( 39.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.414 ns ( 60.77 % ) " "Info: Total interconnect delay = 4.414 ns ( 60.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.264 ns" { left_check~reg0 right_check } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "7.264 ns" { left_check~reg0 right_check } { 0.000ns 4.414ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl left_check~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk clk~combout clk~clkctrl left_check~reg0 } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.264 ns" { left_check~reg0 right_check } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "7.264 ns" { left_check~reg0 right_check } { 0.000ns 4.414ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "counter\[8\] posRed clk -4.520 ns register " "Info: th for register \"counter\[8\]\" (data pin = \"posRed\", clock pin = \"clk\") is -4.520 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.853 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.853 ns counter\[8\] 3 REG LCFF_X14_Y21_N1 3 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X14_Y21_N1; Fanout = 3; REG Node = 'counter\[8\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk~clkctrl counter[8] } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.06 % ) " "Info: Total cell delay = 1.628 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.225 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl counter[8] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk clk~combout clk~clkctrl counter[8] } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.659 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 0.853 ns posRed 1 PIN PIN_H10 23 " "Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_H10; Fanout = 23; PIN Node = 'posRed'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { posRed } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.761 ns) + CELL(0.322 ns) 6.936 ns counter~4641 2 COMB LCCOMB_X14_Y21_N14 3 " "Info: 2: + IC(5.761 ns) + CELL(0.322 ns) = 6.936 ns; Loc. = LCCOMB_X14_Y21_N14; Fanout = 3; COMB Node = 'counter~4641'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { posRed counter~4641 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 7.563 ns counter~4664 3 COMB LCCOMB_X14_Y21_N0 1 " "Info: 3: + IC(0.305 ns) + CELL(0.322 ns) = 7.563 ns; Loc. = LCCOMB_X14_Y21_N0; Fanout = 1; COMB Node = 'counter~4664'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { counter~4641 counter~4664 } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.659 ns counter\[8\] 4 REG LCFF_X14_Y21_N1 3 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.659 ns; Loc. = LCFF_X14_Y21_N1; Fanout = 3; REG Node = 'counter\[8\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter~4664 counter[8] } "NODE_NAME" } } { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.593 ns ( 20.80 % ) " "Info: Total cell delay = 1.593 ns ( 20.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.066 ns ( 79.20 % ) " "Info: Total interconnect delay = 6.066 ns ( 79.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.659 ns" { posRed counter~4641 counter~4664 counter[8] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "7.659 ns" { posRed posRed~combout counter~4641 counter~4664 counter[8] } { 0.000ns 0.000ns 5.761ns 0.305ns 0.000ns } { 0.000ns 0.853ns 0.322ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl counter[8] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk clk~combout clk~clkctrl counter[8] } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.659 ns" { posRed counter~4641 counter~4664 counter[8] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "7.659 ns" { posRed posRed~combout counter~4641 counter~4664 counter[8] } { 0.000ns 0.000ns 5.761ns 0.305ns 0.000ns } { 0.000ns 0.853ns 0.322ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Allocated 141 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 12:16:16 2012 " "Info: Processing ended: Thu Oct 25 12:16:16 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 12:16:19 2012 " "Info: Processing started: Thu Oct 25 12:16:19 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "lab2.vo lab2_v.sdo H:/Year-3/Servo1/Servo1/simulation/modelsim/ simulation " "Info: Generated files \"lab2.vo\" and \"lab2_v.sdo\" in directory \"H:/Year-3/Servo1/Servo1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Allocated 131 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 12:16:38 2012 " "Info: Processing ended: Thu Oct 25 12:16:38 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
