
---------- Begin Simulation Statistics ----------
host_inst_rate                                 334656                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406768                       # Number of bytes of host memory used
host_seconds                                    59.76                       # Real time elapsed on the host
host_tick_rate                              298587377                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017845                       # Number of seconds simulated
sim_ticks                                 17844525500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4257020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 26529.002320                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 22110.290409                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4233315                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      628870000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                23705                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              9828                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    306824500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13877                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 61679.317982                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 68838.595234                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3190239364                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51723                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1808183381                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26267                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 18256.569667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 41301.741313                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.298994                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4055                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8547                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     74030390                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    353005983                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7108630                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 50632.515299                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 52685.529120                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7033202                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      3819109364                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010611                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 75428                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              35284                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2115007881                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965817                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.996229                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7108630                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 50632.515299                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 52685.529120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7033202                       # number of overall hits
system.cpu.dcache.overall_miss_latency     3819109364                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010611                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                75428                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             35284                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2115007881                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28097                       # number of replacements
system.cpu.dcache.sampled_refs                  29121                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.996229                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7055989                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505700799000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25299                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11154973                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14262.753198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11382.593097                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11079933                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1070277000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75040                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2291                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    828049500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006521                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        36000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 152.303578                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        36000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11154973                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14262.753198                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11382.593097                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11079933                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1070277000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006727                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75040                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2291                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    828049500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006521                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809577                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.503350                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11154973                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14262.753198                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11382.593097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11079933                       # number of overall hits
system.cpu.icache.overall_miss_latency     1070277000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006727                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75040                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2291                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    828049500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006521                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.503350                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11079933                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 86508.791686                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1304812105                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 15083                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     131073.147809                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 124952.841734                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         7281                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1043735476                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.522369                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       7963                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     880                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       885040978                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.464642                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  7083                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86626                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       84553.996339                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  70769.144144                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          84987                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              138584000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.018920                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         1639                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       305                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency          94264500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.015376                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    1332                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11023                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57226.398440                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41307.775107                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           630806590                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11023                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      455335605                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11023                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25299                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25299                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.345965                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101870                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        123132.626120                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   116376.170885                       # average overall mshr miss latency
system.l2.demand_hits                           92268                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1182319476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.094257                       # miss rate for demand accesses
system.l2.demand_misses                          9602                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1185                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          979305478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.082605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     8415                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.065791                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.235627                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   1077.920576                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3860.515705                       # Average occupied blocks per context
system.l2.overall_accesses                     101870                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       123132.626120                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  97204.765640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          92268                       # number of overall hits
system.l2.overall_miss_latency             1182319476                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.094257                       # miss rate for overall accesses
system.l2.overall_misses                         9602                       # number of overall misses
system.l2.overall_mshr_hits                      1185                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2284117583                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.230667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   23498                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.423192                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          6383                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        10682                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        33321                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            19255                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         3384                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           8932                       # number of replacements
system.l2.sampled_refs                          16915                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4938.436281                       # Cycle average of tags in use
system.l2.total_refs                            90427                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8474                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29343935                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         255793                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       409360                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40198                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       472535                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         487937                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5792                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       371170                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      5960451                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.705497                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.413446                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3009653     50.49%     50.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       904470     15.17%     65.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       415853      6.98%     72.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       403048      6.76%     79.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       403665      6.77%     86.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192387      3.23%     89.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       147178      2.47%     91.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       113027      1.90%     93.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       371170      6.23%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      5960451                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40169                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1003147                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.634511                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.634511                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       989943                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         9579                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12526111                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3171634                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1786572                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       192907                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12301                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3917693                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3916258                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1435                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2370882                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2370610                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              272                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1546811                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1545648                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1163                       # DTB write misses
system.switch_cpus_1.fetch.Branches            487937                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1154876                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             2978670                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        39705                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12695993                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        126571                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076900                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1154876                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       261585                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.000908                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6153358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.063263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.353033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4329585     70.36%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          32761      0.53%     70.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          76645      1.25%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          51375      0.83%     72.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         162982      2.65%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          50962      0.83%     76.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          51678      0.84%     77.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39949      0.65%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1357421     22.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6153358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                191757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         377502                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179053                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.676470                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4134089                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1595111                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7532907                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10423385                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.752967                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5672033                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.642742                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10428325                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42405                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         66955                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2609719                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       307631                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1740675                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11170987                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2538978                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       117410                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10637395                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1514                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       192907                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4593                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       202522                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36786                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3070                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       296666                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       270779                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3070                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3515                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38890                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.576017                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.576017                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3976231     36.97%     36.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389167      3.62%     40.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331301     12.38%     52.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18184      0.17%     53.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851279      7.92%     61.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     61.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2569500     23.89%     85.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1612980     15.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10754806                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       369001                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.034310                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51536     13.97%     13.97% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52746     14.29%     28.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16473      4.46%     32.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96815     26.24%     58.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       108289     29.35%     88.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        43142     11.69%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6153358                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.747795                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.014010                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2576529     41.87%     41.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       985986     16.02%     57.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       651959     10.60%     68.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       592224      9.62%     78.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       612605      9.96%     88.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       346949      5.64%     93.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       244685      3.98%     97.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104413      1.70%     99.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        38008      0.62%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6153358                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.694974                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         10991934                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10754806                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       991746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        35659                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       673969                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1154898                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1154876                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       605842                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       441141                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2609719                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1740675                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6345115                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       497199                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58236                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3276367                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       431173                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          884                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18514325                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12217178                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9398748                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1690088                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       192907                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       496796                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1386211                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       951953                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28884                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
