blk_mem_gen_02.v,verilog,xil_defaultlib,../../../../FPGA_TankWar.gen/sources_1/ip/blk_mem_gen_02/sim/blk_mem_gen_02.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
