Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Feb 20 19:58:59 2026
| Host         : DESKTOP-FAVD00F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    19          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (53)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: u_tick/r_tick_50ms_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (53)
-------------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.613        0.000                      0                   27        0.213        0.000                      0                   27        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.613        0.000                      0                   27        0.213        0.000                      0                   27        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 2.355ns (43.288%)  route 3.085ns (56.712%))
  Logic Levels:           10  (CARRY4=6 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.561     5.082    u_tick/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  u_tick/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.518     5.600 f  u_tick/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.856     6.457    u_tick/r_counter_reg[2]
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.581 f  u_tick/r_tick_50ms_i_5/O
                         net (fo=1, routed)           0.635     7.215    u_tick/r_tick_50ms_i_5_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.339 f  u_tick/r_tick_50ms_i_4/O
                         net (fo=1, routed)           0.402     7.742    u_tick/r_tick_50ms_i_4_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.866 f  u_tick/r_tick_50ms_i_2/O
                         net (fo=23, routed)          0.500     8.366    u_tick/r_tick_50ms_i_2_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.490 r  u_tick/r_counter[0]_i_2/O
                         net (fo=1, routed)           0.692     9.182    u_tick/r_counter[0]_i_2_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.732 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  u_tick/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    u_tick/r_counter_reg[12]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  u_tick/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.200    u_tick/r_counter_reg[16]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.523 r  u_tick/r_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.523    u_tick/r_counter_reg[20]_i_1_n_6
    SLICE_X12Y38         FDCE                                         r  u_tick/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.447    14.788    u_tick/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  u_tick/r_counter_reg[21]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X12Y38         FDCE (Setup_fdce_C_D)        0.109    15.136    u_tick/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -10.523    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 2.271ns (42.398%)  route 3.085ns (57.602%))
  Logic Levels:           10  (CARRY4=6 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.561     5.082    u_tick/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  u_tick/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.518     5.600 f  u_tick/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.856     6.457    u_tick/r_counter_reg[2]
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.581 f  u_tick/r_tick_50ms_i_5/O
                         net (fo=1, routed)           0.635     7.215    u_tick/r_tick_50ms_i_5_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.339 f  u_tick/r_tick_50ms_i_4/O
                         net (fo=1, routed)           0.402     7.742    u_tick/r_tick_50ms_i_4_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.866 f  u_tick/r_tick_50ms_i_2/O
                         net (fo=23, routed)          0.500     8.366    u_tick/r_tick_50ms_i_2_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.490 r  u_tick/r_counter[0]_i_2/O
                         net (fo=1, routed)           0.692     9.182    u_tick/r_counter[0]_i_2_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.732 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  u_tick/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    u_tick/r_counter_reg[12]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  u_tick/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.200    u_tick/r_counter_reg[16]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.439 r  u_tick/r_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.439    u_tick/r_counter_reg[20]_i_1_n_5
    SLICE_X12Y38         FDCE                                         r  u_tick/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.447    14.788    u_tick/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  u_tick/r_counter_reg[22]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X12Y38         FDCE (Setup_fdce_C_D)        0.109    15.136    u_tick/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 2.251ns (42.182%)  route 3.085ns (57.818%))
  Logic Levels:           10  (CARRY4=6 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.561     5.082    u_tick/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  u_tick/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.518     5.600 f  u_tick/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.856     6.457    u_tick/r_counter_reg[2]
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.581 f  u_tick/r_tick_50ms_i_5/O
                         net (fo=1, routed)           0.635     7.215    u_tick/r_tick_50ms_i_5_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.339 f  u_tick/r_tick_50ms_i_4/O
                         net (fo=1, routed)           0.402     7.742    u_tick/r_tick_50ms_i_4_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.866 f  u_tick/r_tick_50ms_i_2/O
                         net (fo=23, routed)          0.500     8.366    u_tick/r_tick_50ms_i_2_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.490 r  u_tick/r_counter[0]_i_2/O
                         net (fo=1, routed)           0.692     9.182    u_tick/r_counter[0]_i_2_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.732 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  u_tick/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    u_tick/r_counter_reg[12]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  u_tick/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.200    u_tick/r_counter_reg[16]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.419 r  u_tick/r_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.419    u_tick/r_counter_reg[20]_i_1_n_7
    SLICE_X12Y38         FDCE                                         r  u_tick/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.447    14.788    u_tick/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  u_tick/r_counter_reg[20]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X12Y38         FDCE (Setup_fdce_C_D)        0.109    15.136    u_tick/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 2.238ns (42.041%)  route 3.085ns (57.959%))
  Logic Levels:           9  (CARRY4=5 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.561     5.082    u_tick/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  u_tick/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.518     5.600 f  u_tick/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.856     6.457    u_tick/r_counter_reg[2]
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.581 f  u_tick/r_tick_50ms_i_5/O
                         net (fo=1, routed)           0.635     7.215    u_tick/r_tick_50ms_i_5_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.339 f  u_tick/r_tick_50ms_i_4/O
                         net (fo=1, routed)           0.402     7.742    u_tick/r_tick_50ms_i_4_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.866 f  u_tick/r_tick_50ms_i_2/O
                         net (fo=23, routed)          0.500     8.366    u_tick/r_tick_50ms_i_2_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.490 r  u_tick/r_counter[0]_i_2/O
                         net (fo=1, routed)           0.692     9.182    u_tick/r_counter[0]_i_2_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.732 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  u_tick/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    u_tick/r_counter_reg[12]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.406 r  u_tick/r_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.406    u_tick/r_counter_reg[16]_i_1_n_6
    SLICE_X12Y37         FDCE                                         r  u_tick/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    u_tick/clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  u_tick/r_counter_reg[17]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X12Y37         FDCE (Setup_fdce_C_D)        0.109    15.135    u_tick/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 2.230ns (41.954%)  route 3.085ns (58.046%))
  Logic Levels:           9  (CARRY4=5 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.561     5.082    u_tick/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  u_tick/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.518     5.600 f  u_tick/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.856     6.457    u_tick/r_counter_reg[2]
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.581 f  u_tick/r_tick_50ms_i_5/O
                         net (fo=1, routed)           0.635     7.215    u_tick/r_tick_50ms_i_5_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.339 f  u_tick/r_tick_50ms_i_4/O
                         net (fo=1, routed)           0.402     7.742    u_tick/r_tick_50ms_i_4_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.866 f  u_tick/r_tick_50ms_i_2/O
                         net (fo=23, routed)          0.500     8.366    u_tick/r_tick_50ms_i_2_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.490 r  u_tick/r_counter[0]_i_2/O
                         net (fo=1, routed)           0.692     9.182    u_tick/r_counter[0]_i_2_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.732 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  u_tick/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    u_tick/r_counter_reg[12]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.398 r  u_tick/r_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.398    u_tick/r_counter_reg[16]_i_1_n_4
    SLICE_X12Y37         FDCE                                         r  u_tick/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    u_tick/clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  u_tick/r_counter_reg[19]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X12Y37         FDCE (Setup_fdce_C_D)        0.109    15.135    u_tick/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 2.154ns (41.112%)  route 3.085ns (58.888%))
  Logic Levels:           9  (CARRY4=5 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.561     5.082    u_tick/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  u_tick/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.518     5.600 f  u_tick/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.856     6.457    u_tick/r_counter_reg[2]
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.581 f  u_tick/r_tick_50ms_i_5/O
                         net (fo=1, routed)           0.635     7.215    u_tick/r_tick_50ms_i_5_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.339 f  u_tick/r_tick_50ms_i_4/O
                         net (fo=1, routed)           0.402     7.742    u_tick/r_tick_50ms_i_4_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.866 f  u_tick/r_tick_50ms_i_2/O
                         net (fo=23, routed)          0.500     8.366    u_tick/r_tick_50ms_i_2_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.490 r  u_tick/r_counter[0]_i_2/O
                         net (fo=1, routed)           0.692     9.182    u_tick/r_counter[0]_i_2_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.732 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  u_tick/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    u_tick/r_counter_reg[12]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.322 r  u_tick/r_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.322    u_tick/r_counter_reg[16]_i_1_n_5
    SLICE_X12Y37         FDCE                                         r  u_tick/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    u_tick/clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  u_tick/r_counter_reg[18]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X12Y37         FDCE (Setup_fdce_C_D)        0.109    15.135    u_tick/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.134ns (40.886%)  route 3.085ns (59.114%))
  Logic Levels:           9  (CARRY4=5 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.561     5.082    u_tick/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  u_tick/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.518     5.600 f  u_tick/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.856     6.457    u_tick/r_counter_reg[2]
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.581 f  u_tick/r_tick_50ms_i_5/O
                         net (fo=1, routed)           0.635     7.215    u_tick/r_tick_50ms_i_5_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.339 f  u_tick/r_tick_50ms_i_4/O
                         net (fo=1, routed)           0.402     7.742    u_tick/r_tick_50ms_i_4_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.866 f  u_tick/r_tick_50ms_i_2/O
                         net (fo=23, routed)          0.500     8.366    u_tick/r_tick_50ms_i_2_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.490 r  u_tick/r_counter[0]_i_2/O
                         net (fo=1, routed)           0.692     9.182    u_tick/r_counter[0]_i_2_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.732 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  u_tick/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    u_tick/r_counter_reg[12]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.302 r  u_tick/r_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.302    u_tick/r_counter_reg[16]_i_1_n_7
    SLICE_X12Y37         FDCE                                         r  u_tick/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    u_tick/clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  u_tick/r_counter_reg[16]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X12Y37         FDCE (Setup_fdce_C_D)        0.109    15.135    u_tick/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 2.121ns (40.739%)  route 3.085ns (59.261%))
  Logic Levels:           8  (CARRY4=4 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.561     5.082    u_tick/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  u_tick/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.518     5.600 f  u_tick/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.856     6.457    u_tick/r_counter_reg[2]
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.581 f  u_tick/r_tick_50ms_i_5/O
                         net (fo=1, routed)           0.635     7.215    u_tick/r_tick_50ms_i_5_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.339 f  u_tick/r_tick_50ms_i_4/O
                         net (fo=1, routed)           0.402     7.742    u_tick/r_tick_50ms_i_4_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.866 f  u_tick/r_tick_50ms_i_2/O
                         net (fo=23, routed)          0.500     8.366    u_tick/r_tick_50ms_i_2_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.490 r  u_tick/r_counter[0]_i_2/O
                         net (fo=1, routed)           0.692     9.182    u_tick/r_counter[0]_i_2_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.732 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.289 r  u_tick/r_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.289    u_tick/r_counter_reg[12]_i_1_n_6
    SLICE_X12Y36         FDCE                                         r  u_tick/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    14.786    u_tick/clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  u_tick/r_counter_reg[13]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y36         FDCE (Setup_fdce_C_D)        0.109    15.134    u_tick/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 2.113ns (40.647%)  route 3.085ns (59.353%))
  Logic Levels:           8  (CARRY4=4 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.561     5.082    u_tick/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  u_tick/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.518     5.600 f  u_tick/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.856     6.457    u_tick/r_counter_reg[2]
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.581 f  u_tick/r_tick_50ms_i_5/O
                         net (fo=1, routed)           0.635     7.215    u_tick/r_tick_50ms_i_5_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.339 f  u_tick/r_tick_50ms_i_4/O
                         net (fo=1, routed)           0.402     7.742    u_tick/r_tick_50ms_i_4_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.866 f  u_tick/r_tick_50ms_i_2/O
                         net (fo=23, routed)          0.500     8.366    u_tick/r_tick_50ms_i_2_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.490 r  u_tick/r_counter[0]_i_2/O
                         net (fo=1, routed)           0.692     9.182    u_tick/r_counter[0]_i_2_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.732 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.281 r  u_tick/r_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.281    u_tick/r_counter_reg[12]_i_1_n_4
    SLICE_X12Y36         FDCE                                         r  u_tick/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    14.786    u_tick/clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  u_tick/r_counter_reg[15]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y36         FDCE (Setup_fdce_C_D)        0.109    15.134    u_tick/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 2.037ns (39.767%)  route 3.085ns (60.233%))
  Logic Levels:           8  (CARRY4=4 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.561     5.082    u_tick/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  u_tick/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.518     5.600 f  u_tick/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.856     6.457    u_tick/r_counter_reg[2]
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.581 f  u_tick/r_tick_50ms_i_5/O
                         net (fo=1, routed)           0.635     7.215    u_tick/r_tick_50ms_i_5_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.339 f  u_tick/r_tick_50ms_i_4/O
                         net (fo=1, routed)           0.402     7.742    u_tick/r_tick_50ms_i_4_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.866 f  u_tick/r_tick_50ms_i_2/O
                         net (fo=23, routed)          0.500     8.366    u_tick/r_tick_50ms_i_2_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.490 r  u_tick/r_counter[0]_i_2/O
                         net (fo=1, routed)           0.692     9.182    u_tick/r_counter[0]_i_2_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.732 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.205 r  u_tick/r_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.205    u_tick/r_counter_reg[12]_i_1_n_5
    SLICE_X12Y36         FDCE                                         r  u_tick/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    14.786    u_tick/clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  u_tick/r_counter_reg[14]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y36         FDCE (Setup_fdce_C_D)        0.109    15.134    u_tick/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  4.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_tick/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_tick_50ms_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (66.003%)  route 0.108ns (33.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    u_tick/clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  u_tick/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  u_tick/r_counter_reg[18]/Q
                         net (fo=6, routed)           0.108     1.718    u_tick/r_counter_reg[18]
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  u_tick/r_tick_50ms_i_1/O
                         net (fo=1, routed)           0.000     1.763    u_tick/load
    SLICE_X13Y37         FDCE                                         r  u_tick/r_tick_50ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    u_tick/clk_IBUF_BUFG
    SLICE_X13Y37         FDCE                                         r  u_tick/r_tick_50ms_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X13Y37         FDCE (Hold_fdce_C_D)         0.091     1.550    u_tick/r_tick_50ms_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 r_mode_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_mode_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.806%)  route 0.209ns (50.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X12Y40         FDPE                                         r  r_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDPE (Prop_fdpe_C_Q)         0.164     1.612 f  r_mode_reg[0]/Q
                         net (fo=17, routed)          0.209     1.821    u_debouncer/r_mode[0]
    SLICE_X12Y40         LUT5 (Prop_lut5_I0_O)        0.043     1.864 r  u_debouncer/r_mode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    u_debouncer_n_1
    SLICE_X12Y40         FDPE                                         r  r_mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X12Y40         FDPE                                         r  r_mode_reg[2]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X12Y40         FDPE (Hold_fdpe_C_D)         0.131     1.579    r_mode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_tick/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.561     1.444    u_tick/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  u_tick/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  u_tick/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.148     1.756    u_tick/r_counter_reg[3]
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  u_tick/r_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.801    u_tick/r_counter[0]_i_3_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.865 r  u_tick/r_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    u_tick/r_counter_reg[0]_i_1_n_4
    SLICE_X12Y33         FDCE                                         r  u_tick/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     1.956    u_tick/clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  u_tick/r_counter_reg[3]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X12Y33         FDCE (Hold_fdce_C_D)         0.134     1.578    u_tick/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_tick/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    u_tick/clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  u_tick/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_tick/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.148     1.757    u_tick/r_counter_reg[15]
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  u_tick/r_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.802    u_tick/r_counter[12]_i_2_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.866 r  u_tick/r_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    u_tick/r_counter_reg[12]_i_1_n_4
    SLICE_X12Y36         FDCE                                         r  u_tick/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    u_tick/clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  u_tick/r_counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X12Y36         FDCE (Hold_fdce_C_D)         0.134     1.579    u_tick/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_tick/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    u_tick/clk_IBUF_BUFG
    SLICE_X12Y34         FDCE                                         r  u_tick/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_tick/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.149     1.758    u_tick/r_counter_reg[7]
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.803 r  u_tick/r_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.803    u_tick/r_counter[4]_i_2_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.867 r  u_tick/r_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    u_tick/r_counter_reg[4]_i_1_n_4
    SLICE_X12Y34         FDCE                                         r  u_tick/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.830     1.957    u_tick/clk_IBUF_BUFG
    SLICE_X12Y34         FDCE                                         r  u_tick/r_counter_reg[7]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X12Y34         FDCE (Hold_fdce_C_D)         0.134     1.579    u_tick/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 u_tick/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.275ns (62.569%)  route 0.165ns (37.430%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.447    u_tick/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  u_tick/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  u_tick/r_counter_reg[20]/Q
                         net (fo=24, routed)          0.165     1.776    u_tick/r_counter_reg[20]
    SLICE_X12Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.821 r  u_tick/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.000     1.821    u_tick/r_counter[16]_i_4_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.887 r  u_tick/r_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.887    u_tick/r_counter_reg[16]_i_1_n_6
    SLICE_X12Y37         FDCE                                         r  u_tick/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    u_tick/clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  u_tick/r_counter_reg[17]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X12Y37         FDCE (Hold_fdce_C_D)         0.134     1.595    u_tick/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 r_mode_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_mode_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.046%)  route 0.209ns (49.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X12Y40         FDPE                                         r  r_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDPE (Prop_fdpe_C_Q)         0.164     1.612 r  r_mode_reg[0]/Q
                         net (fo=17, routed)          0.209     1.821    u_debouncer/r_mode[0]
    SLICE_X12Y40         LUT4 (Prop_lut4_I0_O)        0.045     1.866 r  u_debouncer/r_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    u_debouncer_n_3
    SLICE_X12Y40         FDPE                                         r  r_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X12Y40         FDPE                                         r  r_mode_reg[1]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X12Y40         FDPE (Hold_fdpe_C_D)         0.121     1.569    r_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 u_tick/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.279ns (62.625%)  route 0.167ns (37.375%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.447    u_tick/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  u_tick/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  u_tick/r_counter_reg[20]/Q
                         net (fo=24, routed)          0.167     1.778    u_tick/r_counter_reg[20]
    SLICE_X12Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.823 r  u_tick/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.000     1.823    u_tick/r_counter[16]_i_5_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.893 r  u_tick/r_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    u_tick/r_counter_reg[16]_i_1_n_7
    SLICE_X12Y37         FDCE                                         r  u_tick/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    u_tick/clk_IBUF_BUFG
    SLICE_X12Y37         FDCE                                         r  u_tick/r_counter_reg[16]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X12Y37         FDCE (Hold_fdce_C_D)         0.134     1.595    u_tick/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 r_mode_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_mode_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.046%)  route 0.209ns (49.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X12Y40         FDPE                                         r  r_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDPE (Prop_fdpe_C_Q)         0.164     1.612 r  r_mode_reg[0]/Q
                         net (fo=17, routed)          0.209     1.821    u_debouncer/r_mode[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.045     1.866 r  u_debouncer/r_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    u_debouncer_n_2
    SLICE_X12Y40         FDPE                                         r  r_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X12Y40         FDPE                                         r  r_mode_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X12Y40         FDPE (Hold_fdpe_C_D)         0.120     1.568    r_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 u_tick/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    u_tick/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  u_tick/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_tick/r_counter_reg[11]/Q
                         net (fo=3, routed)           0.160     1.769    u_tick/r_counter_reg[11]
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.814 r  u_tick/r_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.814    u_tick/r_counter[8]_i_2_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.878 r  u_tick/r_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    u_tick/r_counter_reg[8]_i_1_n_4
    SLICE_X12Y35         FDCE                                         r  u_tick/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    u_tick/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  u_tick/r_counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.134     1.579    u_tick/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X12Y40   r_mode_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X12Y40   r_mode_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X12Y40   r_mode_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y40   r_prev_btn_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y33   u_tick/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y35   u_tick/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y35   u_tick/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y36   u_tick/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y36   u_tick/r_counter_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   r_mode_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   r_mode_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   r_mode_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   r_mode_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   r_mode_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   r_mode_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   r_prev_btn_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   r_prev_btn_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y33   u_tick/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y33   u_tick/r_counter_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   r_mode_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   r_mode_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   r_mode_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   r_mode_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   r_mode_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   r_mode_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   r_prev_btn_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   r_prev_btn_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y33   u_tick/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y33   u_tick/r_counter_reg[0]/C



