//
// File created by:  ncverilog
// Do not modify this file
//
/users/course/2022F/LDL17700000/u110062208/logic_design/lab2/yju_basic_lab/Majority/Lab2_Majority.v
/users/course/2022F/LDL17700000/u110062208/logic_design/lab2/yju_basic_lab/Majority/Majority_t.v
