#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Dec 18 14:21:09 2019
# Process ID: 9236
# Current directory: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13428 E:\AOften\Computer Organization and Design\lab\vivado6\Pipelining\Pipelining.xpr
# Log file: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/vivado.log
# Journal file: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 796.645 ; gain = 169.465
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library work [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v:1]
[Wed Dec 18 14:47:52 2019] Launched synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MipsPipelineCPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
"xvlog -m64 --relax -prj MipsPipelineCPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPU
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:237]
WARNING: [VRFC 10-756] identifier reg_data_wb is used before its declaration [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sim_1/new/MipsPipelineCPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj MipsPipelineCPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 530f7092d7ad4a0d9be71f08a3cdd532 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MipsPipelineCPUsim_behav xil_defaultlib.MipsPipelineCPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.adder_if
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop(WIDTH=32)
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.flipflop(WIDTH=3)
Compiling module xil_defaultlib.flipflop(WIDTH=5)
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.and_1bit
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MipsPipelineCPU
Compiling module xil_defaultlib.MipsPipelineCPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MipsPipelineCPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 14:50:29 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 813.211 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MipsPipelineCPUsim_behav -key {Behavioral:sim_1:Functional:MipsPipelineCPUsim} -tclbatch {MipsPipelineCPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source MipsPipelineCPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /MipsPipelineCPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MipsPipelineCPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 822.742 ; gain = 13.938
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MipsPipelineCPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
"xvlog -m64 --relax -prj MipsPipelineCPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPU
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:237]
WARNING: [VRFC 10-756] identifier reg_data_wb is used before its declaration [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sim_1/new/MipsPipelineCPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj MipsPipelineCPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 530f7092d7ad4a0d9be71f08a3cdd532 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MipsPipelineCPUsim_behav xil_defaultlib.MipsPipelineCPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.adder_if
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop(WIDTH=32)
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.flipflop(WIDTH=3)
Compiling module xil_defaultlib.flipflop(WIDTH=5)
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.and_1bit
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MipsPipelineCPU
Compiling module xil_defaultlib.MipsPipelineCPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MipsPipelineCPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 14:51:31 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MipsPipelineCPUsim_behav -key {Behavioral:sim_1:Functional:MipsPipelineCPUsim} -tclbatch {MipsPipelineCPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source MipsPipelineCPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /MipsPipelineCPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MipsPipelineCPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 840.102 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MipsPipelineCPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
"xvlog -m64 --relax -prj MipsPipelineCPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPU
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:237]
WARNING: [VRFC 10-756] identifier reg_data_wb is used before its declaration [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sim_1/new/MipsPipelineCPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj MipsPipelineCPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 530f7092d7ad4a0d9be71f08a3cdd532 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MipsPipelineCPUsim_behav xil_defaultlib.MipsPipelineCPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.adder_if
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop(WIDTH=32)
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.flipflop(WIDTH=3)
Compiling module xil_defaultlib.flipflop(WIDTH=5)
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.and_1bit
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MipsPipelineCPU
Compiling module xil_defaultlib.MipsPipelineCPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MipsPipelineCPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 14:53:36 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MipsPipelineCPUsim_behav -key {Behavioral:sim_1:Functional:MipsPipelineCPUsim} -tclbatch {MipsPipelineCPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source MipsPipelineCPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /MipsPipelineCPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MipsPipelineCPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 855.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MipsPipelineCPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
"xvlog -m64 --relax -prj MipsPipelineCPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPU
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:237]
WARNING: [VRFC 10-756] identifier reg_data_wb is used before its declaration [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sim_1/new/MipsPipelineCPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj MipsPipelineCPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 530f7092d7ad4a0d9be71f08a3cdd532 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MipsPipelineCPUsim_behav xil_defaultlib.MipsPipelineCPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.adder_if
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop(WIDTH=32)
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.flipflop(WIDTH=3)
Compiling module xil_defaultlib.flipflop(WIDTH=5)
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.and_1bit
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MipsPipelineCPU
Compiling module xil_defaultlib.MipsPipelineCPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MipsPipelineCPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 14:54:27 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MipsPipelineCPUsim_behav -key {Behavioral:sim_1:Functional:MipsPipelineCPUsim} -tclbatch {MipsPipelineCPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source MipsPipelineCPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /MipsPipelineCPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MipsPipelineCPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 855.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MipsPipelineCPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
"xvlog -m64 --relax -prj MipsPipelineCPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPU
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:237]
WARNING: [VRFC 10-756] identifier reg_data_wb is used before its declaration [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sim_1/new/MipsPipelineCPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj MipsPipelineCPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 530f7092d7ad4a0d9be71f08a3cdd532 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MipsPipelineCPUsim_behav xil_defaultlib.MipsPipelineCPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.adder_if
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop(WIDTH=32)
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.flipflop(WIDTH=3)
Compiling module xil_defaultlib.flipflop(WIDTH=5)
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.and_1bit
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MipsPipelineCPU
Compiling module xil_defaultlib.MipsPipelineCPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MipsPipelineCPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 14:58:06 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MipsPipelineCPUsim_behav -key {Behavioral:sim_1:Functional:MipsPipelineCPUsim} -tclbatch {MipsPipelineCPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source MipsPipelineCPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /MipsPipelineCPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MipsPipelineCPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 855.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MipsPipelineCPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
"xvlog -m64 --relax -prj MipsPipelineCPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPU
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:237]
WARNING: [VRFC 10-756] identifier reg_data_wb is used before its declaration [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sim_1/new/MipsPipelineCPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj MipsPipelineCPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 530f7092d7ad4a0d9be71f08a3cdd532 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MipsPipelineCPUsim_behav xil_defaultlib.MipsPipelineCPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.adder_if
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop(WIDTH=32)
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.flipflop(WIDTH=3)
Compiling module xil_defaultlib.flipflop(WIDTH=5)
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.and_1bit
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MipsPipelineCPU
Compiling module xil_defaultlib.MipsPipelineCPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MipsPipelineCPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 15:05:24 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MipsPipelineCPUsim_behav -key {Behavioral:sim_1:Functional:MipsPipelineCPUsim} -tclbatch {MipsPipelineCPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source MipsPipelineCPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /MipsPipelineCPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MipsPipelineCPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 855.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MipsPipelineCPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
"xvlog -m64 --relax -prj MipsPipelineCPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPU
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:237]
WARNING: [VRFC 10-756] identifier reg_data_wb is used before its declaration [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sim_1/new/MipsPipelineCPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj MipsPipelineCPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 530f7092d7ad4a0d9be71f08a3cdd532 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MipsPipelineCPUsim_behav xil_defaultlib.MipsPipelineCPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.adder_if
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop(WIDTH=32)
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.flipflop(WIDTH=3)
Compiling module xil_defaultlib.flipflop(WIDTH=5)
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.and_1bit
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MipsPipelineCPU
Compiling module xil_defaultlib.MipsPipelineCPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MipsPipelineCPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 15:06:16 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MipsPipelineCPUsim_behav -key {Behavioral:sim_1:Functional:MipsPipelineCPUsim} -tclbatch {MipsPipelineCPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source MipsPipelineCPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /MipsPipelineCPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MipsPipelineCPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 855.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MipsPipelineCPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
"xvlog -m64 --relax -prj MipsPipelineCPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPU
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:237]
WARNING: [VRFC 10-756] identifier reg_data_wb is used before its declaration [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sim_1/new/MipsPipelineCPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj MipsPipelineCPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 530f7092d7ad4a0d9be71f08a3cdd532 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MipsPipelineCPUsim_behav xil_defaultlib.MipsPipelineCPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.adder_if
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop(WIDTH=32)
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.flipflop(WIDTH=3)
Compiling module xil_defaultlib.flipflop(WIDTH=5)
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.and_1bit
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MipsPipelineCPU
Compiling module xil_defaultlib.MipsPipelineCPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MipsPipelineCPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 15:11:49 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MipsPipelineCPUsim_behav -key {Behavioral:sim_1:Functional:MipsPipelineCPUsim} -tclbatch {MipsPipelineCPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source MipsPipelineCPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /MipsPipelineCPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MipsPipelineCPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 877.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MipsPipelineCPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
"xvlog -m64 --relax -prj MipsPipelineCPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPU
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:237]
WARNING: [VRFC 10-756] identifier reg_data_wb is used before its declaration [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sim_1/new/MipsPipelineCPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj MipsPipelineCPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 530f7092d7ad4a0d9be71f08a3cdd532 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MipsPipelineCPUsim_behav xil_defaultlib.MipsPipelineCPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.adder_if
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop(WIDTH=32)
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.flipflop(WIDTH=3)
Compiling module xil_defaultlib.flipflop(WIDTH=5)
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.and_1bit
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MipsPipelineCPU
Compiling module xil_defaultlib.MipsPipelineCPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MipsPipelineCPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 15:23:25 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MipsPipelineCPUsim_behav -key {Behavioral:sim_1:Functional:MipsPipelineCPUsim} -tclbatch {MipsPipelineCPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source MipsPipelineCPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /MipsPipelineCPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MipsPipelineCPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 881.145 ; gain = 3.500
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 896.145 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MipsPipelineCPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
"xvlog -m64 --relax -prj MipsPipelineCPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPU
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:237]
WARNING: [VRFC 10-756] identifier reg_data_wb is used before its declaration [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sim_1/new/MipsPipelineCPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj MipsPipelineCPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 530f7092d7ad4a0d9be71f08a3cdd532 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MipsPipelineCPUsim_behav xil_defaultlib.MipsPipelineCPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.adder_if
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop(WIDTH=32)
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.flipflop(WIDTH=3)
Compiling module xil_defaultlib.flipflop(WIDTH=5)
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.and_1bit
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MipsPipelineCPU
Compiling module xil_defaultlib.MipsPipelineCPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MipsPipelineCPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 15:24:41 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 896.145 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MipsPipelineCPUsim_behav -key {Behavioral:sim_1:Functional:MipsPipelineCPUsim} -tclbatch {MipsPipelineCPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source MipsPipelineCPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /MipsPipelineCPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MipsPipelineCPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 896.145 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MipsPipelineCPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
"xvlog -m64 --relax -prj MipsPipelineCPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPU
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:237]
WARNING: [VRFC 10-756] identifier reg_data_wb is used before its declaration [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sim_1/new/MipsPipelineCPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj MipsPipelineCPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 530f7092d7ad4a0d9be71f08a3cdd532 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MipsPipelineCPUsim_behav xil_defaultlib.MipsPipelineCPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.adder_if
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop(WIDTH=32)
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.flipflop(WIDTH=3)
Compiling module xil_defaultlib.flipflop(WIDTH=5)
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.and_1bit
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MipsPipelineCPU
Compiling module xil_defaultlib.MipsPipelineCPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MipsPipelineCPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 15:27:57 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MipsPipelineCPUsim_behav -key {Behavioral:sim_1:Functional:MipsPipelineCPUsim} -tclbatch {MipsPipelineCPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source MipsPipelineCPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /MipsPipelineCPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MipsPipelineCPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 896.145 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MipsPipelineCPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
"xvlog -m64 --relax -prj MipsPipelineCPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPU
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:237]
WARNING: [VRFC 10-756] identifier reg_data_wb is used before its declaration [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sim_1/new/MipsPipelineCPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj MipsPipelineCPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 530f7092d7ad4a0d9be71f08a3cdd532 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MipsPipelineCPUsim_behav xil_defaultlib.MipsPipelineCPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.adder_if
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop(WIDTH=32)
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.flipflop(WIDTH=3)
Compiling module xil_defaultlib.flipflop(WIDTH=5)
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.and_1bit
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MipsPipelineCPU
Compiling module xil_defaultlib.MipsPipelineCPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MipsPipelineCPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 15:34:57 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MipsPipelineCPUsim_behav -key {Behavioral:sim_1:Functional:MipsPipelineCPUsim} -tclbatch {MipsPipelineCPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source MipsPipelineCPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /MipsPipelineCPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MipsPipelineCPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 916.973 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MipsPipelineCPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
"xvlog -m64 --relax -prj MipsPipelineCPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPU
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:237]
WARNING: [VRFC 10-756] identifier reg_data_wb is used before its declaration [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sim_1/new/MipsPipelineCPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj MipsPipelineCPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 530f7092d7ad4a0d9be71f08a3cdd532 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MipsPipelineCPUsim_behav xil_defaultlib.MipsPipelineCPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.adder_if
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop(WIDTH=32)
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.flipflop(WIDTH=3)
Compiling module xil_defaultlib.flipflop(WIDTH=5)
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.and_1bit
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MipsPipelineCPU
Compiling module xil_defaultlib.MipsPipelineCPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MipsPipelineCPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 15:35:30 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MipsPipelineCPUsim_behav -key {Behavioral:sim_1:Functional:MipsPipelineCPUsim} -tclbatch {MipsPipelineCPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source MipsPipelineCPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /MipsPipelineCPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MipsPipelineCPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 970.531 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {E:/AOften/Computer Organization and Design/lab/vivado6/1.coe}] [get_ips InstructionROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/AOften/Computer Organization and Design/lab/vivado6/1.coe' provided. It will be converted relative to IP Instance files '../../../../../1.coe'
generate_target all [get_files  {{E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/InstructionROM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstructionROM'...
export_ip_user_files -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/InstructionROM.xci}}] -no_script -force -quiet
reset_run InstructionROM_synth_1
launch_run -jobs 4 InstructionROM_synth_1
[Wed Dec 18 15:36:36 2019] Launched InstructionROM_synth_1...
Run output will be captured here: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.runs/InstructionROM_synth_1/runme.log
export_simulation -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/InstructionROM.xci}}] -directory {E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/sim_scripts} -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MipsPipelineCPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
"xvlog -m64 --relax -prj MipsPipelineCPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPU
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:237]
WARNING: [VRFC 10-756] identifier reg_data_wb is used before its declaration [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sim_1/new/MipsPipelineCPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj MipsPipelineCPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 530f7092d7ad4a0d9be71f08a3cdd532 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MipsPipelineCPUsim_behav xil_defaultlib.MipsPipelineCPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.adder_if
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop(WIDTH=32)
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.flipflop(WIDTH=3)
Compiling module xil_defaultlib.flipflop(WIDTH=5)
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.and_1bit
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MipsPipelineCPU
Compiling module xil_defaultlib.MipsPipelineCPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MipsPipelineCPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 15:38:00 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MipsPipelineCPUsim_behav -key {Behavioral:sim_1:Functional:MipsPipelineCPUsim} -tclbatch {MipsPipelineCPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source MipsPipelineCPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /MipsPipelineCPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MipsPipelineCPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 970.531 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {E:/AOften/Computer Organization and Design/lab/vivado6/1.coe}] [get_ips InstructionROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/AOften/Computer Organization and Design/lab/vivado6/1.coe' provided. It will be converted relative to IP Instance files '../../../../../1.coe'
delete_ip_run [get_files -of_objects [get_fileset InstructionROM] {{E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/InstructionROM.xci}}]
INFO: [Project 1-386] Moving file 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/InstructionROM.xci' from fileset 'InstructionROM' to fileset 'sources_1'.
set_property generate_synth_checkpoint false [get_files  {{E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/InstructionROM.xci}}]
generate_target all [get_files  {{E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/InstructionROM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstructionROM'...
export_ip_user_files -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/InstructionROM.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/InstructionROM.xci}}] -directory {E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/sim_scripts} -force -quiet
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MipsPipelineCPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
"xvlog -m64 --relax -prj MipsPipelineCPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPU
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:237]
WARNING: [VRFC 10-756] identifier reg_data_wb is used before its declaration [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sim_1/new/MipsPipelineCPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj MipsPipelineCPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 530f7092d7ad4a0d9be71f08a3cdd532 --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot MipsPipelineCPUsim_behav xil_defaultlib.MipsPipelineCPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.adder_if
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop(WIDTH=32)
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.flipflop(WIDTH=3)
Compiling module xil_defaultlib.flipflop(WIDTH=5)
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.and_1bit
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MipsPipelineCPU
Compiling module xil_defaultlib.MipsPipelineCPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MipsPipelineCPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 15:46:00 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MipsPipelineCPUsim_behav -key {Behavioral:sim_1:Functional:MipsPipelineCPUsim} -tclbatch {MipsPipelineCPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source MipsPipelineCPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /MipsPipelineCPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MipsPipelineCPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 970.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MipsPipelineCPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
"xvlog -m64 --relax -prj MipsPipelineCPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/adder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/and_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPU
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:237]
WARNING: [VRFC 10-756] identifier reg_data_wb is used before its declaration [E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/new/MipsPipelineCPU.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sim_1/new/MipsPipelineCPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MipsPipelineCPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj MipsPipelineCPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.srcs/sources_1/ip/InstructionROM_1/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 530f7092d7ad4a0d9be71f08a3cdd532 --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot MipsPipelineCPUsim_behav xil_defaultlib.MipsPipelineCPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling module xil_defaultlib.adder_if
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop(WIDTH=32)
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.flipflop(WIDTH=3)
Compiling module xil_defaultlib.flipflop(WIDTH=5)
Compiling module xil_defaultlib.adder_32bits
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.and_1bit
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MipsPipelineCPU
Compiling module xil_defaultlib.MipsPipelineCPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MipsPipelineCPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/AOften/Computer -notrace
couldn't read file "E:/AOften/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 15:47:47 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MipsPipelineCPUsim_behav -key {Behavioral:sim_1:Functional:MipsPipelineCPUsim} -tclbatch {MipsPipelineCPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source MipsPipelineCPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /MipsPipelineCPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: E:/AOften/Computer Organization and Design/lab/vivado6/Pipelining/Pipelining.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MipsPipelineCPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 970.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 16:03:11 2019...
