Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:42:17 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : or1200_flat
| Device            : 7vx980t-ffg1930
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.563ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.561ns  (logic 5.232ns (61.114%)  route 3.329ns (38.886%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 10.845 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, estimated)        0.000    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, estimated)        0.000    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X81Y215        net (fo=1, estimated)        0.000    12.009    or1200_mult_mac/mul_prod_r_reg[55]_i_2_n_0
    SLICE_X81Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.062    or1200_mult_mac/mul_prod_r_reg[59]_i_2/CO[3]
    SLICE_X81Y216        net (fo=1, estimated)        0.000    12.062    or1200_mult_mac/mul_prod_r_reg[59]_i_2_n_0
    SLICE_X81Y216        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.173    or1200_mult_mac/mul_prod_r_reg[63]_i_5/O[2]
    SLICE_X80Y221        net (fo=1, estimated)        0.486    12.659    or1200_mult_mac/mul_prod__3[62]
    SLICE_X80Y221        LUT6 (Prop_lut6_I1_O)        0.043    12.702    or1200_mult_mac/mul_prod_r[62]_i_1/O
    SLICE_X80Y221        net (fo=1, routed)           0.048    12.750    or1200_mult_mac/p_1_in[62]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y221        net (fo=728, estimated)      1.278    10.845    or1200_mult_mac/clk
                         clock pessimism              0.330    11.175    
                         clock uncertainty           -0.035    11.140    
    SLICE_X80Y221        FDRE (Setup_fdre_C_D)        0.047    11.187    or1200_mult_mac/mul_prod_r_reg[62]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -12.750    
  -------------------------------------------------------------------
                         slack                                 -1.563    

Slack (VIOLATED) :        -1.561ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 5.217ns (60.953%)  route 3.342ns (39.047%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 10.845 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, estimated)        0.000    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, estimated)        0.000    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X81Y215        net (fo=1, estimated)        0.000    12.009    or1200_mult_mac/mul_prod_r_reg[55]_i_2_n_0
    SLICE_X81Y215        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.158    or1200_mult_mac/mul_prod_r_reg[59]_i_2/O[3]
    SLICE_X80Y221        net (fo=1, estimated)        0.498    12.656    or1200_mult_mac/mul_prod__3[59]
    SLICE_X80Y221        LUT6 (Prop_lut6_I1_O)        0.043    12.699    or1200_mult_mac/mul_prod_r[59]_i_1/O
    SLICE_X80Y221        net (fo=1, routed)           0.049    12.748    or1200_mult_mac/p_1_in[59]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y221        net (fo=728, estimated)      1.278    10.845    or1200_mult_mac/clk
                         clock pessimism              0.330    11.175    
                         clock uncertainty           -0.035    11.140    
    SLICE_X80Y221        FDRE (Setup_fdre_C_D)        0.047    11.187    or1200_mult_mac/mul_prod_r_reg[59]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -12.748    
  -------------------------------------------------------------------
                         slack                                 -1.561    

Slack (VIOLATED) :        -1.545ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 5.232ns (61.430%)  route 3.285ns (38.570%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 10.826 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, estimated)        0.000    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, estimated)        0.000    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X81Y215        net (fo=1, estimated)        0.000    12.009    or1200_mult_mac/mul_prod_r_reg[55]_i_2_n_0
    SLICE_X81Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.062    or1200_mult_mac/mul_prod_r_reg[59]_i_2/CO[3]
    SLICE_X81Y216        net (fo=1, estimated)        0.000    12.062    or1200_mult_mac/mul_prod_r_reg[59]_i_2_n_0
    SLICE_X81Y216        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.173    or1200_mult_mac/mul_prod_r_reg[63]_i_5/O[0]
    SLICE_X81Y220        net (fo=1, estimated)        0.438    12.611    or1200_mult_mac/mul_prod__3[60]
    SLICE_X81Y220        LUT6 (Prop_lut6_I1_O)        0.043    12.654    or1200_mult_mac/mul_prod_r[60]_i_1/O
    SLICE_X81Y220        net (fo=1, routed)           0.052    12.706    or1200_mult_mac/p_1_in[60]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X81Y220        net (fo=728, estimated)      1.259    10.826    or1200_mult_mac/clk
                         clock pessimism              0.330    11.156    
                         clock uncertainty           -0.035    11.121    
    SLICE_X81Y220        FDRE (Setup_fdre_C_D)        0.040    11.161    or1200_mult_mac/mul_prod_r_reg[60]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                         -12.706    
  -------------------------------------------------------------------
                         slack                                 -1.545    

Slack (VIOLATED) :        -1.540ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.538ns  (logic 5.179ns (60.658%)  route 3.359ns (39.342%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 10.845 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, estimated)        0.000    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, estimated)        0.000    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X81Y215        net (fo=1, estimated)        0.000    12.009    or1200_mult_mac/mul_prod_r_reg[55]_i_2_n_0
    SLICE_X81Y215        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.120    or1200_mult_mac/mul_prod_r_reg[59]_i_2/O[2]
    SLICE_X80Y221        net (fo=1, estimated)        0.514    12.634    or1200_mult_mac/mul_prod__3[58]
    SLICE_X80Y221        LUT6 (Prop_lut6_I1_O)        0.043    12.677    or1200_mult_mac/mul_prod_r[58]_i_1/O
    SLICE_X80Y221        net (fo=1, routed)           0.050    12.727    or1200_mult_mac/p_1_in[58]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y221        net (fo=728, estimated)      1.278    10.845    or1200_mult_mac/clk
                         clock pessimism              0.330    11.175    
                         clock uncertainty           -0.035    11.140    
    SLICE_X80Y221        FDRE (Setup_fdre_C_D)        0.047    11.187    or1200_mult_mac/mul_prod_r_reg[58]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -12.727    
  -------------------------------------------------------------------
                         slack                                 -1.540    

Slack (VIOLATED) :        -1.527ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.500ns  (logic 5.270ns (62.000%)  route 3.230ns (38.000%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 10.827 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, estimated)        0.000    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, estimated)        0.000    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X81Y215        net (fo=1, estimated)        0.000    12.009    or1200_mult_mac/mul_prod_r_reg[55]_i_2_n_0
    SLICE_X81Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.062    or1200_mult_mac/mul_prod_r_reg[59]_i_2/CO[3]
    SLICE_X81Y216        net (fo=1, estimated)        0.000    12.062    or1200_mult_mac/mul_prod_r_reg[59]_i_2_n_0
    SLICE_X81Y216        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.211    or1200_mult_mac/mul_prod_r_reg[63]_i_5/O[3]
    SLICE_X81Y218        net (fo=1, estimated)        0.383    12.594    or1200_mult_mac/mul_prod__3[63]
    SLICE_X81Y218        LUT6 (Prop_lut6_I1_O)        0.043    12.637    or1200_mult_mac/mul_prod_r[63]_i_2/O
    SLICE_X81Y218        net (fo=1, routed)           0.052    12.689    or1200_mult_mac/p_1_in[63]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X81Y218        net (fo=728, estimated)      1.260    10.827    or1200_mult_mac/clk
                         clock pessimism              0.330    11.157    
                         clock uncertainty           -0.035    11.122    
    SLICE_X81Y218        FDRE (Setup_fdre_C_D)        0.040    11.162    or1200_mult_mac/mul_prod_r_reg[63]
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                         -12.689    
  -------------------------------------------------------------------
                         slack                                 -1.527    

Slack (VIOLATED) :        -1.525ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.473ns  (logic 5.234ns (61.773%)  route 3.239ns (38.227%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 10.829 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, estimated)        0.000    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, estimated)        0.000    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X81Y215        net (fo=1, estimated)        0.000    12.009    or1200_mult_mac/mul_prod_r_reg[55]_i_2_n_0
    SLICE_X81Y215        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.175    or1200_mult_mac/mul_prod_r_reg[59]_i_2/O[1]
    SLICE_X83Y215        net (fo=1, estimated)        0.392    12.567    or1200_mult_mac/mul_prod__3[57]
    SLICE_X83Y215        LUT6 (Prop_lut6_I1_O)        0.043    12.610    or1200_mult_mac/mul_prod_r[57]_i_1/O
    SLICE_X83Y215        net (fo=1, routed)           0.052    12.662    or1200_mult_mac/p_1_in[57]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X83Y215        net (fo=728, estimated)      1.262    10.829    or1200_mult_mac/clk
                         clock pessimism              0.303    11.132    
                         clock uncertainty           -0.035    11.097    
    SLICE_X83Y215        FDRE (Setup_fdre_C_D)        0.040    11.137    or1200_mult_mac/mul_prod_r_reg[57]
  -------------------------------------------------------------------
                         required time                         11.137    
                         arrival time                         -12.662    
  -------------------------------------------------------------------
                         slack                                 -1.525    

Slack (VIOLATED) :        -1.524ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 5.287ns (62.215%)  route 3.211ns (37.785%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 10.828 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, estimated)        0.000    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, estimated)        0.000    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X81Y215        net (fo=1, estimated)        0.000    12.009    or1200_mult_mac/mul_prod_r_reg[55]_i_2_n_0
    SLICE_X81Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.062    or1200_mult_mac/mul_prod_r_reg[59]_i_2/CO[3]
    SLICE_X81Y216        net (fo=1, estimated)        0.000    12.062    or1200_mult_mac/mul_prod_r_reg[59]_i_2_n_0
    SLICE_X81Y216        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.228    or1200_mult_mac/mul_prod_r_reg[63]_i_5/O[1]
    SLICE_X81Y217        net (fo=1, estimated)        0.364    12.592    or1200_mult_mac/mul_prod__3[61]
    SLICE_X81Y217        LUT6 (Prop_lut6_I1_O)        0.043    12.635    or1200_mult_mac/mul_prod_r[61]_i_1/O
    SLICE_X81Y217        net (fo=1, routed)           0.052    12.687    or1200_mult_mac/p_1_in[61]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X81Y217        net (fo=728, estimated)      1.261    10.828    or1200_mult_mac/clk
                         clock pessimism              0.330    11.158    
                         clock uncertainty           -0.035    11.123    
    SLICE_X81Y217        FDRE (Setup_fdre_C_D)        0.040    11.163    or1200_mult_mac/mul_prod_r_reg[61]
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                         -12.687    
  -------------------------------------------------------------------
                         slack                                 -1.524    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 5.126ns (60.391%)  route 3.362ns (39.609%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 10.826 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, estimated)        0.000    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, estimated)        0.000    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.067    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[2]
    SLICE_X81Y220        net (fo=1, estimated)        0.515    12.582    or1200_mult_mac/mul_prod__3[54]
    SLICE_X81Y220        LUT6 (Prop_lut6_I1_O)        0.043    12.625    or1200_mult_mac/mul_prod_r[54]_i_1/O
    SLICE_X81Y220        net (fo=1, routed)           0.052    12.677    or1200_mult_mac/p_1_in[54]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X81Y220        net (fo=728, estimated)      1.259    10.826    or1200_mult_mac/clk
                         clock pessimism              0.330    11.156    
                         clock uncertainty           -0.035    11.121    
    SLICE_X81Y220        FDRE (Setup_fdre_C_D)        0.040    11.161    or1200_mult_mac/mul_prod_r_reg[54]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                         -12.677    
  -------------------------------------------------------------------
                         slack                                 -1.516    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.525ns  (logic 4.851ns (56.903%)  route 3.674ns (43.097%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 10.892 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.749    or1200_mult_mac/mul_prod_r_reg[35]_i_3/O[0]
    SLICE_X75Y208        net (fo=1, estimated)        0.486    12.235    or1200_mult_mac/mul_prod__3[28]
    SLICE_X75Y208        LUT4 (Prop_lut4_I0_O)        0.043    12.278    or1200_mult_mac/mul_prod_r[28]_i_2/O
    SLICE_X75Y209        net (fo=1, estimated)        0.340    12.618    or1200_mult_mac/mul_prod_r[28]_i_2_n_0
    SLICE_X75Y209        LUT6 (Prop_lut6_I0_O)        0.043    12.661    or1200_mult_mac/mul_prod_r[28]_i_1/O
    SLICE_X75Y209        net (fo=1, routed)           0.053    12.714    or1200_mult_mac/p_1_in[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X75Y209        net (fo=728, estimated)      1.325    10.892    or1200_mult_mac/clk
                         clock pessimism              0.303    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X75Y209        FDRE (Setup_fdre_C_D)        0.040    11.200    or1200_mult_mac/mul_prod_r_reg[28]
  -------------------------------------------------------------------
                         required time                         11.200    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.510ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 4.853ns (56.767%)  route 3.696ns (43.233%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 10.913 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.751    or1200_mult_mac/mul_prod_r_reg[27]_i_3/O[1]
    SLICE_X76Y208        net (fo=1, estimated)        0.501    12.252    or1200_mult_mac/mul_prod__3[25]
    SLICE_X76Y208        LUT5 (Prop_lut5_I4_O)        0.043    12.295    or1200_mult_mac/mul_prod_r[25]_i_2/O
    SLICE_X76Y208        net (fo=1, estimated)        0.350    12.645    or1200_mult_mac/mul_prod_r[25]_i_2_n_0
    SLICE_X76Y208        LUT5 (Prop_lut5_I4_O)        0.043    12.688    or1200_mult_mac/mul_prod_r[25]_i_1/O
    SLICE_X76Y208        net (fo=1, routed)           0.050    12.738    or1200_mult_mac/p_1_in[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X76Y208        net (fo=728, estimated)      1.346    10.913    or1200_mult_mac/clk
                         clock pessimism              0.303    11.216    
                         clock uncertainty           -0.035    11.181    
    SLICE_X76Y208        FDRE (Setup_fdre_C_D)        0.047    11.228    or1200_mult_mac/mul_prod_r_reg[25]
  -------------------------------------------------------------------
                         required time                         11.228    
                         arrival time                         -12.738    
  -------------------------------------------------------------------
                         slack                                 -1.510    

Slack (VIOLATED) :        -1.488ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 5.128ns (60.572%)  route 3.338ns (39.428%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 10.852 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, estimated)        0.000    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.069    or1200_mult_mac/mul_prod_r_reg[51]_i_2/O[1]
    SLICE_X84Y213        net (fo=1, estimated)        0.494    12.563    or1200_mult_mac/mul_prod__3[49]
    SLICE_X84Y213        LUT6 (Prop_lut6_I1_O)        0.043    12.606    or1200_mult_mac/mul_prod_r[49]_i_1/O
    SLICE_X84Y213        net (fo=1, routed)           0.049    12.655    or1200_mult_mac/p_1_in[49]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X84Y213        net (fo=728, estimated)      1.285    10.852    or1200_mult_mac/clk
                         clock pessimism              0.303    11.155    
                         clock uncertainty           -0.035    11.120    
    SLICE_X84Y213        FDRE (Setup_fdre_C_D)        0.047    11.167    or1200_mult_mac/mul_prod_r_reg[49]
  -------------------------------------------------------------------
                         required time                         11.167    
                         arrival time                         -12.655    
  -------------------------------------------------------------------
                         slack                                 -1.488    

Slack (VIOLATED) :        -1.467ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.416ns  (logic 5.164ns (61.359%)  route 3.252ns (38.641%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 10.830 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, estimated)        0.000    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, estimated)        0.000    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.105    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[3]
    SLICE_X83Y214        net (fo=1, estimated)        0.405    12.510    or1200_mult_mac/mul_prod__3[55]
    SLICE_X83Y214        LUT6 (Prop_lut6_I1_O)        0.043    12.553    or1200_mult_mac/mul_prod_r[55]_i_1/O
    SLICE_X83Y214        net (fo=1, routed)           0.052    12.605    or1200_mult_mac/p_1_in[55]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X83Y214        net (fo=728, estimated)      1.263    10.830    or1200_mult_mac/clk
                         clock pessimism              0.303    11.133    
                         clock uncertainty           -0.035    11.098    
    SLICE_X83Y214        FDRE (Setup_fdre_C_D)        0.040    11.138    or1200_mult_mac/mul_prod_r_reg[55]
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                         -12.605    
  -------------------------------------------------------------------
                         slack                                 -1.467    

Slack (VIOLATED) :        -1.466ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 5.126ns (60.915%)  route 3.289ns (39.085%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 10.830 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, estimated)        0.000    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, estimated)        0.000    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.067    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[0]
    SLICE_X83Y214        net (fo=1, estimated)        0.441    12.508    or1200_mult_mac/mul_prod__3[52]
    SLICE_X83Y214        LUT6 (Prop_lut6_I1_O)        0.043    12.551    or1200_mult_mac/mul_prod_r[52]_i_1/O
    SLICE_X83Y214        net (fo=1, routed)           0.053    12.604    or1200_mult_mac/p_1_in[52]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X83Y214        net (fo=728, estimated)      1.263    10.830    or1200_mult_mac/clk
                         clock pessimism              0.303    11.133    
                         clock uncertainty           -0.035    11.098    
    SLICE_X83Y214        FDRE (Setup_fdre_C_D)        0.040    11.138    or1200_mult_mac/mul_prod_r_reg[52]
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                 -1.466    

Slack (VIOLATED) :        -1.461ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 4.889ns (57.920%)  route 3.552ns (42.080%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 10.854 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.787    or1200_mult_mac/mul_prod_r_reg[35]_i_3/O[3]
    SLICE_X80Y208        net (fo=1, estimated)        0.376    12.163    or1200_mult_mac/mul_prod__3[31]
    SLICE_X80Y208        LUT4 (Prop_lut4_I0_O)        0.043    12.206    or1200_mult_mac/mul_prod_r[31]_i_2/O
    SLICE_X78Y208        net (fo=1, estimated)        0.332    12.538    or1200_mult_mac/mul_prod_r[31]_i_2_n_0
    SLICE_X78Y208        LUT6 (Prop_lut6_I0_O)        0.043    12.581    or1200_mult_mac/mul_prod_r[31]_i_1/O
    SLICE_X78Y208        net (fo=1, routed)           0.049    12.630    or1200_mult_mac/p_1_in[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X78Y208        net (fo=728, estimated)      1.287    10.854    or1200_mult_mac/clk
                         clock pessimism              0.303    11.157    
                         clock uncertainty           -0.035    11.122    
    SLICE_X78Y208        FDRE (Setup_fdre_C_D)        0.047    11.169    or1200_mult_mac/mul_prod_r_reg[31]
  -------------------------------------------------------------------
                         required time                         11.169    
                         arrival time                         -12.630    
  -------------------------------------------------------------------
                         slack                                 -1.461    

Slack (VIOLATED) :        -1.457ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.429ns  (logic 5.179ns (61.443%)  route 3.250ns (38.557%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 10.826 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, estimated)        0.000    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, estimated)        0.000    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.009    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X81Y215        net (fo=1, estimated)        0.000    12.009    or1200_mult_mac/mul_prod_r_reg[55]_i_2_n_0
    SLICE_X81Y215        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.120    or1200_mult_mac/mul_prod_r_reg[59]_i_2/O[0]
    SLICE_X81Y220        net (fo=1, estimated)        0.402    12.522    or1200_mult_mac/mul_prod__3[56]
    SLICE_X81Y220        LUT6 (Prop_lut6_I1_O)        0.043    12.565    or1200_mult_mac/mul_prod_r[56]_i_1/O
    SLICE_X81Y220        net (fo=1, routed)           0.053    12.618    or1200_mult_mac/p_1_in[56]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X81Y220        net (fo=728, estimated)      1.259    10.826    or1200_mult_mac/clk
                         clock pessimism              0.330    11.156    
                         clock uncertainty           -0.035    11.121    
    SLICE_X81Y220        FDRE (Setup_fdre_C_D)        0.040    11.161    or1200_mult_mac/mul_prod_r_reg[56]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                         -12.618    
  -------------------------------------------------------------------
                         slack                                 -1.457    

Slack (VIOLATED) :        -1.447ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.454ns  (logic 5.181ns (61.285%)  route 3.273ns (38.715%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 10.854 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, estimated)        0.000    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, estimated)        0.000    11.956    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.122    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[1]
    SLICE_X80Y210        net (fo=1, estimated)        0.430    12.552    or1200_mult_mac/mul_prod__3[53]
    SLICE_X80Y210        LUT6 (Prop_lut6_I1_O)        0.043    12.595    or1200_mult_mac/mul_prod_r[53]_i_1/O
    SLICE_X80Y210        net (fo=1, routed)           0.048    12.643    or1200_mult_mac/p_1_in[53]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y210        net (fo=728, estimated)      1.287    10.854    or1200_mult_mac/clk
                         clock pessimism              0.330    11.184    
                         clock uncertainty           -0.035    11.149    
    SLICE_X80Y210        FDRE (Setup_fdre_C_D)        0.047    11.196    or1200_mult_mac/mul_prod_r_reg[53]
  -------------------------------------------------------------------
                         required time                         11.196    
                         arrival time                         -12.643    
  -------------------------------------------------------------------
                         slack                                 -1.447    

Slack (VIOLATED) :        -1.405ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 4.798ns (57.221%)  route 3.587ns (42.779%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 10.854 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    11.696    or1200_mult_mac/mul_prod_r_reg[27]_i_3/O[2]
    SLICE_X78Y208        net (fo=1, estimated)        0.392    12.088    or1200_mult_mac/mul_prod__3[26]
    SLICE_X78Y208        LUT5 (Prop_lut5_I4_O)        0.043    12.131    or1200_mult_mac/mul_prod_r[26]_i_2/O
    SLICE_X78Y208        net (fo=1, estimated)        0.350    12.481    or1200_mult_mac/mul_prod_r[26]_i_2_n_0
    SLICE_X78Y208        LUT5 (Prop_lut5_I4_O)        0.043    12.524    or1200_mult_mac/mul_prod_r[26]_i_1/O
    SLICE_X78Y208        net (fo=1, routed)           0.050    12.574    or1200_mult_mac/p_1_in[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X78Y208        net (fo=728, estimated)      1.287    10.854    or1200_mult_mac/clk
                         clock pessimism              0.303    11.157    
                         clock uncertainty           -0.035    11.122    
    SLICE_X78Y208        FDRE (Setup_fdre_C_D)        0.047    11.169    or1200_mult_mac/mul_prod_r_reg[26]
  -------------------------------------------------------------------
                         required time                         11.169    
                         arrival time                         -12.574    
  -------------------------------------------------------------------
                         slack                                 -1.405    

Slack (VIOLATED) :        -1.389ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.396ns  (logic 5.111ns (60.874%)  route 3.285ns (39.126%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 10.854 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, estimated)        0.000    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.052    or1200_mult_mac/mul_prod_r_reg[51]_i_2/O[3]
    SLICE_X80Y210        net (fo=1, estimated)        0.442    12.494    or1200_mult_mac/mul_prod__3[51]
    SLICE_X80Y210        LUT6 (Prop_lut6_I1_O)        0.043    12.537    or1200_mult_mac/mul_prod_r[51]_i_1/O
    SLICE_X80Y210        net (fo=1, routed)           0.048    12.585    or1200_mult_mac/p_1_in[51]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y210        net (fo=728, estimated)      1.287    10.854    or1200_mult_mac/clk
                         clock pessimism              0.330    11.184    
                         clock uncertainty           -0.035    11.149    
    SLICE_X80Y210        FDRE (Setup_fdre_C_D)        0.047    11.196    or1200_mult_mac/mul_prod_r_reg[51]
  -------------------------------------------------------------------
                         required time                         11.196    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                 -1.389    

Slack (VIOLATED) :        -1.379ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.328ns  (logic 5.073ns (60.915%)  route 3.255ns (39.085%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 10.830 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, estimated)        0.000    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.014    or1200_mult_mac/mul_prod_r_reg[51]_i_2/O[0]
    SLICE_X83Y214        net (fo=1, estimated)        0.408    12.422    or1200_mult_mac/mul_prod__3[48]
    SLICE_X83Y214        LUT6 (Prop_lut6_I1_O)        0.043    12.465    or1200_mult_mac/mul_prod_r[48]_i_1/O
    SLICE_X83Y214        net (fo=1, routed)           0.052    12.517    or1200_mult_mac/p_1_in[48]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X83Y214        net (fo=728, estimated)      1.263    10.830    or1200_mult_mac/clk
                         clock pessimism              0.303    11.133    
                         clock uncertainty           -0.035    11.098    
    SLICE_X83Y214        FDRE (Setup_fdre_C_D)        0.040    11.138    or1200_mult_mac/mul_prod_r_reg[48]
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                 -1.379    

Slack (VIOLATED) :        -1.375ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 4.800ns (57.444%)  route 3.556ns (42.556%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 10.855 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.698    or1200_mult_mac/mul_prod_r_reg[23]_i_3/O[1]
    SLICE_X80Y206        net (fo=1, estimated)        0.380    12.078    or1200_mult_mac/mul_prod__3[21]
    SLICE_X80Y206        LUT5 (Prop_lut5_I4_O)        0.043    12.121    or1200_mult_mac/mul_prod_r[21]_i_2/O
    SLICE_X78Y206        net (fo=1, estimated)        0.332    12.453    or1200_mult_mac/mul_prod_r[21]_i_2_n_0
    SLICE_X78Y206        LUT5 (Prop_lut5_I4_O)        0.043    12.496    or1200_mult_mac/mul_prod_r[21]_i_1/O
    SLICE_X78Y206        net (fo=1, routed)           0.049    12.545    or1200_mult_mac/p_1_in[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X78Y206        net (fo=728, estimated)      1.288    10.855    or1200_mult_mac/clk
                         clock pessimism              0.303    11.158    
                         clock uncertainty           -0.035    11.123    
    SLICE_X78Y206        FDRE (Setup_fdre_C_D)        0.047    11.170    or1200_mult_mac/mul_prod_r_reg[21]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                         -12.545    
  -------------------------------------------------------------------
                         slack                                 -1.375    

Slack (VIOLATED) :        -1.368ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 5.073ns (60.784%)  route 3.273ns (39.216%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 10.852 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, estimated)        0.000    11.903    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.014    or1200_mult_mac/mul_prod_r_reg[51]_i_2/O[2]
    SLICE_X84Y213        net (fo=1, estimated)        0.430    12.444    or1200_mult_mac/mul_prod__3[50]
    SLICE_X84Y213        LUT6 (Prop_lut6_I1_O)        0.043    12.487    or1200_mult_mac/mul_prod_r[50]_i_1/O
    SLICE_X84Y213        net (fo=1, routed)           0.048    12.535    or1200_mult_mac/p_1_in[50]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X84Y213        net (fo=728, estimated)      1.285    10.852    or1200_mult_mac/clk
                         clock pessimism              0.303    11.155    
                         clock uncertainty           -0.035    11.120    
    SLICE_X84Y213        FDRE (Setup_fdre_C_D)        0.047    11.167    or1200_mult_mac/mul_prod_r_reg[50]
  -------------------------------------------------------------------
                         required time                         11.167    
                         arrival time                         -12.535    
  -------------------------------------------------------------------
                         slack                                 -1.368    

Slack (VIOLATED) :        -1.368ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 4.798ns (57.255%)  route 3.582ns (42.745%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 10.893 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.696    or1200_mult_mac/mul_prod_r_reg[27]_i_3/O[0]
    SLICE_X76Y207        net (fo=1, estimated)        0.417    12.113    or1200_mult_mac/mul_prod__3[24]
    SLICE_X76Y207        LUT5 (Prop_lut5_I4_O)        0.043    12.156    or1200_mult_mac/mul_prod_r[24]_i_2/O
    SLICE_X75Y207        net (fo=1, estimated)        0.317    12.473    or1200_mult_mac/mul_prod_r[24]_i_2_n_0
    SLICE_X75Y207        LUT5 (Prop_lut5_I4_O)        0.043    12.516    or1200_mult_mac/mul_prod_r[24]_i_1/O
    SLICE_X75Y207        net (fo=1, routed)           0.053    12.569    or1200_mult_mac/p_1_in[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X75Y207        net (fo=728, estimated)      1.326    10.893    or1200_mult_mac/clk
                         clock pessimism              0.303    11.196    
                         clock uncertainty           -0.035    11.161    
    SLICE_X75Y207        FDRE (Setup_fdre_C_D)        0.040    11.201    or1200_mult_mac/mul_prod_r_reg[24]
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                         -12.569    
  -------------------------------------------------------------------
                         slack                                 -1.368    

Slack (VIOLATED) :        -1.349ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 4.783ns (57.206%)  route 3.578ns (42.794%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 10.893 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.681    or1200_mult_mac/mul_prod_r_reg[23]_i_3/O[3]
    SLICE_X76Y206        net (fo=1, estimated)        0.415    12.096    or1200_mult_mac/mul_prod__3[23]
    SLICE_X76Y206        LUT5 (Prop_lut5_I4_O)        0.043    12.139    or1200_mult_mac/mul_prod_r[23]_i_2/O
    SLICE_X75Y206        net (fo=1, estimated)        0.316    12.455    or1200_mult_mac/mul_prod_r[23]_i_2_n_0
    SLICE_X75Y206        LUT5 (Prop_lut5_I4_O)        0.043    12.498    or1200_mult_mac/mul_prod_r[23]_i_1/O
    SLICE_X75Y206        net (fo=1, routed)           0.052    12.550    or1200_mult_mac/p_1_in[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X75Y206        net (fo=728, estimated)      1.326    10.893    or1200_mult_mac/clk
                         clock pessimism              0.303    11.196    
                         clock uncertainty           -0.035    11.161    
    SLICE_X75Y206        FDRE (Setup_fdre_C_D)        0.040    11.201    or1200_mult_mac/mul_prod_r_reg[23]
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                 -1.349    

Slack (VIOLATED) :        -1.338ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.347ns  (logic 4.906ns (58.776%)  route 3.441ns (41.224%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 10.856 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.804    or1200_mult_mac/mul_prod_r_reg[35]_i_3/O[1]
    SLICE_X80Y207        net (fo=1, estimated)        0.353    12.157    or1200_mult_mac/mul_prod__3[29]
    SLICE_X80Y207        LUT4 (Prop_lut4_I0_O)        0.043    12.200    or1200_mult_mac/mul_prod_r[29]_i_2/O
    SLICE_X80Y207        net (fo=1, estimated)        0.243    12.443    or1200_mult_mac/mul_prod_r[29]_i_2_n_0
    SLICE_X80Y207        LUT6 (Prop_lut6_I0_O)        0.043    12.486    or1200_mult_mac/mul_prod_r[29]_i_1/O
    SLICE_X80Y207        net (fo=1, routed)           0.050    12.536    or1200_mult_mac/p_1_in[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y207        net (fo=728, estimated)      1.289    10.856    or1200_mult_mac/clk
                         clock pessimism              0.330    11.186    
                         clock uncertainty           -0.035    11.151    
    SLICE_X80Y207        FDRE (Setup_fdre_C_D)        0.047    11.198    or1200_mult_mac/mul_prod_r_reg[29]
  -------------------------------------------------------------------
                         required time                         11.198    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                 -1.338    

Slack (VIOLATED) :        -1.335ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.342ns  (logic 5.058ns (60.633%)  route 3.284ns (39.367%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 10.854 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.999    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[3]
    SLICE_X80Y210        net (fo=1, estimated)        0.440    12.439    or1200_mult_mac/mul_prod__3[47]
    SLICE_X80Y210        LUT6 (Prop_lut6_I1_O)        0.043    12.482    or1200_mult_mac/mul_prod_r[47]_i_1/O
    SLICE_X80Y210        net (fo=1, routed)           0.049    12.531    or1200_mult_mac/p_1_in[47]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y210        net (fo=728, estimated)      1.287    10.854    or1200_mult_mac/clk
                         clock pessimism              0.330    11.184    
                         clock uncertainty           -0.035    11.149    
    SLICE_X80Y210        FDRE (Setup_fdre_C_D)        0.047    11.196    or1200_mult_mac/mul_prod_r_reg[47]
  -------------------------------------------------------------------
                         required time                         11.196    
                         arrival time                         -12.531    
  -------------------------------------------------------------------
                         slack                                 -1.335    

Slack (VIOLATED) :        -1.327ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.308ns  (logic 4.836ns (58.209%)  route 3.472ns (41.791%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 10.855 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.734    or1200_mult_mac/mul_prod_r_reg[27]_i_3/O[3]
    SLICE_X82Y207        net (fo=1, estimated)        0.357    12.091    or1200_mult_mac/mul_prod__3[27]
    SLICE_X82Y207        LUT5 (Prop_lut5_I4_O)        0.043    12.134    or1200_mult_mac/mul_prod_r[27]_i_2/O
    SLICE_X82Y206        net (fo=1, estimated)        0.272    12.406    or1200_mult_mac/mul_prod_r[27]_i_2_n_0
    SLICE_X82Y206        LUT5 (Prop_lut5_I4_O)        0.043    12.449    or1200_mult_mac/mul_prod_r[27]_i_1/O
    SLICE_X82Y206        net (fo=1, routed)           0.048    12.497    or1200_mult_mac/p_1_in[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X82Y206        net (fo=728, estimated)      1.288    10.855    or1200_mult_mac/clk
                         clock pessimism              0.303    11.158    
                         clock uncertainty           -0.035    11.123    
    SLICE_X82Y206        FDRE (Setup_fdre_C_D)        0.047    11.170    or1200_mult_mac/mul_prod_r_reg[27]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -1.327    

Slack (VIOLATED) :        -1.326ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.333ns  (logic 5.075ns (60.902%)  route 3.258ns (39.098%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 10.854 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.016    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[1]
    SLICE_X80Y210        net (fo=1, estimated)        0.413    12.429    or1200_mult_mac/mul_prod__3[45]
    SLICE_X80Y210        LUT6 (Prop_lut6_I1_O)        0.043    12.472    or1200_mult_mac/mul_prod_r[45]_i_1/O
    SLICE_X80Y210        net (fo=1, routed)           0.050    12.522    or1200_mult_mac/p_1_in[45]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y210        net (fo=728, estimated)      1.287    10.854    or1200_mult_mac/clk
                         clock pessimism              0.330    11.184    
                         clock uncertainty           -0.035    11.149    
    SLICE_X80Y210        FDRE (Setup_fdre_C_D)        0.047    11.196    or1200_mult_mac/mul_prod_r_reg[45]
  -------------------------------------------------------------------
                         required time                         11.196    
                         arrival time                         -12.522    
  -------------------------------------------------------------------
                         slack                                 -1.326    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.290ns  (logic 5.020ns (60.555%)  route 3.270ns (39.445%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 10.852 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, estimated)        0.000    11.744    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, estimated)        0.000    11.797    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, estimated)        0.000    11.850    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.961    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[0]
    SLICE_X84Y213        net (fo=1, estimated)        0.425    12.386    or1200_mult_mac/mul_prod__3[44]
    SLICE_X84Y213        LUT6 (Prop_lut6_I1_O)        0.043    12.429    or1200_mult_mac/mul_prod_r[44]_i_1/O
    SLICE_X84Y213        net (fo=1, routed)           0.050    12.479    or1200_mult_mac/p_1_in[44]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X84Y213        net (fo=728, estimated)      1.285    10.852    or1200_mult_mac/clk
                         clock pessimism              0.303    11.155    
                         clock uncertainty           -0.035    11.120    
    SLICE_X84Y213        FDRE (Setup_fdre_C_D)        0.047    11.167    or1200_mult_mac/mul_prod_r_reg[44]
  -------------------------------------------------------------------
                         required time                         11.167    
                         arrival time                         -12.479    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.303ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 4.851ns (58.361%)  route 3.461ns (41.639%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 10.856 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    11.749    or1200_mult_mac/mul_prod_r_reg[35]_i_3/O[2]
    SLICE_X80Y207        net (fo=1, estimated)        0.272    12.021    or1200_mult_mac/mul_prod__3[30]
    SLICE_X80Y207        LUT4 (Prop_lut4_I0_O)        0.043    12.064    or1200_mult_mac/mul_prod_r[30]_i_2/O
    SLICE_X80Y207        net (fo=1, estimated)        0.345    12.409    or1200_mult_mac/mul_prod_r[30]_i_2_n_0
    SLICE_X80Y207        LUT6 (Prop_lut6_I0_O)        0.043    12.452    or1200_mult_mac/mul_prod_r[30]_i_1/O
    SLICE_X80Y207        net (fo=1, routed)           0.049    12.501    or1200_mult_mac/p_1_in[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y207        net (fo=728, estimated)      1.289    10.856    or1200_mult_mac/clk
                         clock pessimism              0.330    11.186    
                         clock uncertainty           -0.035    11.151    
    SLICE_X80Y207        FDRE (Setup_fdre_C_D)        0.047    11.198    or1200_mult_mac/mul_prod_r_reg[30]
  -------------------------------------------------------------------
                         required time                         11.198    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.301ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.281ns  (logic 4.904ns (59.220%)  route 3.377ns (40.780%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 10.854 - 7.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, estimated)      1.404     4.189    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.165     4.354    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X76Y217        net (fo=153, estimated)      0.793     5.147    or1200_mult_mac/alu_op[2]
    SLICE_X76Y217        LUT6 (Prop_lut6_I1_O)        0.043     5.190    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y217        net (fo=4, estimated)        0.238     5.428    or1200_mult_mac/y2
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.471    or1200_mult_mac/mul_prod_i_35/O
    SLICE_X82Y220        net (fo=32, estimated)       0.671     6.142    or1200_mult_mac/mul_prod_i_35_n_0
    SLICE_X82Y220        LUT4 (Prop_lut4_I3_O)        0.043     6.185    or1200_mult_mac/mul_prod__1_i_6/O
    DSP48_X5Y86          net (fo=2, estimated)        0.373     6.558    or1200_mult_mac/x[11]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      2.879     9.437    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, estimated)        0.000     9.437    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.514    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, estimated)        0.708    11.222    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    11.265    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, routed)           0.012    11.277    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, estimated)        0.000    11.532    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, estimated)        0.000    11.585    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, estimated)        0.000    11.638    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, estimated)        0.000    11.691    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.802    or1200_mult_mac/mul_prod_r_reg[35]_i_2/O[0]
    SLICE_X82Y208        net (fo=1, estimated)        0.372    12.174    or1200_mult_mac/mul_prod__3[32]
    SLICE_X82Y208        LUT4 (Prop_lut4_I0_O)        0.043    12.217    or1200_mult_mac/mul_prod_r[32]_i_2/O
    SLICE_X82Y208        net (fo=1, estimated)        0.162    12.379    or1200_mult_mac/mul_prod_r[32]_i_2_n_0
    SLICE_X82Y208        LUT6 (Prop_lut6_I0_O)        0.043    12.422    or1200_mult_mac/mul_prod_r[32]_i_1/O
    SLICE_X82Y208        net (fo=1, routed)           0.048    12.470    or1200_mult_mac/p_1_in[32]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X82Y208        net (fo=728, estimated)      1.287    10.854    or1200_mult_mac/clk
                         clock pessimism              0.303    11.157    
                         clock uncertainty           -0.035    11.122    
    SLICE_X82Y208        FDRE (Setup_fdre_C_D)        0.047    11.169    or1200_mult_mac/mul_prod_r_reg[32]
  -------------------------------------------------------------------
                         required time                         11.169    
                         arrival time                         -12.470    
  -------------------------------------------------------------------
                         slack                                 -1.301    




