###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.46.136)
#  Generated on:      Mon Aug 26 19:39:36 2024
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[2] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.477
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.510
= Slack Time                   18.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.817 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.820 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^ -> Q v | SDFFRQX2M | 0.100 | 0.510 |   0.510 |   19.327 | 
     | ALU/\ALU_OUT_reg[3]     | SI v        | SDFFRQX2M | 0.100 | 0.000 |   0.510 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.817 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.813 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -18.813 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[12] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.002
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.326
- Arrival Time                  0.507
= Slack Time                   18.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.819 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.822 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^ -> Q v | SDFFRQX2M | 0.097 | 0.507 |   0.507 |   19.326 | 
     | ALU/\ALU_OUT_reg[13]    | SI v        | SDFFRQX2M | 0.097 | 0.000 |   0.507 |   19.326 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.819 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -18.817 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.266 | 0.002 |   0.002 |  -18.817 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[0] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.508
= Slack Time                   18.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.819 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.823 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^ -> Q v | SDFFRQX2M | 0.097 | 0.508 |   0.508 |   19.327 | 
     | ALU/\ALU_OUT_reg[1]     | SI v        | SDFFRQX2M | 0.097 | 0.000 |   0.508 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.819 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.815 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -18.815 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[4] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.507
= Slack Time                   18.820
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.820 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.824 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^ -> Q v | SDFFRQX2M | 0.097 | 0.507 |   0.507 |   19.327 | 
     | ALU/\ALU_OUT_reg[5]     | SI v        | SDFFRQX2M | 0.097 | 0.000 |   0.507 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.820 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.816 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -18.816 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[1] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.506
= Slack Time                   18.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.821 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.825 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^ -> Q v | SDFFRQX2M | 0.096 | 0.506 |   0.506 |   19.328 | 
     | ALU/\ALU_OUT_reg[2]     | SI v        | SDFFRQX2M | 0.096 | 0.000 |   0.506 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.821 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.817 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -18.817 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[6] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.505
= Slack Time                   18.823
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.823 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.826 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^ -> Q v | SDFFRQX2M | 0.094 | 0.505 |   0.505 |   19.327 | 
     | ALU/\ALU_OUT_reg[7]     | SI v        | SDFFRQX2M | 0.094 | 0.000 |   0.505 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.823 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.819 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -18.819 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[11] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.503
= Slack Time                   18.823
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.823 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.826 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^ -> Q v | SDFFRQX2M | 0.094 | 0.503 |   0.503 |   19.327 | 
     | ALU/\ALU_OUT_reg[12]    | SI v        | SDFFRQX2M | 0.094 | 0.000 |   0.503 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.823 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.821 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -18.821 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/OUT_VALID_reg/CK 
Endpoint:   ALU/OUT_VALID_reg/SI    (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[15] /Q (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.325
- Arrival Time                  0.501
= Slack Time                   18.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.825 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   18.826 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^ -> Q v | SDFFRQX2M | 0.093 | 0.501 |   0.500 |   19.325 | 
     | ALU/OUT_VALID_reg       | SI v        | SDFFRQX2M | 0.093 | 0.000 |   0.501 |   19.325 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.825 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -18.824 | 
     | ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.266 | 0.001 |   0.001 |  -18.824 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[9] /Q   (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.502
= Slack Time                   18.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.825 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.828 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^ -> Q v | SDFFRQX2M | 0.093 | 0.502 |   0.502 |   19.327 | 
     | ALU/\ALU_OUT_reg[10]    | SI v        | SDFFRQX2M | 0.093 | 0.000 |   0.502 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.825 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.822 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -18.822 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[3] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.503
= Slack Time                   18.826
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.826 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.830 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^ -> Q v | SDFFRQX2M | 0.092 | 0.502 |   0.503 |   19.328 | 
     | ALU/\ALU_OUT_reg[4]     | SI v        | SDFFRQX2M | 0.092 | 0.000 |   0.503 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.826 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.822 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.004 |  -18.822 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[10] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.002
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.500
= Slack Time                   18.828
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.831 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^ -> Q v | SDFFRQX2M | 0.090 | 0.499 |   0.499 |   19.327 | 
     | ALU/\ALU_OUT_reg[11]    | SI v        | SDFFRQX2M | 0.090 | 0.000 |   0.500 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.825 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.266 | 0.002 |   0.003 |  -18.825 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[8] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.500
= Slack Time                   18.828
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.831 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^ -> Q v | SDFFRQX2M | 0.090 | 0.500 |   0.500 |   19.328 | 
     | ALU/\ALU_OUT_reg[9]     | SI v        | SDFFRQX2M | 0.090 | 0.000 |   0.500 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.825 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -18.825 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[7] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.474
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.329
- Arrival Time                  0.497
= Slack Time                   18.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.835 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^ -> Q v | SDFFRQX2M | 0.087 | 0.497 |   0.497 |   19.329 | 
     | ALU/\ALU_OUT_reg[8]     | SI v        | SDFFRQX2M | 0.087 | 0.000 |   0.497 |   19.329 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.828 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.266 | 0.003 |   0.003 |  -18.828 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[14] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.474
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.494
= Slack Time                   18.833
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.833 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   18.834 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^ -> Q v | SDFFRQX2M | 0.086 | 0.494 |   0.494 |   19.327 | 
     | ALU/\ALU_OUT_reg[15]    | SI v        | SDFFRQX2M | 0.086 | 0.000 |   0.494 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.833 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -18.832 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.266 | 0.001 |   0.001 |  -18.832 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[5] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.474
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.329
- Arrival Time                  0.495
= Slack Time                   18.834
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.834 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.838 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^ -> Q v | SDFFRQX2M | 0.085 | 0.495 |   0.495 |   19.329 | 
     | ALU/\ALU_OUT_reg[6]     | SI v        | SDFFRQX2M | 0.085 | 0.000 |   0.495 |   19.329 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.834 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.831 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.266 | 0.004 |   0.003 |  -18.831 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[13] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.473
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.488
= Slack Time                   18.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |   18.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   18.842 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^ -> Q v | SDFFRQX2M | 0.080 | 0.488 |   0.488 |   19.328 | 
     | ALU/\ALU_OUT_reg[14]    | SI v        | SDFFRQX2M | 0.080 | 0.000 |   0.488 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.266 |       |   0.000 |  -18.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -18.839 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.266 | 0.001 |   0.001 |  -18.839 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin CLK_DIV_1/div_clk_reg/CK 
Endpoint:   CLK_DIV_1/div_clk_reg/D    (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.606
- Setup                         0.343
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.064
- Arrival Time                  6.019
= Slack Time                   94.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   94.045 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.065 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   94.242 | 
     | scan_clk__L3_I0         | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   94.460 | 
     | scan_clk__L4_I0         | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   94.702 | 
     | scan_clk__L5_I0         | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   94.892 | 
     | scan_clk__L6_I0         | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.051 | 
     | U0_mux2X1/U1            | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   95.377 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   95.508 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   95.656 | 
     | Reg_file/\REG_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   96.413 | 
     | CLK_DIV_MUX/U20         | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   96.526 | 
     | CLK_DIV_MUX/U13         | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   96.691 | 
     | CLK_DIV_MUX/U11         | A ^ -> Y v  | NOR3X2M    | 0.244 | 0.124 |   2.770 |   96.814 | 
     | CLK_DIV_1/U12           | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.052 | 
     | CLK_DIV_1/U40           | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.261 |   97.306 | 
     | CLK_DIV_1/U42           | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.527 |   97.572 | 
     | CLK_DIV_1/U44           | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   97.863 | 
     | CLK_DIV_1/U47           | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.141 |   98.186 | 
     | CLK_DIV_1/U49           | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.330 |   98.375 | 
     | CLK_DIV_1/U59           | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   98.600 | 
     | CLK_DIV_1/U60           | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   98.898 | 
     | CLK_DIV_1/U61           | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.213 | 
     | CLK_DIV_1/U20           | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.365 |   99.410 | 
     | CLK_DIV_1/U19           | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.449 |   99.493 | 
     | CLK_DIV_1/U7            | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.519 |   99.564 | 
     | CLK_DIV_1/U6            | B0 ^ -> Y v | AOI2B1X1M  | 0.168 | 0.069 |   5.589 |   99.633 | 
     | CLK_DIV_1/U24           | A v -> Y ^  | NOR2X2M    | 0.152 | 0.126 |   5.714 |   99.759 | 
     | CLK_DIV_1/U23           | B ^ -> Y v  | CLKXOR2X2M | 0.083 | 0.305 |   6.019 |  100.064 | 
     | CLK_DIV_1/div_clk_reg   | D v         | SDFFRQX2M  | 0.083 | 0.000 |   6.019 |  100.064 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.045 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.024 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -93.848 | 
     | U1_mux2X1/U1          | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -93.443 | 
     | CLK_DIV_1/div_clk_reg | CK ^       | SDFFRQX2M  | 0.413 | 0.005 |   0.606 |  -93.439 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin CLK_DIV_2/div_clk_reg/CK 
Endpoint:   CLK_DIV_2/div_clk_reg/D    (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q (v) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.606
- Setup                         0.342
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.065
- Arrival Time                  5.401
= Slack Time                   94.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   94.664 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.684 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   94.861 | 
     | scan_clk__L3_I0         | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.079 | 
     | scan_clk__L4_I0         | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.322 | 
     | scan_clk__L5_I0         | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.511 | 
     | scan_clk__L6_I0         | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.670 | 
     | U0_mux2X1/U1            | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   95.997 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.127 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.275 | 
     | Reg_file/\REG_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.608 |   2.219 |   96.883 | 
     | CLK_DIV_2/U17           | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   2.447 |   97.111 | 
     | CLK_DIV_2/U40           | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.700 |   97.364 | 
     | CLK_DIV_2/U42           | A v -> Y v  | OR2X1M     | 0.123 | 0.268 |   2.968 |   97.632 | 
     | CLK_DIV_2/U44           | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   3.266 |   97.930 | 
     | CLK_DIV_2/U47           | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   3.589 |   98.253 | 
     | CLK_DIV_2/U49           | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.190 |   3.780 |   98.444 | 
     | CLK_DIV_2/U59           | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   4.000 |   98.664 | 
     | CLK_DIV_2/U60           | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   4.279 |   98.943 | 
     | CLK_DIV_2/U61           | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   4.575 |   99.239 | 
     | CLK_DIV_2/U19           | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   4.763 |   99.427 | 
     | CLK_DIV_2/U18           | B ^ -> Y v  | NAND2X2M   | 0.112 | 0.084 |   4.847 |   99.511 | 
     | CLK_DIV_2/U12           | A v -> Y ^  | INVX2M     | 0.058 | 0.065 |   4.912 |   99.576 | 
     | CLK_DIV_2/U7            | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.065 |   4.977 |   99.641 | 
     | CLK_DIV_2/U29           | A v -> Y ^  | NOR2X2M    | 0.152 | 0.122 |   5.099 |   99.764 | 
     | CLK_DIV_2/U28           | B ^ -> Y v  | CLKXOR2X2M | 0.079 | 0.301 |   5.401 |  100.065 | 
     | CLK_DIV_2/div_clk_reg   | D v         | SDFFRQX2M  | 0.079 | 0.000 |   5.401 |  100.065 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.664 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.644 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.467 | 
     | U1_mux2X1/U1          | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.063 | 
     | CLK_DIV_2/div_clk_reg | CK ^       | SDFFRQX2M  | 0.413 | 0.005 |   0.606 |  -94.058 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin CLK_DIV_1/\counter_reg[0] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[0] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.642
- Setup                         0.409
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.033
- Arrival Time                  6.256
= Slack Time                   94.777
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.777 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.797 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   94.974 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.192 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.435 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.624 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.783 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.110 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.240 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.388 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.146 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.259 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.423 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.244 | 0.124 |   2.770 |   97.547 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.785 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.261 |   98.038 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.527 |   98.304 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.596 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.141 |   98.918 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.330 |   99.107 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.333 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   99.631 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.946 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.365 |  100.142 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.449 |  100.226 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.519 |  100.296 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.168 | 0.069 |   5.589 |  100.366 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.151 | 0.219 |   5.807 |  100.584 | 
     | CLK_DIV_1/U32             | B1 v -> Y v | AO22X1M    | 0.131 | 0.448 |   6.256 |  101.033 | 
     | CLK_DIV_1/\counter_reg[0] | D v         | SDFFRQX2M  | 0.131 | 0.000 |   6.256 |  101.033 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.777 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.757 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.580 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.176 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -93.921 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -93.744 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.450 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.248 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.190 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.138 | 
     | CLK_DIV_1/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.064 | 0.003 |   1.642 |  -93.135 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin CLK_DIV_1/\counter_reg[6] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[6] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.643
- Setup                         0.408
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.036
- Arrival Time                  6.249
= Slack Time                   94.786
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.786 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.807 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   94.983 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.202 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.444 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.634 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.792 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.119 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.249 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.397 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.155 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.268 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.433 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.244 | 0.124 |   2.770 |   97.556 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.794 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.261 |   98.048 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.527 |   98.313 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.605 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.141 |   98.928 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.330 |   99.117 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.342 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   99.640 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.955 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.365 |  100.151 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.449 |  100.235 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.519 |  100.305 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.168 | 0.069 |   5.589 |  100.375 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.151 | 0.219 |   5.807 |  100.594 | 
     | CLK_DIV_1/U26             | B1 v -> Y v | AO22X1M    | 0.125 | 0.442 |   6.249 |  101.035 | 
     | CLK_DIV_1/\counter_reg[6] | D v         | SDFFRQX2M  | 0.125 | 0.000 |   6.249 |  101.036 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.786 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.766 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.589 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.185 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -93.931 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -93.753 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.459 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.258 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.199 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.148 | 
     | CLK_DIV_1/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   1.643 |  -93.143 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin CLK_DIV_1/\counter_reg[4] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[4] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.643
- Setup                         0.408
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.036
- Arrival Time                  6.249
= Slack Time                   94.787
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.787 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.808 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   94.984 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.203 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.445 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.635 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.793 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.120 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.250 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.398 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.156 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.269 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.434 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.244 | 0.124 |   2.770 |   97.557 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.795 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.261 |   98.049 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.527 |   98.314 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.606 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.141 |   98.929 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.330 |   99.118 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.343 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   99.641 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.956 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.365 |  100.152 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.449 |  100.236 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.519 |  100.306 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.168 | 0.069 |   5.589 |  100.376 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.151 | 0.219 |   5.807 |  100.595 | 
     | CLK_DIV_1/U28             | B1 v -> Y v | AO22X1M    | 0.124 | 0.441 |   6.249 |  101.036 | 
     | CLK_DIV_1/\counter_reg[4] | D v         | SDFFRQX2M  | 0.124 | 0.000 |   6.249 |  101.036 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.787 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.767 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.590 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.186 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -93.932 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -93.754 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.460 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.258 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.200 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.148 | 
     | CLK_DIV_1/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   1.644 |  -93.144 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin CLK_DIV_1/\counter_reg[5] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[5] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.643
- Setup                         0.405
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.039
- Arrival Time                  6.232
= Slack Time                   94.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.806 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.827 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.003 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.222 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.464 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.654 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.812 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.139 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.269 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.417 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.175 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.288 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.453 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.244 | 0.124 |   2.770 |   97.576 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.814 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.261 |   98.068 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.527 |   98.333 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.625 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.141 |   98.948 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.330 |   99.137 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.362 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   99.660 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.975 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.365 |  100.171 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.449 |  100.255 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.519 |  100.326 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.168 | 0.069 |   5.589 |  100.395 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.151 | 0.219 |   5.807 |  100.614 | 
     | CLK_DIV_1/U27             | B1 v -> Y v | AO22X1M    | 0.110 | 0.425 |   6.232 |  101.039 | 
     | CLK_DIV_1/\counter_reg[5] | D v         | SDFFRQX2M  | 0.110 | 0.000 |   6.232 |  101.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.806 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.786 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.609 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.205 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -93.951 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -93.773 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.479 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.278 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.219 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.168 | 
     | CLK_DIV_1/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   1.643 |  -93.163 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin CLK_DIV_1/\counter_reg[1] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[1] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.643
- Setup                         0.404
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.039
- Arrival Time                  6.229
= Slack Time                   94.809
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.809 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.830 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.006 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.225 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.467 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.657 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.815 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.142 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.272 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.420 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.178 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.291 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.456 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.244 | 0.124 |   2.770 |   97.579 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.817 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.261 |   98.071 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.527 |   98.336 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.628 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.141 |   98.951 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.330 |   99.140 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.365 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   99.663 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.978 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.365 |  100.174 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.449 |  100.258 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.519 |  100.328 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.168 | 0.069 |   5.589 |  100.398 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.151 | 0.219 |   5.807 |  100.617 | 
     | CLK_DIV_1/U31             | B1 v -> Y v | AO22X1M    | 0.107 | 0.422 |   6.229 |  101.039 | 
     | CLK_DIV_1/\counter_reg[1] | D v         | SDFFRQX2M  | 0.107 | 0.000 |   6.229 |  101.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.809 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.789 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.612 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.208 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -93.954 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -93.776 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.482 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.281 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.222 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.171 | 
     | CLK_DIV_1/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.064 | 0.004 |   1.643 |  -93.167 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin CLK_DIV_1/\counter_reg[3] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[3] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.643
- Setup                         0.404
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.039
- Arrival Time                  6.229
= Slack Time                   94.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.810 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.831 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.007 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.226 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.468 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.658 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.816 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.143 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.273 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.421 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.179 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.292 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.457 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.244 | 0.124 |   2.770 |   97.580 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.818 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.261 |   98.072 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.527 |   98.337 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.629 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.141 |   98.952 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.330 |   99.141 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.366 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   99.664 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.979 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.365 |  100.175 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.449 |  100.259 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.519 |  100.329 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.168 | 0.069 |   5.589 |  100.399 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.151 | 0.219 |   5.807 |  100.618 | 
     | CLK_DIV_1/U29             | B1 v -> Y v | AO22X1M    | 0.107 | 0.421 |   6.229 |  101.039 | 
     | CLK_DIV_1/\counter_reg[3] | D v         | SDFFRQX2M  | 0.107 | 0.000 |   6.229 |  101.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.810 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.790 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.613 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.209 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -93.955 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -93.777 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.483 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.282 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.223 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.172 | 
     | CLK_DIV_1/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.064 | 0.004 |   1.643 |  -93.167 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin CLK_DIV_1/\counter_reg[7] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[7] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.643
- Setup                         0.404
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.039
- Arrival Time                  6.229
= Slack Time                   94.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.811 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.831 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.008 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.226 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.468 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.658 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.817 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.143 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.274 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.421 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.179 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.292 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.457 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.244 | 0.124 |   2.770 |   97.580 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.818 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.261 |   98.072 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.527 |   98.338 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.629 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.141 |   98.952 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.330 |   99.141 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.366 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   99.664 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.979 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.365 |  100.176 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.449 |  100.259 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.519 |  100.330 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.168 | 0.069 |   5.589 |  100.399 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.151 | 0.219 |   5.807 |  100.618 | 
     | CLK_DIV_1/U25             | B1 v -> Y v | AO22X1M    | 0.107 | 0.422 |   6.229 |  101.039 | 
     | CLK_DIV_1/\counter_reg[7] | D v         | SDFFRQX2M  | 0.107 | 0.000 |   6.229 |  101.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.811 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.790 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.614 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.209 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -93.955 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -93.777 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.483 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.282 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.223 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.172 | 
     | CLK_DIV_1/\counter_reg[7] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   1.644 |  -93.167 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin CLK_DIV_1/\counter_reg[2] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[2] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.643
- Setup                         0.404
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.039
- Arrival Time                  6.228
= Slack Time                   94.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.811 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.832 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.008 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.227 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.469 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   95.659 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   95.817 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.144 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.274 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.422 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.180 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.293 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.458 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.244 | 0.124 |   2.770 |   97.581 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   97.819 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.261 |   98.073 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.527 |   98.338 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.630 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.141 |   98.953 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.330 |   99.142 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.367 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |   99.665 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |   99.980 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.365 |  100.176 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.449 |  100.260 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.064 | 0.070 |   5.519 |  100.330 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.168 | 0.069 |   5.589 |  100.400 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.151 | 0.219 |   5.807 |  100.619 | 
     | CLK_DIV_1/U30             | B1 v -> Y v | AO22X1M    | 0.106 | 0.420 |   6.228 |  101.039 | 
     | CLK_DIV_1/\counter_reg[2] | D v         | SDFFRQX2M  | 0.106 | 0.000 |   6.228 |  101.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.811 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.791 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.614 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.210 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -93.956 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -93.778 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.484 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.283 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.224 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.173 | 
     | CLK_DIV_1/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.064 | 0.004 |   1.643 |  -93.168 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[4] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[4] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.563
- Setup                         0.405
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.958
- Arrival Time                  6.052
= Slack Time                   94.905
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   94.905 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.926 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.102 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.246 | 0.218 |   0.415 |   95.321 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.293 | 0.242 |   0.658 |   95.563 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.847 |   95.753 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.166 | 0.159 |   1.006 |   95.911 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.238 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.368 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.516 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.431 | 0.771 |   2.382 |   97.287 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.281 |   2.663 |   97.568 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   2.915 |   97.820 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   3.178 |   98.083 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.126 | 0.271 |   3.449 |   98.354 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.303 |   3.752 |   98.657 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   4.108 |   99.013 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   4.518 |   99.423 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   4.731 |   99.636 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.324 | 0.246 |   4.978 |   99.883 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.211 | 0.204 |   5.182 |  100.087 | 
     | UART_RX/DUT6/U25            | A v -> Y ^   | NOR3X2M    | 0.644 | 0.417 |   5.599 |  100.504 | 
     | UART_RX/DUT6/U38            | C ^ -> Y v   | NAND3X2M   | 0.182 | 0.180 |   5.779 |  100.684 | 
     | UART_RX/DUT6/U37            | A1N v -> Y v | OAI2BB2X1M | 0.131 | 0.273 |   6.052 |  100.958 | 
     | UART_RX/DUT6/\p_data_reg[4] | D v          | SDFFRQX2M  | 0.131 | 0.000 |   6.052 |  100.958 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.905 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.885 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.708 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.490 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.236 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -93.991 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -93.816 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -93.764 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.524 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.345 | 
     | UART_RX/DUT6/\p_data_reg[4] | CK ^       | SDFFRQX2M  | 0.088 | 0.002 |   1.563 |  -93.343 | 
     +--------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[7] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[7] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.562
- Setup                         0.401
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.961
- Arrival Time                  6.053
= Slack Time                   94.908
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   94.908 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.929 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.105 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.246 | 0.218 |   0.415 |   95.324 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.293 | 0.242 |   0.658 |   95.566 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.847 |   95.756 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.166 | 0.159 |   1.006 |   95.914 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.241 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.371 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.519 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.431 | 0.771 |   2.382 |   97.291 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.281 |   2.663 |   97.572 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   2.915 |   97.823 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   3.178 |   98.086 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.126 | 0.271 |   3.449 |   98.357 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.303 |   3.752 |   98.661 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   4.108 |   99.016 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   4.518 |   99.426 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   4.731 |   99.640 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.324 | 0.246 |   4.978 |   99.886 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.211 | 0.204 |   5.182 |  100.090 | 
     | UART_RX/DUT6/U25            | A v -> Y ^   | NOR3X2M    | 0.644 | 0.417 |   5.599 |  100.507 | 
     | UART_RX/DUT6/U19            | A ^ -> Y v   | NAND2X2M   | 0.206 | 0.188 |   5.787 |  100.695 | 
     | UART_RX/DUT6/U26            | A1N v -> Y v | OAI2BB2X1M | 0.111 | 0.266 |   6.053 |  100.961 | 
     | UART_RX/DUT6/\p_data_reg[7] | D v          | SDFFRQX2M  | 0.111 | 0.000 |   6.053 |  100.961 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.908 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.888 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.711 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.493 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.239 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -93.994 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -93.820 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -93.767 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.527 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.348 | 
     | UART_RX/DUT6/\p_data_reg[7] | CK ^       | SDFFRQX2M  | 0.088 | 0.002 |   1.562 |  -93.346 | 
     +--------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[6] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[6] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.562
- Setup                         0.401
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.961
- Arrival Time                  6.009
= Slack Time                   94.953
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   94.953 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.973 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.150 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.246 | 0.218 |   0.415 |   95.368 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.293 | 0.242 |   0.658 |   95.610 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.847 |   95.800 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.166 | 0.159 |   1.006 |   95.959 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.285 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.416 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.564 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.431 | 0.771 |   2.382 |   97.335 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.281 |   2.663 |   97.616 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   2.915 |   97.867 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   3.178 |   98.130 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.126 | 0.271 |   3.449 |   98.401 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.303 |   3.752 |   98.705 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   4.108 |   99.061 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   4.518 |   99.471 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   4.731 |   99.684 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.324 | 0.246 |   4.978 |   99.930 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.211 | 0.204 |   5.182 |  100.134 | 
     | UART_RX/DUT6/U25            | A v -> Y ^   | NOR3X2M    | 0.644 | 0.417 |   5.599 |  100.552 | 
     | UART_RX/DUT6/U42            | A ^ -> Y v   | NAND2X2M   | 0.175 | 0.153 |   5.752 |  100.704 | 
     | UART_RX/DUT6/U41            | A1N v -> Y v | OAI2BB2X1M | 0.111 | 0.257 |   6.009 |  100.961 | 
     | UART_RX/DUT6/\p_data_reg[6] | D v          | SDFFRQX2M  | 0.111 | 0.000 |   6.009 |  100.961 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.953 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.932 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.756 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.537 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.283 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -94.038 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -93.864 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -93.811 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.571 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.393 | 
     | UART_RX/DUT6/\p_data_reg[6] | CK ^       | SDFFRQX2M  | 0.088 | 0.002 |   1.562 |  -93.390 | 
     +--------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[2] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[2] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.563
- Setup                         0.401
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.962
- Arrival Time                  5.992
= Slack Time                   94.970
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   94.970 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.990 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.167 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.246 | 0.218 |   0.415 |   95.385 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.293 | 0.242 |   0.658 |   95.627 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.847 |   95.817 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.166 | 0.159 |   1.006 |   95.976 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.303 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.433 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.581 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.431 | 0.771 |   2.382 |   97.352 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.281 |   2.663 |   97.633 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   2.915 |   97.884 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   3.178 |   98.147 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.126 | 0.271 |   3.449 |   98.419 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.303 |   3.752 |   98.722 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   4.108 |   99.078 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   4.518 |   99.488 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   4.731 |   99.701 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.324 | 0.246 |   4.978 |   99.947 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.211 | 0.204 |   5.182 |  100.151 | 
     | UART_RX/DUT6/U30            | A v -> Y ^   | NOR2X2M    | 0.218 | 0.184 |   5.365 |  100.335 | 
     | UART_RX/DUT6/U22            | A ^ -> Y v   | INVX2M     | 0.076 | 0.080 |   5.445 |  100.415 | 
     | UART_RX/DUT6/U27            | A v -> Y ^   | NOR2X2M    | 0.297 | 0.196 |   5.641 |  100.611 | 
     | UART_RX/DUT6/U36            | B ^ -> Y v   | NAND2X2M   | 0.114 | 0.112 |   5.753 |  100.723 | 
     | UART_RX/DUT6/U35            | A1N v -> Y v | OAI2BB2X1M | 0.111 | 0.239 |   5.992 |  100.962 | 
     | UART_RX/DUT6/\p_data_reg[2] | D v          | SDFFRQX2M  | 0.111 | 0.000 |   5.992 |  100.962 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.970 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.949 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.773 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.554 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.300 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -94.056 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -93.881 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -93.828 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.588 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.410 | 
     | UART_RX/DUT6/\p_data_reg[2] | CK ^       | SDFFRQX2M  | 0.088 | 0.002 |   1.563 |  -93.407 | 
     +--------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[5] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[5] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.562
- Setup                         0.399
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.963
- Arrival Time                  5.989
= Slack Time                   94.974
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   94.974 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.994 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.171 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.246 | 0.218 |   0.415 |   95.389 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.293 | 0.242 |   0.658 |   95.631 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.847 |   95.821 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.166 | 0.159 |   1.006 |   95.980 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.307 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.437 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.585 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.431 | 0.771 |   2.382 |   97.356 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.281 |   2.663 |   97.637 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   2.915 |   97.888 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   3.178 |   98.151 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.126 | 0.271 |   3.449 |   98.423 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.303 |   3.752 |   98.726 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   4.108 |   99.082 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   4.518 |   99.492 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   4.731 |   99.705 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.324 | 0.246 |   4.978 |   99.951 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.211 | 0.204 |   5.182 |  100.155 | 
     | UART_RX/DUT6/U25            | A v -> Y ^   | NOR3X2M    | 0.644 | 0.417 |   5.599 |  100.573 | 
     | UART_RX/DUT6/U40            | A ^ -> Y v   | NAND2X2M   | 0.166 | 0.142 |   5.741 |  100.714 | 
     | UART_RX/DUT6/U39            | A1N v -> Y v | OAI2BB2X1M | 0.104 | 0.249 |   5.989 |  100.963 | 
     | UART_RX/DUT6/\p_data_reg[5] | D v          | SDFFRQX2M  | 0.104 | 0.000 |   5.989 |  100.963 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.974 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.953 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.777 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.558 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.304 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -94.060 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -93.885 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -93.832 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.592 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.414 | 
     | UART_RX/DUT6/\p_data_reg[5] | CK ^       | SDFFRQX2M  | 0.088 | 0.002 |   1.562 |  -93.411 | 
     +--------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[3] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[3] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.562
- Setup                         0.399
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.963
- Arrival Time                  5.984
= Slack Time                   94.979
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   94.979 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.999 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.176 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.246 | 0.218 |   0.415 |   95.394 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.293 | 0.242 |   0.658 |   95.636 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.847 |   95.826 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.166 | 0.159 |   1.006 |   95.985 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.312 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.442 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.590 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.431 | 0.771 |   2.382 |   97.361 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.281 |   2.663 |   97.642 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   2.915 |   97.893 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   3.178 |   98.156 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.126 | 0.271 |   3.449 |   98.428 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.303 |   3.752 |   98.731 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   4.108 |   99.087 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   4.518 |   99.497 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   4.731 |   99.710 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.324 | 0.246 |   4.978 |   99.956 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.211 | 0.204 |   5.182 |  100.160 | 
     | UART_RX/DUT6/U30            | A v -> Y ^   | NOR2X2M    | 0.218 | 0.184 |   5.365 |  100.344 | 
     | UART_RX/DUT6/U22            | A ^ -> Y v   | INVX2M     | 0.076 | 0.080 |   5.445 |  100.424 | 
     | UART_RX/DUT6/U27            | A v -> Y ^   | NOR2X2M    | 0.297 | 0.196 |   5.641 |  100.620 | 
     | UART_RX/DUT6/U32            | B ^ -> Y v   | NAND2X2M   | 0.106 | 0.112 |   5.754 |  100.732 | 
     | UART_RX/DUT6/U31            | A1N v -> Y v | OAI2BB2X1M | 0.104 | 0.231 |   5.984 |  100.963 | 
     | UART_RX/DUT6/\p_data_reg[3] | D v          | SDFFRQX2M  | 0.104 | 0.000 |   5.984 |  100.963 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.979 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.958 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.782 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.563 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.309 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -94.065 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -93.890 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -93.837 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.597 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.419 | 
     | UART_RX/DUT6/\p_data_reg[3] | CK ^       | SDFFRQX2M  | 0.088 | 0.002 |   1.562 |  -93.416 | 
     +--------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[1] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[1] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.563
- Setup                         0.401
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.961
- Arrival Time                  5.981
= Slack Time                   94.981
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   94.981 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.001 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.178 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.246 | 0.218 |   0.415 |   95.396 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.293 | 0.242 |   0.658 |   95.638 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.847 |   95.828 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.166 | 0.159 |   1.006 |   95.987 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.314 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.444 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.592 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.431 | 0.771 |   2.382 |   97.363 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.281 |   2.663 |   97.644 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   2.915 |   97.895 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   3.178 |   98.158 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.126 | 0.271 |   3.449 |   98.430 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.303 |   3.752 |   98.733 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   4.108 |   99.089 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   4.518 |   99.499 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   4.731 |   99.712 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.324 | 0.246 |   4.978 |   99.958 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.211 | 0.204 |   5.182 |  100.162 | 
     | UART_RX/DUT6/U30            | A v -> Y ^   | NOR2X2M    | 0.218 | 0.184 |   5.365 |  100.346 | 
     | UART_RX/DUT6/U22            | A ^ -> Y v   | INVX2M     | 0.076 | 0.080 |   5.445 |  100.426 | 
     | UART_RX/DUT6/U27            | A v -> Y ^   | NOR2X2M    | 0.297 | 0.196 |   5.641 |  100.622 | 
     | UART_RX/DUT6/U34            | A ^ -> Y v   | NAND2X2M   | 0.104 | 0.102 |   5.743 |  100.724 | 
     | UART_RX/DUT6/U33            | A1N v -> Y v | OAI2BB2X1M | 0.112 | 0.237 |   5.980 |  100.961 | 
     | UART_RX/DUT6/\p_data_reg[1] | D v          | SDFFRQX2M  | 0.112 | 0.000 |   5.981 |  100.961 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.981 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.960 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.784 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.565 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.311 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -94.067 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -93.892 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -93.839 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.599 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.421 | 
     | UART_RX/DUT6/\p_data_reg[1] | CK ^       | SDFFRQX2M  | 0.088 | 0.003 |   1.563 |  -93.418 | 
     +--------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin UART_RX/DUT6/\counter_reg[2] /CK 
Endpoint:   UART_RX/DUT6/\counter_reg[2] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q      (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.565
- Setup                         0.405
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.960
- Arrival Time                  5.830
= Slack Time                   95.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^   |            | 0.000 |       |   0.000 |   95.130 | 
     | scan_clk__L1_I0              | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.151 | 
     | scan_clk__L2_I0              | A v -> Y ^   | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.327 | 
     | scan_clk__L3_I0              | A ^ -> Y v   | INVXLM     | 0.246 | 0.218 |   0.415 |   95.546 | 
     | scan_clk__L4_I0              | A v -> Y ^   | INVXLM     | 0.293 | 0.242 |   0.658 |   95.788 | 
     | scan_clk__L5_I0              | A ^ -> Y v   | INVXLM     | 0.204 | 0.190 |   0.847 |   95.978 | 
     | scan_clk__L6_I0              | A v -> Y ^   | INVXLM     | 0.166 | 0.159 |   1.006 |   96.136 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^   | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.463 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.593 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.741 | 
     | Reg_file/\REG_reg[2][2]      | CK ^ -> Q v  | SDFFRQX4M  | 0.431 | 0.771 |   2.382 |   97.512 | 
     | UART_RX/DUT0/U11             | B v -> Y v   | OR2X2M     | 0.079 | 0.281 |   2.663 |   97.793 | 
     | UART_RX/DUT0/U33             | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   2.915 |   98.045 | 
     | UART_RX/DUT0/U35             | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   3.178 |   98.308 | 
     | UART_RX/DUT0/U37             | A v -> Y v   | OR2X1M     | 0.126 | 0.271 |   3.449 |   98.579 | 
     | UART_RX/DUT0/U40             | A0 v -> Y v  | AO21XLM    | 0.115 | 0.303 |   3.752 |   98.883 | 
     | UART_RX/DUT0/U45             | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   4.108 |   99.238 | 
     | UART_RX/DUT0/U49             | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   4.518 |   99.648 | 
     | UART_RX/DUT0/U7              | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   4.731 |   99.862 | 
     | UART_RX/DUT0/U6              | A v -> Y ^   | NOR2X2M    | 0.324 | 0.246 |   4.978 |  100.108 | 
     | UART_RX/DUT6/U18             | A ^ -> Y v   | NAND2X2M   | 0.211 | 0.204 |   5.182 |  100.312 | 
     | UART_RX/DUT6/U21             | A v -> Y ^   | NAND2X2M   | 0.122 | 0.124 |   5.306 |  100.436 | 
     | UART_RX/DUT6/U46             | B0 ^ -> Y ^  | OA21X2M    | 0.113 | 0.176 |   5.482 |  100.612 | 
     | UART_RX/DUT6/U28             | B0 ^ -> Y v  | OAI21X2M   | 0.103 | 0.090 |   5.572 |  100.702 | 
     | UART_RX/DUT6/U43             | A0N v -> Y v | OAI2BB2X1M | 0.130 | 0.258 |   5.830 |  100.960 | 
     | UART_RX/DUT6/\counter_reg[2] | D v          | SDFFRQX2M  | 0.130 | 0.000 |   5.830 |  100.960 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.130 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.110 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.933 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.715 | 
     | scan_clk__L4_I1              | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.461 | 
     | scan_clk__L5_I1              | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -94.216 | 
     | scan_clk__L6_I1              | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -94.041 | 
     | scan_clk__L7_I0              | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -93.989 | 
     | U2_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.749 | 
     | UART_RX_SCAN_CLK__L1_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.570 | 
     | UART_RX/DUT6/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.088 | 0.005 |   1.565 |  -93.565 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin CLK_DIV_1/flag_reg/CK 
Endpoint:   CLK_DIV_1/flag_reg/D       (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.642
- Setup                         0.398
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.044
- Arrival Time                  5.880
= Slack Time                   95.164
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   95.164 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.185 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.361 | 
     | scan_clk__L3_I0         | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.580 | 
     | scan_clk__L4_I0         | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.822 | 
     | scan_clk__L5_I0         | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.012 | 
     | scan_clk__L6_I0         | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.170 | 
     | U0_mux2X1/U1            | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.497 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.627 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.775 | 
     | Reg_file/\REG_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.609 | 0.758 |   2.369 |   97.533 | 
     | CLK_DIV_MUX/U20         | A ^ -> Y v  | INVX2M     | 0.132 | 0.113 |   2.482 |   97.646 | 
     | CLK_DIV_MUX/U13         | D v -> Y ^  | NAND4BX1M  | 0.215 | 0.165 |   2.646 |   97.811 | 
     | CLK_DIV_MUX/U11         | A ^ -> Y v  | NOR3X2M    | 0.244 | 0.124 |   2.770 |   97.934 | 
     | CLK_DIV_1/U12           | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   3.008 |   98.172 | 
     | CLK_DIV_1/U40           | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   3.261 |   98.426 | 
     | CLK_DIV_1/U42           | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   3.527 |   98.691 | 
     | CLK_DIV_1/U44           | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   3.819 |   98.983 | 
     | CLK_DIV_1/U47           | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   4.141 |   99.306 | 
     | CLK_DIV_1/U49           | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   4.330 |   99.495 | 
     | CLK_DIV_1/U59           | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   4.556 |   99.720 | 
     | CLK_DIV_1/U60           | D v -> Y ^  | NOR4X1M    | 0.335 | 0.298 |   4.854 |  100.018 | 
     | CLK_DIV_1/U61           | D ^ -> Y ^  | AND4X1M    | 0.173 | 0.315 |   5.169 |  100.333 | 
     | CLK_DIV_1/U20           | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   5.365 |  100.529 | 
     | CLK_DIV_1/U19           | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   5.449 |  100.613 | 
     | CLK_DIV_1/U22           | B v -> Y ^  | NOR2X2M    | 0.163 | 0.129 |   5.577 |  100.742 | 
     | CLK_DIV_1/U21           | B ^ -> Y v  | CLKXOR2X2M | 0.077 | 0.303 |   5.880 |  101.044 | 
     | CLK_DIV_1/flag_reg      | D v         | SDFFRQX2M  | 0.077 | 0.000 |   5.880 |  101.044 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.164 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.144 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.967 | 
     | U1_mux2X1/U1         | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.563 | 
     | UART_SCAN_CLK__L1_I1 | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -94.309 | 
     | UART_SCAN_CLK__L2_I1 | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -94.131 | 
     | UART_SCAN_CLK__L3_I1 | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -93.837 | 
     | UART_SCAN_CLK__L4_I1 | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.636 | 
     | UART_SCAN_CLK__L5_I0 | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.577 | 
     | UART_SCAN_CLK__L6_I0 | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.526 | 
     | CLK_DIV_1/flag_reg   | CK ^       | SDFFRQX2M  | 0.064 | 0.004 |   1.642 |  -93.522 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin UART_RX/DUT6/\counter_reg[3] /CK 
Endpoint:   UART_RX/DUT6/\counter_reg[3] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q      (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.562
- Setup                         0.391
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.971
- Arrival Time                  5.777
= Slack Time                   95.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   95.194 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.215 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.391 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.610 | 
     | scan_clk__L4_I0              | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.852 | 
     | scan_clk__L5_I0              | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.042 | 
     | scan_clk__L6_I0              | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.200 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.527 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.657 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.805 | 
     | Reg_file/\REG_reg[2][2]      | CK ^ -> Q v | SDFFRQX4M  | 0.431 | 0.771 |   2.382 |   97.576 | 
     | UART_RX/DUT0/U11             | B v -> Y v  | OR2X2M     | 0.079 | 0.281 |   2.663 |   97.857 | 
     | UART_RX/DUT0/U33             | A v -> Y v  | OR2X1M     | 0.114 | 0.251 |   2.915 |   98.109 | 
     | UART_RX/DUT0/U35             | A v -> Y v  | OR2X1M     | 0.118 | 0.263 |   3.178 |   98.372 | 
     | UART_RX/DUT0/U37             | A v -> Y v  | OR2X1M     | 0.126 | 0.271 |   3.449 |   98.643 | 
     | UART_RX/DUT0/U40             | A0 v -> Y v | AO21XLM    | 0.115 | 0.303 |   3.752 |   98.947 | 
     | UART_RX/DUT0/U45             | BN v -> Y v | NAND4BBX1M | 0.311 | 0.356 |   4.108 |   99.302 | 
     | UART_RX/DUT0/U49             | A v -> Y ^  | NOR4X1M    | 0.640 | 0.410 |   4.518 |   99.712 | 
     | UART_RX/DUT0/U7              | A ^ -> Y v  | INVX2M     | 0.218 | 0.213 |   4.731 |   99.926 | 
     | UART_RX/DUT0/U6              | A v -> Y ^  | NOR2X2M    | 0.324 | 0.246 |   4.978 |  100.172 | 
     | UART_RX/DUT6/U18             | A ^ -> Y v  | NAND2X2M   | 0.211 | 0.204 |   5.182 |  100.376 | 
     | UART_RX/DUT6/U21             | A v -> Y ^  | NAND2X2M   | 0.122 | 0.124 |   5.306 |  100.500 | 
     | UART_RX/DUT6/U46             | B0 ^ -> Y ^ | OA21X2M    | 0.113 | 0.176 |   5.482 |  100.676 | 
     | UART_RX/DUT6/U28             | B0 ^ -> Y v | OAI21X2M   | 0.103 | 0.090 |   5.572 |  100.766 | 
     | UART_RX/DUT6/U45             | B v -> Y ^  | NOR2X2M    | 0.146 | 0.129 |   5.700 |  100.895 | 
     | UART_RX/DUT6/U44             | A0 ^ -> Y v | OAI2B1X2M  | 0.064 | 0.077 |   5.777 |  100.971 | 
     | UART_RX/DUT6/\counter_reg[3] | D v         | SDFFRQX2M  | 0.064 | 0.000 |   5.777 |  100.971 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.194 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.174 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -94.997 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.779 | 
     | scan_clk__L4_I1              | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.525 | 
     | scan_clk__L5_I1              | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -94.280 | 
     | scan_clk__L6_I1              | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -94.105 | 
     | scan_clk__L7_I0              | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -94.053 | 
     | U2_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.813 | 
     | UART_RX_SCAN_CLK__L1_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.634 | 
     | UART_RX/DUT6/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.088 | 0.002 |   1.562 |  -93.632 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Reg_file/\RD_DATA_reg[4] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[4] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.634
- Setup                         0.378
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.057
- Arrival Time                  5.858
= Slack Time                   95.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   95.199 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.220 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.396 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.615 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.857 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.047 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.205 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.532 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.662 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.208 | 0.150 |   1.613 |   96.812 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.602 |   2.215 |   97.415 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.334 | 0.249 |   2.465 |   97.664 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.229 | 0.210 |   2.675 |   97.874 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.101 | 0.245 |   2.920 |   98.119 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.564 | 0.354 |   3.273 |   98.473 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.659 | 0.493 |   3.767 |   98.966 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.218 | 0.215 |   3.982 |   99.181 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M     | 0.885 | 0.546 |   4.527 |   99.726 | 
     | Reg_file/U300                  | S0 ^ -> Y v | MX4X1M     | 0.249 | 0.600 |   5.127 |  100.326 | 
     | Reg_file/U280                  | C v -> Y v  | MX4X1M     | 0.134 | 0.397 |   5.525 |  100.724 | 
     | Reg_file/U279                  | A0 v -> Y v | AO22X1M    | 0.108 | 0.333 |   5.858 |  101.057 | 
     | Reg_file/\RD_DATA_reg[4]       | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.858 |  101.057 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.199 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.179 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.002 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.784 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -94.542 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -94.352 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -94.193 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -93.866 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -93.736 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.208 | 0.150 |   1.613 |  -93.586 | 
     | Reg_file/\RD_DATA_reg[4] | CK ^       | SDFFRQX2M  | 0.221 | 0.021 |   1.634 |  -93.565 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Reg_file/\RD_DATA_reg[3] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[3] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.613
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.033
- Arrival Time                  5.829
= Slack Time                   95.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   95.205 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.225 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.402 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.620 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.862 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.052 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.211 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.537 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.668 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.208 | 0.150 |   1.613 |   96.818 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.602 |   2.215 |   97.420 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.334 | 0.249 |   2.465 |   97.669 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.229 | 0.210 |   2.675 |   97.879 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.101 | 0.245 |   2.920 |   98.124 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.564 | 0.354 |   3.273 |   98.478 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.659 | 0.493 |   3.767 |   98.971 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.218 | 0.215 |   3.982 |   99.186 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M     | 0.885 | 0.546 |   4.527 |   99.732 | 
     | Reg_file/U299                  | S0 ^ -> Y v | MX4X1M     | 0.203 | 0.559 |   5.086 |  100.290 | 
     | Reg_file/U276                  | C v -> Y v  | MX4X1M     | 0.155 | 0.407 |   5.493 |  100.697 | 
     | Reg_file/U275                  | A0 v -> Y v | AO22X1M    | 0.106 | 0.336 |   5.829 |  101.033 | 
     | Reg_file/\RD_DATA_reg[3]       | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.829 |  101.033 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.204 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.184 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.007 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.789 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -94.547 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -94.357 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -94.199 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -93.872 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -93.742 | 
     | REF_SCAN_CLK__L2_I1      | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -93.594 | 
     | Reg_file/\RD_DATA_reg[3] | CK ^       | SDFFRQX2M  | 0.204 | 0.002 |   1.613 |  -93.591 | 
     +-----------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Reg_file/\RD_DATA_reg[5] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[5] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.634
- Setup                         0.378
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.057
- Arrival Time                  5.841
= Slack Time                   95.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   95.216 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.237 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.413 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.632 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.874 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.064 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.222 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.549 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.679 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.208 | 0.150 |   1.613 |   96.830 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.602 |   2.216 |   97.432 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.334 | 0.249 |   2.465 |   97.681 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.229 | 0.210 |   2.675 |   97.891 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.101 | 0.245 |   2.920 |   98.136 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.564 | 0.354 |   3.274 |   98.490 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.659 | 0.493 |   3.767 |   98.983 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.218 | 0.215 |   3.982 |   99.198 | 
     | Reg_file/U148                  | A v -> Y ^  | INVX4M     | 0.875 | 0.546 |   4.527 |   99.744 | 
     | Reg_file/U301                  | S0 ^ -> Y v | MX4X1M     | 0.234 | 0.575 |   5.102 |  100.318 | 
     | Reg_file/U284                  | C v -> Y v  | MX4X1M     | 0.143 | 0.403 |   5.505 |  100.722 | 
     | Reg_file/U283                  | A0 v -> Y v | AO22X1M    | 0.108 | 0.335 |   5.841 |  101.057 | 
     | Reg_file/\RD_DATA_reg[5]       | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.841 |  101.057 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.216 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.196 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.019 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.801 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -94.559 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -94.369 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -94.210 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -93.883 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -93.753 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.208 | 0.150 |   1.613 |  -93.603 | 
     | Reg_file/\RD_DATA_reg[5] | CK ^       | SDFFRQX2M  | 0.221 | 0.021 |   1.634 |  -93.582 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Reg_file/\RD_DATA_reg[6] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[6] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.615
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.033
- Arrival Time                  5.791
= Slack Time                   95.241
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   95.241 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.262 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.438 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.657 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.899 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.089 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.247 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.574 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.704 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.208 | 0.150 |   1.613 |   96.855 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.602 |   2.215 |   97.457 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.334 | 0.249 |   2.465 |   97.706 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.229 | 0.210 |   2.675 |   97.916 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.101 | 0.245 |   2.920 |   98.161 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.564 | 0.354 |   3.273 |   98.515 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.659 | 0.493 |   3.767 |   99.008 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.218 | 0.215 |   3.982 |   99.223 | 
     | Reg_file/U148                  | A v -> Y ^  | INVX4M     | 0.875 | 0.546 |   4.527 |   99.769 | 
     | Reg_file/U302                  | S0 ^ -> Y v | MX4X1M     | 0.218 | 0.561 |   5.088 |  100.329 | 
     | Reg_file/U288                  | C v -> Y v  | MX4X1M     | 0.116 | 0.367 |   5.455 |  100.696 | 
     | Reg_file/U287                  | A0 v -> Y v | AO22X1M    | 0.116 | 0.337 |   5.791 |  101.033 | 
     | Reg_file/\RD_DATA_reg[6]       | D v         | SDFFRQX2M  | 0.116 | 0.000 |   5.791 |  101.033 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.241 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.221 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.044 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.826 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -94.584 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -94.394 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -94.235 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -93.909 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -93.778 | 
     | REF_SCAN_CLK__L2_I1      | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -93.631 | 
     | Reg_file/\RD_DATA_reg[6] | CK ^       | SDFFRQX2M  | 0.204 | 0.004 |   1.615 |  -93.627 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Reg_file/\RD_DATA_reg[7] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[7] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.615
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.034
- Arrival Time                  5.780
= Slack Time                   95.253
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   95.253 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.274 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.450 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.669 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.911 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.101 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.259 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.586 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.716 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.208 | 0.150 |   1.613 |   96.867 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.602 |   2.215 |   97.469 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.334 | 0.249 |   2.465 |   97.718 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.229 | 0.210 |   2.675 |   97.928 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.101 | 0.245 |   2.920 |   98.173 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.564 | 0.354 |   3.273 |   98.527 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.659 | 0.493 |   3.767 |   99.020 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.218 | 0.215 |   3.982 |   99.235 | 
     | Reg_file/U148                  | A v -> Y ^  | INVX4M     | 0.875 | 0.546 |   4.527 |   99.781 | 
     | Reg_file/U303                  | S0 ^ -> Y v | MX4X1M     | 0.192 | 0.537 |   5.064 |  100.317 | 
     | Reg_file/U292                  | C v -> Y v  | MX4X1M     | 0.134 | 0.380 |   5.444 |  100.697 | 
     | Reg_file/U291                  | A0 v -> Y v | AO22X1M    | 0.111 | 0.336 |   5.780 |  101.034 | 
     | Reg_file/\RD_DATA_reg[7]       | D v         | SDFFRQX2M  | 0.111 | 0.000 |   5.780 |  101.034 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.253 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.233 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.056 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.838 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -94.596 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -94.406 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -94.247 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -93.921 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -93.790 | 
     | REF_SCAN_CLK__L2_I1      | A v -> Y ^ | CLKINVX40M | 0.203 | 0.148 |   1.611 |  -93.642 | 
     | Reg_file/\RD_DATA_reg[7] | CK ^       | SDFFRQX2M  | 0.204 | 0.004 |   1.615 |  -93.639 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Reg_file/\RD_DATA_reg[2] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[2] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.634
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.057
- Arrival Time                  5.777
= Slack Time                   95.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   95.280 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.300 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.477 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.695 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.938 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.127 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.286 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.613 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.743 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.208 | 0.150 |   1.613 |   96.893 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.602 |   2.215 |   97.496 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.334 | 0.249 |   2.465 |   97.745 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.229 | 0.210 |   2.675 |   97.955 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.101 | 0.245 |   2.920 |   98.200 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.564 | 0.354 |   3.273 |   98.554 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.659 | 0.493 |   3.767 |   99.047 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.218 | 0.215 |   3.982 |   99.262 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M     | 0.885 | 0.546 |   4.527 |   99.807 | 
     | Reg_file/U274                  | S0 ^ -> Y v | MX4X1M     | 0.173 | 0.533 |   5.060 |  100.340 | 
     | Reg_file/U272                  | B v -> Y v  | MX4X1M     | 0.146 | 0.384 |   5.444 |  100.724 | 
     | Reg_file/U271                  | A0 v -> Y v | AO22X1M    | 0.106 | 0.333 |   5.777 |  101.057 | 
     | Reg_file/\RD_DATA_reg[2]       | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.777 |  101.057 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.280 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.260 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.083 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.865 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -94.622 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -94.433 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -94.274 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -93.947 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -93.817 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.208 | 0.150 |   1.613 |  -93.667 | 
     | Reg_file/\RD_DATA_reg[2] | CK ^       | SDFFRQX2M  | 0.221 | 0.021 |   1.634 |  -93.646 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Reg_file/\RD_DATA_reg[1] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[1] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.634
- Setup                         0.378
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.056
- Arrival Time                  5.762
= Slack Time                   95.294
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   95.294 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.314 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.491 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.709 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.952 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.141 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.300 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.627 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.757 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.208 | 0.150 |   1.613 |   96.907 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.602 |   2.216 |   97.510 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.334 | 0.249 |   2.465 |   97.759 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.229 | 0.210 |   2.675 |   97.969 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.101 | 0.245 |   2.920 |   98.214 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.564 | 0.354 |   3.274 |   98.568 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.659 | 0.493 |   3.767 |   99.061 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.218 | 0.215 |   3.982 |   99.276 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M     | 0.885 | 0.546 |   4.527 |   99.821 | 
     | Reg_file/U297                  | S0 ^ -> Y v | MX4X1M     | 0.156 | 0.511 |   5.038 |  100.332 | 
     | Reg_file/U268                  | C v -> Y v  | MX4X1M     | 0.149 | 0.386 |   5.424 |  100.718 | 
     | Reg_file/U267                  | A0 v -> Y v | AO22X1M    | 0.110 | 0.338 |   5.762 |  101.056 | 
     | Reg_file/\RD_DATA_reg[1]       | D v         | SDFFRQX2M  | 0.110 | 0.000 |   5.762 |  101.056 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.294 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.274 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.097 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.879 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -94.636 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -94.447 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -94.288 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -93.961 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -93.831 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.208 | 0.150 |   1.613 |  -93.681 | 
     | Reg_file/\RD_DATA_reg[1] | CK ^       | SDFFRQX2M  | 0.221 | 0.021 |   1.634 |  -93.660 | 
     +-----------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Reg_file/\RD_DATA_reg[0] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[0] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.634
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.054
- Arrival Time                  5.746
= Slack Time                   95.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   95.308 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.329 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.505 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.724 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   95.966 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.156 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.314 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.641 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.771 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.208 | 0.150 |   1.613 |   96.921 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.602 |   2.216 |   97.524 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.334 | 0.249 |   2.465 |   97.773 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.229 | 0.210 |   2.675 |   97.983 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.101 | 0.245 |   2.920 |   98.228 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.564 | 0.354 |   3.274 |   98.582 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.659 | 0.493 |   3.767 |   99.075 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.218 | 0.215 |   3.982 |   99.290 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M     | 0.885 | 0.546 |   4.527 |   99.835 | 
     | Reg_file/U304                  | S0 ^ -> Y v | MX4X1M     | 0.142 | 0.488 |   5.015 |  100.323 | 
     | Reg_file/U264                  | D v -> Y v  | MX4X1M     | 0.141 | 0.384 |   5.399 |  100.707 | 
     | Reg_file/U263                  | A0 v -> Y v | AO22X1M    | 0.120 | 0.348 |   5.746 |  101.054 | 
     | Reg_file/\RD_DATA_reg[0]       | D v         | SDFFRQX2M  | 0.120 | 0.000 |   5.746 |  101.054 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.308 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.288 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.111 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.893 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.293 | 0.242 |   0.658 |  -94.651 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.847 |  -94.461 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.166 | 0.159 |   1.006 |  -94.302 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.303 | 0.327 |   1.333 |  -93.975 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.109 | 0.130 |   1.463 |  -93.845 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.208 | 0.150 |   1.613 |  -93.695 | 
     | Reg_file/\RD_DATA_reg[0] | CK ^       | SDFFRQX2M  | 0.221 | 0.021 |   1.634 |  -93.674 | 
     +-----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin UART_RX/DUT6/\counter_reg[1] /CK 
Endpoint:   UART_RX/DUT6/\counter_reg[1] /D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q      (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.565
- Setup                         0.281
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.084
- Arrival Time                  5.710
= Slack Time                   95.374
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   95.374 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.395 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.571 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.790 | 
     | scan_clk__L4_I0              | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   96.032 | 
     | scan_clk__L5_I0              | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.222 | 
     | scan_clk__L6_I0              | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.380 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.707 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.837 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.985 | 
     | Reg_file/\REG_reg[2][2]      | CK ^ -> Q v | SDFFRQX4M  | 0.431 | 0.771 |   2.382 |   97.756 | 
     | UART_RX/DUT0/U11             | B v -> Y v  | OR2X2M     | 0.079 | 0.281 |   2.663 |   98.037 | 
     | UART_RX/DUT0/U33             | A v -> Y v  | OR2X1M     | 0.114 | 0.251 |   2.915 |   98.289 | 
     | UART_RX/DUT0/U35             | A v -> Y v  | OR2X1M     | 0.118 | 0.263 |   3.178 |   98.552 | 
     | UART_RX/DUT0/U37             | A v -> Y v  | OR2X1M     | 0.126 | 0.271 |   3.449 |   98.823 | 
     | UART_RX/DUT0/U40             | A0 v -> Y v | AO21XLM    | 0.115 | 0.303 |   3.752 |   99.127 | 
     | UART_RX/DUT0/U45             | BN v -> Y v | NAND4BBX1M | 0.311 | 0.356 |   4.108 |   99.482 | 
     | UART_RX/DUT0/U49             | A v -> Y ^  | NOR4X1M    | 0.640 | 0.410 |   4.518 |   99.892 | 
     | UART_RX/DUT0/U7              | A ^ -> Y v  | INVX2M     | 0.218 | 0.213 |   4.731 |  100.106 | 
     | UART_RX/DUT0/U6              | A v -> Y ^  | NOR2X2M    | 0.324 | 0.246 |   4.978 |  100.352 | 
     | UART_RX/DUT6/U18             | A ^ -> Y v  | NAND2X2M   | 0.211 | 0.204 |   5.182 |  100.556 | 
     | UART_RX/DUT6/U46             | A1 v -> Y v | OA21X2M    | 0.119 | 0.384 |   5.566 |  100.940 | 
     | UART_RX/DUT6/U20             | B0 v -> Y ^ | OAI2BB2X1M | 0.177 | 0.144 |   5.710 |  101.084 | 
     | UART_RX/DUT6/\counter_reg[1] | D ^         | SDFFRQX2M  | 0.177 | 0.000 |   5.710 |  101.084 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.374 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.354 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.177 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.246 | 0.218 |   0.415 |  -94.959 | 
     | scan_clk__L4_I1              | A v -> Y v | CLKBUFX1M  | 0.211 | 0.254 |   0.670 |  -94.705 | 
     | scan_clk__L5_I1              | A v -> Y v | CLKBUFX1M  | 0.207 | 0.245 |   0.914 |  -94.460 | 
     | scan_clk__L6_I1              | A v -> Y v | CLKBUFX32M | 0.078 | 0.175 |   1.089 |  -94.285 | 
     | scan_clk__L7_I0              | A v -> Y ^ | CLKINVX40M | 0.031 | 0.053 |   1.141 |  -94.233 | 
     | U2_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.224 | 0.240 |   1.381 |  -93.993 | 
     | UART_RX_SCAN_CLK__L1_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.088 | 0.179 |   1.560 |  -93.814 | 
     | UART_RX/DUT6/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.088 | 0.005 |   1.565 |  -93.809 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin CLK_DIV_2/\counter_reg[6] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[6] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.644
- Setup                         0.409
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.035
- Arrival Time                  5.647
= Slack Time                   95.388
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.388 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.409 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.585 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.804 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   96.046 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.236 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.394 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.721 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.851 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   96.999 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.608 |   2.219 |   97.607 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   2.447 |   97.836 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.700 |   98.089 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.123 | 0.268 |   2.968 |   98.357 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   3.266 |   98.654 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   3.589 |   98.978 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.190 |   3.780 |   99.168 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   4.000 |   99.388 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   4.279 |   99.667 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   4.575 |   99.964 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   4.763 |  100.151 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.112 | 0.084 |   4.847 |  100.235 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.058 | 0.065 |   4.912 |  100.300 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.065 |   4.977 |  100.365 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.161 | 0.221 |   5.198 |  100.587 | 
     | CLK_DIV_2/U21             | B1 v -> Y v | AO22X1M    | 0.129 | 0.449 |   5.647 |  101.035 | 
     | CLK_DIV_2/\counter_reg[6] | D v         | SDFFRQX2M  | 0.129 | 0.000 |   5.647 |  101.035 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.388 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.368 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.191 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.787 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -94.533 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -94.355 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -94.061 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.860 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.801 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.750 | 
     | CLK_DIV_2/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   1.644 |  -93.744 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin CLK_DIV_2/\counter_reg[0] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[0] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.642
- Setup                         0.406
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.036
- Arrival Time                  5.633
= Slack Time                   95.403
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.403 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.424 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.600 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.819 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   96.061 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.251 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.409 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.736 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.866 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   97.014 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.608 |   2.219 |   97.622 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   2.447 |   97.851 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.700 |   98.104 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.123 | 0.268 |   2.968 |   98.372 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   3.266 |   98.669 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   3.589 |   98.993 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.190 |   3.780 |   99.183 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   4.000 |   99.403 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   4.279 |   99.682 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   4.575 |   99.979 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   4.763 |  100.166 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.112 | 0.084 |   4.847 |  100.250 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.058 | 0.065 |   4.912 |  100.315 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.065 |   4.977 |  100.380 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.161 | 0.221 |   5.198 |  100.602 | 
     | CLK_DIV_2/U27             | B1 v -> Y v | AO22X1M    | 0.116 | 0.434 |   5.633 |  101.036 | 
     | CLK_DIV_2/\counter_reg[0] | D v         | SDFFRQX2M  | 0.116 | 0.000 |   5.633 |  101.036 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.403 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.383 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.206 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.802 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -94.548 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -94.370 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -94.076 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.875 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.816 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.765 | 
     | CLK_DIV_2/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.064 | 0.004 |   1.642 |  -93.761 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin CLK_DIV_2/\counter_reg[2] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[2] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.643
- Setup                         0.406
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.037
- Arrival Time                  5.632
= Slack Time                   95.405
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.405 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.426 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.602 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.821 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   96.063 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.253 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.411 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.738 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.868 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   97.016 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.608 |   2.219 |   97.624 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   2.447 |   97.853 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.700 |   98.105 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.123 | 0.268 |   2.968 |   98.374 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   3.266 |   98.671 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   3.589 |   98.995 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.190 |   3.780 |   99.185 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   4.000 |   99.405 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   4.279 |   99.684 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   4.575 |   99.981 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   4.763 |  100.168 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.112 | 0.084 |   4.847 |  100.252 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.058 | 0.065 |   4.912 |  100.317 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.065 |   4.977 |  100.382 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.161 | 0.221 |   5.198 |  100.604 | 
     | CLK_DIV_2/U25             | B1 v -> Y v | AO22X1M    | 0.116 | 0.434 |   5.632 |  101.037 | 
     | CLK_DIV_2/\counter_reg[2] | D v         | SDFFRQX2M  | 0.116 | 0.000 |   5.632 |  101.037 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.405 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.385 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.208 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.804 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -94.550 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -94.372 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -94.078 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.876 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.818 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.767 | 
     | CLK_DIV_2/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   1.643 |  -93.762 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin CLK_DIV_2/\counter_reg[5] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[5] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.644
- Setup                         0.406
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.038
- Arrival Time                  5.630
= Slack Time                   95.408
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.408 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.428 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.605 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.823 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   96.066 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.255 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.414 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.741 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.871 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   97.019 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.608 |   2.219 |   97.627 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   2.447 |   97.855 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.700 |   98.108 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.123 | 0.268 |   2.968 |   98.376 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   3.266 |   98.674 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   3.589 |   98.997 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.190 |   3.780 |   99.188 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   4.000 |   99.408 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   4.279 |   99.687 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   4.575 |   99.983 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   4.763 |  100.171 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.112 | 0.084 |   4.847 |  100.255 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.058 | 0.065 |   4.912 |  100.320 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.065 |   4.977 |  100.385 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.161 | 0.221 |   5.198 |  100.606 | 
     | CLK_DIV_2/U22             | B1 v -> Y v | AO22X1M    | 0.113 | 0.432 |   5.630 |  101.038 | 
     | CLK_DIV_2/\counter_reg[5] | D v         | SDFFRQX2M  | 0.113 | 0.000 |   5.630 |  101.038 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.408 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.388 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.211 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.807 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -94.552 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -94.375 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -94.081 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.879 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.821 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.769 | 
     | CLK_DIV_2/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   1.644 |  -93.764 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin CLK_DIV_2/\counter_reg[7] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[7] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.644
- Setup                         0.405
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.039
- Arrival Time                  5.626
= Slack Time                   95.413
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.413 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.433 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.301 | 0.177 |   0.197 |   95.610 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.246 | 0.218 |   0.415 |   95.828 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.293 | 0.242 |   0.658 |   96.071 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.204 | 0.190 |   0.847 |   96.260 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.166 | 0.159 |   1.006 |   96.419 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.303 | 0.327 |   1.333 |   96.746 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.109 | 0.130 |   1.463 |   96.876 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.203 | 0.148 |   1.611 |   97.024 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.608 |   2.219 |   97.632 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   2.447 |   97.860 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.253 |   2.700 |   98.113 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.123 | 0.268 |   2.968 |   98.381 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   3.266 |   98.679 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   3.589 |   99.002 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.190 |   3.780 |   99.193 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   4.000 |   99.413 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   4.279 |   99.692 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   4.575 |   99.988 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   4.763 |  100.176 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.112 | 0.084 |   4.847 |  100.260 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.058 | 0.065 |   4.912 |  100.325 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.065 |   4.977 |  100.390 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.161 | 0.221 |   5.198 |  100.611 | 
     | CLK_DIV_2/U20             | B1 v -> Y v | AO22X1M    | 0.110 | 0.428 |   5.626 |  101.039 | 
     | CLK_DIV_2/\counter_reg[7] | D v         | SDFFRQX2M  | 0.110 | 0.000 |   5.626 |  101.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.413 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.393 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.301 | 0.177 |   0.197 |  -95.216 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.413 | 0.404 |   0.601 |  -94.812 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.223 | 0.254 |   0.856 |  -94.557 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.201 | 0.178 |   1.033 |  -94.380 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.412 | 0.294 |   1.327 |  -94.086 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.079 | 0.201 |   1.529 |  -93.884 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.059 |   1.587 |  -93.826 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.064 | 0.051 |   1.639 |  -93.774 | 
     | CLK_DIV_2/\counter_reg[7] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   1.644 |  -93.769 | 
     +------------------------------------------------------------------------------------------+ 

