Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 18 14:46:54 2022
| Host         : Thuong-Nguyen-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file accel_spi_rw_timing_summary_routed.rpt -pb accel_spi_rw_timing_summary_routed.pb -rpx accel_spi_rw_timing_summary_routed.rpx -warn_on_violation
| Design       : accel_spi_rw
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  117         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (117)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (309)
5. checking no_input_delay (2)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (117)
--------------------------
 There are 117 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (309)
--------------------------------------------------
 There are 309 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  352          inf        0.000                      0                  352           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           352 Endpoints
Min Delay           352 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_Moore_state_spiFSM_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CSb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.239ns  (logic 3.502ns (56.128%)  route 2.737ns (43.872%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE                         0.000     0.000 r  FSM_onehot_Moore_state_spiFSM_reg[0]/C
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  FSM_onehot_Moore_state_spiFSM_reg[0]/Q
                         net (fo=57, routed)          0.696     1.214    p_3_in
    SLICE_X2Y83          LUT3 (Prop_lut3_I2_O)        0.146     1.360 r  CSb_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.041     3.401    CSb_OBUF
    M18                  OBUF (Prop_obuf_I_O)         2.838     6.239 r  CSb_OBUF_inst/O
                         net (fo=0)                   0.000     6.239    CSb
    M18                                                               r  CSb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Moore_state_spiFSM_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sig24bitMosi_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.431ns  (logic 1.795ns (33.051%)  route 3.636ns (66.949%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  FSM_onehot_Moore_state_spiFSM_reg[4]/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_Moore_state_spiFSM_reg[4]/Q
                         net (fo=30, routed)          1.202     1.658    SCLK_OBUF
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.124     1.782 r  FSM_onehot_Moore_state_spiFSM[7]_i_13/O
                         net (fo=1, routed)           0.793     2.575    FSM_onehot_Moore_state_spiFSM[7]_i_13_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.699 r  FSM_onehot_Moore_state_spiFSM[7]_i_11/O
                         net (fo=1, routed)           0.000     2.699    FSM_onehot_Moore_state_spiFSM[7]_i_11_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.249 r  FSM_onehot_Moore_state_spiFSM_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.249    FSM_onehot_Moore_state_spiFSM_reg[7]_i_5_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.477 r  FSM_onehot_Moore_state_spiFSM_reg[7]_i_3/CO[2]
                         net (fo=19, routed)          0.992     4.469    timerDone
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.313     4.782 r  sig24bitMosi[23]_i_1/O
                         net (fo=23, routed)          0.649     5.431    sig24bitMosi[23]_i_1_n_0
    SLICE_X2Y79          FDCE                                         r  sig24bitMosi_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Moore_state_spiFSM_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sig24bitMosi_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.431ns  (logic 1.795ns (33.051%)  route 3.636ns (66.949%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  FSM_onehot_Moore_state_spiFSM_reg[4]/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_Moore_state_spiFSM_reg[4]/Q
                         net (fo=30, routed)          1.202     1.658    SCLK_OBUF
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.124     1.782 r  FSM_onehot_Moore_state_spiFSM[7]_i_13/O
                         net (fo=1, routed)           0.793     2.575    FSM_onehot_Moore_state_spiFSM[7]_i_13_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.699 r  FSM_onehot_Moore_state_spiFSM[7]_i_11/O
                         net (fo=1, routed)           0.000     2.699    FSM_onehot_Moore_state_spiFSM[7]_i_11_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.249 r  FSM_onehot_Moore_state_spiFSM_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.249    FSM_onehot_Moore_state_spiFSM_reg[7]_i_5_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.477 r  FSM_onehot_Moore_state_spiFSM_reg[7]_i_3/CO[2]
                         net (fo=19, routed)          0.992     4.469    timerDone
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.313     4.782 r  sig24bitMosi[23]_i_1/O
                         net (fo=23, routed)          0.649     5.431    sig24bitMosi[23]_i_1_n_0
    SLICE_X2Y79          FDCE                                         r  sig24bitMosi_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Moore_state_spiFSM_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sig24bitMosi_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.431ns  (logic 1.795ns (33.051%)  route 3.636ns (66.949%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  FSM_onehot_Moore_state_spiFSM_reg[4]/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_Moore_state_spiFSM_reg[4]/Q
                         net (fo=30, routed)          1.202     1.658    SCLK_OBUF
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.124     1.782 r  FSM_onehot_Moore_state_spiFSM[7]_i_13/O
                         net (fo=1, routed)           0.793     2.575    FSM_onehot_Moore_state_spiFSM[7]_i_13_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.699 r  FSM_onehot_Moore_state_spiFSM[7]_i_11/O
                         net (fo=1, routed)           0.000     2.699    FSM_onehot_Moore_state_spiFSM[7]_i_11_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.249 r  FSM_onehot_Moore_state_spiFSM_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.249    FSM_onehot_Moore_state_spiFSM_reg[7]_i_5_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.477 r  FSM_onehot_Moore_state_spiFSM_reg[7]_i_3/CO[2]
                         net (fo=19, routed)          0.992     4.469    timerDone
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.313     4.782 r  sig24bitMosi[23]_i_1/O
                         net (fo=23, routed)          0.649     5.431    sig24bitMosi[23]_i_1_n_0
    SLICE_X2Y79          FDCE                                         r  sig24bitMosi_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Moore_state_spiFSM_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sig24bitMosi_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.431ns  (logic 1.795ns (33.051%)  route 3.636ns (66.949%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  FSM_onehot_Moore_state_spiFSM_reg[4]/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_Moore_state_spiFSM_reg[4]/Q
                         net (fo=30, routed)          1.202     1.658    SCLK_OBUF
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.124     1.782 r  FSM_onehot_Moore_state_spiFSM[7]_i_13/O
                         net (fo=1, routed)           0.793     2.575    FSM_onehot_Moore_state_spiFSM[7]_i_13_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.699 r  FSM_onehot_Moore_state_spiFSM[7]_i_11/O
                         net (fo=1, routed)           0.000     2.699    FSM_onehot_Moore_state_spiFSM[7]_i_11_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.249 r  FSM_onehot_Moore_state_spiFSM_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.249    FSM_onehot_Moore_state_spiFSM_reg[7]_i_5_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.477 r  FSM_onehot_Moore_state_spiFSM_reg[7]_i_3/CO[2]
                         net (fo=19, routed)          0.992     4.469    timerDone
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.313     4.782 r  sig24bitMosi[23]_i_1/O
                         net (fo=23, routed)          0.649     5.431    sig24bitMosi[23]_i_1_n_0
    SLICE_X2Y79          FDCE                                         r  sig24bitMosi_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Moore_state_spiFSM_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sig24bitMosi_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.431ns  (logic 1.795ns (33.051%)  route 3.636ns (66.949%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  FSM_onehot_Moore_state_spiFSM_reg[4]/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_Moore_state_spiFSM_reg[4]/Q
                         net (fo=30, routed)          1.202     1.658    SCLK_OBUF
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.124     1.782 r  FSM_onehot_Moore_state_spiFSM[7]_i_13/O
                         net (fo=1, routed)           0.793     2.575    FSM_onehot_Moore_state_spiFSM[7]_i_13_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.699 r  FSM_onehot_Moore_state_spiFSM[7]_i_11/O
                         net (fo=1, routed)           0.000     2.699    FSM_onehot_Moore_state_spiFSM[7]_i_11_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.249 r  FSM_onehot_Moore_state_spiFSM_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.249    FSM_onehot_Moore_state_spiFSM_reg[7]_i_5_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.477 r  FSM_onehot_Moore_state_spiFSM_reg[7]_i_3/CO[2]
                         net (fo=19, routed)          0.992     4.469    timerDone
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.313     4.782 r  sig24bitMosi[23]_i_1/O
                         net (fo=23, routed)          0.649     5.431    sig24bitMosi[23]_i_1_n_0
    SLICE_X2Y79          FDCE                                         r  sig24bitMosi_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Moore_state_spiFSM_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sig24bitMosi_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.431ns  (logic 1.795ns (33.051%)  route 3.636ns (66.949%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  FSM_onehot_Moore_state_spiFSM_reg[4]/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_Moore_state_spiFSM_reg[4]/Q
                         net (fo=30, routed)          1.202     1.658    SCLK_OBUF
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.124     1.782 r  FSM_onehot_Moore_state_spiFSM[7]_i_13/O
                         net (fo=1, routed)           0.793     2.575    FSM_onehot_Moore_state_spiFSM[7]_i_13_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.699 r  FSM_onehot_Moore_state_spiFSM[7]_i_11/O
                         net (fo=1, routed)           0.000     2.699    FSM_onehot_Moore_state_spiFSM[7]_i_11_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.249 r  FSM_onehot_Moore_state_spiFSM_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.249    FSM_onehot_Moore_state_spiFSM_reg[7]_i_5_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.477 r  FSM_onehot_Moore_state_spiFSM_reg[7]_i_3/CO[2]
                         net (fo=19, routed)          0.992     4.469    timerDone
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.313     4.782 r  sig24bitMosi[23]_i_1/O
                         net (fo=23, routed)          0.649     5.431    sig24bitMosi[23]_i_1_n_0
    SLICE_X2Y79          FDCE                                         r  sig24bitMosi_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Moore_state_spiFSM_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sig24bitMosi_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.423ns  (logic 1.795ns (33.100%)  route 3.628ns (66.900%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  FSM_onehot_Moore_state_spiFSM_reg[4]/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_Moore_state_spiFSM_reg[4]/Q
                         net (fo=30, routed)          1.202     1.658    SCLK_OBUF
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.124     1.782 r  FSM_onehot_Moore_state_spiFSM[7]_i_13/O
                         net (fo=1, routed)           0.793     2.575    FSM_onehot_Moore_state_spiFSM[7]_i_13_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124     2.699 r  FSM_onehot_Moore_state_spiFSM[7]_i_11/O
                         net (fo=1, routed)           0.000     2.699    FSM_onehot_Moore_state_spiFSM[7]_i_11_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.249 r  FSM_onehot_Moore_state_spiFSM_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.249    FSM_onehot_Moore_state_spiFSM_reg[7]_i_5_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.477 r  FSM_onehot_Moore_state_spiFSM_reg[7]_i_3/CO[2]
                         net (fo=19, routed)          0.992     4.469    timerDone
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.313     4.782 r  sig24bitMosi[23]_i_1/O
                         net (fo=23, routed)          0.641     5.423    sig24bitMosi[23]_i_1_n_0
    SLICE_X1Y80          FDCE                                         r  sig24bitMosi_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataX_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DATA_X[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.376ns  (logic 3.102ns (57.707%)  route 2.274ns (42.293%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE                         0.000     0.000 r  dataX_reg[3]/C
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dataX_reg[3]/Q
                         net (fo=1, routed)           2.274     2.730    DATA_X_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         2.646     5.376 r  DATA_X_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.376    DATA_X[3]
    U13                                                               r  DATA_X[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig24bitMosi_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.338ns  (logic 3.280ns (61.456%)  route 2.057ns (38.544%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE                         0.000     0.000 r  sig24bitMosi_reg[23]/C
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  sig24bitMosi_reg[23]/Q
                         net (fo=1, routed)           2.057     2.535    MOSI_OBUF
    L18                  OBUF (Prop_obuf_I_O)         2.802     5.338 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     5.338    MOSI
    L18                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sig24bitMosi_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sig24bitMosi_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.628%)  route 0.097ns (34.372%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  sig24bitMosi_reg[8]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sig24bitMosi_reg[8]/Q
                         net (fo=1, routed)           0.097     0.238    sig24bitMosi[8]
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.045     0.283 r  sig24bitMosi[9]_i_1/O
                         net (fo=1, routed)           0.000     0.283    p_1_in__0[9]
    SLICE_X2Y79          FDCE                                         r  sig24bitMosi_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Moore_state_commandFSM_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_Moore_state_commandFSM_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDPE                         0.000     0.000 r  FSM_onehot_Moore_state_commandFSM_reg[8]/C
    SLICE_X3Y78          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_Moore_state_commandFSM_reg[8]/Q
                         net (fo=9, routed)           0.099     0.240    toSPIbytes0
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.048     0.288 r  FSM_onehot_Moore_state_commandFSM[7]_i_1/O
                         net (fo=1, routed)           0.000     0.288    FSM_onehot_Moore_state_commandFSM[7]_i_1_n_0
    SLICE_X2Y78          FDCE                                         r  FSM_onehot_Moore_state_commandFSM_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Moore_state_spiFSM_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_Moore_state_spiFSM_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDPE                         0.000     0.000 r  FSM_onehot_Moore_state_spiFSM_reg[1]/C
    SLICE_X2Y83          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  FSM_onehot_Moore_state_spiFSM_reg[1]/Q
                         net (fo=3, routed)           0.093     0.257    FSM_onehot_Moore_state_spiFSM_reg_n_0_[1]
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.048     0.305 r  FSM_onehot_Moore_state_spiFSM[7]_i_1/O
                         net (fo=1, routed)           0.000     0.305    FSM_onehot_Moore_state_spiFSM[7]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  FSM_onehot_Moore_state_spiFSM_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Moore_state_spiFSM_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_Moore_state_spiFSM_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.227ns (71.697%)  route 0.090ns (28.303%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  FSM_onehot_Moore_state_spiFSM_reg[3]/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_Moore_state_spiFSM_reg[3]/Q
                         net (fo=3, routed)           0.090     0.218    FSM_onehot_Moore_state_spiFSM_reg_n_0_[3]
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.099     0.317 r  FSM_onehot_Moore_state_spiFSM[4]_i_1/O
                         net (fo=1, routed)           0.000     0.317    FSM_onehot_Moore_state_spiFSM[4]_i_1_n_0
    SLICE_X4Y83          FDCE                                         r  FSM_onehot_Moore_state_spiFSM_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Moore_state_spiFSM_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_Moore_state_spiFSM_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.472%)  route 0.091ns (28.528%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  FSM_onehot_Moore_state_spiFSM_reg[3]/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_Moore_state_spiFSM_reg[3]/Q
                         net (fo=3, routed)           0.091     0.219    FSM_onehot_Moore_state_spiFSM_reg_n_0_[3]
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.099     0.318 r  FSM_onehot_Moore_state_spiFSM[2]_i_1/O
                         net (fo=1, routed)           0.000     0.318    FSM_onehot_Moore_state_spiFSM[2]_i_1_n_0
    SLICE_X4Y83          FDCE                                         r  FSM_onehot_Moore_state_spiFSM_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Moore_state_spiFSM_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_Moore_state_spiFSM_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.357%)  route 0.177ns (55.643%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  FSM_onehot_Moore_state_spiFSM_reg[5]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_Moore_state_spiFSM_reg[5]/Q
                         net (fo=2, routed)           0.177     0.318    FSM_onehot_Moore_state_spiFSM_reg_n_0_[5]
    SLICE_X4Y83          FDCE                                         r  FSM_onehot_Moore_state_spiFSM_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig24bitMosi_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sig24bitMosi_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.209ns (65.032%)  route 0.112ns (34.968%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE                         0.000     0.000 r  sig24bitMosi_reg[10]/C
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  sig24bitMosi_reg[10]/Q
                         net (fo=1, routed)           0.112     0.276    sig24bitMosi[10]
    SLICE_X2Y79          LUT6 (Prop_lut6_I5_O)        0.045     0.321 r  sig24bitMosi[11]_i_1/O
                         net (fo=1, routed)           0.000     0.321    p_1_in__0[11]
    SLICE_X2Y79          FDCE                                         r  sig24bitMosi_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig24bitMiso_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dataAD_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.243%)  route 0.185ns (56.757%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE                         0.000     0.000 r  sig24bitMiso_reg[0]/C
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sig24bitMiso_reg[0]/Q
                         net (fo=6, routed)           0.185     0.326    sig24bitMiso_reg_n_0_[0]
    SLICE_X0Y82          FDCE                                         r  dataAD_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig24bitMiso_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dataID_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.141ns (41.667%)  route 0.197ns (58.333%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE                         0.000     0.000 r  sig24bitMiso_reg[7]/C
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sig24bitMiso_reg[7]/Q
                         net (fo=5, routed)           0.197     0.338    sig24bitMiso_reg_n_0_[7]
    SLICE_X0Y81          FDCE                                         r  dataID_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Moore_state_commandFSM_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_Moore_state_commandFSM_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE                         0.000     0.000 r  FSM_onehot_Moore_state_commandFSM_reg[0]/C
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_Moore_state_commandFSM_reg[0]/Q
                         net (fo=2, routed)           0.156     0.297    FSM_onehot_Moore_state_commandFSM_reg_n_0_[0]
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.042     0.339 r  FSM_onehot_Moore_state_commandFSM[1]_i_1/O
                         net (fo=1, routed)           0.000     0.339    FSM_onehot_Moore_state_commandFSM[1]_i_1_n_0
    SLICE_X1Y79          FDCE                                         r  FSM_onehot_Moore_state_commandFSM_reg[1]/D
  -------------------------------------------------------------------    -------------------





