-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_pqt_2x2_w8a16/amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block7.vhd
-- Created: 2025-02-23 13:17:03
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block7
-- Source Path: model_pqt_2x2_w8a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 6/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block7 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block7;


ARCHITECTURE rtl OF amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block7 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"285c", X"f8a8", X"ff42", X"b9a1", X"eaf3", X"f226", X"0014", X"1773", X"f7c7", X"fe41", X"f9eb", X"ed71", X"048b", X"f8ed",
                                                        X"c4bc", X"de31", X"2eda", X"fbed", X"ee29", X"2389", X"dd66", X"06e6", X"f0d4", X"0d37", X"e768", X"f556", X"dca5", X"3127",
                                                        X"fd22", X"e09d", X"fa35", X"f976", X"f3e4", X"0ce6", X"0e15", X"fd0c", X"fd1f", X"fd70", X"db60", X"fa08", X"e326", X"1966",
                                                        X"0d73", X"edef", X"f4d7", X"ffac", X"fe37", X"2a57", X"1dec", X"cebd", X"f258", X"2190", X"deb0", X"fe8b", X"ede5", X"fad1",
                                                        X"d7ec", X"2d68", X"e2f9", X"fa4e", X"ff1f", X"090f", X"dc1a", X"f0cb", X"e8b8", X"fc2f", X"ea72", X"2567", X"fef3", X"26aa",
                                                        X"262c", X"0013", X"15fe", X"03cb", X"f2b8", X"ff58", X"2feb", X"e3b0", X"2027", X"0474", X"0180", X"0f96", X"05b0", X"0792",
                                                        X"09f6", X"fd26", X"c749", X"feb7", X"ec02", X"028d", X"fbde", X"dd66", X"2575", X"f03d", X"268a", X"f7e1", X"dfa1", X"1ebb",
                                                        X"1eab", X"27f0", X"f332", X"e17e", X"fd4f", X"e82f", X"fa01", X"f863", X"f84f", X"f2c5", X"02d3", X"258f", X"fdf1", X"f1b9",
                                                        X"e430", X"0251", X"028a", X"e3dd", X"fc13", X"02a9", X"2239", X"065a", X"23c9", X"1efb", X"022f", X"208a", X"ebea", X"f26f",
                                                        X"ff53", X"2d2e");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"2d2e";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

