| Week | Dates       | Day       | Lecture | Topics                                                                 |
|------|-------------|-----------|---------|------------------------------------------------------------------------|
| 1    | Jul 23      | Wednesday | L1      | Course intro, Boolean algebra review                                   |
|      | Jul 24      | Thursday  | L2      | Boolean minimization (K-maps)                                          |
| 2    | Jul 29      | Tuesday   | L3      | Combinational design: MUX/DEMUX                                        |
|      | Jul 30      | Wednesday | L4      | Encoders/Decoders                                                      |
|      | Jul 31      | Thursday  | L5      | Adders (half/full, ripple-carry)                                       |
| 3    | Aug 5       | Tuesday   | L6      | Subtractors, fast adders (carry-lookahead)                             |
|      | Aug 6       | Wednesday | L7      | Combinational design examples                                          |
|      | Aug 7       | Thursday  | L8      | Sequential circuits, flip-flops (SR, D, JK, T)                         |
| 4    | Aug 12      | Tuesday   | L9      | Registers, shift registers                                             |
|      | Aug 13      | Wednesday | L10     | Counters (design, ripple/synchronous)                                  |
|      | Aug 14      | Thursday  | L11     | Finite State Machines (Mealy/Moore models)                             |
| 5    | Aug 19      | Tuesday   | L12     | State tables/diagrams, minimization                                    |
|      | Aug 20      | Wednesday | L13     | State assignment, excitation functions                                 |
|      | Aug 21      | Thursday  | L14     | FSM design examples                                                    |
| 6    | Aug 26      | Tuesday   | L15     | **QUIZ 1**, Instruction Set Architecture intro                         |
|      | Aug 27      | Wednesday | L16     | Addressing modes                                                       |
|      | Aug 28      | Thursday  | L17     | ISA examples (MIPS/x86)                                                |
| 7    | Sep 2       | Tuesday   | L18     | Memory hierarchy, ROM/RAM                                              |
|      | Sep 3       | Wednesday | L19     | Main memory (DRAM/SRAM)                                                |
|      | Sep 4       | Thursday  | L20     | Cache memory (mapping, policies)                                       |
| 8    | Sep 9       | Tuesday   | L21     | Cache optimization techniques                                          |
|      | Sep 10      | Wednesday | L22     | CPU datapath design                                                    |
|      | Sep 11      | Thursday  | L23     | ALU design (arithmetic/logic operations)                               |
|      |             |           |         |                                                                        |
|      | Sep 14-21   |           |         | **MID-SEMESTER BREAK** (No Classes)                                    |
|      |             |           |         |                                                                        |
| 9    | Sep 23      | Tuesday   | L24     | Control unit: hardwired (part 1)                                       |
|      | Sep 24      | Wednesday | L25     | Control unit: hardwired (part 2)                                       |
|      | Sep 25      | Thursday  | L26     | Control unit: microprogrammed (part 1)                                 |
| 10   | Sep 30      | Tuesday   | L27     | Control unit: microprogrammed (part 2)                                 |
|      | Oct 1       | Wednesday | L28     | CPU design case study                                                  |
|      | Oct 2       | Thursday  | L29     | I/O transfer: Program-controlled                                       |
| 11   | Oct 7       | Tuesday   | L30     | I/O transfer: Interrupt-driven                                         |
|      | Oct 8       | Wednesday |         | **MIDTERM EXAM** (in-class)                                            |
|      | Oct 9       | Thursday  | L31     | DMA (Direct Memory Access)                                             |
| 12   | Oct 14      | Tuesday   | L32     | I/O interfaces, buses                                                  |
|      | Oct 15      | Wednesday | L33     | Combinational/sequential systems review                                |
|      | Oct 16      | Thursday  | L34     | CPU and memory system review                                           |
| 13   | Oct 21      | Tuesday   |         | **DIWALI BREAK** (No Class)                                            |
|      | Oct 22      | Wednesday |         | **DIWALI BREAK** (No Class)                                            |
|      | Oct 23      | Thursday  |         | **DIWALI BREAK** (No Class)                                            |
| 14   | Oct 28      | Tuesday   | L35     | Course recap, Q&A                                                      |
|      | Oct 29      | Wednesday | L36     | Advanced topics (pipelining) / Project guidance                        |
|      | Nov 3       | Monday    |         | **FINAL DEMO/VIVA**                                                    |

**Key Dates**:
- **Quiz 1**: August 26 (during L15)
- **Midterm Exam**: October 8
- **Lab Due Dates**: 
  - Lab1: Aug 5
  - Lab2: Aug 19
  - Lab3: Sep 9
  - Lab4: Oct 7
- **Final Demo**: November 3
