{
  "design": {
    "design_info": {
      "boundary_crc": "0xB343604F6C1FDAFE",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../OutOfOrderProcessor.gen/sources_1/bd/OOOP",
      "name": "OOOP",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz": "",
      "cpu_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "OOOP_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "seg": {
        "direction": "O",
        "left": "6",
        "right": "0"
      },
      "an": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "OOOP_clk_wiz_0",
        "xci_path": "ip\\OOOP_clk_wiz_0\\OOOP_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "cpu_0": {
        "vlnv": "xilinx.com:module_ref:cpu:1.0",
        "xci_name": "OOOP_cpu_0_0",
        "xci_path": "ip\\OOOP_cpu_0_0\\OOOP_cpu_0_0.xci",
        "inst_hier_path": "cpu_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "cpu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "seg": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "an": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "cpu_0/clk"
        ]
      },
      "cpu_0_an": {
        "ports": [
          "cpu_0/an",
          "an"
        ]
      },
      "cpu_0_seg": {
        "ports": [
          "cpu_0/seg",
          "seg"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz/reset"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      }
    }
  }
}