#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 10 10:09:19 2023
# Process ID: 13338
# Current directory: /home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.runs/impl_1
# Command line: vivado -log main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace
# Log file: /home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.runs/impl_1/main.vdi
# Journal file: /home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.runs/impl_1/vivado.jou
# Running On: Deez, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 8, Host memory: 7666 MB
#-----------------------------------------------------------
source main.tcl -notrace
Command: link_design -top main -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1583.121 ; gain = 0.000 ; free physical = 693 ; free virtual = 11531
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.srcs/constrs_1/imports/src/Nexys4DDR_master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1741.617 ; gain = 0.000 ; free physical = 585 ; free virtual = 11424
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1829.430 ; gain = 83.844 ; free physical = 585 ; free virtual = 11423

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2031d452a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2289.289 ; gain = 459.859 ; free physical = 198 ; free virtual = 11036

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2031d452a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2568.141 ; gain = 0.000 ; free physical = 133 ; free virtual = 10813
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2031d452a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2568.141 ; gain = 0.000 ; free physical = 133 ; free virtual = 10813
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2300dd659

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2568.141 ; gain = 0.000 ; free physical = 133 ; free virtual = 10813
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2300dd659

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2600.156 ; gain = 32.016 ; free physical = 133 ; free virtual = 10814
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2300dd659

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2600.156 ; gain = 32.016 ; free physical = 133 ; free virtual = 10814
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2300dd659

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2600.156 ; gain = 32.016 ; free physical = 133 ; free virtual = 10814
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.156 ; gain = 0.000 ; free physical = 133 ; free virtual = 10814
Ending Logic Optimization Task | Checksum: 2539dd2d1

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2600.156 ; gain = 32.016 ; free physical = 133 ; free virtual = 10814

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2539dd2d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.156 ; gain = 0.000 ; free physical = 132 ; free virtual = 10813

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2539dd2d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.156 ; gain = 0.000 ; free physical = 132 ; free virtual = 10813

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.156 ; gain = 0.000 ; free physical = 132 ; free virtual = 10813
Ending Netlist Obfuscation Task | Checksum: 2539dd2d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.156 ; gain = 0.000 ; free physical = 132 ; free virtual = 10813
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2600.156 ; gain = 854.570 ; free physical = 132 ; free virtual = 10813
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2624.168 ; gain = 16.008 ; free physical = 126 ; free virtual = 10807
INFO: [Common 17-1381] The checkpoint '/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 135 ; free virtual = 10771
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b1847838

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 135 ; free virtual = 10771
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 135 ; free virtual = 10771

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e16dcc0a

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 119 ; free virtual = 10760

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10b3bcb65

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 130 ; free virtual = 10772

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10b3bcb65

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 130 ; free virtual = 10772
Phase 1 Placer Initialization | Checksum: 10b3bcb65

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 130 ; free virtual = 10773

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10472533b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 127 ; free virtual = 10770

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 138cf3dac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 127 ; free virtual = 10770

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 138cf3dac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 127 ; free virtual = 10770

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 170a68b1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 124 ; free virtual = 10753

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 118 ; free virtual = 10750

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 170a68b1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 118 ; free virtual = 10750
Phase 2.4 Global Placement Core | Checksum: 1286f2e6e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 116 ; free virtual = 10749
Phase 2 Global Placement | Checksum: 1286f2e6e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 116 ; free virtual = 10749

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17f1b5fe3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 116 ; free virtual = 10748

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 134328c17

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 114 ; free virtual = 10747

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15723a887

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 114 ; free virtual = 10747

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15b27c09b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 114 ; free virtual = 10747

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 25f24e7de

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 120 ; free virtual = 10748

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26819c04c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 120 ; free virtual = 10748

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2462ea92f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 120 ; free virtual = 10748
Phase 3 Detail Placement | Checksum: 2462ea92f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 120 ; free virtual = 10748

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cc27f47a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.441 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b1b134d5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 118 ; free virtual = 10747
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 25540c87e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 118 ; free virtual = 10747
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cc27f47a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 118 ; free virtual = 10747

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.441. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 24b9e8c39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 118 ; free virtual = 10747

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 118 ; free virtual = 10747
Phase 4.1 Post Commit Optimization | Checksum: 24b9e8c39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 118 ; free virtual = 10747

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24b9e8c39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 118 ; free virtual = 10747

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 24b9e8c39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 118 ; free virtual = 10747
Phase 4.3 Placer Reporting | Checksum: 24b9e8c39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 118 ; free virtual = 10747

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 118 ; free virtual = 10747

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 118 ; free virtual = 10747
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 242c621f7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 118 ; free virtual = 10747
Ending Placer Task | Checksum: 1aa4f03a3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 119 ; free virtual = 10747
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 145 ; free virtual = 10774
INFO: [Common 17-1381] The checkpoint '/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 132 ; free virtual = 10760
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 138 ; free virtual = 10767
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 135 ; free virtual = 10743
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2648.180 ; gain = 0.000 ; free physical = 128 ; free virtual = 10737
INFO: [Common 17-1381] The checkpoint '/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.runs/impl_1/main_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bc901a3e ConstDB: 0 ShapeSum: edbee965 RouteDB: 0
Post Restoration Checksum: NetGraph: f62b5b12 NumContArr: b3e90723 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1aa146235

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2751.785 ; gain = 63.980 ; free physical = 142 ; free virtual = 10596

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1aa146235

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2784.785 ; gain = 96.980 ; free physical = 146 ; free virtual = 10595

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1aa146235

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2784.785 ; gain = 96.980 ; free physical = 146 ; free virtual = 10595
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d5583ebd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2800.082 ; gain = 112.277 ; free physical = 145 ; free virtual = 10578
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.492  | TNS=0.000  | WHS=-0.142 | THS=-6.625 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 138
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 138
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 223788ce2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2806.770 ; gain = 118.965 ; free physical = 135 ; free virtual = 10568

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 223788ce2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2806.770 ; gain = 118.965 ; free physical = 135 ; free virtual = 10568
Phase 3 Initial Routing | Checksum: 15e679f2d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2806.770 ; gain = 118.965 ; free physical = 133 ; free virtual = 10565

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.525  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 112b4d8bc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2806.770 ; gain = 118.965 ; free physical = 133 ; free virtual = 10565
Phase 4 Rip-up And Reroute | Checksum: 112b4d8bc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2806.770 ; gain = 118.965 ; free physical = 133 ; free virtual = 10565

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 112b4d8bc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2806.770 ; gain = 118.965 ; free physical = 133 ; free virtual = 10565

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 112b4d8bc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2806.770 ; gain = 118.965 ; free physical = 133 ; free virtual = 10565
Phase 5 Delay and Skew Optimization | Checksum: 112b4d8bc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2806.770 ; gain = 118.965 ; free physical = 133 ; free virtual = 10565

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d21693d3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2806.770 ; gain = 118.965 ; free physical = 133 ; free virtual = 10565
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.583  | TNS=0.000  | WHS=0.163  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d21693d3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2806.770 ; gain = 118.965 ; free physical = 133 ; free virtual = 10565
Phase 6 Post Hold Fix | Checksum: d21693d3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2806.770 ; gain = 118.965 ; free physical = 133 ; free virtual = 10565

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00961831 %
  Global Horizontal Routing Utilization  = 0.0135692 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 5e66ff4b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2806.770 ; gain = 118.965 ; free physical = 133 ; free virtual = 10566

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 5e66ff4b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2806.770 ; gain = 118.965 ; free physical = 130 ; free virtual = 10563

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b978b3b8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2822.777 ; gain = 134.973 ; free physical = 130 ; free virtual = 10562

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.583  | TNS=0.000  | WHS=0.163  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: b978b3b8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2822.777 ; gain = 134.973 ; free physical = 130 ; free virtual = 10562
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2822.777 ; gain = 134.973 ; free physical = 163 ; free virtual = 10596

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2822.777 ; gain = 174.598 ; free physical = 167 ; free virtual = 10599
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2822.777 ; gain = 0.000 ; free physical = 158 ; free virtual = 10591
INFO: [Common 17-1381] The checkpoint '/home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nhatvan1561/Desktop/senior_design/src/NSFR_FPGA/NSFR_FPGA.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed May 10 10:10:18 2023...
