$date
	Sun Jun 15 09:36:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module hex2seg_tb $end
$var wire 7 ! seg_b [6:0] $end
$var wire 7 " seg_a [6:0] $end
$var reg 4 # hex [3:0] $end
$scope module uut $end
$var wire 4 $ hex [3:0] $end
$var reg 4 % a [3:0] $end
$var reg 4 & b [3:0] $end
$var reg 7 ' seg_a [6:0] $end
$var reg 7 ( seg_b [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 (
b1 '
b0 &
b0 %
b0 $
b0 #
b1 "
b1 !
$end
#10000
b1001111 !
b1001111 (
b1 &
b1 #
b1 $
#20000
b10010 !
b10010 (
b10 &
b10 #
b10 $
#30000
b110 !
b110 (
b11 &
b11 #
b11 $
#40000
b1001111 !
b1001111 (
b1001111 "
b1001111 '
b1 &
b1 %
b1011 #
b1011 $
#50000
b100100 !
b100100 (
b101 &
b1111 #
b1111 $
#60000
