{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570039669971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570039669971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 15:07:49 2019 " "Processing started: Wed Oct 02 15:07:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570039669971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570039669971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculadora -c calculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculadora -c calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570039669972 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1570039670678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-operacoes " "Found design unit 1: calculadora-operacoes" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570039671159 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570039671159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570039671159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_decoder.vhd 2 0 " "Found 2 design units, including 0 entities, in source file bcd_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_decoder " "Found design unit 1: bcd_decoder" {  } { { "bcd_decoder.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/bcd_decoder.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570039671165 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_decoder-body " "Found design unit 2: bcd_decoder-body" {  } { { "bcd_decoder.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/bcd_decoder.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570039671165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570039671165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculadora " "Elaborating entity \"calculadora\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1570039671336 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "soma calculadora.vhd(31) " "VHDL Process Statement warning at calculadora.vhd(31): inferring latch(es) for signal or variable \"soma\", which holds its previous value in one or more paths through the process" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570039671339 "|calculadora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S calculadora.vhd(31) " "VHDL Process Statement warning at calculadora.vhd(31): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570039671339 "|calculadora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R calculadora.vhd(31) " "VHDL Process Statement warning at calculadora.vhd(31): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570039671339 "|calculadora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sinal calculadora.vhd(53) " "VHDL Process Statement warning at calculadora.vhd(53): inferring latch(es) for signal or variable \"sinal\", which holds its previous value in one or more paths through the process" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570039671339 "|calculadora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res calculadora.vhd(66) " "VHDL Process Statement warning at calculadora.vhd(66): inferring latch(es) for signal or variable \"res\", which holds its previous value in one or more paths through the process" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570039671347 "|calculadora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rest calculadora.vhd(66) " "VHDL Process Statement warning at calculadora.vhd(66): inferring latch(es) for signal or variable \"rest\", which holds its previous value in one or more paths through the process" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570039671347 "|calculadora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "diga calculadora.vhd(66) " "VHDL Process Statement warning at calculadora.vhd(66): inferring latch(es) for signal or variable \"diga\", which holds its previous value in one or more paths through the process" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570039671347 "|calculadora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "digb calculadora.vhd(66) " "VHDL Process Statement warning at calculadora.vhd(66): inferring latch(es) for signal or variable \"digb\", which holds its previous value in one or more paths through the process" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570039671347 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digb\[0\] calculadora.vhd(66) " "Inferred latch for \"digb\[0\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671350 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digb\[1\] calculadora.vhd(66) " "Inferred latch for \"digb\[1\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671350 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digb\[2\] calculadora.vhd(66) " "Inferred latch for \"digb\[2\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671351 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digb\[3\] calculadora.vhd(66) " "Inferred latch for \"digb\[3\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671351 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digb\[4\] calculadora.vhd(66) " "Inferred latch for \"digb\[4\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671351 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digb\[5\] calculadora.vhd(66) " "Inferred latch for \"digb\[5\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671351 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digb\[6\] calculadora.vhd(66) " "Inferred latch for \"digb\[6\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671351 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diga\[0\] calculadora.vhd(66) " "Inferred latch for \"diga\[0\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671351 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diga\[1\] calculadora.vhd(66) " "Inferred latch for \"diga\[1\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671351 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diga\[2\] calculadora.vhd(66) " "Inferred latch for \"diga\[2\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671351 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diga\[3\] calculadora.vhd(66) " "Inferred latch for \"diga\[3\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671351 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diga\[4\] calculadora.vhd(66) " "Inferred latch for \"diga\[4\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671351 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diga\[5\] calculadora.vhd(66) " "Inferred latch for \"diga\[5\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671351 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diga\[6\] calculadora.vhd(66) " "Inferred latch for \"diga\[6\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671351 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[0\] calculadora.vhd(66) " "Inferred latch for \"rest\[0\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671352 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[1\] calculadora.vhd(66) " "Inferred latch for \"rest\[1\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671352 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[2\] calculadora.vhd(66) " "Inferred latch for \"rest\[2\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671352 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[3\] calculadora.vhd(66) " "Inferred latch for \"rest\[3\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671352 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[4\] calculadora.vhd(66) " "Inferred latch for \"rest\[4\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671352 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[5\] calculadora.vhd(66) " "Inferred latch for \"rest\[5\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671352 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rest\[6\] calculadora.vhd(66) " "Inferred latch for \"rest\[6\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671352 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] calculadora.vhd(66) " "Inferred latch for \"res\[0\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671352 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] calculadora.vhd(66) " "Inferred latch for \"res\[1\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671352 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] calculadora.vhd(66) " "Inferred latch for \"res\[2\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671353 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] calculadora.vhd(66) " "Inferred latch for \"res\[3\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671353 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] calculadora.vhd(66) " "Inferred latch for \"res\[4\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671353 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] calculadora.vhd(66) " "Inferred latch for \"res\[5\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671353 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] calculadora.vhd(66) " "Inferred latch for \"res\[6\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671353 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] calculadora.vhd(66) " "Inferred latch for \"res\[7\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671353 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] calculadora.vhd(66) " "Inferred latch for \"res\[8\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671353 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] calculadora.vhd(66) " "Inferred latch for \"res\[9\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671353 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] calculadora.vhd(66) " "Inferred latch for \"res\[10\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671354 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] calculadora.vhd(66) " "Inferred latch for \"res\[11\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671354 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] calculadora.vhd(66) " "Inferred latch for \"res\[12\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671354 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] calculadora.vhd(66) " "Inferred latch for \"res\[13\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671354 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] calculadora.vhd(66) " "Inferred latch for \"res\[14\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671354 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] calculadora.vhd(66) " "Inferred latch for \"res\[15\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671354 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] calculadora.vhd(66) " "Inferred latch for \"res\[16\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671354 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] calculadora.vhd(66) " "Inferred latch for \"res\[17\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671354 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] calculadora.vhd(66) " "Inferred latch for \"res\[18\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671354 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] calculadora.vhd(66) " "Inferred latch for \"res\[19\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671354 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] calculadora.vhd(66) " "Inferred latch for \"res\[20\]\" at calculadora.vhd(66)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671355 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinal\[0\] calculadora.vhd(53) " "Inferred latch for \"sinal\[0\]\" at calculadora.vhd(53)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671355 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinal\[1\] calculadora.vhd(53) " "Inferred latch for \"sinal\[1\]\" at calculadora.vhd(53)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671355 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinal\[2\] calculadora.vhd(53) " "Inferred latch for \"sinal\[2\]\" at calculadora.vhd(53)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671355 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinal\[3\] calculadora.vhd(53) " "Inferred latch for \"sinal\[3\]\" at calculadora.vhd(53)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671355 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinal\[4\] calculadora.vhd(53) " "Inferred latch for \"sinal\[4\]\" at calculadora.vhd(53)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671355 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinal\[5\] calculadora.vhd(53) " "Inferred latch for \"sinal\[5\]\" at calculadora.vhd(53)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671355 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinal\[6\] calculadora.vhd(53) " "Inferred latch for \"sinal\[6\]\" at calculadora.vhd(53)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671355 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] calculadora.vhd(31) " "Inferred latch for \"R\[0\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671355 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] calculadora.vhd(31) " "Inferred latch for \"R\[1\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671355 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] calculadora.vhd(31) " "Inferred latch for \"R\[2\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671355 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] calculadora.vhd(31) " "Inferred latch for \"R\[3\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671356 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] calculadora.vhd(31) " "Inferred latch for \"R\[4\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671356 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] calculadora.vhd(31) " "Inferred latch for \"R\[5\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671356 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] calculadora.vhd(31) " "Inferred latch for \"R\[6\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671356 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] calculadora.vhd(31) " "Inferred latch for \"R\[7\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671356 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[8\] calculadora.vhd(31) " "Inferred latch for \"R\[8\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671356 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[9\] calculadora.vhd(31) " "Inferred latch for \"R\[9\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671356 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[10\] calculadora.vhd(31) " "Inferred latch for \"R\[10\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671356 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[11\] calculadora.vhd(31) " "Inferred latch for \"R\[11\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671356 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[12\] calculadora.vhd(31) " "Inferred latch for \"R\[12\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671357 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[13\] calculadora.vhd(31) " "Inferred latch for \"R\[13\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671357 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[14\] calculadora.vhd(31) " "Inferred latch for \"R\[14\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671357 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[15\] calculadora.vhd(31) " "Inferred latch for \"R\[15\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671357 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[16\] calculadora.vhd(31) " "Inferred latch for \"R\[16\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671357 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[17\] calculadora.vhd(31) " "Inferred latch for \"R\[17\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671357 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[18\] calculadora.vhd(31) " "Inferred latch for \"R\[18\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671357 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[19\] calculadora.vhd(31) " "Inferred latch for \"R\[19\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671357 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[20\] calculadora.vhd(31) " "Inferred latch for \"R\[20\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671357 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[21\] calculadora.vhd(31) " "Inferred latch for \"R\[21\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671358 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[22\] calculadora.vhd(31) " "Inferred latch for \"R\[22\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671358 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[23\] calculadora.vhd(31) " "Inferred latch for \"R\[23\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671358 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[24\] calculadora.vhd(31) " "Inferred latch for \"R\[24\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671358 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[25\] calculadora.vhd(31) " "Inferred latch for \"R\[25\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671358 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[26\] calculadora.vhd(31) " "Inferred latch for \"R\[26\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671358 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[27\] calculadora.vhd(31) " "Inferred latch for \"R\[27\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671358 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[28\] calculadora.vhd(31) " "Inferred latch for \"R\[28\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671358 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[29\] calculadora.vhd(31) " "Inferred latch for \"R\[29\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671358 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[30\] calculadora.vhd(31) " "Inferred latch for \"R\[30\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671358 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[31\] calculadora.vhd(31) " "Inferred latch for \"R\[31\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671359 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] calculadora.vhd(31) " "Inferred latch for \"S\[0\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671359 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] calculadora.vhd(31) " "Inferred latch for \"S\[1\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671359 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] calculadora.vhd(31) " "Inferred latch for \"S\[2\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671359 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] calculadora.vhd(31) " "Inferred latch for \"S\[3\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671359 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] calculadora.vhd(31) " "Inferred latch for \"S\[4\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671359 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] calculadora.vhd(31) " "Inferred latch for \"S\[5\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671359 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] calculadora.vhd(31) " "Inferred latch for \"S\[6\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671359 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soma\[0\] calculadora.vhd(31) " "Inferred latch for \"soma\[0\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671359 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soma\[1\] calculadora.vhd(31) " "Inferred latch for \"soma\[1\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671359 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soma\[2\] calculadora.vhd(31) " "Inferred latch for \"soma\[2\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671360 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soma\[3\] calculadora.vhd(31) " "Inferred latch for \"soma\[3\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671360 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soma\[4\] calculadora.vhd(31) " "Inferred latch for \"soma\[4\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671360 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soma\[5\] calculadora.vhd(31) " "Inferred latch for \"soma\[5\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671360 "|calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soma\[6\] calculadora.vhd(31) " "Inferred latch for \"soma\[6\]\" at calculadora.vhd(31)" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570039671360 "|calculadora"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "calculadora.vhd" "Mod0" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570039671566 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "calculadora.vhd" "Mult0" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570039671566 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "calculadora.vhd" "Div0" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570039671566 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1570039671566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570039671629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039671629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039671629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039671629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039671629 ""}  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1570039671629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u4m " "Found entity 1: lpm_divide_u4m" {  } { { "db/lpm_divide_u4m.tdf" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/db/lpm_divide_u4m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570039671695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570039671695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/db/sign_div_unsign_5kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570039671719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570039671719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cve " "Found entity 1: alt_u_div_cve" {  } { { "db/alt_u_div_cve.tdf" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/db/alt_u_div_cve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570039671746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570039671746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570039671816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570039671816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570039671889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570039671889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570039671947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039671947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039671947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039671947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039671947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039671947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039671947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039671947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039671947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039671947 ""}  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1570039671947 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039672027 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039672068 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039672127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_07h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_07h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_07h " "Found entity 1: add_sub_07h" {  } { { "db/add_sub_07h.tdf" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/db/add_sub_07h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570039672200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570039672200 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039672209 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039672217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_17h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_17h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_17h " "Found entity 1: add_sub_17h" {  } { { "db/add_sub_17h.tdf" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/db/add_sub_17h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570039672302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570039672302 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 42 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039672338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570039672347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039672347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039672347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039672347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039672347 ""}  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1570039672347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rcm " "Found entity 1: lpm_divide_rcm" {  } { { "db/lpm_divide_rcm.tdf" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/db/lpm_divide_rcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570039672420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570039672420 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "res\[10\] res\[7\] " "Duplicate LATCH primitive \"res\[10\]\" merged with LATCH primitive \"res\[7\]\"" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 66 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570039672795 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1570039672795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[1\] " "Latch R\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570039672796 ""}  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570039672796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[2\] " "Latch R\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570039672796 ""}  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570039672796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soma\[0\] " "Latch soma\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570039672796 ""}  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570039672796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soma\[1\] " "Latch soma\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570039672796 ""}  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570039672796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soma\[2\] " "Latch soma\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570039672796 ""}  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570039672796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soma\[3\] " "Latch soma\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570039672796 ""}  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570039672796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soma\[5\] " "Latch soma\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570039672796 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR SW\[4\] " "Ports ENA and CLR on the latch are fed by the same signal SW\[4\]" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570039672796 ""}  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570039672796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soma\[4\] " "Latch soma\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570039672796 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR SW\[4\] " "Ports ENA and CLR on the latch are fed by the same signal SW\[4\]" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570039672796 ""}  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570039672796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soma\[6\] " "Latch soma\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570039672797 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR SW\[4\] " "Ports ENA and CLR on the latch are fed by the same signal SW\[4\]" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1570039672797 ""}  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1570039672797 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570039672865 "|calculadora|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570039672865 "|calculadora|HEX3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1570039672865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1570039673459 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570039673459 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570039673566 "|calculadora|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570039673566 "|calculadora|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570039673566 "|calculadora|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570039673566 "|calculadora|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "calculadora.vhd" "" { Text "D:/Users/geral/Documents/UNICAMP/Matérias/2019-2S/EB411 - Circuitos Digitais II/Mini_Projetos/calculadora/calculadora.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570039673566 "|calculadora|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1570039673566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "270 " "Implemented 270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1570039673567 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1570039673567 ""} { "Info" "ICUT_CUT_TM_LCELLS" "228 " "Implemented 228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1570039673567 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1570039673567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570039673622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 02 15:07:53 2019 " "Processing ended: Wed Oct 02 15:07:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570039673622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570039673622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570039673622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570039673622 ""}
