-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft32 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (47 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC );
end;


architecture behav of fft32 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fft32_fft32,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z030-sbv485-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.934875,HLS_SYN_LAT=122,HLS_SYN_TPT=none,HLS_SYN_MEM=64,HLS_SYN_DSP=0,HLS_SYN_FF=10519,HLS_SYN_LUT=19564,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_3CDB : STD_LOGIC_VECTOR (13 downto 0) := "11110011011011";
    constant ap_const_lv14_39B7 : STD_LOGIC_VECTOR (13 downto 0) := "11100110110111";
    constant ap_const_lv14_3693 : STD_LOGIC_VECTOR (13 downto 0) := "11011010010011";
    constant ap_const_lv14_336F : STD_LOGIC_VECTOR (13 downto 0) := "11001101101111";
    constant ap_const_lv14_2D26 : STD_LOGIC_VECTOR (13 downto 0) := "10110100100110";
    constant ap_const_lv14_23B9 : STD_LOGIC_VECTOR (13 downto 0) := "10001110111001";
    constant ap_const_lv14_304A : STD_LOGIC_VECTOR (13 downto 0) := "11000001001010";
    constant ap_const_lv14_2A02 : STD_LOGIC_VECTOR (13 downto 0) := "10101000000010";
    constant ap_const_lv14_26DE : STD_LOGIC_VECTOR (13 downto 0) := "10011011011110";
    constant ap_const_lv14_2095 : STD_LOGIC_VECTOR (13 downto 0) := "10000010010101";
    constant ap_const_lv14_1D71 : STD_LOGIC_VECTOR (13 downto 0) := "01110101110001";
    constant ap_const_lv14_1A4D : STD_LOGIC_VECTOR (13 downto 0) := "01101001001101";
    constant ap_const_lv14_1728 : STD_LOGIC_VECTOR (13 downto 0) := "01011100101000";
    constant ap_const_lv14_1404 : STD_LOGIC_VECTOR (13 downto 0) := "01010000000100";
    constant ap_const_lv14_10E0 : STD_LOGIC_VECTOR (13 downto 0) := "01000011100000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";

    signal ap_rst_n_inv : STD_LOGIC;
    signal a_real_22_fu_1288_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_22_reg_5746 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal a_imag_22_fu_1294_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_22_reg_5752 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_4_fu_1300_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_4_reg_5758 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_8_fu_1312_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_8_reg_5763 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_4_fu_1324_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_4_reg_5768 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_23_fu_1336_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_23_reg_5773 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_23_fu_1342_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_23_reg_5779 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_5_fu_1348_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_5_reg_5785 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_10_fu_1360_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_10_reg_5790 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_5_fu_1372_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_5_reg_5795 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_i_reg_5800 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i1_reg_5805 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i2_reg_5810 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i3_reg_5815 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i6_reg_5820 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i7_reg_5825 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln10_19_fu_1416_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_19_reg_5830 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_21_fu_1420_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_21_reg_5844 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_33_fu_1440_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_35_fu_1444_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_35_reg_5864 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_36_fu_1448_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_37_fu_1452_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_37_reg_5880 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_39_fu_1456_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_39_reg_5890 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_40_fu_1460_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_41_fu_1464_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_41_reg_5910 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_43_fu_1468_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_45_fu_1472_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_47_fu_1476_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal agg_result_i12_reg_5942 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i13_reg_5947 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i14_reg_5952 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i15_reg_5957 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i16_reg_5962 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i17_reg_5967 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i18_reg_5972 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i19_reg_5977 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i20_reg_5982 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i21_reg_5987 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i22_reg_5992 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i23_reg_5997 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i24_reg_6002 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i25_reg_6007 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i26_reg_6012 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i27_reg_6017 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i28_reg_6022 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i29_reg_6027 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i30_reg_6032 : STD_LOGIC_VECTOR (13 downto 0);
    signal agg_result_i31_reg_6037 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_24_fu_1563_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_24_reg_6042 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal mul_ln11_24_fu_1568_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_24_reg_6047 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_26_fu_1576_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_26_reg_6052 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_26_fu_1581_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_26_reg_6057 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_28_fu_1589_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_28_reg_6062 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_28_fu_1594_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_28_reg_6067 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_30_fu_1602_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_30_reg_6072 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_30_fu_1607_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_30_reg_6077 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_32_fu_1615_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_32_reg_6082 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_32_fu_1620_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_32_reg_6087 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_34_fu_1628_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_34_reg_6092 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_34_fu_1633_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_34_reg_6097 : STD_LOGIC_VECTOR (27 downto 0);
    signal a_real_fu_1710_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_reg_6102 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal a_imag_fu_1716_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_reg_6108 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_fu_1722_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_reg_6114 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_fu_1734_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_reg_6119 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_fu_1746_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_reg_6124 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_1_fu_1758_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_1_reg_6129 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_2_fu_1761_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_3_fu_1765_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_3_reg_6153 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_5_fu_1768_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_7_fu_1772_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_4_reg_6183 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_4_reg_6189 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_4_reg_6195 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_4_reg_6201 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_4_reg_6207 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_4_reg_6213 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_5_reg_6219 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_13_fu_1900_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_13_reg_6225 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_13_fu_1906_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_13_reg_6231 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_10_fu_1918_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_10_reg_6237 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_13_fu_1924_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_13_reg_6242 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_26_fu_1930_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_26_reg_6247 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_13_fu_1936_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_13_reg_6252 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_24_fu_2086_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_24_reg_6257 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal a_imag_24_fu_2092_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_24_reg_6263 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_6_fu_2098_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_6_reg_6269 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_12_fu_2110_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_12_reg_6274 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_6_fu_2122_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_6_reg_6279 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_25_fu_2134_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_25_reg_6284 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_25_fu_2140_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_25_reg_6290 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_7_fu_2146_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_7_reg_6296 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_14_fu_2158_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_14_reg_6301 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_7_fu_2170_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_7_reg_6306 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_fu_2185_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_reg_6311 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_fu_2190_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_reg_6316 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_2_fu_2198_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_2_reg_6321 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_2_fu_2203_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_2_reg_6326 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_4_fu_2211_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_4_reg_6331 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_4_fu_2216_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_4_reg_6336 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_15_fu_2221_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_15_reg_6341 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_17_fu_2224_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_17_reg_6351 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_23_fu_2227_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_23_reg_6361 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_25_fu_2230_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_25_reg_6375 : STD_LOGIC_VECTOR (27 downto 0);
    signal a_real_8_fu_2265_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_8_reg_6389 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_12_fu_2277_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_12_reg_6394 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_24_fu_2289_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_24_reg_6399 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_25_fu_2295_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_25_reg_6404 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_12_fu_2301_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_12_reg_6409 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_12_fu_2307_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_12_reg_6414 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_49_fu_2341_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_51_fu_2345_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_53_fu_2349_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_53_reg_6431 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_54_fu_2352_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_55_fu_2356_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_55_reg_6447 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_57_fu_2359_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_59_fu_2363_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_61_fu_2367_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_63_fu_2371_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_65_fu_2375_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_71_fu_2382_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_56_fu_2386_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_56_reg_6493 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_56_fu_2391_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_56_reg_6498 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_73_fu_2399_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_74_fu_2402_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_75_fu_2406_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_58_fu_2409_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_58_reg_6519 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_58_fu_2415_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_58_reg_6524 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_77_fu_2421_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_79_fu_2428_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_80_fu_2431_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_81_fu_2435_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_62_fu_2438_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_62_reg_6551 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_62_fu_2444_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_62_reg_6556 : STD_LOGIC_VECTOR (27 downto 0);
    signal a_real_16_fu_2522_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_16_reg_6561 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal a_imag_16_fu_2528_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_16_reg_6567 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_1_fu_2534_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_1_reg_6573 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_2_fu_2546_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_2_reg_6578 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_1_fu_2558_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_1_reg_6583 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_9_fu_2570_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_11_fu_2574_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_13_fu_2578_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_36_fu_2585_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_36_reg_6606 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_36_fu_2590_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_36_reg_6611 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_38_fu_2598_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_38_reg_6616 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_38_fu_2603_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_38_reg_6621 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_40_fu_2611_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_40_reg_6626 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_40_fu_2616_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_40_reg_6631 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_42_fu_2624_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_42_reg_6636 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_42_fu_2629_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_42_reg_6641 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_44_fu_2637_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_44_reg_6646 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_44_fu_2642_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_44_reg_6651 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_46_fu_2650_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_46_reg_6656 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_46_fu_2655_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_46_reg_6661 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_48_fu_2663_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_48_reg_6666 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_48_fu_2668_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_48_reg_6671 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_50_fu_2676_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_50_reg_6676 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_50_fu_2681_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_50_reg_6681 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_67_fu_2686_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_69_fu_2689_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_60_fu_2695_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_60_reg_6698 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_60_fu_2700_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_60_reg_6703 : STD_LOGIC_VECTOR (27 downto 0);
    signal ar0_8_fu_2759_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_8_reg_6708 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ai0_fu_2764_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_reg_6714 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_fu_2769_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_reg_6720 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_fu_2774_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_reg_6726 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_fu_2779_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_reg_6732 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_fu_2785_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_reg_6738 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_fu_2791_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_reg_6744 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_8_fu_2797_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_8_reg_6750 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_6_fu_2806_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_6_reg_6756 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_6_fu_2811_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_6_reg_6761 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_8_fu_2819_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_8_reg_6766 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_8_fu_2824_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_8_reg_6771 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_10_fu_2832_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_10_reg_6776 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_10_fu_2837_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_10_reg_6781 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_52_fu_2845_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_52_reg_6786 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_52_fu_2850_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_52_reg_6791 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_54_fu_2858_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_54_reg_6796 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_54_fu_2863_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_54_reg_6801 : STD_LOGIC_VECTOR (27 downto 0);
    signal a_real_18_fu_3012_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_18_reg_6806 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal a_imag_18_fu_3018_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_18_reg_6812 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_2_fu_3024_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_2_reg_6818 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_4_fu_3036_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_4_reg_6823 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_2_fu_3048_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_2_reg_6828 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_20_fu_3060_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_20_reg_6833 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_20_fu_3066_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_20_reg_6839 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_3_fu_3072_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_3_reg_6845 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_6_fu_3084_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_6_reg_6850 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_3_fu_3096_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_3_reg_6855 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_10_fu_3124_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_10_reg_6860 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_10_fu_3128_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_10_reg_6866 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_11_fu_3132_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_11_reg_6872 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_11_fu_3136_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_11_reg_6878 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_16_fu_3140_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_20_fu_3144_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_24_fu_3148_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_27_fu_3152_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_29_fu_3156_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_31_fu_3160_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal bi_6_reg_6920 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_14_fu_3234_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_14_reg_6926 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_14_fu_3240_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_14_reg_6932 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_12_fu_3252_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_12_reg_6938 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_14_fu_3258_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_14_reg_6943 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_28_fu_3264_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_28_reg_6948 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_14_fu_3270_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_14_reg_6953 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_7_reg_6958 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_15_fu_3346_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_15_reg_6964 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_15_fu_3352_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_15_reg_6970 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_14_fu_3364_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_14_reg_6976 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_15_fu_3370_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln35_15_reg_6981 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_30_fu_3376_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_30_reg_6986 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_15_fu_3382_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln37_15_reg_6991 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_3_reg_6996 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_3_reg_7002 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_4_reg_7008 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_4_reg_7014 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_5_reg_7020 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_5_reg_7026 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_6_reg_7032 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_6_reg_7038 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_9_fu_3606_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_9_reg_7044 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ai0_9_fu_3611_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_9_reg_7050 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_9_fu_3616_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_9_reg_7056 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_9_fu_3621_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_9_reg_7062 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_9_fu_3626_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_9_reg_7068 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_9_fu_3632_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_9_reg_7074 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_9_fu_3638_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_9_reg_7080 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_9_fu_3644_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_9_reg_7086 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_12_fu_3653_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_12_reg_7092 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_12_fu_3658_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_12_reg_7097 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_14_fu_3666_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_14_reg_7102 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_14_fu_3671_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_14_reg_7107 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_16_fu_3679_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_16_reg_7112 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_16_fu_3684_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_16_reg_7117 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_18_fu_3692_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_18_reg_7122 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_18_fu_3697_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_18_reg_7127 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_20_fu_3705_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_20_reg_7132 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_20_fu_3710_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_20_reg_7137 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_22_fu_3718_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_22_reg_7142 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_22_fu_3723_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_22_reg_7147 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_83_fu_3871_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_84_fu_3874_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_85_fu_3878_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_64_fu_3881_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_64_reg_7168 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_64_fu_3887_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_64_reg_7173 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_87_fu_3896_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_66_fu_3900_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_66_reg_7184 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_66_fu_3905_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_66_reg_7189 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_89_fu_3913_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_90_fu_3916_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_91_fu_3920_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_68_fu_3923_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_68_reg_7210 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_68_fu_3929_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_68_reg_7215 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_93_fu_3938_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_94_fu_3941_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_95_fu_3945_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_70_fu_3948_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_70_reg_7236 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_70_fu_3954_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_70_reg_7241 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_97_fu_3963_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_98_fu_3966_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_99_fu_3970_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_72_fu_3973_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_72_reg_7262 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_72_fu_3979_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_72_reg_7267 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_101_fu_3988_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_102_fu_3991_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_103_fu_3995_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_74_fu_3998_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_74_reg_7288 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_74_fu_4004_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_74_reg_7293 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_105_fu_4013_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_106_fu_4016_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_107_fu_4020_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_76_fu_4023_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_76_reg_7314 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_76_fu_4029_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_76_reg_7319 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_109_fu_4038_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_110_fu_4041_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln10_111_fu_4045_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_78_fu_4048_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_78_reg_7340 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_78_fu_4054_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln11_78_reg_7345 : STD_LOGIC_VECTOR (27 downto 0);
    signal ar_14_fu_4076_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_14_reg_7350 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ai_14_fu_4080_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_14_reg_7356 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_15_fu_4084_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_15_reg_7362 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_15_fu_4088_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_15_reg_7368 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_10_fu_4194_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_10_reg_7374 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ai0_10_fu_4199_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_10_reg_7380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_10_fu_4204_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_10_reg_7386 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_10_fu_4209_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_10_reg_7392 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_10_fu_4214_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_10_reg_7398 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_10_fu_4220_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_10_reg_7404 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_10_fu_4226_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_10_reg_7410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_10_fu_4232_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_10_reg_7416 : STD_LOGIC_VECTOR (15 downto 0);
    signal br_3_reg_7422 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_3_reg_7428 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_3_reg_7434 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_3_reg_7440 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_3_reg_7446 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_3_reg_7452 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_18_fu_4348_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_18_reg_7458 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ai_18_fu_4352_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_18_reg_7464 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_19_fu_4356_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_19_reg_7470 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_19_fu_4360_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_19_reg_7476 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_9_reg_7482 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_9_reg_7488 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_10_reg_7494 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_10_reg_7500 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_11_reg_7506 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_11_reg_7512 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_12_reg_7518 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_12_reg_7524 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_13_reg_7530 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_13_reg_7536 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln10_14_reg_7542 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_14_reg_7548 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_11_fu_4564_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_11_reg_7554 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ai0_11_fu_4568_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_11_reg_7560 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_11_fu_4572_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_11_reg_7566 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_11_fu_4576_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_11_reg_7572 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_11_fu_4580_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_11_reg_7578 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_11_fu_4584_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_11_reg_7584 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_11_fu_4588_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_11_reg_7590 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_11_fu_4592_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_11_reg_7596 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_22_fu_4652_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_22_reg_7602 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ai_22_fu_4656_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_22_reg_7608 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_23_fu_4660_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_23_reg_7614 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_23_fu_4664_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_23_reg_7620 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal stage2_real_ce0 : STD_LOGIC;
    signal stage2_real_we0 : STD_LOGIC;
    signal stage2_real_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal stage2_real_ce1 : STD_LOGIC;
    signal stage2_real_we1 : STD_LOGIC;
    signal stage2_real_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal stage2_real_1_ce0 : STD_LOGIC;
    signal stage2_real_1_we0 : STD_LOGIC;
    signal stage2_real_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_real_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal stage2_real_1_ce1 : STD_LOGIC;
    signal stage2_real_1_we1 : STD_LOGIC;
    signal stage2_real_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal stage2_imag_ce0 : STD_LOGIC;
    signal stage2_imag_we0 : STD_LOGIC;
    signal stage2_imag_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal stage2_imag_ce1 : STD_LOGIC;
    signal stage2_imag_we1 : STD_LOGIC;
    signal stage2_imag_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal stage2_imag_1_ce0 : STD_LOGIC;
    signal stage2_imag_1_we0 : STD_LOGIC;
    signal stage2_imag_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage2_imag_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal stage2_imag_1_ce1 : STD_LOGIC;
    signal stage2_imag_1_we1 : STD_LOGIC;
    signal stage2_imag_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_ap_start : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_ap_done : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_ap_idle : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_ap_ready : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_in_stream_TREADY : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_31_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_31_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_30_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_30_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_29_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_29_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_28_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_28_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_27_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_27_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_26_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_26_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_25_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_25_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_24_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_24_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_23_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_23_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_22_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_22_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_21_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_21_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_20_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_20_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_19_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_19_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_18_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_18_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_17_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_17_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_16_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_16_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_15_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_15_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_14_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_14_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_13_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_13_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_12_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_12_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_11_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_11_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_10_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_10_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_9_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_9_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_8_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_8_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_7_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_7_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_6_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_6_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_5_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_5_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_4_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_4_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_3_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_2_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_1_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_imag_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_31_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_31_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_30_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_30_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_29_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_29_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_28_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_28_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_27_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_27_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_26_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_26_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_25_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_25_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_24_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_24_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_23_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_23_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_22_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_22_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_21_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_21_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_20_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_20_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_19_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_19_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_18_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_18_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_17_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_17_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_16_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_16_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_15_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_15_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_14_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_14_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_13_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_13_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_12_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_12_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_11_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_11_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_10_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_10_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_9_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_9_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_8_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_8_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_7_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_7_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_6_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_6_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_5_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_5_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_4_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_4_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_3_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_2_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_1_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_input_loop_fu_928_data_real_out_ap_vld : STD_LOGIC;
    signal grp_fft32_Pipeline_2_fu_998_ap_start : STD_LOGIC;
    signal grp_fft32_Pipeline_2_fu_998_ap_done : STD_LOGIC;
    signal grp_fft32_Pipeline_2_fu_998_ap_idle : STD_LOGIC;
    signal grp_fft32_Pipeline_2_fu_998_ap_ready : STD_LOGIC;
    signal grp_fft32_Pipeline_2_fu_998_stage2_real_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fft32_Pipeline_2_fu_998_stage2_real_ce0 : STD_LOGIC;
    signal grp_fft32_Pipeline_2_fu_998_stage2_real_we0 : STD_LOGIC;
    signal grp_fft32_Pipeline_2_fu_998_stage2_real_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_2_fu_998_stage2_real_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fft32_Pipeline_2_fu_998_stage2_real_1_ce0 : STD_LOGIC;
    signal grp_fft32_Pipeline_2_fu_998_stage2_real_1_we0 : STD_LOGIC;
    signal grp_fft32_Pipeline_2_fu_998_stage2_real_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_2_fu_998_stage2_imag_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fft32_Pipeline_2_fu_998_stage2_imag_ce0 : STD_LOGIC;
    signal grp_fft32_Pipeline_2_fu_998_stage2_imag_we0 : STD_LOGIC;
    signal grp_fft32_Pipeline_2_fu_998_stage2_imag_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft32_Pipeline_2_fu_998_stage2_imag_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fft32_Pipeline_2_fu_998_stage2_imag_1_ce0 : STD_LOGIC;
    signal grp_fft32_Pipeline_2_fu_998_stage2_imag_1_we0 : STD_LOGIC;
    signal grp_fft32_Pipeline_2_fu_998_stage2_imag_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1006_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1006_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1006_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1006_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1006_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1006_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1014_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1014_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1014_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1014_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1014_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1014_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1022_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1022_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1022_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1022_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1022_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1022_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1030_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1030_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1030_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1030_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1030_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1030_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1038_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1038_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1038_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1038_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1038_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1038_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1046_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1046_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1046_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1046_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1046_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1046_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1054_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1054_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1054_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1054_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1054_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1054_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1062_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1062_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1062_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1062_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1062_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1062_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1070_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1070_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1070_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1070_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1070_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1070_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1078_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1078_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1078_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1078_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1078_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1078_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1086_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1086_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1086_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1086_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1086_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1086_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1094_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1094_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1094_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1094_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1094_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1094_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1102_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1102_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1102_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1102_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1102_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1102_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1110_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1110_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1110_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1110_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1110_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1110_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1118_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1118_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1118_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1118_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1118_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1118_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1126_ap_start : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1126_ap_done : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1126_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1126_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_16_4_s_fu_1126_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_generic_sincos_16_4_s_fu_1126_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fft32_Pipeline_output_loop_fu_1134_ap_start : STD_LOGIC;
    signal grp_fft32_Pipeline_output_loop_fu_1134_ap_done : STD_LOGIC;
    signal grp_fft32_Pipeline_output_loop_fu_1134_ap_idle : STD_LOGIC;
    signal grp_fft32_Pipeline_output_loop_fu_1134_ap_ready : STD_LOGIC;
    signal grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TREADY : STD_LOGIC;
    signal grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_ce0 : STD_LOGIC;
    signal grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_1_ce0 : STD_LOGIC;
    signal grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_ce0 : STD_LOGIC;
    signal grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_1_ce0 : STD_LOGIC;
    signal grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TDATA : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TVALID : STD_LOGIC;
    signal grp_fft32_Pipeline_input_loop_fu_928_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fft32_Pipeline_2_fu_998_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_generic_sincos_16_4_s_fu_1006_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_1014_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_1022_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_1030_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_1038_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_1046_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_1054_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_1062_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_1070_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_1078_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_1086_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_1094_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_1102_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_1110_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_1118_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_sincos_16_4_s_fu_1126_ap_start_reg : STD_LOGIC := '0';
    signal grp_fft32_Pipeline_output_loop_fu_1134_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal add_ln45_fu_3406_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_fu_3420_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_2_fu_3802_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_2_fu_3814_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_4_fu_4092_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_4_fu_4104_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_6_fu_4292_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_6_fu_4302_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_8_fu_4382_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_8_fu_4396_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_10_fu_4596_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_10_fu_4606_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_12_fu_4668_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_12_fu_4680_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_14_fu_4716_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_14_fu_4726_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_fu_3413_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_fu_3427_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_2_fu_3808_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_2_fu_3820_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_4_fu_4098_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_4_fu_4110_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_6_fu_4297_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_6_fu_4307_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_8_fu_4389_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_8_fu_4403_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_10_fu_4601_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_10_fu_4611_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_12_fu_4674_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_12_fu_4686_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_14_fu_4721_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_14_fu_4731_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_1_fu_3452_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_1_fu_3466_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_3_fu_3844_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_3_fu_3856_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_5_fu_4116_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_5_fu_4128_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_7_fu_4312_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_7_fu_4322_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_9_fu_4428_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_9_fu_4442_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_11_fu_4616_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_11_fu_4626_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_13_fu_4692_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_13_fu_4704_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_15_fu_4736_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln47_15_fu_4746_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_1_fu_3459_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_1_fu_3473_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_3_fu_3850_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_3_fu_3862_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_5_fu_4122_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_5_fu_4134_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_7_fu_4317_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_7_fu_4327_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_9_fu_4435_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_9_fu_4449_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_11_fu_4621_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_11_fu_4631_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_13_fu_4698_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_13_fu_4710_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln46_15_fu_4741_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln48_15_fu_4751_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_20_fu_1252_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_4_fu_1192_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_20_fu_1222_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_20_fu_1264_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_4_fu_1198_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_20_fu_1216_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_20_fu_1270_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_20_fu_1228_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_21_fu_1258_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_5_fu_1204_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_21_fu_1240_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_21_fu_1276_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_5_fu_1210_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_21_fu_1234_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_21_fu_1282_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_21_fu_1246_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_4_fu_1306_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_9_fu_1318_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_4_fu_1330_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_5_fu_1354_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_11_fu_1366_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_5_fu_1378_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_24_fu_1563_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_32_fu_1560_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_24_fu_1563_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_24_fu_1568_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_24_fu_1568_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_26_fu_1576_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_34_fu_1573_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_26_fu_1576_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_26_fu_1581_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_26_fu_1581_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_28_fu_1589_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_38_fu_1586_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_28_fu_1589_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_28_fu_1594_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_28_fu_1594_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_30_fu_1602_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_42_fu_1599_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_30_fu_1602_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_30_fu_1607_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_30_fu_1607_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_32_fu_1615_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_44_fu_1612_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_32_fu_1615_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_32_fu_1620_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_32_fu_1620_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_34_fu_1628_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_46_fu_1625_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_34_fu_1628_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_34_fu_1633_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_34_fu_1633_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal cr0_16_fu_1692_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_fu_1662_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_16_fu_1680_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_16_fu_1698_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_fu_1668_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_16_fu_1674_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_16_fu_1704_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_16_fu_1686_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_fu_1728_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_1_fu_1740_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_fu_1752_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4756_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4764_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4772_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4780_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4788_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4796_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4804_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4812_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4820_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4828_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4836_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4844_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_5_fu_1830_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_5_fu_1866_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_5_fu_1848_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_5_fu_1875_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_5_fu_1857_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_13_fu_1894_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_13_fu_1884_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_13_fu_1912_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_13_fu_1889_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_22_fu_2050_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_6_fu_1990_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_22_fu_2020_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_22_fu_2062_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_6_fu_1996_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_22_fu_2014_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_22_fu_2068_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_22_fu_2026_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_23_fu_2056_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_7_fu_2002_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_23_fu_2038_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_23_fu_2074_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_7_fu_2008_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_23_fu_2032_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_23_fu_2080_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_23_fu_2044_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_fu_2185_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_fu_2182_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_fu_2185_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_fu_2190_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_fu_2190_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_2_fu_2198_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_4_fu_2195_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_2_fu_2198_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_2_fu_2203_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_2_fu_2203_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_4_fu_2211_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_6_fu_2208_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_4_fu_2211_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_4_fu_2216_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_4_fu_2216_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal cr0_12_fu_2249_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_12_fu_2233_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_12_fu_2253_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_12_fu_2237_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_12_fu_2261_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_12_fu_2241_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_12_fu_2245_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_12_fu_2257_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_13_fu_2313_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_13_fu_2317_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_6_fu_2104_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_13_fu_2116_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_6_fu_2128_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_7_fu_2152_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_15_fu_2164_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_7_fu_2176_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_8_fu_2271_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_12_fu_2283_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_10_fu_2321_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_56_fu_2386_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_70_fu_2379_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_56_fu_2386_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_56_fu_2391_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_56_fu_2391_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln35_13_fu_2326_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_58_fu_2409_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_72_fu_2396_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_58_fu_2409_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_58_fu_2415_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_58_fu_2415_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln36_27_fu_2331_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_13_fu_2336_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_62_fu_2438_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_78_fu_2425_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_62_fu_2438_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_62_fu_2444_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_62_fu_2444_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal cr0_17_fu_2504_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_1_fu_2474_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_17_fu_2492_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_17_fu_2510_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_1_fu_2480_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_17_fu_2486_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_17_fu_2516_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_17_fu_2498_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_1_fu_2540_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_3_fu_2552_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_1_fu_2564_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_36_fu_2585_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_48_fu_2582_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_36_fu_2585_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_36_fu_2590_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_36_fu_2590_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_38_fu_2598_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_50_fu_2595_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_38_fu_2598_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_38_fu_2603_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_38_fu_2603_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_40_fu_2611_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_52_fu_2608_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_40_fu_2611_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_40_fu_2616_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_40_fu_2616_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_42_fu_2624_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_56_fu_2621_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_42_fu_2624_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_42_fu_2629_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_42_fu_2629_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_44_fu_2637_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_58_fu_2634_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_44_fu_2637_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_44_fu_2642_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_44_fu_2642_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_46_fu_2650_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_60_fu_2647_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_46_fu_2650_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_46_fu_2655_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_46_fu_2655_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_48_fu_2663_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_62_fu_2660_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_48_fu_2663_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_48_fu_2668_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_48_fu_2668_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_50_fu_2676_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_64_fu_2673_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_50_fu_2676_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_50_fu_2681_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_50_fu_2681_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_60_fu_2695_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_76_fu_2692_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_60_fu_2695_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_60_fu_2700_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_60_fu_2700_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4852_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4860_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4868_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4876_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4884_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4892_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_fu_2705_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_fu_2714_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_fu_2741_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_fu_2723_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_fu_2750_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_fu_2732_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_6_fu_2806_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_8_fu_2803_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_6_fu_2806_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_6_fu_2811_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_6_fu_2811_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_8_fu_2819_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_10_fu_2816_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_8_fu_2819_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_8_fu_2824_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_8_fu_2824_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_10_fu_2832_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_12_fu_2829_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_10_fu_2832_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_10_fu_2837_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_10_fu_2837_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_52_fu_2845_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_66_fu_2842_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_52_fu_2845_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_52_fu_2850_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_52_fu_2850_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_54_fu_2858_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_68_fu_2855_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_54_fu_2858_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_54_fu_2863_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_54_fu_2863_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal cr0_18_fu_2976_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_2_fu_2916_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_18_fu_2946_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_18_fu_2988_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_2_fu_2922_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_18_fu_2940_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_18_fu_2994_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_18_fu_2952_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_19_fu_2982_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_3_fu_2928_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_19_fu_2964_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_19_fu_3000_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_3_fu_2934_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_19_fu_2958_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_19_fu_3006_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_19_fu_2970_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_2_fu_3030_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_5_fu_3042_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_2_fu_3054_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln35_3_fu_3078_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln36_7_fu_3090_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln37_3_fu_3102_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4900_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4908_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4916_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4923_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4930_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4938_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_6_fu_3164_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_6_fu_3200_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_6_fu_3182_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_6_fu_3209_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_6_fu_3191_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_14_fu_3228_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_14_fu_3218_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_14_fu_3246_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_14_fu_3223_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4946_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4954_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4962_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4969_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4976_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4984_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_7_fu_3276_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_7_fu_3312_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_7_fu_3294_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_7_fu_3321_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_7_fu_3303_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_15_fu_3340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_15_fu_3330_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_15_fu_3358_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_15_fu_3335_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4992_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4999_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln2_fu_3388_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_15_fu_3108_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln3_fu_3397_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_15_fu_3112_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5006_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5014_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln10_s_fu_3434_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_9_fu_3116_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_s_fu_3443_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_9_fu_3120_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5022_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5029_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5036_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5044_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5052_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5059_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5066_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5074_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5082_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5089_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5096_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5103_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5110_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5117_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_1_fu_3552_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_1_fu_3561_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_1_fu_3588_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_1_fu_3570_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_1_fu_3597_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_1_fu_3579_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_12_fu_3653_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_14_fu_3650_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_12_fu_3653_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_12_fu_3658_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_12_fu_3658_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_14_fu_3666_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_18_fu_3663_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_14_fu_3666_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_14_fu_3671_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_14_fu_3671_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_16_fu_3679_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_22_fu_3676_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_16_fu_3679_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_16_fu_3684_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_16_fu_3684_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_18_fu_3692_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_26_fu_3689_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_18_fu_3692_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_18_fu_3697_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_18_fu_3697_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_20_fu_3705_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_28_fu_3702_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_20_fu_3705_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_20_fu_3710_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_20_fu_3710_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln10_22_fu_3718_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_30_fu_3715_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_22_fu_3718_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_22_fu_3723_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_22_fu_3723_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ai0_14_fu_3728_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_14_fu_3732_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_15_fu_3756_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_15_fu_3760_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5124_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5131_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln10_1_fu_3784_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_1_fu_3793_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5138_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5145_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln10_2_fu_3826_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_2_fu_3835_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_12_fu_3736_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_64_fu_3881_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_82_fu_3868_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_64_fu_3881_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_64_fu_3887_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_64_fu_3887_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln35_14_fu_3741_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_66_fu_3900_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_86_fu_3893_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_66_fu_3900_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_66_fu_3905_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_66_fu_3905_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln36_29_fu_3746_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_68_fu_3923_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_88_fu_3910_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_68_fu_3923_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_68_fu_3929_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_68_fu_3929_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln37_14_fu_3751_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_70_fu_3948_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_92_fu_3935_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_70_fu_3948_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_70_fu_3954_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_70_fu_3954_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal a_imag_14_fu_3764_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_72_fu_3973_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_96_fu_3960_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_72_fu_3973_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_72_fu_3979_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_72_fu_3979_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln35_15_fu_3769_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_74_fu_3998_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_100_fu_3985_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_74_fu_3998_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_74_fu_4004_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_74_fu_4004_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln36_31_fu_3774_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_76_fu_4023_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_104_fu_4010_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_76_fu_4023_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_76_fu_4029_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_76_fu_4029_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln37_15_fu_3779_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln10_78_fu_4048_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln10_108_fu_4035_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln10_78_fu_4048_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln11_78_fu_4054_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln11_78_fu_4054_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal a_real_17_fu_4060_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_17_fu_4064_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_13_fu_4068_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_13_fu_4072_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5152_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5159_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5166_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5173_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5180_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5187_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal br_2_fu_4140_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_2_fu_4149_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_2_fu_4176_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_2_fu_4158_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_2_fu_4185_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_2_fu_4167_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5194_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5201_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5208_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5215_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5222_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5229_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5236_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5244_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln10_7_fu_4364_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_real_19_fu_4332_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_7_fu_4373_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_19_fu_4336_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5252_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5259_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln10_8_fu_4410_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_17_fu_4340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln11_8_fu_4419_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_17_fu_4344_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5266_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5274_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5282_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5290_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5298_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5306_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5314_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5322_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5330_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5338_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5346_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_5354_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal a_real_21_fu_4636_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_imag_21_fu_4640_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_21_fu_4644_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_21_fu_4648_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4756_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4756_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_fu_4764_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4764_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4772_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4772_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4780_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4780_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4788_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4788_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4796_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4796_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4804_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4804_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4812_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4812_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4820_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4820_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4828_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4828_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4836_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4836_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4844_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4844_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4852_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4852_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4860_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4860_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4868_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4868_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4876_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4876_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4884_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4884_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4892_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4892_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4900_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4900_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4908_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4908_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4916_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4916_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4923_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4923_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4930_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4930_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4938_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4938_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4946_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4946_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4954_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4954_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4962_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4962_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4969_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4969_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4976_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4976_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4984_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4984_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4992_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4992_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4999_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4999_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5006_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5014_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5022_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5022_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5029_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5029_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5036_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5036_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5044_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5044_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5052_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5052_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5059_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5059_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5066_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5066_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5074_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5074_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5082_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5082_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5089_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5089_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5096_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5096_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5103_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5103_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5110_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5110_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5117_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5117_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5124_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5124_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5131_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5131_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5138_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5138_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5145_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5145_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5152_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5152_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5159_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5159_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5166_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5166_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5173_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5173_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5180_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5180_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5187_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5187_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5194_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5194_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5201_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5201_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5208_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5208_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5215_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5215_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5222_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5222_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5229_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5229_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5236_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5236_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5244_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5244_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5252_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5252_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5259_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5259_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5266_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5266_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5274_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5274_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5282_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5282_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5290_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5290_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5298_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5298_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5306_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5306_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5314_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5314_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5322_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5322_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5330_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5330_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5338_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5338_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5346_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5346_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5354_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5354_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4756_ce : STD_LOGIC;
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal grp_fu_4764_ce : STD_LOGIC;
    signal grp_fu_4772_ce : STD_LOGIC;
    signal grp_fu_4780_ce : STD_LOGIC;
    signal grp_fu_4788_ce : STD_LOGIC;
    signal grp_fu_4796_ce : STD_LOGIC;
    signal grp_fu_4804_ce : STD_LOGIC;
    signal grp_fu_4812_ce : STD_LOGIC;
    signal grp_fu_4820_ce : STD_LOGIC;
    signal grp_fu_4828_ce : STD_LOGIC;
    signal grp_fu_4836_ce : STD_LOGIC;
    signal grp_fu_4844_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal regslice_both_out_stream_U_apdone_blk : STD_LOGIC;
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal regslice_both_in_stream_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (47 downto 0);
    signal in_stream_TVALID_int_regslice : STD_LOGIC;
    signal in_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_stream_U_ack_in : STD_LOGIC;
    signal out_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_stream_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fft32_fft32_Pipeline_input_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_TVALID : IN STD_LOGIC;
        in_stream_TDATA : IN STD_LOGIC_VECTOR (47 downto 0);
        in_stream_TREADY : OUT STD_LOGIC;
        data_imag_31_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_31_out_ap_vld : OUT STD_LOGIC;
        data_imag_30_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_30_out_ap_vld : OUT STD_LOGIC;
        data_imag_29_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_29_out_ap_vld : OUT STD_LOGIC;
        data_imag_28_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_28_out_ap_vld : OUT STD_LOGIC;
        data_imag_27_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_27_out_ap_vld : OUT STD_LOGIC;
        data_imag_26_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_26_out_ap_vld : OUT STD_LOGIC;
        data_imag_25_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_25_out_ap_vld : OUT STD_LOGIC;
        data_imag_24_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_24_out_ap_vld : OUT STD_LOGIC;
        data_imag_23_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_23_out_ap_vld : OUT STD_LOGIC;
        data_imag_22_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_22_out_ap_vld : OUT STD_LOGIC;
        data_imag_21_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_21_out_ap_vld : OUT STD_LOGIC;
        data_imag_20_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_20_out_ap_vld : OUT STD_LOGIC;
        data_imag_19_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_19_out_ap_vld : OUT STD_LOGIC;
        data_imag_18_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_18_out_ap_vld : OUT STD_LOGIC;
        data_imag_17_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_17_out_ap_vld : OUT STD_LOGIC;
        data_imag_16_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_16_out_ap_vld : OUT STD_LOGIC;
        data_imag_15_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_15_out_ap_vld : OUT STD_LOGIC;
        data_imag_14_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_14_out_ap_vld : OUT STD_LOGIC;
        data_imag_13_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_13_out_ap_vld : OUT STD_LOGIC;
        data_imag_12_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_12_out_ap_vld : OUT STD_LOGIC;
        data_imag_11_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_11_out_ap_vld : OUT STD_LOGIC;
        data_imag_10_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_10_out_ap_vld : OUT STD_LOGIC;
        data_imag_9_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_9_out_ap_vld : OUT STD_LOGIC;
        data_imag_8_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_8_out_ap_vld : OUT STD_LOGIC;
        data_imag_7_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_7_out_ap_vld : OUT STD_LOGIC;
        data_imag_6_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_6_out_ap_vld : OUT STD_LOGIC;
        data_imag_5_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_5_out_ap_vld : OUT STD_LOGIC;
        data_imag_4_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_4_out_ap_vld : OUT STD_LOGIC;
        data_imag_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_3_out_ap_vld : OUT STD_LOGIC;
        data_imag_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_2_out_ap_vld : OUT STD_LOGIC;
        data_imag_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_1_out_ap_vld : OUT STD_LOGIC;
        data_imag_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_imag_out_ap_vld : OUT STD_LOGIC;
        data_real_31_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_31_out_ap_vld : OUT STD_LOGIC;
        data_real_30_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_30_out_ap_vld : OUT STD_LOGIC;
        data_real_29_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_29_out_ap_vld : OUT STD_LOGIC;
        data_real_28_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_28_out_ap_vld : OUT STD_LOGIC;
        data_real_27_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_27_out_ap_vld : OUT STD_LOGIC;
        data_real_26_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_26_out_ap_vld : OUT STD_LOGIC;
        data_real_25_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_25_out_ap_vld : OUT STD_LOGIC;
        data_real_24_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_24_out_ap_vld : OUT STD_LOGIC;
        data_real_23_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_23_out_ap_vld : OUT STD_LOGIC;
        data_real_22_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_22_out_ap_vld : OUT STD_LOGIC;
        data_real_21_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_21_out_ap_vld : OUT STD_LOGIC;
        data_real_20_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_20_out_ap_vld : OUT STD_LOGIC;
        data_real_19_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_19_out_ap_vld : OUT STD_LOGIC;
        data_real_18_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_18_out_ap_vld : OUT STD_LOGIC;
        data_real_17_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_17_out_ap_vld : OUT STD_LOGIC;
        data_real_16_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_16_out_ap_vld : OUT STD_LOGIC;
        data_real_15_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_15_out_ap_vld : OUT STD_LOGIC;
        data_real_14_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_14_out_ap_vld : OUT STD_LOGIC;
        data_real_13_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_13_out_ap_vld : OUT STD_LOGIC;
        data_real_12_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_12_out_ap_vld : OUT STD_LOGIC;
        data_real_11_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_11_out_ap_vld : OUT STD_LOGIC;
        data_real_10_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_10_out_ap_vld : OUT STD_LOGIC;
        data_real_9_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_9_out_ap_vld : OUT STD_LOGIC;
        data_real_8_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_8_out_ap_vld : OUT STD_LOGIC;
        data_real_7_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_7_out_ap_vld : OUT STD_LOGIC;
        data_real_6_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_6_out_ap_vld : OUT STD_LOGIC;
        data_real_5_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_5_out_ap_vld : OUT STD_LOGIC;
        data_real_4_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_4_out_ap_vld : OUT STD_LOGIC;
        data_real_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_3_out_ap_vld : OUT STD_LOGIC;
        data_real_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_2_out_ap_vld : OUT STD_LOGIC;
        data_real_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_1_out_ap_vld : OUT STD_LOGIC;
        data_real_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_real_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fft32_fft32_Pipeline_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stage2_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        stage2_real_ce0 : OUT STD_LOGIC;
        stage2_real_we0 : OUT STD_LOGIC;
        stage2_real_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        stage2_real_1_ce0 : OUT STD_LOGIC;
        stage2_real_1_we0 : OUT STD_LOGIC;
        stage2_real_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        stage2_imag_ce0 : OUT STD_LOGIC;
        stage2_imag_we0 : OUT STD_LOGIC;
        stage2_imag_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        stage2_imag_1_ce0 : OUT STD_LOGIC;
        stage2_imag_1_we0 : OUT STD_LOGIC;
        stage2_imag_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fft32_generic_sincos_16_4_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_val : IN STD_LOGIC_VECTOR (13 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component fft32_fft32_Pipeline_output_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        stage2_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        stage2_real_ce0 : OUT STD_LOGIC;
        stage2_real_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_real_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        stage2_real_1_ce0 : OUT STD_LOGIC;
        stage2_real_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        stage2_imag_ce0 : OUT STD_LOGIC;
        stage2_imag_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage2_imag_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        stage2_imag_1_ce0 : OUT STD_LOGIC;
        stage2_imag_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
        out_stream_TVALID : OUT STD_LOGIC );
    end component;


    component fft32_mul_16s_14s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component fft32_mac_mulsub_16s_14s_28s_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component fft32_mac_muladd_16s_14s_28s_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component fft32_stage2_real_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fft32_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    stage2_real_U : component fft32_stage2_real_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => stage2_real_address0,
        ce0 => stage2_real_ce0,
        we0 => stage2_real_we0,
        d0 => stage2_real_d0,
        q0 => stage2_real_q0,
        address1 => stage2_real_address1,
        ce1 => stage2_real_ce1,
        we1 => stage2_real_we1,
        d1 => stage2_real_d1);

    stage2_real_1_U : component fft32_stage2_real_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => stage2_real_1_address0,
        ce0 => stage2_real_1_ce0,
        we0 => stage2_real_1_we0,
        d0 => stage2_real_1_d0,
        q0 => stage2_real_1_q0,
        address1 => stage2_real_1_address1,
        ce1 => stage2_real_1_ce1,
        we1 => stage2_real_1_we1,
        d1 => stage2_real_1_d1);

    stage2_imag_U : component fft32_stage2_real_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => stage2_imag_address0,
        ce0 => stage2_imag_ce0,
        we0 => stage2_imag_we0,
        d0 => stage2_imag_d0,
        q0 => stage2_imag_q0,
        address1 => stage2_imag_address1,
        ce1 => stage2_imag_ce1,
        we1 => stage2_imag_we1,
        d1 => stage2_imag_d1);

    stage2_imag_1_U : component fft32_stage2_real_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => stage2_imag_1_address0,
        ce0 => stage2_imag_1_ce0,
        we0 => stage2_imag_1_we0,
        d0 => stage2_imag_1_d0,
        q0 => stage2_imag_1_q0,
        address1 => stage2_imag_1_address1,
        ce1 => stage2_imag_1_ce1,
        we1 => stage2_imag_1_we1,
        d1 => stage2_imag_1_d1);

    grp_fft32_Pipeline_input_loop_fu_928 : component fft32_fft32_Pipeline_input_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fft32_Pipeline_input_loop_fu_928_ap_start,
        ap_done => grp_fft32_Pipeline_input_loop_fu_928_ap_done,
        ap_idle => grp_fft32_Pipeline_input_loop_fu_928_ap_idle,
        ap_ready => grp_fft32_Pipeline_input_loop_fu_928_ap_ready,
        in_stream_TVALID => in_stream_TVALID_int_regslice,
        in_stream_TDATA => in_stream_TDATA_int_regslice,
        in_stream_TREADY => grp_fft32_Pipeline_input_loop_fu_928_in_stream_TREADY,
        data_imag_31_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_31_out,
        data_imag_31_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_31_out_ap_vld,
        data_imag_30_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_30_out,
        data_imag_30_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_30_out_ap_vld,
        data_imag_29_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_29_out,
        data_imag_29_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_29_out_ap_vld,
        data_imag_28_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_28_out,
        data_imag_28_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_28_out_ap_vld,
        data_imag_27_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_27_out,
        data_imag_27_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_27_out_ap_vld,
        data_imag_26_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_26_out,
        data_imag_26_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_26_out_ap_vld,
        data_imag_25_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_25_out,
        data_imag_25_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_25_out_ap_vld,
        data_imag_24_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_24_out,
        data_imag_24_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_24_out_ap_vld,
        data_imag_23_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_23_out,
        data_imag_23_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_23_out_ap_vld,
        data_imag_22_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_22_out,
        data_imag_22_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_22_out_ap_vld,
        data_imag_21_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_21_out,
        data_imag_21_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_21_out_ap_vld,
        data_imag_20_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_20_out,
        data_imag_20_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_20_out_ap_vld,
        data_imag_19_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_19_out,
        data_imag_19_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_19_out_ap_vld,
        data_imag_18_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_18_out,
        data_imag_18_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_18_out_ap_vld,
        data_imag_17_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_17_out,
        data_imag_17_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_17_out_ap_vld,
        data_imag_16_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_16_out,
        data_imag_16_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_16_out_ap_vld,
        data_imag_15_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_15_out,
        data_imag_15_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_15_out_ap_vld,
        data_imag_14_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_14_out,
        data_imag_14_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_14_out_ap_vld,
        data_imag_13_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_13_out,
        data_imag_13_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_13_out_ap_vld,
        data_imag_12_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_12_out,
        data_imag_12_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_12_out_ap_vld,
        data_imag_11_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_11_out,
        data_imag_11_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_11_out_ap_vld,
        data_imag_10_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_10_out,
        data_imag_10_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_10_out_ap_vld,
        data_imag_9_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_9_out,
        data_imag_9_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_9_out_ap_vld,
        data_imag_8_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_8_out,
        data_imag_8_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_8_out_ap_vld,
        data_imag_7_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_7_out,
        data_imag_7_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_7_out_ap_vld,
        data_imag_6_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_6_out,
        data_imag_6_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_6_out_ap_vld,
        data_imag_5_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_5_out,
        data_imag_5_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_5_out_ap_vld,
        data_imag_4_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_4_out,
        data_imag_4_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_4_out_ap_vld,
        data_imag_3_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_3_out,
        data_imag_3_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_3_out_ap_vld,
        data_imag_2_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_2_out,
        data_imag_2_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_2_out_ap_vld,
        data_imag_1_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_1_out,
        data_imag_1_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_1_out_ap_vld,
        data_imag_out => grp_fft32_Pipeline_input_loop_fu_928_data_imag_out,
        data_imag_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_imag_out_ap_vld,
        data_real_31_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_31_out,
        data_real_31_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_31_out_ap_vld,
        data_real_30_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_30_out,
        data_real_30_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_30_out_ap_vld,
        data_real_29_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_29_out,
        data_real_29_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_29_out_ap_vld,
        data_real_28_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_28_out,
        data_real_28_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_28_out_ap_vld,
        data_real_27_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_27_out,
        data_real_27_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_27_out_ap_vld,
        data_real_26_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_26_out,
        data_real_26_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_26_out_ap_vld,
        data_real_25_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_25_out,
        data_real_25_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_25_out_ap_vld,
        data_real_24_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_24_out,
        data_real_24_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_24_out_ap_vld,
        data_real_23_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_23_out,
        data_real_23_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_23_out_ap_vld,
        data_real_22_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_22_out,
        data_real_22_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_22_out_ap_vld,
        data_real_21_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_21_out,
        data_real_21_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_21_out_ap_vld,
        data_real_20_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_20_out,
        data_real_20_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_20_out_ap_vld,
        data_real_19_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_19_out,
        data_real_19_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_19_out_ap_vld,
        data_real_18_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_18_out,
        data_real_18_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_18_out_ap_vld,
        data_real_17_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_17_out,
        data_real_17_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_17_out_ap_vld,
        data_real_16_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_16_out,
        data_real_16_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_16_out_ap_vld,
        data_real_15_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_15_out,
        data_real_15_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_15_out_ap_vld,
        data_real_14_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_14_out,
        data_real_14_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_14_out_ap_vld,
        data_real_13_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_13_out,
        data_real_13_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_13_out_ap_vld,
        data_real_12_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_12_out,
        data_real_12_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_12_out_ap_vld,
        data_real_11_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_11_out,
        data_real_11_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_11_out_ap_vld,
        data_real_10_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_10_out,
        data_real_10_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_10_out_ap_vld,
        data_real_9_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_9_out,
        data_real_9_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_9_out_ap_vld,
        data_real_8_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_8_out,
        data_real_8_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_8_out_ap_vld,
        data_real_7_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_7_out,
        data_real_7_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_7_out_ap_vld,
        data_real_6_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_6_out,
        data_real_6_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_6_out_ap_vld,
        data_real_5_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_5_out,
        data_real_5_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_5_out_ap_vld,
        data_real_4_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_4_out,
        data_real_4_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_4_out_ap_vld,
        data_real_3_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_3_out,
        data_real_3_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_3_out_ap_vld,
        data_real_2_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_2_out,
        data_real_2_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_2_out_ap_vld,
        data_real_1_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_1_out,
        data_real_1_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_1_out_ap_vld,
        data_real_out => grp_fft32_Pipeline_input_loop_fu_928_data_real_out,
        data_real_out_ap_vld => grp_fft32_Pipeline_input_loop_fu_928_data_real_out_ap_vld);

    grp_fft32_Pipeline_2_fu_998 : component fft32_fft32_Pipeline_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fft32_Pipeline_2_fu_998_ap_start,
        ap_done => grp_fft32_Pipeline_2_fu_998_ap_done,
        ap_idle => grp_fft32_Pipeline_2_fu_998_ap_idle,
        ap_ready => grp_fft32_Pipeline_2_fu_998_ap_ready,
        stage2_real_address0 => grp_fft32_Pipeline_2_fu_998_stage2_real_address0,
        stage2_real_ce0 => grp_fft32_Pipeline_2_fu_998_stage2_real_ce0,
        stage2_real_we0 => grp_fft32_Pipeline_2_fu_998_stage2_real_we0,
        stage2_real_d0 => grp_fft32_Pipeline_2_fu_998_stage2_real_d0,
        stage2_real_1_address0 => grp_fft32_Pipeline_2_fu_998_stage2_real_1_address0,
        stage2_real_1_ce0 => grp_fft32_Pipeline_2_fu_998_stage2_real_1_ce0,
        stage2_real_1_we0 => grp_fft32_Pipeline_2_fu_998_stage2_real_1_we0,
        stage2_real_1_d0 => grp_fft32_Pipeline_2_fu_998_stage2_real_1_d0,
        stage2_imag_address0 => grp_fft32_Pipeline_2_fu_998_stage2_imag_address0,
        stage2_imag_ce0 => grp_fft32_Pipeline_2_fu_998_stage2_imag_ce0,
        stage2_imag_we0 => grp_fft32_Pipeline_2_fu_998_stage2_imag_we0,
        stage2_imag_d0 => grp_fft32_Pipeline_2_fu_998_stage2_imag_d0,
        stage2_imag_1_address0 => grp_fft32_Pipeline_2_fu_998_stage2_imag_1_address0,
        stage2_imag_1_ce0 => grp_fft32_Pipeline_2_fu_998_stage2_imag_1_ce0,
        stage2_imag_1_we0 => grp_fft32_Pipeline_2_fu_998_stage2_imag_1_we0,
        stage2_imag_1_d0 => grp_fft32_Pipeline_2_fu_998_stage2_imag_1_d0);

    grp_generic_sincos_16_4_s_fu_1006 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_1006_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_1006_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_1006_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_1006_ap_ready,
        in_val => ap_const_lv14_0,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_1006_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_1006_ap_return_1);

    grp_generic_sincos_16_4_s_fu_1014 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_1014_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_1014_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_1014_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_1014_ap_ready,
        in_val => ap_const_lv14_3CDB,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_1014_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_1014_ap_return_1);

    grp_generic_sincos_16_4_s_fu_1022 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_1022_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_1022_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_1022_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_1022_ap_ready,
        in_val => ap_const_lv14_39B7,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_1022_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_1022_ap_return_1);

    grp_generic_sincos_16_4_s_fu_1030 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_1030_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_1030_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_1030_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_1030_ap_ready,
        in_val => ap_const_lv14_3693,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_1030_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_1030_ap_return_1);

    grp_generic_sincos_16_4_s_fu_1038 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_1038_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_1038_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_1038_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_1038_ap_ready,
        in_val => ap_const_lv14_336F,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_1038_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_1038_ap_return_1);

    grp_generic_sincos_16_4_s_fu_1046 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_1046_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_1046_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_1046_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_1046_ap_ready,
        in_val => ap_const_lv14_2D26,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_1046_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_1046_ap_return_1);

    grp_generic_sincos_16_4_s_fu_1054 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_1054_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_1054_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_1054_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_1054_ap_ready,
        in_val => ap_const_lv14_23B9,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_1054_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_1054_ap_return_1);

    grp_generic_sincos_16_4_s_fu_1062 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_1062_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_1062_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_1062_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_1062_ap_ready,
        in_val => ap_const_lv14_304A,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_1062_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_1062_ap_return_1);

    grp_generic_sincos_16_4_s_fu_1070 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_1070_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_1070_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_1070_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_1070_ap_ready,
        in_val => ap_const_lv14_2A02,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_1070_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_1070_ap_return_1);

    grp_generic_sincos_16_4_s_fu_1078 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_1078_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_1078_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_1078_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_1078_ap_ready,
        in_val => ap_const_lv14_26DE,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_1078_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_1078_ap_return_1);

    grp_generic_sincos_16_4_s_fu_1086 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_1086_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_1086_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_1086_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_1086_ap_ready,
        in_val => ap_const_lv14_2095,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_1086_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_1086_ap_return_1);

    grp_generic_sincos_16_4_s_fu_1094 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_1094_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_1094_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_1094_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_1094_ap_ready,
        in_val => ap_const_lv14_1D71,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_1094_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_1094_ap_return_1);

    grp_generic_sincos_16_4_s_fu_1102 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_1102_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_1102_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_1102_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_1102_ap_ready,
        in_val => ap_const_lv14_1A4D,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_1102_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_1102_ap_return_1);

    grp_generic_sincos_16_4_s_fu_1110 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_1110_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_1110_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_1110_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_1110_ap_ready,
        in_val => ap_const_lv14_1728,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_1110_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_1110_ap_return_1);

    grp_generic_sincos_16_4_s_fu_1118 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_1118_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_1118_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_1118_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_1118_ap_ready,
        in_val => ap_const_lv14_1404,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_1118_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_1118_ap_return_1);

    grp_generic_sincos_16_4_s_fu_1126 : component fft32_generic_sincos_16_4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_16_4_s_fu_1126_ap_start,
        ap_done => grp_generic_sincos_16_4_s_fu_1126_ap_done,
        ap_idle => grp_generic_sincos_16_4_s_fu_1126_ap_idle,
        ap_ready => grp_generic_sincos_16_4_s_fu_1126_ap_ready,
        in_val => ap_const_lv14_10E0,
        ap_return_0 => grp_generic_sincos_16_4_s_fu_1126_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_4_s_fu_1126_ap_return_1);

    grp_fft32_Pipeline_output_loop_fu_1134 : component fft32_fft32_Pipeline_output_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fft32_Pipeline_output_loop_fu_1134_ap_start,
        ap_done => grp_fft32_Pipeline_output_loop_fu_1134_ap_done,
        ap_idle => grp_fft32_Pipeline_output_loop_fu_1134_ap_idle,
        ap_ready => grp_fft32_Pipeline_output_loop_fu_1134_ap_ready,
        out_stream_TREADY => grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TREADY,
        stage2_real_address0 => grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_address0,
        stage2_real_ce0 => grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_ce0,
        stage2_real_q0 => stage2_real_q0,
        stage2_real_1_address0 => grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_1_address0,
        stage2_real_1_ce0 => grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_1_ce0,
        stage2_real_1_q0 => stage2_real_1_q0,
        stage2_imag_address0 => grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_address0,
        stage2_imag_ce0 => grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_ce0,
        stage2_imag_q0 => stage2_imag_q0,
        stage2_imag_1_address0 => grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_1_address0,
        stage2_imag_1_ce0 => grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_1_ce0,
        stage2_imag_1_q0 => stage2_imag_1_q0,
        out_stream_TDATA => grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TDATA,
        out_stream_TVALID => grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TVALID);

    mul_16s_14s_28_1_1_U87 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_24_fu_1563_p0,
        din1 => mul_ln10_24_fu_1563_p1,
        dout => mul_ln10_24_fu_1563_p2);

    mul_16s_14s_28_1_1_U88 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_24_fu_1568_p0,
        din1 => mul_ln11_24_fu_1568_p1,
        dout => mul_ln11_24_fu_1568_p2);

    mul_16s_14s_28_1_1_U89 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_26_fu_1576_p0,
        din1 => mul_ln10_26_fu_1576_p1,
        dout => mul_ln10_26_fu_1576_p2);

    mul_16s_14s_28_1_1_U90 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_26_fu_1581_p0,
        din1 => mul_ln11_26_fu_1581_p1,
        dout => mul_ln11_26_fu_1581_p2);

    mul_16s_14s_28_1_1_U91 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_28_fu_1589_p0,
        din1 => mul_ln10_28_fu_1589_p1,
        dout => mul_ln10_28_fu_1589_p2);

    mul_16s_14s_28_1_1_U92 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_28_fu_1594_p0,
        din1 => mul_ln11_28_fu_1594_p1,
        dout => mul_ln11_28_fu_1594_p2);

    mul_16s_14s_28_1_1_U93 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_30_fu_1602_p0,
        din1 => mul_ln10_30_fu_1602_p1,
        dout => mul_ln10_30_fu_1602_p2);

    mul_16s_14s_28_1_1_U94 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_30_fu_1607_p0,
        din1 => mul_ln11_30_fu_1607_p1,
        dout => mul_ln11_30_fu_1607_p2);

    mul_16s_14s_28_1_1_U95 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_32_fu_1615_p0,
        din1 => mul_ln10_32_fu_1615_p1,
        dout => mul_ln10_32_fu_1615_p2);

    mul_16s_14s_28_1_1_U96 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_32_fu_1620_p0,
        din1 => mul_ln11_32_fu_1620_p1,
        dout => mul_ln11_32_fu_1620_p2);

    mul_16s_14s_28_1_1_U97 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_34_fu_1628_p0,
        din1 => mul_ln10_34_fu_1628_p1,
        dout => mul_ln10_34_fu_1628_p2);

    mul_16s_14s_28_1_1_U98 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_34_fu_1633_p0,
        din1 => mul_ln11_34_fu_1633_p1,
        dout => mul_ln11_34_fu_1633_p2);

    mul_16s_14s_28_1_1_U99 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_fu_2185_p0,
        din1 => mul_ln10_fu_2185_p1,
        dout => mul_ln10_fu_2185_p2);

    mul_16s_14s_28_1_1_U100 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_fu_2190_p0,
        din1 => mul_ln11_fu_2190_p1,
        dout => mul_ln11_fu_2190_p2);

    mul_16s_14s_28_1_1_U101 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_2_fu_2198_p0,
        din1 => mul_ln10_2_fu_2198_p1,
        dout => mul_ln10_2_fu_2198_p2);

    mul_16s_14s_28_1_1_U102 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_2_fu_2203_p0,
        din1 => mul_ln11_2_fu_2203_p1,
        dout => mul_ln11_2_fu_2203_p2);

    mul_16s_14s_28_1_1_U103 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_4_fu_2211_p0,
        din1 => mul_ln10_4_fu_2211_p1,
        dout => mul_ln10_4_fu_2211_p2);

    mul_16s_14s_28_1_1_U104 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_4_fu_2216_p0,
        din1 => mul_ln11_4_fu_2216_p1,
        dout => mul_ln11_4_fu_2216_p2);

    mul_16s_14s_28_1_1_U105 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_56_fu_2386_p0,
        din1 => mul_ln10_56_fu_2386_p1,
        dout => mul_ln10_56_fu_2386_p2);

    mul_16s_14s_28_1_1_U106 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_56_fu_2391_p0,
        din1 => mul_ln11_56_fu_2391_p1,
        dout => mul_ln11_56_fu_2391_p2);

    mul_16s_14s_28_1_1_U107 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_58_fu_2409_p0,
        din1 => mul_ln10_58_fu_2409_p1,
        dout => mul_ln10_58_fu_2409_p2);

    mul_16s_14s_28_1_1_U108 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_58_fu_2415_p0,
        din1 => mul_ln11_58_fu_2415_p1,
        dout => mul_ln11_58_fu_2415_p2);

    mul_16s_14s_28_1_1_U109 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_62_fu_2438_p0,
        din1 => mul_ln10_62_fu_2438_p1,
        dout => mul_ln10_62_fu_2438_p2);

    mul_16s_14s_28_1_1_U110 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_62_fu_2444_p0,
        din1 => mul_ln11_62_fu_2444_p1,
        dout => mul_ln11_62_fu_2444_p2);

    mul_16s_14s_28_1_1_U111 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_36_fu_2585_p0,
        din1 => mul_ln10_36_fu_2585_p1,
        dout => mul_ln10_36_fu_2585_p2);

    mul_16s_14s_28_1_1_U112 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_36_fu_2590_p0,
        din1 => mul_ln11_36_fu_2590_p1,
        dout => mul_ln11_36_fu_2590_p2);

    mul_16s_14s_28_1_1_U113 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_38_fu_2598_p0,
        din1 => mul_ln10_38_fu_2598_p1,
        dout => mul_ln10_38_fu_2598_p2);

    mul_16s_14s_28_1_1_U114 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_38_fu_2603_p0,
        din1 => mul_ln11_38_fu_2603_p1,
        dout => mul_ln11_38_fu_2603_p2);

    mul_16s_14s_28_1_1_U115 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_40_fu_2611_p0,
        din1 => mul_ln10_40_fu_2611_p1,
        dout => mul_ln10_40_fu_2611_p2);

    mul_16s_14s_28_1_1_U116 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_40_fu_2616_p0,
        din1 => mul_ln11_40_fu_2616_p1,
        dout => mul_ln11_40_fu_2616_p2);

    mul_16s_14s_28_1_1_U117 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_42_fu_2624_p0,
        din1 => mul_ln10_42_fu_2624_p1,
        dout => mul_ln10_42_fu_2624_p2);

    mul_16s_14s_28_1_1_U118 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_42_fu_2629_p0,
        din1 => mul_ln11_42_fu_2629_p1,
        dout => mul_ln11_42_fu_2629_p2);

    mul_16s_14s_28_1_1_U119 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_44_fu_2637_p0,
        din1 => mul_ln10_44_fu_2637_p1,
        dout => mul_ln10_44_fu_2637_p2);

    mul_16s_14s_28_1_1_U120 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_44_fu_2642_p0,
        din1 => mul_ln11_44_fu_2642_p1,
        dout => mul_ln11_44_fu_2642_p2);

    mul_16s_14s_28_1_1_U121 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_46_fu_2650_p0,
        din1 => mul_ln10_46_fu_2650_p1,
        dout => mul_ln10_46_fu_2650_p2);

    mul_16s_14s_28_1_1_U122 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_46_fu_2655_p0,
        din1 => mul_ln11_46_fu_2655_p1,
        dout => mul_ln11_46_fu_2655_p2);

    mul_16s_14s_28_1_1_U123 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_48_fu_2663_p0,
        din1 => mul_ln10_48_fu_2663_p1,
        dout => mul_ln10_48_fu_2663_p2);

    mul_16s_14s_28_1_1_U124 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_48_fu_2668_p0,
        din1 => mul_ln11_48_fu_2668_p1,
        dout => mul_ln11_48_fu_2668_p2);

    mul_16s_14s_28_1_1_U125 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_50_fu_2676_p0,
        din1 => mul_ln10_50_fu_2676_p1,
        dout => mul_ln10_50_fu_2676_p2);

    mul_16s_14s_28_1_1_U126 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_50_fu_2681_p0,
        din1 => mul_ln11_50_fu_2681_p1,
        dout => mul_ln11_50_fu_2681_p2);

    mul_16s_14s_28_1_1_U127 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_60_fu_2695_p0,
        din1 => mul_ln10_60_fu_2695_p1,
        dout => mul_ln10_60_fu_2695_p2);

    mul_16s_14s_28_1_1_U128 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_60_fu_2700_p0,
        din1 => mul_ln11_60_fu_2700_p1,
        dout => mul_ln11_60_fu_2700_p2);

    mul_16s_14s_28_1_1_U129 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_6_fu_2806_p0,
        din1 => mul_ln10_6_fu_2806_p1,
        dout => mul_ln10_6_fu_2806_p2);

    mul_16s_14s_28_1_1_U130 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_6_fu_2811_p0,
        din1 => mul_ln11_6_fu_2811_p1,
        dout => mul_ln11_6_fu_2811_p2);

    mul_16s_14s_28_1_1_U131 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_8_fu_2819_p0,
        din1 => mul_ln10_8_fu_2819_p1,
        dout => mul_ln10_8_fu_2819_p2);

    mul_16s_14s_28_1_1_U132 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_8_fu_2824_p0,
        din1 => mul_ln11_8_fu_2824_p1,
        dout => mul_ln11_8_fu_2824_p2);

    mul_16s_14s_28_1_1_U133 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_10_fu_2832_p0,
        din1 => mul_ln10_10_fu_2832_p1,
        dout => mul_ln10_10_fu_2832_p2);

    mul_16s_14s_28_1_1_U134 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_10_fu_2837_p0,
        din1 => mul_ln11_10_fu_2837_p1,
        dout => mul_ln11_10_fu_2837_p2);

    mul_16s_14s_28_1_1_U135 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_52_fu_2845_p0,
        din1 => mul_ln10_52_fu_2845_p1,
        dout => mul_ln10_52_fu_2845_p2);

    mul_16s_14s_28_1_1_U136 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_52_fu_2850_p0,
        din1 => mul_ln11_52_fu_2850_p1,
        dout => mul_ln11_52_fu_2850_p2);

    mul_16s_14s_28_1_1_U137 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_54_fu_2858_p0,
        din1 => mul_ln10_54_fu_2858_p1,
        dout => mul_ln10_54_fu_2858_p2);

    mul_16s_14s_28_1_1_U138 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_54_fu_2863_p0,
        din1 => mul_ln11_54_fu_2863_p1,
        dout => mul_ln11_54_fu_2863_p2);

    mul_16s_14s_28_1_1_U139 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_12_fu_3653_p0,
        din1 => mul_ln10_12_fu_3653_p1,
        dout => mul_ln10_12_fu_3653_p2);

    mul_16s_14s_28_1_1_U140 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_12_fu_3658_p0,
        din1 => mul_ln11_12_fu_3658_p1,
        dout => mul_ln11_12_fu_3658_p2);

    mul_16s_14s_28_1_1_U141 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_14_fu_3666_p0,
        din1 => mul_ln10_14_fu_3666_p1,
        dout => mul_ln10_14_fu_3666_p2);

    mul_16s_14s_28_1_1_U142 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_14_fu_3671_p0,
        din1 => mul_ln11_14_fu_3671_p1,
        dout => mul_ln11_14_fu_3671_p2);

    mul_16s_14s_28_1_1_U143 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_16_fu_3679_p0,
        din1 => mul_ln10_16_fu_3679_p1,
        dout => mul_ln10_16_fu_3679_p2);

    mul_16s_14s_28_1_1_U144 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_16_fu_3684_p0,
        din1 => mul_ln11_16_fu_3684_p1,
        dout => mul_ln11_16_fu_3684_p2);

    mul_16s_14s_28_1_1_U145 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_18_fu_3692_p0,
        din1 => mul_ln10_18_fu_3692_p1,
        dout => mul_ln10_18_fu_3692_p2);

    mul_16s_14s_28_1_1_U146 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_18_fu_3697_p0,
        din1 => mul_ln11_18_fu_3697_p1,
        dout => mul_ln11_18_fu_3697_p2);

    mul_16s_14s_28_1_1_U147 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_20_fu_3705_p0,
        din1 => mul_ln10_20_fu_3705_p1,
        dout => mul_ln10_20_fu_3705_p2);

    mul_16s_14s_28_1_1_U148 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_20_fu_3710_p0,
        din1 => mul_ln11_20_fu_3710_p1,
        dout => mul_ln11_20_fu_3710_p2);

    mul_16s_14s_28_1_1_U149 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_22_fu_3718_p0,
        din1 => mul_ln10_22_fu_3718_p1,
        dout => mul_ln10_22_fu_3718_p2);

    mul_16s_14s_28_1_1_U150 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_22_fu_3723_p0,
        din1 => mul_ln11_22_fu_3723_p1,
        dout => mul_ln11_22_fu_3723_p2);

    mul_16s_14s_28_1_1_U151 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_64_fu_3881_p0,
        din1 => mul_ln10_64_fu_3881_p1,
        dout => mul_ln10_64_fu_3881_p2);

    mul_16s_14s_28_1_1_U152 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_64_fu_3887_p0,
        din1 => mul_ln11_64_fu_3887_p1,
        dout => mul_ln11_64_fu_3887_p2);

    mul_16s_14s_28_1_1_U153 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_66_fu_3900_p0,
        din1 => mul_ln10_66_fu_3900_p1,
        dout => mul_ln10_66_fu_3900_p2);

    mul_16s_14s_28_1_1_U154 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_66_fu_3905_p0,
        din1 => mul_ln11_66_fu_3905_p1,
        dout => mul_ln11_66_fu_3905_p2);

    mul_16s_14s_28_1_1_U155 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_68_fu_3923_p0,
        din1 => mul_ln10_68_fu_3923_p1,
        dout => mul_ln10_68_fu_3923_p2);

    mul_16s_14s_28_1_1_U156 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_68_fu_3929_p0,
        din1 => mul_ln11_68_fu_3929_p1,
        dout => mul_ln11_68_fu_3929_p2);

    mul_16s_14s_28_1_1_U157 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_70_fu_3948_p0,
        din1 => mul_ln10_70_fu_3948_p1,
        dout => mul_ln10_70_fu_3948_p2);

    mul_16s_14s_28_1_1_U158 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_70_fu_3954_p0,
        din1 => mul_ln11_70_fu_3954_p1,
        dout => mul_ln11_70_fu_3954_p2);

    mul_16s_14s_28_1_1_U159 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_72_fu_3973_p0,
        din1 => mul_ln10_72_fu_3973_p1,
        dout => mul_ln10_72_fu_3973_p2);

    mul_16s_14s_28_1_1_U160 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_72_fu_3979_p0,
        din1 => mul_ln11_72_fu_3979_p1,
        dout => mul_ln11_72_fu_3979_p2);

    mul_16s_14s_28_1_1_U161 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_74_fu_3998_p0,
        din1 => mul_ln10_74_fu_3998_p1,
        dout => mul_ln10_74_fu_3998_p2);

    mul_16s_14s_28_1_1_U162 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_74_fu_4004_p0,
        din1 => mul_ln11_74_fu_4004_p1,
        dout => mul_ln11_74_fu_4004_p2);

    mul_16s_14s_28_1_1_U163 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_76_fu_4023_p0,
        din1 => mul_ln10_76_fu_4023_p1,
        dout => mul_ln10_76_fu_4023_p2);

    mul_16s_14s_28_1_1_U164 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_76_fu_4029_p0,
        din1 => mul_ln11_76_fu_4029_p1,
        dout => mul_ln11_76_fu_4029_p2);

    mul_16s_14s_28_1_1_U165 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln10_78_fu_4048_p0,
        din1 => mul_ln10_78_fu_4048_p1,
        dout => mul_ln10_78_fu_4048_p2);

    mul_16s_14s_28_1_1_U166 : component fft32_mul_16s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln11_78_fu_4054_p0,
        din1 => mul_ln11_78_fu_4054_p1,
        dout => mul_ln11_78_fu_4054_p2);

    mac_mulsub_16s_14s_28s_28_4_1_U167 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4756_p0,
        din1 => grp_fu_4756_p1,
        din2 => mul_ln10_24_reg_6042,
        ce => grp_fu_4756_ce,
        dout => grp_fu_4756_p3);

    mac_muladd_16s_14s_28s_28_4_1_U168 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4764_p0,
        din1 => grp_fu_4764_p1,
        din2 => mul_ln11_24_reg_6047,
        ce => grp_fu_4764_ce,
        dout => grp_fu_4764_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U169 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4772_p0,
        din1 => grp_fu_4772_p1,
        din2 => mul_ln10_26_reg_6052,
        ce => grp_fu_4772_ce,
        dout => grp_fu_4772_p3);

    mac_muladd_16s_14s_28s_28_4_1_U170 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4780_p0,
        din1 => grp_fu_4780_p1,
        din2 => mul_ln11_26_reg_6057,
        ce => grp_fu_4780_ce,
        dout => grp_fu_4780_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U171 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4788_p0,
        din1 => grp_fu_4788_p1,
        din2 => mul_ln10_28_reg_6062,
        ce => grp_fu_4788_ce,
        dout => grp_fu_4788_p3);

    mac_muladd_16s_14s_28s_28_4_1_U172 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4796_p0,
        din1 => grp_fu_4796_p1,
        din2 => mul_ln11_28_reg_6067,
        ce => grp_fu_4796_ce,
        dout => grp_fu_4796_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U173 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4804_p0,
        din1 => grp_fu_4804_p1,
        din2 => mul_ln10_30_reg_6072,
        ce => grp_fu_4804_ce,
        dout => grp_fu_4804_p3);

    mac_muladd_16s_14s_28s_28_4_1_U174 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4812_p0,
        din1 => grp_fu_4812_p1,
        din2 => mul_ln11_30_reg_6077,
        ce => grp_fu_4812_ce,
        dout => grp_fu_4812_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U175 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4820_p0,
        din1 => grp_fu_4820_p1,
        din2 => mul_ln10_32_reg_6082,
        ce => grp_fu_4820_ce,
        dout => grp_fu_4820_p3);

    mac_muladd_16s_14s_28s_28_4_1_U176 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4828_p0,
        din1 => grp_fu_4828_p1,
        din2 => mul_ln11_32_reg_6087,
        ce => grp_fu_4828_ce,
        dout => grp_fu_4828_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U177 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4836_p0,
        din1 => grp_fu_4836_p1,
        din2 => mul_ln10_34_reg_6092,
        ce => grp_fu_4836_ce,
        dout => grp_fu_4836_p3);

    mac_muladd_16s_14s_28s_28_4_1_U178 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4844_p0,
        din1 => grp_fu_4844_p1,
        din2 => mul_ln11_34_reg_6097,
        ce => grp_fu_4844_ce,
        dout => grp_fu_4844_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U179 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4852_p0,
        din1 => grp_fu_4852_p1,
        din2 => mul_ln10_reg_6311,
        ce => ap_const_logic_1,
        dout => grp_fu_4852_p3);

    mac_muladd_16s_14s_28s_28_4_1_U180 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4860_p0,
        din1 => grp_fu_4860_p1,
        din2 => mul_ln11_reg_6316,
        ce => ap_const_logic_1,
        dout => grp_fu_4860_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U181 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4868_p0,
        din1 => grp_fu_4868_p1,
        din2 => mul_ln10_2_reg_6321,
        ce => ap_const_logic_1,
        dout => grp_fu_4868_p3);

    mac_muladd_16s_14s_28s_28_4_1_U182 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4876_p0,
        din1 => grp_fu_4876_p1,
        din2 => mul_ln11_2_reg_6326,
        ce => ap_const_logic_1,
        dout => grp_fu_4876_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U183 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4884_p0,
        din1 => grp_fu_4884_p1,
        din2 => mul_ln10_4_reg_6331,
        ce => ap_const_logic_1,
        dout => grp_fu_4884_p3);

    mac_muladd_16s_14s_28s_28_4_1_U184 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4892_p0,
        din1 => grp_fu_4892_p1,
        din2 => mul_ln11_4_reg_6336,
        ce => ap_const_logic_1,
        dout => grp_fu_4892_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U185 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4900_p0,
        din1 => grp_fu_4900_p1,
        din2 => mul_ln10_36_reg_6606,
        ce => ap_const_logic_1,
        dout => grp_fu_4900_p3);

    mac_muladd_16s_14s_28s_28_4_1_U186 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4908_p0,
        din1 => grp_fu_4908_p1,
        din2 => mul_ln11_36_reg_6611,
        ce => ap_const_logic_1,
        dout => grp_fu_4908_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U187 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4916_p0,
        din1 => grp_fu_4916_p1,
        din2 => mul_ln10_38_reg_6616,
        ce => ap_const_logic_1,
        dout => grp_fu_4916_p3);

    mac_muladd_16s_14s_28s_28_4_1_U188 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4923_p0,
        din1 => grp_fu_4923_p1,
        din2 => mul_ln11_38_reg_6621,
        ce => ap_const_logic_1,
        dout => grp_fu_4923_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U189 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4930_p0,
        din1 => grp_fu_4930_p1,
        din2 => mul_ln10_40_reg_6626,
        ce => ap_const_logic_1,
        dout => grp_fu_4930_p3);

    mac_muladd_16s_14s_28s_28_4_1_U190 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4938_p0,
        din1 => grp_fu_4938_p1,
        din2 => mul_ln11_40_reg_6631,
        ce => ap_const_logic_1,
        dout => grp_fu_4938_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U191 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4946_p0,
        din1 => grp_fu_4946_p1,
        din2 => mul_ln10_42_reg_6636,
        ce => ap_const_logic_1,
        dout => grp_fu_4946_p3);

    mac_muladd_16s_14s_28s_28_4_1_U192 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4954_p0,
        din1 => grp_fu_4954_p1,
        din2 => mul_ln11_42_reg_6641,
        ce => ap_const_logic_1,
        dout => grp_fu_4954_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U193 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4962_p0,
        din1 => grp_fu_4962_p1,
        din2 => mul_ln10_44_reg_6646,
        ce => ap_const_logic_1,
        dout => grp_fu_4962_p3);

    mac_muladd_16s_14s_28s_28_4_1_U194 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4969_p0,
        din1 => grp_fu_4969_p1,
        din2 => mul_ln11_44_reg_6651,
        ce => ap_const_logic_1,
        dout => grp_fu_4969_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U195 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4976_p0,
        din1 => grp_fu_4976_p1,
        din2 => mul_ln10_46_reg_6656,
        ce => ap_const_logic_1,
        dout => grp_fu_4976_p3);

    mac_muladd_16s_14s_28s_28_4_1_U196 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4984_p0,
        din1 => grp_fu_4984_p1,
        din2 => mul_ln11_46_reg_6661,
        ce => ap_const_logic_1,
        dout => grp_fu_4984_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U197 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4992_p0,
        din1 => grp_fu_4992_p1,
        din2 => mul_ln10_48_reg_6666,
        ce => ap_const_logic_1,
        dout => grp_fu_4992_p3);

    mac_muladd_16s_14s_28s_28_4_1_U198 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4999_p0,
        din1 => grp_fu_4999_p1,
        din2 => mul_ln11_48_reg_6671,
        ce => ap_const_logic_1,
        dout => grp_fu_4999_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U199 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5006_p0,
        din1 => agg_result_i3_reg_5815,
        din2 => mul_ln10_50_reg_6676,
        ce => ap_const_logic_1,
        dout => grp_fu_5006_p3);

    mac_muladd_16s_14s_28s_28_4_1_U200 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5014_p0,
        din1 => agg_result_i2_reg_5810,
        din2 => mul_ln11_50_reg_6681,
        ce => ap_const_logic_1,
        dout => grp_fu_5014_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U201 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5022_p0,
        din1 => grp_fu_5022_p1,
        din2 => mul_ln10_56_reg_6493,
        ce => ap_const_logic_1,
        dout => grp_fu_5022_p3);

    mac_muladd_16s_14s_28s_28_4_1_U202 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5029_p0,
        din1 => grp_fu_5029_p1,
        din2 => mul_ln11_56_reg_6498,
        ce => ap_const_logic_1,
        dout => grp_fu_5029_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U203 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5036_p0,
        din1 => grp_fu_5036_p1,
        din2 => mul_ln10_58_reg_6519,
        ce => ap_const_logic_1,
        dout => grp_fu_5036_p3);

    mac_muladd_16s_14s_28s_28_4_1_U204 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5044_p0,
        din1 => grp_fu_5044_p1,
        din2 => mul_ln11_58_reg_6524,
        ce => ap_const_logic_1,
        dout => grp_fu_5044_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U205 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5052_p0,
        din1 => grp_fu_5052_p1,
        din2 => mul_ln10_60_reg_6698,
        ce => ap_const_logic_1,
        dout => grp_fu_5052_p3);

    mac_muladd_16s_14s_28s_28_4_1_U206 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5059_p0,
        din1 => grp_fu_5059_p1,
        din2 => mul_ln11_60_reg_6703,
        ce => ap_const_logic_1,
        dout => grp_fu_5059_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U207 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5066_p0,
        din1 => grp_fu_5066_p1,
        din2 => mul_ln10_62_reg_6551,
        ce => ap_const_logic_1,
        dout => grp_fu_5066_p3);

    mac_muladd_16s_14s_28s_28_4_1_U208 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5074_p0,
        din1 => grp_fu_5074_p1,
        din2 => mul_ln11_62_reg_6556,
        ce => ap_const_logic_1,
        dout => grp_fu_5074_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U209 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5082_p0,
        din1 => grp_fu_5082_p1,
        din2 => mul_ln10_6_reg_6756,
        ce => ap_const_logic_1,
        dout => grp_fu_5082_p3);

    mac_muladd_16s_14s_28s_28_4_1_U210 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5089_p0,
        din1 => grp_fu_5089_p1,
        din2 => mul_ln11_6_reg_6761,
        ce => ap_const_logic_1,
        dout => grp_fu_5089_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U211 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5096_p0,
        din1 => grp_fu_5096_p1,
        din2 => mul_ln10_8_reg_6766,
        ce => ap_const_logic_1,
        dout => grp_fu_5096_p3);

    mac_muladd_16s_14s_28s_28_4_1_U212 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5103_p0,
        din1 => grp_fu_5103_p1,
        din2 => mul_ln11_8_reg_6771,
        ce => ap_const_logic_1,
        dout => grp_fu_5103_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U213 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5110_p0,
        din1 => grp_fu_5110_p1,
        din2 => mul_ln10_10_reg_6776,
        ce => ap_const_logic_1,
        dout => grp_fu_5110_p3);

    mac_muladd_16s_14s_28s_28_4_1_U214 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5117_p0,
        din1 => grp_fu_5117_p1,
        din2 => mul_ln11_10_reg_6781,
        ce => ap_const_logic_1,
        dout => grp_fu_5117_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U215 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5124_p0,
        din1 => grp_fu_5124_p1,
        din2 => mul_ln10_52_reg_6786,
        ce => ap_const_logic_1,
        dout => grp_fu_5124_p3);

    mac_muladd_16s_14s_28s_28_4_1_U216 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5131_p0,
        din1 => grp_fu_5131_p1,
        din2 => mul_ln11_52_reg_6791,
        ce => ap_const_logic_1,
        dout => grp_fu_5131_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U217 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5138_p0,
        din1 => grp_fu_5138_p1,
        din2 => mul_ln10_54_reg_6796,
        ce => ap_const_logic_1,
        dout => grp_fu_5138_p3);

    mac_muladd_16s_14s_28s_28_4_1_U218 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5145_p0,
        din1 => grp_fu_5145_p1,
        din2 => mul_ln11_54_reg_6801,
        ce => ap_const_logic_1,
        dout => grp_fu_5145_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U219 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5152_p0,
        din1 => grp_fu_5152_p1,
        din2 => mul_ln10_12_reg_7092,
        ce => ap_const_logic_1,
        dout => grp_fu_5152_p3);

    mac_muladd_16s_14s_28s_28_4_1_U220 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5159_p0,
        din1 => grp_fu_5159_p1,
        din2 => mul_ln11_12_reg_7097,
        ce => ap_const_logic_1,
        dout => grp_fu_5159_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U221 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5166_p0,
        din1 => grp_fu_5166_p1,
        din2 => mul_ln10_14_reg_7102,
        ce => ap_const_logic_1,
        dout => grp_fu_5166_p3);

    mac_muladd_16s_14s_28s_28_4_1_U222 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5173_p0,
        din1 => grp_fu_5173_p1,
        din2 => mul_ln11_14_reg_7107,
        ce => ap_const_logic_1,
        dout => grp_fu_5173_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U223 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5180_p0,
        din1 => grp_fu_5180_p1,
        din2 => mul_ln10_16_reg_7112,
        ce => ap_const_logic_1,
        dout => grp_fu_5180_p3);

    mac_muladd_16s_14s_28s_28_4_1_U224 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5187_p0,
        din1 => grp_fu_5187_p1,
        din2 => mul_ln11_16_reg_7117,
        ce => ap_const_logic_1,
        dout => grp_fu_5187_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U225 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5194_p0,
        din1 => grp_fu_5194_p1,
        din2 => mul_ln10_18_reg_7122,
        ce => ap_const_logic_1,
        dout => grp_fu_5194_p3);

    mac_muladd_16s_14s_28s_28_4_1_U226 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5201_p0,
        din1 => grp_fu_5201_p1,
        din2 => mul_ln11_18_reg_7127,
        ce => ap_const_logic_1,
        dout => grp_fu_5201_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U227 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5208_p0,
        din1 => grp_fu_5208_p1,
        din2 => mul_ln10_20_reg_7132,
        ce => ap_const_logic_1,
        dout => grp_fu_5208_p3);

    mac_muladd_16s_14s_28s_28_4_1_U228 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5215_p0,
        din1 => grp_fu_5215_p1,
        din2 => mul_ln11_20_reg_7137,
        ce => ap_const_logic_1,
        dout => grp_fu_5215_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U229 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5222_p0,
        din1 => grp_fu_5222_p1,
        din2 => mul_ln10_22_reg_7142,
        ce => ap_const_logic_1,
        dout => grp_fu_5222_p3);

    mac_muladd_16s_14s_28s_28_4_1_U230 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5229_p0,
        din1 => grp_fu_5229_p1,
        din2 => mul_ln11_22_reg_7147,
        ce => ap_const_logic_1,
        dout => grp_fu_5229_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U231 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5236_p0,
        din1 => grp_fu_5236_p1,
        din2 => mul_ln10_64_reg_7168,
        ce => ap_const_logic_1,
        dout => grp_fu_5236_p3);

    mac_muladd_16s_14s_28s_28_4_1_U232 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5244_p0,
        din1 => grp_fu_5244_p1,
        din2 => mul_ln11_64_reg_7173,
        ce => ap_const_logic_1,
        dout => grp_fu_5244_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U233 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5252_p0,
        din1 => grp_fu_5252_p1,
        din2 => mul_ln10_66_reg_7184,
        ce => ap_const_logic_1,
        dout => grp_fu_5252_p3);

    mac_muladd_16s_14s_28s_28_4_1_U234 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5259_p0,
        din1 => grp_fu_5259_p1,
        din2 => mul_ln11_66_reg_7189,
        ce => ap_const_logic_1,
        dout => grp_fu_5259_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U235 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5266_p0,
        din1 => grp_fu_5266_p1,
        din2 => mul_ln10_68_reg_7210,
        ce => ap_const_logic_1,
        dout => grp_fu_5266_p3);

    mac_muladd_16s_14s_28s_28_4_1_U236 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5274_p0,
        din1 => grp_fu_5274_p1,
        din2 => mul_ln11_68_reg_7215,
        ce => ap_const_logic_1,
        dout => grp_fu_5274_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U237 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5282_p0,
        din1 => grp_fu_5282_p1,
        din2 => mul_ln10_70_reg_7236,
        ce => ap_const_logic_1,
        dout => grp_fu_5282_p3);

    mac_muladd_16s_14s_28s_28_4_1_U238 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5290_p0,
        din1 => grp_fu_5290_p1,
        din2 => mul_ln11_70_reg_7241,
        ce => ap_const_logic_1,
        dout => grp_fu_5290_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U239 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5298_p0,
        din1 => grp_fu_5298_p1,
        din2 => mul_ln10_72_reg_7262,
        ce => ap_const_logic_1,
        dout => grp_fu_5298_p3);

    mac_muladd_16s_14s_28s_28_4_1_U240 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5306_p0,
        din1 => grp_fu_5306_p1,
        din2 => mul_ln11_72_reg_7267,
        ce => ap_const_logic_1,
        dout => grp_fu_5306_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U241 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5314_p0,
        din1 => grp_fu_5314_p1,
        din2 => mul_ln10_74_reg_7288,
        ce => ap_const_logic_1,
        dout => grp_fu_5314_p3);

    mac_muladd_16s_14s_28s_28_4_1_U242 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5322_p0,
        din1 => grp_fu_5322_p1,
        din2 => mul_ln11_74_reg_7293,
        ce => ap_const_logic_1,
        dout => grp_fu_5322_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U243 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5330_p0,
        din1 => grp_fu_5330_p1,
        din2 => mul_ln10_76_reg_7314,
        ce => ap_const_logic_1,
        dout => grp_fu_5330_p3);

    mac_muladd_16s_14s_28s_28_4_1_U244 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5338_p0,
        din1 => grp_fu_5338_p1,
        din2 => mul_ln11_76_reg_7319,
        ce => ap_const_logic_1,
        dout => grp_fu_5338_p3);

    mac_mulsub_16s_14s_28s_28_4_1_U245 : component fft32_mac_mulsub_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5346_p0,
        din1 => grp_fu_5346_p1,
        din2 => mul_ln10_78_reg_7340,
        ce => ap_const_logic_1,
        dout => grp_fu_5346_p3);

    mac_muladd_16s_14s_28s_28_4_1_U246 : component fft32_mac_muladd_16s_14s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5354_p0,
        din1 => grp_fu_5354_p1,
        din2 => mul_ln11_78_reg_7345,
        ce => ap_const_logic_1,
        dout => grp_fu_5354_p3);

    regslice_both_in_stream_U : component fft32_regslice_both
    generic map (
        DataWidth => 48)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDATA,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_U_ack_in,
        data_out => in_stream_TDATA_int_regslice,
        vld_out => in_stream_TVALID_int_regslice,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_U_apdone_blk);

    regslice_both_out_stream_U : component fft32_regslice_both
    generic map (
        DataWidth => 48)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TDATA,
        vld_in => grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TVALID,
        ack_in => out_stream_TREADY_int_regslice,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fft32_Pipeline_2_fu_998_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fft32_Pipeline_2_fu_998_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_fft32_Pipeline_2_fu_998_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft32_Pipeline_2_fu_998_ap_ready = ap_const_logic_1)) then 
                    grp_fft32_Pipeline_2_fu_998_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft32_Pipeline_input_loop_fu_928_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fft32_Pipeline_input_loop_fu_928_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_fft32_Pipeline_input_loop_fu_928_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft32_Pipeline_input_loop_fu_928_ap_ready = ap_const_logic_1)) then 
                    grp_fft32_Pipeline_input_loop_fu_928_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft32_Pipeline_output_loop_fu_1134_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fft32_Pipeline_output_loop_fu_1134_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_fft32_Pipeline_output_loop_fu_1134_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft32_Pipeline_output_loop_fu_1134_ap_ready = ap_const_logic_1)) then 
                    grp_fft32_Pipeline_output_loop_fu_1134_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_1006_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_1006_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_generic_sincos_16_4_s_fu_1006_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_1006_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_1006_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_1014_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_1014_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_generic_sincos_16_4_s_fu_1014_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_1014_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_1014_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_1022_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_1022_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_generic_sincos_16_4_s_fu_1022_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_1022_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_1022_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_1030_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_1030_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_generic_sincos_16_4_s_fu_1030_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_1030_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_1030_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_1038_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_1038_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_generic_sincos_16_4_s_fu_1038_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_1038_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_1038_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_1046_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_1046_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_generic_sincos_16_4_s_fu_1046_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_1046_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_1046_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_1054_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_1054_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_generic_sincos_16_4_s_fu_1054_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_1054_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_1054_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_1062_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_1062_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_generic_sincos_16_4_s_fu_1062_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_1062_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_1062_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_1070_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_1070_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_generic_sincos_16_4_s_fu_1070_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_1070_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_1070_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_1078_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_1078_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_generic_sincos_16_4_s_fu_1078_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_1078_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_1078_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_1086_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_1086_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_generic_sincos_16_4_s_fu_1086_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_1086_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_1086_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_1094_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_1094_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_generic_sincos_16_4_s_fu_1094_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_1094_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_1094_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_1102_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_1102_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_generic_sincos_16_4_s_fu_1102_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_1102_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_1102_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_1110_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_1110_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_generic_sincos_16_4_s_fu_1110_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_1110_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_1110_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_1118_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_1118_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_generic_sincos_16_4_s_fu_1118_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_1118_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_1118_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_sincos_16_4_s_fu_1126_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_16_4_s_fu_1126_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_generic_sincos_16_4_s_fu_1126_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_16_4_s_fu_1126_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_16_4_s_fu_1126_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                a_imag_16_reg_6567 <= a_imag_16_fu_2528_p2;
                a_real_16_reg_6561 <= a_real_16_fu_2522_p2;
                add_ln35_1_reg_6573 <= add_ln35_1_fu_2534_p2;
                mul_ln10_36_reg_6606 <= mul_ln10_36_fu_2585_p2;
                mul_ln10_38_reg_6616 <= mul_ln10_38_fu_2598_p2;
                mul_ln10_40_reg_6626 <= mul_ln10_40_fu_2611_p2;
                mul_ln10_42_reg_6636 <= mul_ln10_42_fu_2624_p2;
                mul_ln10_44_reg_6646 <= mul_ln10_44_fu_2637_p2;
                mul_ln10_46_reg_6656 <= mul_ln10_46_fu_2650_p2;
                mul_ln10_48_reg_6666 <= mul_ln10_48_fu_2663_p2;
                mul_ln10_50_reg_6676 <= mul_ln10_50_fu_2676_p2;
                mul_ln10_60_reg_6698 <= mul_ln10_60_fu_2695_p2;
                mul_ln11_36_reg_6611 <= mul_ln11_36_fu_2590_p2;
                mul_ln11_38_reg_6621 <= mul_ln11_38_fu_2603_p2;
                mul_ln11_40_reg_6631 <= mul_ln11_40_fu_2616_p2;
                mul_ln11_42_reg_6641 <= mul_ln11_42_fu_2629_p2;
                mul_ln11_44_reg_6651 <= mul_ln11_44_fu_2642_p2;
                mul_ln11_46_reg_6661 <= mul_ln11_46_fu_2655_p2;
                mul_ln11_48_reg_6671 <= mul_ln11_48_fu_2668_p2;
                mul_ln11_50_reg_6681 <= mul_ln11_50_fu_2681_p2;
                mul_ln11_60_reg_6703 <= mul_ln11_60_fu_2700_p2;
                sub_ln36_2_reg_6578 <= sub_ln36_2_fu_2546_p2;
                sub_ln37_1_reg_6583 <= sub_ln37_1_fu_2558_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                a_imag_18_reg_6812 <= a_imag_18_fu_3018_p2;
                a_imag_20_reg_6839 <= a_imag_20_fu_3066_p2;
                a_real_12_reg_6938 <= a_real_12_fu_3252_p2;
                a_real_14_reg_6976 <= a_real_14_fu_3364_p2;
                a_real_18_reg_6806 <= a_real_18_fu_3012_p2;
                a_real_20_reg_6833 <= a_real_20_fu_3060_p2;
                add_ln35_14_reg_6943 <= add_ln35_14_fu_3258_p2;
                add_ln35_15_reg_6981 <= add_ln35_15_fu_3370_p2;
                add_ln35_2_reg_6818 <= add_ln35_2_fu_3024_p2;
                add_ln35_3_reg_6845 <= add_ln35_3_fu_3072_p2;
                ai_10_reg_6866 <= ai_10_fu_3128_p2;
                ai_11_reg_6878 <= ai_11_fu_3136_p2;
                ar_10_reg_6860 <= ar_10_fu_3124_p2;
                ar_11_reg_6872 <= ar_11_fu_3132_p2;
                bi_6_reg_6920 <= grp_fu_4908_p3(27 downto 12);
                bi_7_reg_6958 <= grp_fu_4954_p3(27 downto 12);
                ci0_14_reg_6926 <= ci0_14_fu_3234_p2;
                ci0_15_reg_6964 <= ci0_15_fu_3346_p2;
                cr1_14_reg_6932 <= cr1_14_fu_3240_p2;
                cr1_15_reg_6970 <= cr1_15_fu_3352_p2;
                sub_ln36_28_reg_6948 <= sub_ln36_28_fu_3264_p2;
                sub_ln36_30_reg_6986 <= sub_ln36_30_fu_3376_p2;
                sub_ln36_4_reg_6823 <= sub_ln36_4_fu_3036_p2;
                sub_ln36_6_reg_6850 <= sub_ln36_6_fu_3084_p2;
                sub_ln37_14_reg_6953 <= sub_ln37_14_fu_3270_p2;
                sub_ln37_15_reg_6991 <= sub_ln37_15_fu_3382_p2;
                sub_ln37_2_reg_6828 <= sub_ln37_2_fu_3048_p2;
                sub_ln37_3_reg_6855 <= sub_ln37_3_fu_3096_p2;
                trunc_ln10_3_reg_6996 <= grp_fu_5022_p3(27 downto 12);
                trunc_ln10_4_reg_7008 <= grp_fu_5036_p3(27 downto 12);
                trunc_ln10_5_reg_7020 <= grp_fu_5052_p3(27 downto 12);
                trunc_ln10_6_reg_7032 <= grp_fu_5066_p3(27 downto 12);
                trunc_ln11_3_reg_7002 <= grp_fu_5029_p3(27 downto 12);
                trunc_ln11_4_reg_7014 <= grp_fu_5044_p3(27 downto 12);
                trunc_ln11_5_reg_7026 <= grp_fu_5059_p3(27 downto 12);
                trunc_ln11_6_reg_7038 <= grp_fu_5074_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                a_imag_22_reg_5752 <= a_imag_22_fu_1294_p2;
                a_imag_23_reg_5779 <= a_imag_23_fu_1342_p2;
                a_real_22_reg_5746 <= a_real_22_fu_1288_p2;
                a_real_23_reg_5773 <= a_real_23_fu_1336_p2;
                add_ln35_4_reg_5758 <= add_ln35_4_fu_1300_p2;
                add_ln35_5_reg_5785 <= add_ln35_5_fu_1348_p2;
                agg_result_i12_reg_5942 <= grp_generic_sincos_16_4_s_fu_1054_ap_return_1;
                agg_result_i13_reg_5947 <= grp_generic_sincos_16_4_s_fu_1054_ap_return_0;
                agg_result_i14_reg_5952 <= grp_generic_sincos_16_4_s_fu_1062_ap_return_1;
                agg_result_i15_reg_5957 <= grp_generic_sincos_16_4_s_fu_1062_ap_return_0;
                agg_result_i16_reg_5962 <= grp_generic_sincos_16_4_s_fu_1070_ap_return_1;
                agg_result_i17_reg_5967 <= grp_generic_sincos_16_4_s_fu_1070_ap_return_0;
                agg_result_i18_reg_5972 <= grp_generic_sincos_16_4_s_fu_1078_ap_return_1;
                agg_result_i19_reg_5977 <= grp_generic_sincos_16_4_s_fu_1078_ap_return_0;
                agg_result_i1_reg_5805 <= grp_generic_sincos_16_4_s_fu_1006_ap_return_0;
                agg_result_i20_reg_5982 <= grp_generic_sincos_16_4_s_fu_1086_ap_return_1;
                agg_result_i21_reg_5987 <= grp_generic_sincos_16_4_s_fu_1086_ap_return_0;
                agg_result_i22_reg_5992 <= grp_generic_sincos_16_4_s_fu_1094_ap_return_1;
                agg_result_i23_reg_5997 <= grp_generic_sincos_16_4_s_fu_1094_ap_return_0;
                agg_result_i24_reg_6002 <= grp_generic_sincos_16_4_s_fu_1102_ap_return_1;
                agg_result_i25_reg_6007 <= grp_generic_sincos_16_4_s_fu_1102_ap_return_0;
                agg_result_i26_reg_6012 <= grp_generic_sincos_16_4_s_fu_1110_ap_return_1;
                agg_result_i27_reg_6017 <= grp_generic_sincos_16_4_s_fu_1110_ap_return_0;
                agg_result_i28_reg_6022 <= grp_generic_sincos_16_4_s_fu_1118_ap_return_1;
                agg_result_i29_reg_6027 <= grp_generic_sincos_16_4_s_fu_1118_ap_return_0;
                agg_result_i2_reg_5810 <= grp_generic_sincos_16_4_s_fu_1014_ap_return_1;
                agg_result_i30_reg_6032 <= grp_generic_sincos_16_4_s_fu_1126_ap_return_1;
                agg_result_i31_reg_6037 <= grp_generic_sincos_16_4_s_fu_1126_ap_return_0;
                agg_result_i3_reg_5815 <= grp_generic_sincos_16_4_s_fu_1014_ap_return_0;
                agg_result_i6_reg_5820 <= grp_generic_sincos_16_4_s_fu_1030_ap_return_1;
                agg_result_i7_reg_5825 <= grp_generic_sincos_16_4_s_fu_1030_ap_return_0;
                agg_result_i_reg_5800 <= grp_generic_sincos_16_4_s_fu_1006_ap_return_1;
                sext_ln10_19_reg_5830 <= sext_ln10_19_fu_1416_p1;
                sext_ln10_21_reg_5844 <= sext_ln10_21_fu_1420_p1;
                sext_ln10_35_reg_5864 <= sext_ln10_35_fu_1444_p1;
                sext_ln10_37_reg_5880 <= sext_ln10_37_fu_1452_p1;
                sext_ln10_39_reg_5890 <= sext_ln10_39_fu_1456_p1;
                sext_ln10_41_reg_5910 <= sext_ln10_41_fu_1464_p1;
                sub_ln36_10_reg_5790 <= sub_ln36_10_fu_1360_p2;
                sub_ln36_8_reg_5763 <= sub_ln36_8_fu_1312_p2;
                sub_ln37_4_reg_5768 <= sub_ln37_4_fu_1324_p2;
                sub_ln37_5_reg_5795 <= sub_ln37_5_fu_1372_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                a_imag_24_reg_6263 <= a_imag_24_fu_2092_p2;
                a_imag_25_reg_6290 <= a_imag_25_fu_2140_p2;
                a_real_24_reg_6257 <= a_real_24_fu_2086_p2;
                a_real_25_reg_6284 <= a_real_25_fu_2134_p2;
                a_real_8_reg_6389 <= a_real_8_fu_2265_p2;
                add_ln35_12_reg_6394 <= add_ln35_12_fu_2277_p2;
                add_ln35_6_reg_6269 <= add_ln35_6_fu_2098_p2;
                add_ln35_7_reg_6296 <= add_ln35_7_fu_2146_p2;
                add_ln37_12_reg_6414 <= add_ln37_12_fu_2307_p2;
                mul_ln10_2_reg_6321 <= mul_ln10_2_fu_2198_p2;
                mul_ln10_4_reg_6331 <= mul_ln10_4_fu_2211_p2;
                mul_ln10_56_reg_6493 <= mul_ln10_56_fu_2386_p2;
                mul_ln10_58_reg_6519 <= mul_ln10_58_fu_2409_p2;
                mul_ln10_62_reg_6551 <= mul_ln10_62_fu_2438_p2;
                mul_ln10_reg_6311 <= mul_ln10_fu_2185_p2;
                mul_ln11_2_reg_6326 <= mul_ln11_2_fu_2203_p2;
                mul_ln11_4_reg_6336 <= mul_ln11_4_fu_2216_p2;
                mul_ln11_56_reg_6498 <= mul_ln11_56_fu_2391_p2;
                mul_ln11_58_reg_6524 <= mul_ln11_58_fu_2415_p2;
                mul_ln11_62_reg_6556 <= mul_ln11_62_fu_2444_p2;
                mul_ln11_reg_6316 <= mul_ln11_fu_2190_p2;
                sext_ln10_15_reg_6341 <= sext_ln10_15_fu_2221_p1;
                sext_ln10_17_reg_6351 <= sext_ln10_17_fu_2224_p1;
                sext_ln10_23_reg_6361 <= sext_ln10_23_fu_2227_p1;
                sext_ln10_25_reg_6375 <= sext_ln10_25_fu_2230_p1;
                sext_ln10_53_reg_6431 <= sext_ln10_53_fu_2349_p1;
                sext_ln10_55_reg_6447 <= sext_ln10_55_fu_2356_p1;
                sub_ln36_12_reg_6274 <= sub_ln36_12_fu_2110_p2;
                sub_ln36_14_reg_6301 <= sub_ln36_14_fu_2158_p2;
                sub_ln36_24_reg_6399 <= sub_ln36_24_fu_2289_p2;
                sub_ln36_25_reg_6404 <= sub_ln36_25_fu_2295_p2;
                sub_ln37_12_reg_6409 <= sub_ln37_12_fu_2301_p2;
                sub_ln37_6_reg_6279 <= sub_ln37_6_fu_2122_p2;
                sub_ln37_7_reg_6306 <= sub_ln37_7_fu_2170_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                a_imag_reg_6108 <= a_imag_fu_1716_p2;
                a_real_10_reg_6237 <= a_real_10_fu_1918_p2;
                a_real_reg_6102 <= a_real_fu_1710_p2;
                add_ln35_13_reg_6242 <= add_ln35_13_fu_1924_p2;
                add_ln35_reg_6114 <= add_ln35_fu_1722_p2;
                bi_4_reg_6189 <= grp_fu_4764_p3(27 downto 12);
                bi_5_reg_6219 <= grp_fu_4812_p3(27 downto 12);
                br_4_reg_6183 <= grp_fu_4756_p3(27 downto 12);
                ci0_13_reg_6225 <= ci0_13_fu_1900_p2;
                ci_4_reg_6201 <= grp_fu_4780_p3(27 downto 12);
                cr1_13_reg_6231 <= cr1_13_fu_1906_p2;
                cr_4_reg_6195 <= grp_fu_4772_p3(27 downto 12);
                di_4_reg_6213 <= grp_fu_4796_p3(27 downto 12);
                dr_4_reg_6207 <= grp_fu_4788_p3(27 downto 12);
                sext_ln10_1_reg_6129 <= sext_ln10_1_fu_1758_p1;
                sext_ln10_3_reg_6153 <= sext_ln10_3_fu_1765_p1;
                sub_ln36_26_reg_6247 <= sub_ln36_26_fu_1930_p2;
                sub_ln36_reg_6119 <= sub_ln36_fu_1734_p2;
                sub_ln37_13_reg_6252 <= sub_ln37_13_fu_1936_p2;
                sub_ln37_reg_6124 <= sub_ln37_fu_1746_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                ai0_10_reg_7380 <= ai0_10_fu_4199_p2;
                ai1_10_reg_7392 <= ai1_10_fu_4209_p2;
                ar0_10_reg_7374 <= ar0_10_fu_4194_p2;
                ar1_10_reg_7386 <= ar1_10_fu_4204_p2;
                bi_3_reg_7428 <= grp_fu_5201_p3(27 downto 12);
                br_3_reg_7422 <= grp_fu_5194_p3(27 downto 12);
                ci0_10_reg_7404 <= ci0_10_fu_4220_p2;
                ci1_10_reg_7416 <= ci1_10_fu_4232_p2;
                ci_3_reg_7440 <= grp_fu_5215_p3(27 downto 12);
                cr0_10_reg_7398 <= cr0_10_fu_4214_p2;
                cr1_10_reg_7410 <= cr1_10_fu_4226_p2;
                cr_3_reg_7434 <= grp_fu_5208_p3(27 downto 12);
                di_3_reg_7452 <= grp_fu_5229_p3(27 downto 12);
                dr_3_reg_7446 <= grp_fu_5222_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                ai0_11_reg_7560 <= ai0_11_fu_4568_p2;
                ai1_11_reg_7572 <= ai1_11_fu_4576_p2;
                ar0_11_reg_7554 <= ar0_11_fu_4564_p2;
                ar1_11_reg_7566 <= ar1_11_fu_4572_p2;
                ci0_11_reg_7584 <= ci0_11_fu_4584_p2;
                ci1_11_reg_7596 <= ci1_11_fu_4592_p2;
                cr0_11_reg_7578 <= cr0_11_fu_4580_p2;
                cr1_11_reg_7590 <= cr1_11_fu_4588_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                ai0_9_reg_7050 <= ai0_9_fu_3611_p2;
                ai1_9_reg_7062 <= ai1_9_fu_3621_p2;
                ar0_9_reg_7044 <= ar0_9_fu_3606_p2;
                ar1_9_reg_7056 <= ar1_9_fu_3616_p2;
                ci0_9_reg_7074 <= ci0_9_fu_3632_p2;
                ci1_9_reg_7086 <= ci1_9_fu_3644_p2;
                cr0_9_reg_7068 <= cr0_9_fu_3626_p2;
                cr1_9_reg_7080 <= cr1_9_fu_3638_p2;
                mul_ln10_12_reg_7092 <= mul_ln10_12_fu_3653_p2;
                mul_ln10_14_reg_7102 <= mul_ln10_14_fu_3666_p2;
                mul_ln10_16_reg_7112 <= mul_ln10_16_fu_3679_p2;
                mul_ln10_18_reg_7122 <= mul_ln10_18_fu_3692_p2;
                mul_ln10_20_reg_7132 <= mul_ln10_20_fu_3705_p2;
                mul_ln10_22_reg_7142 <= mul_ln10_22_fu_3718_p2;
                mul_ln10_64_reg_7168 <= mul_ln10_64_fu_3881_p2;
                mul_ln10_66_reg_7184 <= mul_ln10_66_fu_3900_p2;
                mul_ln10_68_reg_7210 <= mul_ln10_68_fu_3923_p2;
                mul_ln10_70_reg_7236 <= mul_ln10_70_fu_3948_p2;
                mul_ln10_72_reg_7262 <= mul_ln10_72_fu_3973_p2;
                mul_ln10_74_reg_7288 <= mul_ln10_74_fu_3998_p2;
                mul_ln10_76_reg_7314 <= mul_ln10_76_fu_4023_p2;
                mul_ln10_78_reg_7340 <= mul_ln10_78_fu_4048_p2;
                mul_ln11_12_reg_7097 <= mul_ln11_12_fu_3658_p2;
                mul_ln11_14_reg_7107 <= mul_ln11_14_fu_3671_p2;
                mul_ln11_16_reg_7117 <= mul_ln11_16_fu_3684_p2;
                mul_ln11_18_reg_7127 <= mul_ln11_18_fu_3697_p2;
                mul_ln11_20_reg_7137 <= mul_ln11_20_fu_3710_p2;
                mul_ln11_22_reg_7147 <= mul_ln11_22_fu_3723_p2;
                mul_ln11_64_reg_7173 <= mul_ln11_64_fu_3887_p2;
                mul_ln11_66_reg_7189 <= mul_ln11_66_fu_3905_p2;
                mul_ln11_68_reg_7215 <= mul_ln11_68_fu_3929_p2;
                mul_ln11_70_reg_7241 <= mul_ln11_70_fu_3954_p2;
                mul_ln11_72_reg_7267 <= mul_ln11_72_fu_3979_p2;
                mul_ln11_74_reg_7293 <= mul_ln11_74_fu_4004_p2;
                mul_ln11_76_reg_7319 <= mul_ln11_76_fu_4029_p2;
                mul_ln11_78_reg_7345 <= mul_ln11_78_fu_4054_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                ai0_reg_6714 <= ai0_fu_2764_p2;
                ai1_reg_6726 <= ai1_fu_2774_p2;
                ar0_8_reg_6708 <= ar0_8_fu_2759_p2;
                ar1_reg_6720 <= ar1_fu_2769_p2;
                ci0_reg_6738 <= ci0_fu_2785_p2;
                ci1_8_reg_6750 <= ci1_8_fu_2797_p2;
                cr0_reg_6732 <= cr0_fu_2779_p2;
                cr1_reg_6744 <= cr1_fu_2791_p2;
                mul_ln10_10_reg_6776 <= mul_ln10_10_fu_2832_p2;
                mul_ln10_52_reg_6786 <= mul_ln10_52_fu_2845_p2;
                mul_ln10_54_reg_6796 <= mul_ln10_54_fu_2858_p2;
                mul_ln10_6_reg_6756 <= mul_ln10_6_fu_2806_p2;
                mul_ln10_8_reg_6766 <= mul_ln10_8_fu_2819_p2;
                mul_ln11_10_reg_6781 <= mul_ln11_10_fu_2837_p2;
                mul_ln11_52_reg_6791 <= mul_ln11_52_fu_2850_p2;
                mul_ln11_54_reg_6801 <= mul_ln11_54_fu_2863_p2;
                mul_ln11_6_reg_6761 <= mul_ln11_6_fu_2811_p2;
                mul_ln11_8_reg_6771 <= mul_ln11_8_fu_2824_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                ai_14_reg_7356 <= ai_14_fu_4080_p2;
                ai_15_reg_7368 <= ai_15_fu_4088_p2;
                ar_14_reg_7350 <= ar_14_fu_4076_p2;
                ar_15_reg_7362 <= ar_15_fu_4084_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                ai_18_reg_7464 <= ai_18_fu_4352_p2;
                ai_19_reg_7476 <= ai_19_fu_4360_p2;
                ar_18_reg_7458 <= ar_18_fu_4348_p2;
                ar_19_reg_7470 <= ar_19_fu_4356_p2;
                trunc_ln10_10_reg_7494 <= grp_fu_5282_p3(27 downto 12);
                trunc_ln10_11_reg_7506 <= grp_fu_5298_p3(27 downto 12);
                trunc_ln10_12_reg_7518 <= grp_fu_5314_p3(27 downto 12);
                trunc_ln10_13_reg_7530 <= grp_fu_5330_p3(27 downto 12);
                trunc_ln10_14_reg_7542 <= grp_fu_5346_p3(27 downto 12);
                trunc_ln10_9_reg_7482 <= grp_fu_5266_p3(27 downto 12);
                trunc_ln11_10_reg_7500 <= grp_fu_5290_p3(27 downto 12);
                trunc_ln11_11_reg_7512 <= grp_fu_5306_p3(27 downto 12);
                trunc_ln11_12_reg_7524 <= grp_fu_5322_p3(27 downto 12);
                trunc_ln11_13_reg_7536 <= grp_fu_5338_p3(27 downto 12);
                trunc_ln11_14_reg_7548 <= grp_fu_5354_p3(27 downto 12);
                trunc_ln11_9_reg_7488 <= grp_fu_5274_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                ai_22_reg_7608 <= ai_22_fu_4656_p2;
                ai_23_reg_7620 <= ai_23_fu_4664_p2;
                ar_22_reg_7602 <= ar_22_fu_4652_p2;
                ar_23_reg_7614 <= ar_23_fu_4660_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                mul_ln10_24_reg_6042 <= mul_ln10_24_fu_1563_p2;
                mul_ln10_26_reg_6052 <= mul_ln10_26_fu_1576_p2;
                mul_ln10_28_reg_6062 <= mul_ln10_28_fu_1589_p2;
                mul_ln10_30_reg_6072 <= mul_ln10_30_fu_1602_p2;
                mul_ln10_32_reg_6082 <= mul_ln10_32_fu_1615_p2;
                mul_ln10_34_reg_6092 <= mul_ln10_34_fu_1628_p2;
                mul_ln11_24_reg_6047 <= mul_ln11_24_fu_1568_p2;
                mul_ln11_26_reg_6057 <= mul_ln11_26_fu_1581_p2;
                mul_ln11_28_reg_6067 <= mul_ln11_28_fu_1594_p2;
                mul_ln11_30_reg_6077 <= mul_ln11_30_fu_1607_p2;
                mul_ln11_32_reg_6087 <= mul_ln11_32_fu_1620_p2;
                mul_ln11_34_reg_6097 <= mul_ln11_34_fu_1633_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state5, grp_fft32_Pipeline_input_loop_fu_928_ap_done, grp_fft32_Pipeline_output_loop_fu_1134_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state21, ap_block_state5_on_subcall_done, regslice_both_out_stream_U_apdone_blk, ap_CS_fsm_state22)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_fft32_Pipeline_input_loop_fu_928_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state21) and (grp_fft32_Pipeline_output_loop_fu_1134_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                if (((regslice_both_out_stream_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    a_imag_10_fu_2321_p2 <= std_logic_vector(unsigned(ci0_13_reg_6225) + unsigned(ai0_13_fu_2313_p2));
    a_imag_12_fu_3736_p2 <= std_logic_vector(unsigned(ci0_14_reg_6926) + unsigned(ai0_14_fu_3728_p2));
    a_imag_14_fu_3764_p2 <= std_logic_vector(unsigned(ci0_15_reg_6964) + unsigned(ai0_15_fu_3756_p2));
    a_imag_15_fu_3112_p2 <= std_logic_vector(unsigned(ci0_reg_6738) + unsigned(ai0_reg_6714));
    a_imag_16_fu_2528_p2 <= std_logic_vector(unsigned(ci0_17_fu_2492_p2) + unsigned(ai0_17_fu_2510_p2));
    a_imag_17_fu_4064_p2 <= std_logic_vector(unsigned(ci0_9_reg_7074) + unsigned(ai0_9_reg_7050));
    a_imag_18_fu_3018_p2 <= std_logic_vector(unsigned(ci0_18_fu_2946_p2) + unsigned(ai0_18_fu_2988_p2));
    a_imag_19_fu_4336_p2 <= std_logic_vector(unsigned(ci0_10_reg_7404) + unsigned(ai0_10_reg_7380));
    a_imag_20_fu_3066_p2 <= std_logic_vector(unsigned(ci0_19_fu_2964_p2) + unsigned(ai0_19_fu_3000_p2));
    a_imag_21_fu_4640_p2 <= std_logic_vector(unsigned(ci0_11_reg_7584) + unsigned(ai0_11_reg_7560));
    a_imag_22_fu_1294_p2 <= std_logic_vector(unsigned(ci0_20_fu_1222_p2) + unsigned(ai0_20_fu_1264_p2));
    a_imag_23_fu_1342_p2 <= std_logic_vector(unsigned(ci0_21_fu_1240_p2) + unsigned(ai0_21_fu_1276_p2));
    a_imag_24_fu_2092_p2 <= std_logic_vector(unsigned(ci0_22_fu_2020_p2) + unsigned(ai0_22_fu_2062_p2));
    a_imag_25_fu_2140_p2 <= std_logic_vector(unsigned(ci0_23_fu_2038_p2) + unsigned(ai0_23_fu_2074_p2));
    a_imag_8_fu_2271_p2 <= std_logic_vector(unsigned(ci0_12_fu_2253_p2) + unsigned(ai0_12_fu_2237_p2));
    a_imag_fu_1716_p2 <= std_logic_vector(unsigned(ci0_16_fu_1680_p2) + unsigned(ai0_16_fu_1698_p2));
    a_real_10_fu_1918_p2 <= std_logic_vector(unsigned(cr0_13_fu_1894_p2) + unsigned(ar0_13_fu_1884_p2));
    a_real_12_fu_3252_p2 <= std_logic_vector(unsigned(cr0_14_fu_3228_p2) + unsigned(ar0_14_fu_3218_p2));
    a_real_14_fu_3364_p2 <= std_logic_vector(unsigned(cr0_15_fu_3340_p2) + unsigned(ar0_15_fu_3330_p2));
    a_real_15_fu_3108_p2 <= std_logic_vector(unsigned(cr0_reg_6732) + unsigned(ar0_8_reg_6708));
    a_real_16_fu_2522_p2 <= std_logic_vector(unsigned(cr0_17_fu_2504_p2) + unsigned(ar0_1_fu_2474_p2));
    a_real_17_fu_4060_p2 <= std_logic_vector(unsigned(cr0_9_reg_7068) + unsigned(ar0_9_reg_7044));
    a_real_18_fu_3012_p2 <= std_logic_vector(unsigned(cr0_18_fu_2976_p2) + unsigned(ar0_2_fu_2916_p2));
    a_real_19_fu_4332_p2 <= std_logic_vector(unsigned(cr0_10_reg_7398) + unsigned(ar0_10_reg_7374));
    a_real_20_fu_3060_p2 <= std_logic_vector(unsigned(cr0_19_fu_2982_p2) + unsigned(ar0_3_fu_2928_p2));
    a_real_21_fu_4636_p2 <= std_logic_vector(unsigned(cr0_11_reg_7578) + unsigned(ar0_11_reg_7554));
    a_real_22_fu_1288_p2 <= std_logic_vector(unsigned(cr0_20_fu_1252_p2) + unsigned(ar0_4_fu_1192_p2));
    a_real_23_fu_1336_p2 <= std_logic_vector(unsigned(cr0_21_fu_1258_p2) + unsigned(ar0_5_fu_1204_p2));
    a_real_24_fu_2086_p2 <= std_logic_vector(unsigned(cr0_22_fu_2050_p2) + unsigned(ar0_6_fu_1990_p2));
    a_real_25_fu_2134_p2 <= std_logic_vector(unsigned(cr0_23_fu_2056_p2) + unsigned(ar0_7_fu_2002_p2));
    a_real_8_fu_2265_p2 <= std_logic_vector(unsigned(cr0_12_fu_2249_p2) + unsigned(ar0_12_fu_2233_p2));
    a_real_fu_1710_p2 <= std_logic_vector(unsigned(cr0_16_fu_1692_p2) + unsigned(ar0_fu_1662_p2));
    add_ln35_12_fu_2277_p2 <= std_logic_vector(unsigned(ci1_12_fu_2261_p2) + unsigned(ar1_12_fu_2241_p2));
    add_ln35_13_fu_1924_p2 <= std_logic_vector(unsigned(ci1_13_fu_1912_p2) + unsigned(ar1_13_fu_1889_p2));
    add_ln35_14_fu_3258_p2 <= std_logic_vector(unsigned(ci1_14_fu_3246_p2) + unsigned(ar1_14_fu_3223_p2));
    add_ln35_15_fu_3370_p2 <= std_logic_vector(unsigned(ci1_15_fu_3358_p2) + unsigned(ar1_15_fu_3335_p2));
    add_ln35_1_fu_2534_p2 <= std_logic_vector(unsigned(ci1_1_fu_2480_p2) + unsigned(ar1_17_fu_2486_p2));
    add_ln35_2_fu_3024_p2 <= std_logic_vector(unsigned(ci1_2_fu_2922_p2) + unsigned(ar1_18_fu_2940_p2));
    add_ln35_3_fu_3072_p2 <= std_logic_vector(unsigned(ci1_3_fu_2934_p2) + unsigned(ar1_19_fu_2958_p2));
    add_ln35_4_fu_1300_p2 <= std_logic_vector(unsigned(ci1_4_fu_1198_p2) + unsigned(ar1_20_fu_1216_p2));
    add_ln35_5_fu_1348_p2 <= std_logic_vector(unsigned(ci1_5_fu_1210_p2) + unsigned(ar1_21_fu_1234_p2));
    add_ln35_6_fu_2098_p2 <= std_logic_vector(unsigned(ci1_6_fu_1996_p2) + unsigned(ar1_22_fu_2014_p2));
    add_ln35_7_fu_2146_p2 <= std_logic_vector(unsigned(ci1_7_fu_2008_p2) + unsigned(ar1_23_fu_2032_p2));
    add_ln35_fu_1722_p2 <= std_logic_vector(unsigned(ci1_fu_1668_p2) + unsigned(ar1_16_fu_1674_p2));
    add_ln37_12_fu_2307_p2 <= std_logic_vector(unsigned(cr1_12_fu_2257_p2) + unsigned(ai1_12_fu_2245_p2));
    add_ln37_13_fu_2336_p2 <= std_logic_vector(unsigned(cr1_13_reg_6231) + unsigned(ai1_13_fu_2317_p2));
    add_ln37_14_fu_3751_p2 <= std_logic_vector(unsigned(cr1_14_reg_6932) + unsigned(ai1_14_fu_3732_p2));
    add_ln37_15_fu_3779_p2 <= std_logic_vector(unsigned(cr1_15_reg_6970) + unsigned(ai1_15_fu_3760_p2));
    add_ln37_1_fu_2564_p2 <= std_logic_vector(unsigned(ai1_17_fu_2516_p2) + unsigned(cr1_17_fu_2498_p2));
    add_ln37_2_fu_3054_p2 <= std_logic_vector(unsigned(ai1_18_fu_2994_p2) + unsigned(cr1_18_fu_2952_p2));
    add_ln37_3_fu_3102_p2 <= std_logic_vector(unsigned(ai1_19_fu_3006_p2) + unsigned(cr1_19_fu_2970_p2));
    add_ln37_4_fu_1330_p2 <= std_logic_vector(unsigned(ai1_20_fu_1270_p2) + unsigned(cr1_20_fu_1228_p2));
    add_ln37_5_fu_1378_p2 <= std_logic_vector(unsigned(ai1_21_fu_1282_p2) + unsigned(cr1_21_fu_1246_p2));
    add_ln37_6_fu_2128_p2 <= std_logic_vector(unsigned(ai1_22_fu_2068_p2) + unsigned(cr1_22_fu_2026_p2));
    add_ln37_7_fu_2176_p2 <= std_logic_vector(unsigned(ai1_23_fu_2080_p2) + unsigned(cr1_23_fu_2044_p2));
    add_ln37_fu_1752_p2 <= std_logic_vector(unsigned(ai1_16_fu_1704_p2) + unsigned(cr1_16_fu_1686_p2));
    add_ln45_10_fu_4596_p2 <= std_logic_vector(unsigned(trunc_ln10_9_reg_7482) + unsigned(ar_18_reg_7458));
    add_ln45_11_fu_4616_p2 <= std_logic_vector(unsigned(trunc_ln10_10_reg_7494) + unsigned(ar_19_reg_7470));
    add_ln45_12_fu_4668_p2 <= std_logic_vector(unsigned(trunc_ln10_11_reg_7506) + unsigned(a_real_21_fu_4636_p2));
    add_ln45_13_fu_4692_p2 <= std_logic_vector(unsigned(trunc_ln10_12_reg_7518) + unsigned(ar_21_fu_4644_p2));
    add_ln45_14_fu_4716_p2 <= std_logic_vector(unsigned(trunc_ln10_13_reg_7530) + unsigned(ar_22_reg_7602));
    add_ln45_15_fu_4736_p2 <= std_logic_vector(unsigned(trunc_ln10_14_reg_7542) + unsigned(ar_23_reg_7614));
    add_ln45_1_fu_3452_p2 <= std_logic_vector(unsigned(trunc_ln10_s_fu_3434_p4) + unsigned(ar_9_fu_3116_p2));
    add_ln45_2_fu_3802_p2 <= std_logic_vector(unsigned(trunc_ln10_1_fu_3784_p4) + unsigned(ar_10_reg_6860));
    add_ln45_3_fu_3844_p2 <= std_logic_vector(unsigned(trunc_ln10_2_fu_3826_p4) + unsigned(ar_11_reg_6872));
    add_ln45_4_fu_4092_p2 <= std_logic_vector(unsigned(trunc_ln10_3_reg_6996) + unsigned(a_real_17_fu_4060_p2));
    add_ln45_5_fu_4116_p2 <= std_logic_vector(unsigned(trunc_ln10_4_reg_7008) + unsigned(ar_13_fu_4068_p2));
    add_ln45_6_fu_4292_p2 <= std_logic_vector(unsigned(trunc_ln10_5_reg_7020) + unsigned(ar_14_reg_7350));
    add_ln45_7_fu_4312_p2 <= std_logic_vector(unsigned(trunc_ln10_6_reg_7032) + unsigned(ar_15_reg_7362));
    add_ln45_8_fu_4382_p2 <= std_logic_vector(unsigned(trunc_ln10_7_fu_4364_p4) + unsigned(a_real_19_fu_4332_p2));
    add_ln45_9_fu_4428_p2 <= std_logic_vector(unsigned(trunc_ln10_8_fu_4410_p4) + unsigned(ar_17_fu_4340_p2));
    add_ln45_fu_3406_p2 <= std_logic_vector(unsigned(trunc_ln2_fu_3388_p4) + unsigned(a_real_15_fu_3108_p2));
    add_ln46_10_fu_4601_p2 <= std_logic_vector(unsigned(trunc_ln11_9_reg_7488) + unsigned(ai_18_reg_7464));
    add_ln46_11_fu_4621_p2 <= std_logic_vector(unsigned(trunc_ln11_10_reg_7500) + unsigned(ai_19_reg_7476));
    add_ln46_12_fu_4674_p2 <= std_logic_vector(unsigned(trunc_ln11_11_reg_7512) + unsigned(a_imag_21_fu_4640_p2));
    add_ln46_13_fu_4698_p2 <= std_logic_vector(unsigned(trunc_ln11_12_reg_7524) + unsigned(ai_21_fu_4648_p2));
    add_ln46_14_fu_4721_p2 <= std_logic_vector(unsigned(trunc_ln11_13_reg_7536) + unsigned(ai_22_reg_7608));
    add_ln46_15_fu_4741_p2 <= std_logic_vector(unsigned(trunc_ln11_14_reg_7548) + unsigned(ai_23_reg_7620));
    add_ln46_1_fu_3459_p2 <= std_logic_vector(unsigned(trunc_ln11_s_fu_3443_p4) + unsigned(ai_9_fu_3120_p2));
    add_ln46_2_fu_3808_p2 <= std_logic_vector(unsigned(trunc_ln11_1_fu_3793_p4) + unsigned(ai_10_reg_6866));
    add_ln46_3_fu_3850_p2 <= std_logic_vector(unsigned(trunc_ln11_2_fu_3835_p4) + unsigned(ai_11_reg_6878));
    add_ln46_4_fu_4098_p2 <= std_logic_vector(unsigned(trunc_ln11_3_reg_7002) + unsigned(a_imag_17_fu_4064_p2));
    add_ln46_5_fu_4122_p2 <= std_logic_vector(unsigned(trunc_ln11_4_reg_7014) + unsigned(ai_13_fu_4072_p2));
    add_ln46_6_fu_4297_p2 <= std_logic_vector(unsigned(trunc_ln11_5_reg_7026) + unsigned(ai_14_reg_7356));
    add_ln46_7_fu_4317_p2 <= std_logic_vector(unsigned(trunc_ln11_6_reg_7038) + unsigned(ai_15_reg_7368));
    add_ln46_8_fu_4389_p2 <= std_logic_vector(unsigned(trunc_ln11_7_fu_4373_p4) + unsigned(a_imag_19_fu_4336_p2));
    add_ln46_9_fu_4435_p2 <= std_logic_vector(unsigned(trunc_ln11_8_fu_4419_p4) + unsigned(ai_17_fu_4344_p2));
    add_ln46_fu_3413_p2 <= std_logic_vector(unsigned(trunc_ln3_fu_3397_p4) + unsigned(a_imag_15_fu_3112_p2));
    ai0_10_fu_4199_p2 <= std_logic_vector(unsigned(bi_2_fu_4149_p4) + unsigned(a_imag_18_reg_6812));
    ai0_11_fu_4568_p2 <= std_logic_vector(unsigned(bi_3_reg_7428) + unsigned(a_imag_20_reg_6839));
    ai0_12_fu_2237_p2 <= std_logic_vector(unsigned(bi_4_reg_6189) + unsigned(a_imag_22_reg_5752));
    ai0_13_fu_2313_p2 <= std_logic_vector(unsigned(bi_5_reg_6219) + unsigned(a_imag_23_reg_5779));
    ai0_14_fu_3728_p2 <= std_logic_vector(unsigned(bi_6_reg_6920) + unsigned(a_imag_24_reg_6263));
    ai0_15_fu_3756_p2 <= std_logic_vector(unsigned(bi_7_reg_6958) + unsigned(a_imag_25_reg_6290));
    ai0_16_fu_1698_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_16_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_out));
    ai0_17_fu_2510_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_20_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_4_out));
    ai0_18_fu_2988_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_18_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_2_out));
    ai0_19_fu_3000_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_22_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_6_out));
    ai0_20_fu_1264_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_17_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_1_out));
    ai0_21_fu_1276_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_21_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_5_out));
    ai0_22_fu_2062_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_19_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_3_out));
    ai0_23_fu_2074_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_23_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_7_out));
    ai0_9_fu_3611_p2 <= std_logic_vector(unsigned(bi_1_fu_3561_p4) + unsigned(a_imag_16_reg_6567));
    ai0_fu_2764_p2 <= std_logic_vector(unsigned(bi_fu_2714_p4) + unsigned(a_imag_reg_6108));
    ai1_10_fu_4209_p2 <= std_logic_vector(unsigned(a_imag_18_reg_6812) - unsigned(bi_2_fu_4149_p4));
    ai1_11_fu_4576_p2 <= std_logic_vector(unsigned(a_imag_20_reg_6839) - unsigned(bi_3_reg_7428));
    ai1_12_fu_2245_p2 <= std_logic_vector(unsigned(a_imag_22_reg_5752) - unsigned(bi_4_reg_6189));
    ai1_13_fu_2317_p2 <= std_logic_vector(unsigned(a_imag_23_reg_5779) - unsigned(bi_5_reg_6219));
    ai1_14_fu_3732_p2 <= std_logic_vector(unsigned(a_imag_24_reg_6263) - unsigned(bi_6_reg_6920));
    ai1_15_fu_3760_p2 <= std_logic_vector(unsigned(a_imag_25_reg_6290) - unsigned(bi_7_reg_6958));
    ai1_16_fu_1704_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_16_out));
    ai1_17_fu_2516_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_4_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_20_out));
    ai1_18_fu_2994_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_2_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_18_out));
    ai1_19_fu_3006_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_6_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_22_out));
    ai1_20_fu_1270_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_1_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_17_out));
    ai1_21_fu_1282_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_5_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_21_out));
    ai1_22_fu_2068_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_3_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_19_out));
    ai1_23_fu_2080_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_7_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_23_out));
    ai1_9_fu_3621_p2 <= std_logic_vector(unsigned(a_imag_16_reg_6567) - unsigned(bi_1_fu_3561_p4));
    ai1_fu_2774_p2 <= std_logic_vector(unsigned(a_imag_reg_6108) - unsigned(bi_fu_2714_p4));
    ai_10_fu_3128_p2 <= std_logic_vector(unsigned(ai0_reg_6714) - unsigned(ci0_reg_6738));
    ai_11_fu_3136_p2 <= std_logic_vector(unsigned(cr1_reg_6744) + unsigned(ai1_reg_6726));
    ai_13_fu_4072_p2 <= std_logic_vector(unsigned(ai1_9_reg_7062) - unsigned(cr1_9_reg_7080));
    ai_14_fu_4080_p2 <= std_logic_vector(unsigned(ai0_9_reg_7050) - unsigned(ci0_9_reg_7074));
    ai_15_fu_4088_p2 <= std_logic_vector(unsigned(cr1_9_reg_7080) + unsigned(ai1_9_reg_7062));
    ai_17_fu_4344_p2 <= std_logic_vector(unsigned(ai1_10_reg_7392) - unsigned(cr1_10_reg_7410));
    ai_18_fu_4352_p2 <= std_logic_vector(unsigned(ai0_10_reg_7380) - unsigned(ci0_10_reg_7404));
    ai_19_fu_4360_p2 <= std_logic_vector(unsigned(cr1_10_reg_7410) + unsigned(ai1_10_reg_7392));
    ai_21_fu_4648_p2 <= std_logic_vector(unsigned(ai1_11_reg_7572) - unsigned(cr1_11_reg_7590));
    ai_22_fu_4656_p2 <= std_logic_vector(unsigned(ai0_11_reg_7560) - unsigned(ci0_11_reg_7584));
    ai_23_fu_4664_p2 <= std_logic_vector(unsigned(cr1_11_reg_7590) + unsigned(ai1_11_reg_7572));
    ai_9_fu_3120_p2 <= std_logic_vector(unsigned(ai1_reg_6726) - unsigned(cr1_reg_6744));
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;
    ap_ST_fsm_state1_blk <= ap_const_logic_0;
    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_fft32_Pipeline_output_loop_fu_1134_ap_done)
    begin
        if ((grp_fft32_Pipeline_output_loop_fu_1134_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state22_blk_assign_proc : process(regslice_both_out_stream_U_apdone_blk)
    begin
        if ((regslice_both_out_stream_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_fft32_Pipeline_input_loop_fu_928_ap_done)
    begin
        if ((grp_fft32_Pipeline_input_loop_fu_928_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_on_subcall_done)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state5_on_subcall_done_assign_proc : process(grp_fft32_Pipeline_2_fu_998_ap_done, grp_generic_sincos_16_4_s_fu_1006_ap_done, grp_generic_sincos_16_4_s_fu_1014_ap_done, grp_generic_sincos_16_4_s_fu_1022_ap_done, grp_generic_sincos_16_4_s_fu_1030_ap_done, grp_generic_sincos_16_4_s_fu_1038_ap_done, grp_generic_sincos_16_4_s_fu_1046_ap_done, grp_generic_sincos_16_4_s_fu_1054_ap_done, grp_generic_sincos_16_4_s_fu_1062_ap_done, grp_generic_sincos_16_4_s_fu_1070_ap_done, grp_generic_sincos_16_4_s_fu_1078_ap_done, grp_generic_sincos_16_4_s_fu_1086_ap_done, grp_generic_sincos_16_4_s_fu_1094_ap_done, grp_generic_sincos_16_4_s_fu_1102_ap_done, grp_generic_sincos_16_4_s_fu_1110_ap_done, grp_generic_sincos_16_4_s_fu_1118_ap_done, grp_generic_sincos_16_4_s_fu_1126_ap_done)
    begin
                ap_block_state5_on_subcall_done <= ((grp_generic_sincos_16_4_s_fu_1030_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_1022_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_1014_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_1006_ap_done = ap_const_logic_0) or (grp_fft32_Pipeline_2_fu_998_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_1126_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_1118_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_1110_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_1102_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_1094_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_1086_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_1078_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_1070_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_1062_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_1054_ap_done = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_1046_ap_done 
    = ap_const_logic_0) or (grp_generic_sincos_16_4_s_fu_1038_ap_done = ap_const_logic_0));
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ar0_10_fu_4194_p2 <= std_logic_vector(unsigned(br_2_fu_4140_p4) + unsigned(a_real_18_reg_6806));
    ar0_11_fu_4564_p2 <= std_logic_vector(unsigned(br_3_reg_7422) + unsigned(a_real_20_reg_6833));
    ar0_12_fu_2233_p2 <= std_logic_vector(unsigned(br_4_reg_6183) + unsigned(a_real_22_reg_5746));
    ar0_13_fu_1884_p2 <= std_logic_vector(unsigned(br_5_fu_1830_p4) + unsigned(a_real_23_reg_5773));
    ar0_14_fu_3218_p2 <= std_logic_vector(unsigned(br_6_fu_3164_p4) + unsigned(a_real_24_reg_6257));
    ar0_15_fu_3330_p2 <= std_logic_vector(unsigned(br_7_fu_3276_p4) + unsigned(a_real_25_reg_6284));
    ar0_1_fu_2474_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_20_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_4_out));
    ar0_2_fu_2916_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_18_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_2_out));
    ar0_3_fu_2928_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_22_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_6_out));
    ar0_4_fu_1192_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_17_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_1_out));
    ar0_5_fu_1204_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_21_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_5_out));
    ar0_6_fu_1990_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_19_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_3_out));
    ar0_7_fu_2002_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_23_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_7_out));
    ar0_8_fu_2759_p2 <= std_logic_vector(unsigned(br_fu_2705_p4) + unsigned(a_real_reg_6102));
    ar0_9_fu_3606_p2 <= std_logic_vector(unsigned(br_1_fu_3552_p4) + unsigned(a_real_16_reg_6561));
    ar0_fu_1662_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_16_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_out));
    ar1_10_fu_4204_p2 <= std_logic_vector(unsigned(a_real_18_reg_6806) - unsigned(br_2_fu_4140_p4));
    ar1_11_fu_4572_p2 <= std_logic_vector(unsigned(a_real_20_reg_6833) - unsigned(br_3_reg_7422));
    ar1_12_fu_2241_p2 <= std_logic_vector(unsigned(a_real_22_reg_5746) - unsigned(br_4_reg_6183));
    ar1_13_fu_1889_p2 <= std_logic_vector(unsigned(a_real_23_reg_5773) - unsigned(br_5_fu_1830_p4));
    ar1_14_fu_3223_p2 <= std_logic_vector(unsigned(a_real_24_reg_6257) - unsigned(br_6_fu_3164_p4));
    ar1_15_fu_3335_p2 <= std_logic_vector(unsigned(a_real_25_reg_6284) - unsigned(br_7_fu_3276_p4));
    ar1_16_fu_1674_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_16_out));
    ar1_17_fu_2486_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_4_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_20_out));
    ar1_18_fu_2940_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_2_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_18_out));
    ar1_19_fu_2958_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_6_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_22_out));
    ar1_20_fu_1216_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_1_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_17_out));
    ar1_21_fu_1234_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_5_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_21_out));
    ar1_22_fu_2014_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_3_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_19_out));
    ar1_23_fu_2032_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_7_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_23_out));
    ar1_9_fu_3616_p2 <= std_logic_vector(unsigned(a_real_16_reg_6561) - unsigned(br_1_fu_3552_p4));
    ar1_fu_2769_p2 <= std_logic_vector(unsigned(a_real_reg_6102) - unsigned(br_fu_2705_p4));
    ar_10_fu_3124_p2 <= std_logic_vector(unsigned(ar0_8_reg_6708) - unsigned(cr0_reg_6732));
    ar_11_fu_3132_p2 <= std_logic_vector(unsigned(ar1_reg_6720) - unsigned(ci1_8_reg_6750));
    ar_13_fu_4068_p2 <= std_logic_vector(unsigned(ci1_9_reg_7086) + unsigned(ar1_9_reg_7056));
    ar_14_fu_4076_p2 <= std_logic_vector(unsigned(ar0_9_reg_7044) - unsigned(cr0_9_reg_7068));
    ar_15_fu_4084_p2 <= std_logic_vector(unsigned(ar1_9_reg_7056) - unsigned(ci1_9_reg_7086));
    ar_17_fu_4340_p2 <= std_logic_vector(unsigned(ci1_10_reg_7416) + unsigned(ar1_10_reg_7386));
    ar_18_fu_4348_p2 <= std_logic_vector(unsigned(ar0_10_reg_7374) - unsigned(cr0_10_reg_7398));
    ar_19_fu_4356_p2 <= std_logic_vector(unsigned(ar1_10_reg_7386) - unsigned(ci1_10_reg_7416));
    ar_21_fu_4644_p2 <= std_logic_vector(unsigned(ci1_11_reg_7596) + unsigned(ar1_11_reg_7566));
    ar_22_fu_4652_p2 <= std_logic_vector(unsigned(ar0_11_reg_7554) - unsigned(cr0_11_reg_7578));
    ar_23_fu_4660_p2 <= std_logic_vector(unsigned(ar1_11_reg_7566) - unsigned(ci1_11_reg_7596));
    ar_9_fu_3116_p2 <= std_logic_vector(unsigned(ci1_8_reg_6750) + unsigned(ar1_reg_6720));
    bi_1_fu_3561_p4 <= grp_fu_5089_p3(27 downto 12);
    bi_2_fu_4149_p4 <= grp_fu_5159_p3(27 downto 12);
    bi_fu_2714_p4 <= grp_fu_4860_p3(27 downto 12);
    br_1_fu_3552_p4 <= grp_fu_5082_p3(27 downto 12);
    br_2_fu_4140_p4 <= grp_fu_5152_p3(27 downto 12);
    br_5_fu_1830_p4 <= grp_fu_4804_p3(27 downto 12);
    br_6_fu_3164_p4 <= grp_fu_4900_p3(27 downto 12);
    br_7_fu_3276_p4 <= grp_fu_4946_p3(27 downto 12);
    br_fu_2705_p4 <= grp_fu_4852_p3(27 downto 12);
    ci0_10_fu_4220_p2 <= std_logic_vector(unsigned(di_2_fu_4185_p4) + unsigned(ci_2_fu_4167_p4));
    ci0_11_fu_4584_p2 <= std_logic_vector(unsigned(di_3_reg_7452) + unsigned(ci_3_reg_7440));
    ci0_12_fu_2253_p2 <= std_logic_vector(unsigned(di_4_reg_6213) + unsigned(ci_4_reg_6201));
    ci0_13_fu_1900_p2 <= std_logic_vector(unsigned(di_5_fu_1875_p4) + unsigned(ci_5_fu_1857_p4));
    ci0_14_fu_3234_p2 <= std_logic_vector(unsigned(di_6_fu_3209_p4) + unsigned(ci_6_fu_3191_p4));
    ci0_15_fu_3346_p2 <= std_logic_vector(unsigned(di_7_fu_3321_p4) + unsigned(ci_7_fu_3303_p4));
    ci0_16_fu_1680_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_24_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_8_out));
    ci0_17_fu_2492_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_28_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_12_out));
    ci0_18_fu_2946_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_26_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_10_out));
    ci0_19_fu_2964_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_30_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_14_out));
    ci0_20_fu_1222_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_25_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_9_out));
    ci0_21_fu_1240_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_29_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_13_out));
    ci0_22_fu_2020_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_27_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_11_out));
    ci0_23_fu_2038_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_31_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_15_out));
    ci0_9_fu_3632_p2 <= std_logic_vector(unsigned(di_1_fu_3597_p4) + unsigned(ci_1_fu_3579_p4));
    ci0_fu_2785_p2 <= std_logic_vector(unsigned(di_fu_2750_p4) + unsigned(ci_fu_2732_p4));
    ci1_10_fu_4232_p2 <= std_logic_vector(unsigned(ci_2_fu_4167_p4) - unsigned(di_2_fu_4185_p4));
    ci1_11_fu_4592_p2 <= std_logic_vector(unsigned(ci_3_reg_7440) - unsigned(di_3_reg_7452));
    ci1_12_fu_2261_p2 <= std_logic_vector(unsigned(ci_4_reg_6201) - unsigned(di_4_reg_6213));
    ci1_13_fu_1912_p2 <= std_logic_vector(unsigned(ci_5_fu_1857_p4) - unsigned(di_5_fu_1875_p4));
    ci1_14_fu_3246_p2 <= std_logic_vector(unsigned(ci_6_fu_3191_p4) - unsigned(di_6_fu_3209_p4));
    ci1_15_fu_3358_p2 <= std_logic_vector(unsigned(ci_7_fu_3303_p4) - unsigned(di_7_fu_3321_p4));
    ci1_1_fu_2480_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_12_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_28_out));
    ci1_2_fu_2922_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_10_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_26_out));
    ci1_3_fu_2934_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_14_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_30_out));
    ci1_4_fu_1198_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_9_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_25_out));
    ci1_5_fu_1210_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_13_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_29_out));
    ci1_6_fu_1996_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_11_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_27_out));
    ci1_7_fu_2008_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_15_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_31_out));
    ci1_8_fu_2797_p2 <= std_logic_vector(unsigned(ci_fu_2732_p4) - unsigned(di_fu_2750_p4));
    ci1_9_fu_3644_p2 <= std_logic_vector(unsigned(ci_1_fu_3579_p4) - unsigned(di_1_fu_3597_p4));
    ci1_fu_1668_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_8_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_imag_24_out));
    ci_1_fu_3579_p4 <= grp_fu_5103_p3(27 downto 12);
    ci_2_fu_4167_p4 <= grp_fu_5173_p3(27 downto 12);
    ci_5_fu_1857_p4 <= grp_fu_4828_p3(27 downto 12);
    ci_6_fu_3191_p4 <= grp_fu_4923_p3(27 downto 12);
    ci_7_fu_3303_p4 <= grp_fu_4969_p3(27 downto 12);
    ci_fu_2732_p4 <= grp_fu_4876_p3(27 downto 12);
    cr0_10_fu_4214_p2 <= std_logic_vector(unsigned(dr_2_fu_4176_p4) + unsigned(cr_2_fu_4158_p4));
    cr0_11_fu_4580_p2 <= std_logic_vector(unsigned(dr_3_reg_7446) + unsigned(cr_3_reg_7434));
    cr0_12_fu_2249_p2 <= std_logic_vector(unsigned(dr_4_reg_6207) + unsigned(cr_4_reg_6195));
    cr0_13_fu_1894_p2 <= std_logic_vector(unsigned(dr_5_fu_1866_p4) + unsigned(cr_5_fu_1848_p4));
    cr0_14_fu_3228_p2 <= std_logic_vector(unsigned(dr_6_fu_3200_p4) + unsigned(cr_6_fu_3182_p4));
    cr0_15_fu_3340_p2 <= std_logic_vector(unsigned(dr_7_fu_3312_p4) + unsigned(cr_7_fu_3294_p4));
    cr0_16_fu_1692_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_24_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_8_out));
    cr0_17_fu_2504_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_28_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_12_out));
    cr0_18_fu_2976_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_26_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_10_out));
    cr0_19_fu_2982_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_30_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_14_out));
    cr0_20_fu_1252_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_25_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_9_out));
    cr0_21_fu_1258_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_29_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_13_out));
    cr0_22_fu_2050_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_27_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_11_out));
    cr0_23_fu_2056_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_31_out) + unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_15_out));
    cr0_9_fu_3626_p2 <= std_logic_vector(unsigned(dr_1_fu_3588_p4) + unsigned(cr_1_fu_3570_p4));
    cr0_fu_2779_p2 <= std_logic_vector(unsigned(dr_fu_2741_p4) + unsigned(cr_fu_2723_p4));
    cr1_10_fu_4226_p2 <= std_logic_vector(unsigned(cr_2_fu_4158_p4) - unsigned(dr_2_fu_4176_p4));
    cr1_11_fu_4588_p2 <= std_logic_vector(unsigned(cr_3_reg_7434) - unsigned(dr_3_reg_7446));
    cr1_12_fu_2257_p2 <= std_logic_vector(unsigned(cr_4_reg_6195) - unsigned(dr_4_reg_6207));
    cr1_13_fu_1906_p2 <= std_logic_vector(unsigned(cr_5_fu_1848_p4) - unsigned(dr_5_fu_1866_p4));
    cr1_14_fu_3240_p2 <= std_logic_vector(unsigned(cr_6_fu_3182_p4) - unsigned(dr_6_fu_3200_p4));
    cr1_15_fu_3352_p2 <= std_logic_vector(unsigned(cr_7_fu_3294_p4) - unsigned(dr_7_fu_3312_p4));
    cr1_16_fu_1686_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_8_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_24_out));
    cr1_17_fu_2498_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_12_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_28_out));
    cr1_18_fu_2952_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_10_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_26_out));
    cr1_19_fu_2970_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_14_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_30_out));
    cr1_20_fu_1228_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_9_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_25_out));
    cr1_21_fu_1246_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_13_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_29_out));
    cr1_22_fu_2026_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_11_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_27_out));
    cr1_23_fu_2044_p2 <= std_logic_vector(unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_15_out) - unsigned(grp_fft32_Pipeline_input_loop_fu_928_data_real_31_out));
    cr1_9_fu_3638_p2 <= std_logic_vector(unsigned(cr_1_fu_3570_p4) - unsigned(dr_1_fu_3588_p4));
    cr1_fu_2791_p2 <= std_logic_vector(unsigned(cr_fu_2723_p4) - unsigned(dr_fu_2741_p4));
    cr_1_fu_3570_p4 <= grp_fu_5096_p3(27 downto 12);
    cr_2_fu_4158_p4 <= grp_fu_5166_p3(27 downto 12);
    cr_5_fu_1848_p4 <= grp_fu_4820_p3(27 downto 12);
    cr_6_fu_3182_p4 <= grp_fu_4916_p3(27 downto 12);
    cr_7_fu_3294_p4 <= grp_fu_4962_p3(27 downto 12);
    cr_fu_2723_p4 <= grp_fu_4868_p3(27 downto 12);
    di_1_fu_3597_p4 <= grp_fu_5117_p3(27 downto 12);
    di_2_fu_4185_p4 <= grp_fu_5187_p3(27 downto 12);
    di_5_fu_1875_p4 <= grp_fu_4844_p3(27 downto 12);
    di_6_fu_3209_p4 <= grp_fu_4938_p3(27 downto 12);
    di_7_fu_3321_p4 <= grp_fu_4984_p3(27 downto 12);
    di_fu_2750_p4 <= grp_fu_4892_p3(27 downto 12);
    dr_1_fu_3588_p4 <= grp_fu_5110_p3(27 downto 12);
    dr_2_fu_4176_p4 <= grp_fu_5180_p3(27 downto 12);
    dr_5_fu_1866_p4 <= grp_fu_4836_p3(27 downto 12);
    dr_6_fu_3200_p4 <= grp_fu_4930_p3(27 downto 12);
    dr_7_fu_3312_p4 <= grp_fu_4976_p3(27 downto 12);
    dr_fu_2741_p4 <= grp_fu_4884_p3(27 downto 12);
    grp_fft32_Pipeline_2_fu_998_ap_start <= grp_fft32_Pipeline_2_fu_998_ap_start_reg;
    grp_fft32_Pipeline_input_loop_fu_928_ap_start <= grp_fft32_Pipeline_input_loop_fu_928_ap_start_reg;
    grp_fft32_Pipeline_output_loop_fu_1134_ap_start <= grp_fft32_Pipeline_output_loop_fu_1134_ap_start_reg;
    grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TREADY <= (out_stream_TREADY_int_regslice and ap_CS_fsm_state21);

    grp_fu_4756_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4756_ce <= ap_const_logic_1;
        else 
            grp_fu_4756_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4756_p0 <= sext_ln10_33_fu_1440_p1(16 - 1 downto 0);
    grp_fu_4756_p1 <= sext_ln10_21_fu_1420_p1(14 - 1 downto 0);

    grp_fu_4764_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4764_ce <= ap_const_logic_1;
        else 
            grp_fu_4764_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4764_p0 <= sext_ln10_33_fu_1440_p1(16 - 1 downto 0);
    grp_fu_4764_p1 <= sext_ln10_19_fu_1416_p1(14 - 1 downto 0);

    grp_fu_4772_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4772_ce <= ap_const_logic_1;
        else 
            grp_fu_4772_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4772_p0 <= sext_ln10_36_fu_1448_p1(16 - 1 downto 0);
    grp_fu_4772_p1 <= sext_ln10_37_fu_1452_p1(14 - 1 downto 0);

    grp_fu_4780_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4780_ce <= ap_const_logic_1;
        else 
            grp_fu_4780_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4780_p0 <= sext_ln10_36_fu_1448_p1(16 - 1 downto 0);
    grp_fu_4780_p1 <= sext_ln10_35_fu_1444_p1(14 - 1 downto 0);

    grp_fu_4788_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4788_ce <= ap_const_logic_1;
        else 
            grp_fu_4788_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4788_p0 <= sext_ln10_40_fu_1460_p1(16 - 1 downto 0);
    grp_fu_4788_p1 <= sext_ln10_41_fu_1464_p1(14 - 1 downto 0);

    grp_fu_4796_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4796_ce <= ap_const_logic_1;
        else 
            grp_fu_4796_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4796_p0 <= sext_ln10_40_fu_1460_p1(16 - 1 downto 0);
    grp_fu_4796_p1 <= sext_ln10_39_fu_1456_p1(14 - 1 downto 0);

    grp_fu_4804_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4804_ce <= ap_const_logic_1;
        else 
            grp_fu_4804_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4804_p0 <= sext_ln10_43_fu_1468_p1(16 - 1 downto 0);
    grp_fu_4804_p1 <= sext_ln10_21_fu_1420_p1(14 - 1 downto 0);

    grp_fu_4812_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4812_ce <= ap_const_logic_1;
        else 
            grp_fu_4812_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4812_p0 <= sext_ln10_43_fu_1468_p1(16 - 1 downto 0);
    grp_fu_4812_p1 <= sext_ln10_19_fu_1416_p1(14 - 1 downto 0);

    grp_fu_4820_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4820_ce <= ap_const_logic_1;
        else 
            grp_fu_4820_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4820_p0 <= sext_ln10_45_fu_1472_p1(16 - 1 downto 0);
    grp_fu_4820_p1 <= sext_ln10_37_fu_1452_p1(14 - 1 downto 0);

    grp_fu_4828_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4828_ce <= ap_const_logic_1;
        else 
            grp_fu_4828_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4828_p0 <= sext_ln10_45_fu_1472_p1(16 - 1 downto 0);
    grp_fu_4828_p1 <= sext_ln10_35_fu_1444_p1(14 - 1 downto 0);

    grp_fu_4836_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4836_ce <= ap_const_logic_1;
        else 
            grp_fu_4836_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4836_p0 <= sext_ln10_47_fu_1476_p1(16 - 1 downto 0);
    grp_fu_4836_p1 <= sext_ln10_41_fu_1464_p1(14 - 1 downto 0);

    grp_fu_4844_ce_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            grp_fu_4844_ce <= ap_const_logic_1;
        else 
            grp_fu_4844_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4844_p0 <= sext_ln10_47_fu_1476_p1(16 - 1 downto 0);
    grp_fu_4844_p1 <= sext_ln10_39_fu_1456_p1(14 - 1 downto 0);
    grp_fu_4852_p0 <= sext_ln10_2_fu_1761_p1(16 - 1 downto 0);
    grp_fu_4852_p1 <= sext_ln10_3_fu_1765_p1(14 - 1 downto 0);
    grp_fu_4860_p0 <= sext_ln10_2_fu_1761_p1(16 - 1 downto 0);
    grp_fu_4860_p1 <= sext_ln10_1_fu_1758_p1(14 - 1 downto 0);
    grp_fu_4868_p0 <= sext_ln10_5_fu_1768_p1(16 - 1 downto 0);
    grp_fu_4868_p1 <= sext_ln10_3_fu_1765_p1(14 - 1 downto 0);
    grp_fu_4876_p0 <= sext_ln10_5_fu_1768_p1(16 - 1 downto 0);
    grp_fu_4876_p1 <= sext_ln10_1_fu_1758_p1(14 - 1 downto 0);
    grp_fu_4884_p0 <= sext_ln10_7_fu_1772_p1(16 - 1 downto 0);
    grp_fu_4884_p1 <= sext_ln10_3_fu_1765_p1(14 - 1 downto 0);
    grp_fu_4892_p0 <= sext_ln10_7_fu_1772_p1(16 - 1 downto 0);
    grp_fu_4892_p1 <= sext_ln10_1_fu_1758_p1(14 - 1 downto 0);
    grp_fu_4900_p0 <= sext_ln10_49_fu_2341_p1(16 - 1 downto 0);
    grp_fu_4900_p1 <= sext_ln10_25_fu_2230_p1(14 - 1 downto 0);
    grp_fu_4908_p0 <= sext_ln10_49_fu_2341_p1(16 - 1 downto 0);
    grp_fu_4908_p1 <= sext_ln10_23_fu_2227_p1(14 - 1 downto 0);
    grp_fu_4916_p0 <= sext_ln10_51_fu_2345_p1(16 - 1 downto 0);
    grp_fu_4916_p1 <= sext_ln10_41_reg_5910(14 - 1 downto 0);
    grp_fu_4923_p0 <= sext_ln10_51_fu_2345_p1(16 - 1 downto 0);
    grp_fu_4923_p1 <= sext_ln10_39_reg_5890(14 - 1 downto 0);
    grp_fu_4930_p0 <= sext_ln10_54_fu_2352_p1(16 - 1 downto 0);
    grp_fu_4930_p1 <= sext_ln10_55_fu_2356_p1(14 - 1 downto 0);
    grp_fu_4938_p0 <= sext_ln10_54_fu_2352_p1(16 - 1 downto 0);
    grp_fu_4938_p1 <= sext_ln10_53_fu_2349_p1(14 - 1 downto 0);
    grp_fu_4946_p0 <= sext_ln10_57_fu_2359_p1(16 - 1 downto 0);
    grp_fu_4946_p1 <= sext_ln10_25_fu_2230_p1(14 - 1 downto 0);
    grp_fu_4954_p0 <= sext_ln10_57_fu_2359_p1(16 - 1 downto 0);
    grp_fu_4954_p1 <= sext_ln10_23_fu_2227_p1(14 - 1 downto 0);
    grp_fu_4962_p0 <= sext_ln10_59_fu_2363_p1(16 - 1 downto 0);
    grp_fu_4962_p1 <= sext_ln10_41_reg_5910(14 - 1 downto 0);
    grp_fu_4969_p0 <= sext_ln10_59_fu_2363_p1(16 - 1 downto 0);
    grp_fu_4969_p1 <= sext_ln10_39_reg_5890(14 - 1 downto 0);
    grp_fu_4976_p0 <= sext_ln10_61_fu_2367_p1(16 - 1 downto 0);
    grp_fu_4976_p1 <= sext_ln10_55_fu_2356_p1(14 - 1 downto 0);
    grp_fu_4984_p0 <= sext_ln10_61_fu_2367_p1(16 - 1 downto 0);
    grp_fu_4984_p1 <= sext_ln10_53_fu_2349_p1(14 - 1 downto 0);
    grp_fu_4992_p0 <= sext_ln10_63_fu_2371_p1(16 - 1 downto 0);
    grp_fu_4992_p1 <= sext_ln10_3_reg_6153(14 - 1 downto 0);
    grp_fu_4999_p0 <= sext_ln10_63_fu_2371_p1(16 - 1 downto 0);
    grp_fu_4999_p1 <= sext_ln10_1_reg_6129(14 - 1 downto 0);
    grp_fu_5006_p0 <= sext_ln10_65_fu_2375_p1(16 - 1 downto 0);
    grp_fu_5014_p0 <= sext_ln10_65_fu_2375_p1(16 - 1 downto 0);
    grp_fu_5022_p0 <= sext_ln10_71_fu_2382_p1(16 - 1 downto 0);
    grp_fu_5022_p1 <= sext_ln10_37_reg_5880(14 - 1 downto 0);
    grp_fu_5029_p0 <= sext_ln10_71_fu_2382_p1(16 - 1 downto 0);
    grp_fu_5029_p1 <= sext_ln10_35_reg_5864(14 - 1 downto 0);
    grp_fu_5036_p0 <= sext_ln10_74_fu_2402_p1(16 - 1 downto 0);
    grp_fu_5036_p1 <= sext_ln10_75_fu_2406_p1(14 - 1 downto 0);
    grp_fu_5044_p0 <= sext_ln10_74_fu_2402_p1(16 - 1 downto 0);
    grp_fu_5044_p1 <= sext_ln10_73_fu_2399_p1(14 - 1 downto 0);
    grp_fu_5052_p0 <= sext_ln10_77_fu_2421_p1(16 - 1 downto 0);
    grp_fu_5052_p1 <= sext_ln10_41_reg_5910(14 - 1 downto 0);
    grp_fu_5059_p0 <= sext_ln10_77_fu_2421_p1(16 - 1 downto 0);
    grp_fu_5059_p1 <= sext_ln10_39_reg_5890(14 - 1 downto 0);
    grp_fu_5066_p0 <= sext_ln10_80_fu_2431_p1(16 - 1 downto 0);
    grp_fu_5066_p1 <= sext_ln10_81_fu_2435_p1(14 - 1 downto 0);
    grp_fu_5074_p0 <= sext_ln10_80_fu_2431_p1(16 - 1 downto 0);
    grp_fu_5074_p1 <= sext_ln10_79_fu_2428_p1(14 - 1 downto 0);
    grp_fu_5082_p0 <= sext_ln10_9_fu_2570_p1(16 - 1 downto 0);
    grp_fu_5082_p1 <= sext_ln10_3_reg_6153(14 - 1 downto 0);
    grp_fu_5089_p0 <= sext_ln10_9_fu_2570_p1(16 - 1 downto 0);
    grp_fu_5089_p1 <= sext_ln10_1_reg_6129(14 - 1 downto 0);
    grp_fu_5096_p0 <= sext_ln10_11_fu_2574_p1(16 - 1 downto 0);
    grp_fu_5096_p1 <= sext_ln10_3_reg_6153(14 - 1 downto 0);
    grp_fu_5103_p0 <= sext_ln10_11_fu_2574_p1(16 - 1 downto 0);
    grp_fu_5103_p1 <= sext_ln10_1_reg_6129(14 - 1 downto 0);
    grp_fu_5110_p0 <= sext_ln10_13_fu_2578_p1(16 - 1 downto 0);
    grp_fu_5110_p1 <= sext_ln10_3_reg_6153(14 - 1 downto 0);
    grp_fu_5117_p0 <= sext_ln10_13_fu_2578_p1(16 - 1 downto 0);
    grp_fu_5117_p1 <= sext_ln10_1_reg_6129(14 - 1 downto 0);
    grp_fu_5124_p0 <= sext_ln10_67_fu_2686_p1(16 - 1 downto 0);
    grp_fu_5124_p1 <= sext_ln10_21_reg_5844(14 - 1 downto 0);
    grp_fu_5131_p0 <= sext_ln10_67_fu_2686_p1(16 - 1 downto 0);
    grp_fu_5131_p1 <= sext_ln10_19_reg_5830(14 - 1 downto 0);
    grp_fu_5138_p0 <= sext_ln10_69_fu_2689_p1(16 - 1 downto 0);
    grp_fu_5138_p1 <= sext_ln10_25_reg_6375(14 - 1 downto 0);
    grp_fu_5145_p0 <= sext_ln10_69_fu_2689_p1(16 - 1 downto 0);
    grp_fu_5145_p1 <= sext_ln10_23_reg_6361(14 - 1 downto 0);
    grp_fu_5152_p0 <= sext_ln10_16_fu_3140_p1(16 - 1 downto 0);
    grp_fu_5152_p1 <= sext_ln10_17_reg_6351(14 - 1 downto 0);
    grp_fu_5159_p0 <= sext_ln10_16_fu_3140_p1(16 - 1 downto 0);
    grp_fu_5159_p1 <= sext_ln10_15_reg_6341(14 - 1 downto 0);
    grp_fu_5166_p0 <= sext_ln10_20_fu_3144_p1(16 - 1 downto 0);
    grp_fu_5166_p1 <= sext_ln10_21_reg_5844(14 - 1 downto 0);
    grp_fu_5173_p0 <= sext_ln10_20_fu_3144_p1(16 - 1 downto 0);
    grp_fu_5173_p1 <= sext_ln10_19_reg_5830(14 - 1 downto 0);
    grp_fu_5180_p0 <= sext_ln10_24_fu_3148_p1(16 - 1 downto 0);
    grp_fu_5180_p1 <= sext_ln10_25_reg_6375(14 - 1 downto 0);
    grp_fu_5187_p0 <= sext_ln10_24_fu_3148_p1(16 - 1 downto 0);
    grp_fu_5187_p1 <= sext_ln10_23_reg_6361(14 - 1 downto 0);
    grp_fu_5194_p0 <= sext_ln10_27_fu_3152_p1(16 - 1 downto 0);
    grp_fu_5194_p1 <= sext_ln10_17_reg_6351(14 - 1 downto 0);
    grp_fu_5201_p0 <= sext_ln10_27_fu_3152_p1(16 - 1 downto 0);
    grp_fu_5201_p1 <= sext_ln10_15_reg_6341(14 - 1 downto 0);
    grp_fu_5208_p0 <= sext_ln10_29_fu_3156_p1(16 - 1 downto 0);
    grp_fu_5208_p1 <= sext_ln10_21_reg_5844(14 - 1 downto 0);
    grp_fu_5215_p0 <= sext_ln10_29_fu_3156_p1(16 - 1 downto 0);
    grp_fu_5215_p1 <= sext_ln10_19_reg_5830(14 - 1 downto 0);
    grp_fu_5222_p0 <= sext_ln10_31_fu_3160_p1(16 - 1 downto 0);
    grp_fu_5222_p1 <= sext_ln10_25_reg_6375(14 - 1 downto 0);
    grp_fu_5229_p0 <= sext_ln10_31_fu_3160_p1(16 - 1 downto 0);
    grp_fu_5229_p1 <= sext_ln10_23_reg_6361(14 - 1 downto 0);
    grp_fu_5236_p0 <= sext_ln10_84_fu_3874_p1(16 - 1 downto 0);
    grp_fu_5236_p1 <= sext_ln10_85_fu_3878_p1(14 - 1 downto 0);
    grp_fu_5244_p0 <= sext_ln10_84_fu_3874_p1(16 - 1 downto 0);
    grp_fu_5244_p1 <= sext_ln10_83_fu_3871_p1(14 - 1 downto 0);
    grp_fu_5252_p0 <= sext_ln10_87_fu_3896_p1(16 - 1 downto 0);
    grp_fu_5252_p1 <= sext_ln10_55_reg_6447(14 - 1 downto 0);
    grp_fu_5259_p0 <= sext_ln10_87_fu_3896_p1(16 - 1 downto 0);
    grp_fu_5259_p1 <= sext_ln10_53_reg_6431(14 - 1 downto 0);
    grp_fu_5266_p0 <= sext_ln10_90_fu_3916_p1(16 - 1 downto 0);
    grp_fu_5266_p1 <= sext_ln10_91_fu_3920_p1(14 - 1 downto 0);
    grp_fu_5274_p0 <= sext_ln10_90_fu_3916_p1(16 - 1 downto 0);
    grp_fu_5274_p1 <= sext_ln10_89_fu_3913_p1(14 - 1 downto 0);
    grp_fu_5282_p0 <= sext_ln10_94_fu_3941_p1(16 - 1 downto 0);
    grp_fu_5282_p1 <= sext_ln10_95_fu_3945_p1(14 - 1 downto 0);
    grp_fu_5290_p0 <= sext_ln10_94_fu_3941_p1(16 - 1 downto 0);
    grp_fu_5290_p1 <= sext_ln10_93_fu_3938_p1(14 - 1 downto 0);
    grp_fu_5298_p0 <= sext_ln10_98_fu_3966_p1(16 - 1 downto 0);
    grp_fu_5298_p1 <= sext_ln10_99_fu_3970_p1(14 - 1 downto 0);
    grp_fu_5306_p0 <= sext_ln10_98_fu_3966_p1(16 - 1 downto 0);
    grp_fu_5306_p1 <= sext_ln10_97_fu_3963_p1(14 - 1 downto 0);
    grp_fu_5314_p0 <= sext_ln10_102_fu_3991_p1(16 - 1 downto 0);
    grp_fu_5314_p1 <= sext_ln10_103_fu_3995_p1(14 - 1 downto 0);
    grp_fu_5322_p0 <= sext_ln10_102_fu_3991_p1(16 - 1 downto 0);
    grp_fu_5322_p1 <= sext_ln10_101_fu_3988_p1(14 - 1 downto 0);
    grp_fu_5330_p0 <= sext_ln10_106_fu_4016_p1(16 - 1 downto 0);
    grp_fu_5330_p1 <= sext_ln10_107_fu_4020_p1(14 - 1 downto 0);
    grp_fu_5338_p0 <= sext_ln10_106_fu_4016_p1(16 - 1 downto 0);
    grp_fu_5338_p1 <= sext_ln10_105_fu_4013_p1(14 - 1 downto 0);
    grp_fu_5346_p0 <= sext_ln10_110_fu_4041_p1(16 - 1 downto 0);
    grp_fu_5346_p1 <= sext_ln10_111_fu_4045_p1(14 - 1 downto 0);
    grp_fu_5354_p0 <= sext_ln10_110_fu_4041_p1(16 - 1 downto 0);
    grp_fu_5354_p1 <= sext_ln10_109_fu_4038_p1(14 - 1 downto 0);
    grp_generic_sincos_16_4_s_fu_1006_ap_start <= grp_generic_sincos_16_4_s_fu_1006_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_1014_ap_start <= grp_generic_sincos_16_4_s_fu_1014_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_1022_ap_start <= grp_generic_sincos_16_4_s_fu_1022_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_1030_ap_start <= grp_generic_sincos_16_4_s_fu_1030_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_1038_ap_start <= grp_generic_sincos_16_4_s_fu_1038_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_1046_ap_start <= grp_generic_sincos_16_4_s_fu_1046_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_1054_ap_start <= grp_generic_sincos_16_4_s_fu_1054_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_1062_ap_start <= grp_generic_sincos_16_4_s_fu_1062_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_1070_ap_start <= grp_generic_sincos_16_4_s_fu_1070_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_1078_ap_start <= grp_generic_sincos_16_4_s_fu_1078_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_1086_ap_start <= grp_generic_sincos_16_4_s_fu_1086_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_1094_ap_start <= grp_generic_sincos_16_4_s_fu_1094_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_1102_ap_start <= grp_generic_sincos_16_4_s_fu_1102_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_1110_ap_start <= grp_generic_sincos_16_4_s_fu_1110_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_1118_ap_start <= grp_generic_sincos_16_4_s_fu_1118_ap_start_reg;
    grp_generic_sincos_16_4_s_fu_1126_ap_start <= grp_generic_sincos_16_4_s_fu_1126_ap_start_reg;
    in_stream_TREADY <= regslice_both_in_stream_U_ack_in;

    in_stream_TREADY_int_regslice_assign_proc : process(grp_fft32_Pipeline_input_loop_fu_928_in_stream_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_stream_TREADY_int_regslice <= grp_fft32_Pipeline_input_loop_fu_928_in_stream_TREADY;
        else 
            in_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln10_10_fu_2832_p0 <= sext_ln10_12_fu_2829_p1(16 - 1 downto 0);
    mul_ln10_10_fu_2832_p1 <= sext_ln10_1_reg_6129(14 - 1 downto 0);
    mul_ln10_12_fu_3653_p0 <= sext_ln10_14_fu_3650_p1(16 - 1 downto 0);
    mul_ln10_12_fu_3653_p1 <= sext_ln10_15_reg_6341(14 - 1 downto 0);
    mul_ln10_14_fu_3666_p0 <= sext_ln10_18_fu_3663_p1(16 - 1 downto 0);
    mul_ln10_14_fu_3666_p1 <= sext_ln10_19_reg_5830(14 - 1 downto 0);
    mul_ln10_16_fu_3679_p0 <= sext_ln10_22_fu_3676_p1(16 - 1 downto 0);
    mul_ln10_16_fu_3679_p1 <= sext_ln10_23_reg_6361(14 - 1 downto 0);
    mul_ln10_18_fu_3692_p0 <= sext_ln10_26_fu_3689_p1(16 - 1 downto 0);
    mul_ln10_18_fu_3692_p1 <= sext_ln10_15_reg_6341(14 - 1 downto 0);
    mul_ln10_20_fu_3705_p0 <= sext_ln10_28_fu_3702_p1(16 - 1 downto 0);
    mul_ln10_20_fu_3705_p1 <= sext_ln10_19_reg_5830(14 - 1 downto 0);
    mul_ln10_22_fu_3718_p0 <= sext_ln10_30_fu_3715_p1(16 - 1 downto 0);
    mul_ln10_22_fu_3718_p1 <= sext_ln10_23_reg_6361(14 - 1 downto 0);
    mul_ln10_24_fu_1563_p0 <= sext_ln10_32_fu_1560_p1(16 - 1 downto 0);
    mul_ln10_24_fu_1563_p1 <= sext_ln10_19_reg_5830(14 - 1 downto 0);
    mul_ln10_26_fu_1576_p0 <= sext_ln10_34_fu_1573_p1(16 - 1 downto 0);
    mul_ln10_26_fu_1576_p1 <= sext_ln10_35_reg_5864(14 - 1 downto 0);
    mul_ln10_28_fu_1589_p0 <= sext_ln10_38_fu_1586_p1(16 - 1 downto 0);
    mul_ln10_28_fu_1589_p1 <= sext_ln10_39_reg_5890(14 - 1 downto 0);
    mul_ln10_2_fu_2198_p0 <= sext_ln10_4_fu_2195_p1(16 - 1 downto 0);
    mul_ln10_2_fu_2198_p1 <= sext_ln10_1_reg_6129(14 - 1 downto 0);
    mul_ln10_30_fu_1602_p0 <= sext_ln10_42_fu_1599_p1(16 - 1 downto 0);
    mul_ln10_30_fu_1602_p1 <= sext_ln10_19_reg_5830(14 - 1 downto 0);
    mul_ln10_32_fu_1615_p0 <= sext_ln10_44_fu_1612_p1(16 - 1 downto 0);
    mul_ln10_32_fu_1615_p1 <= sext_ln10_35_reg_5864(14 - 1 downto 0);
    mul_ln10_34_fu_1628_p0 <= sext_ln10_46_fu_1625_p1(16 - 1 downto 0);
    mul_ln10_34_fu_1628_p1 <= sext_ln10_39_reg_5890(14 - 1 downto 0);
    mul_ln10_36_fu_2585_p0 <= sext_ln10_48_fu_2582_p1(16 - 1 downto 0);
    mul_ln10_36_fu_2585_p1 <= sext_ln10_23_reg_6361(14 - 1 downto 0);
    mul_ln10_38_fu_2598_p0 <= sext_ln10_50_fu_2595_p1(16 - 1 downto 0);
    mul_ln10_38_fu_2598_p1 <= sext_ln10_39_reg_5890(14 - 1 downto 0);
    mul_ln10_40_fu_2611_p0 <= sext_ln10_52_fu_2608_p1(16 - 1 downto 0);
    mul_ln10_40_fu_2611_p1 <= sext_ln10_53_reg_6431(14 - 1 downto 0);
    mul_ln10_42_fu_2624_p0 <= sext_ln10_56_fu_2621_p1(16 - 1 downto 0);
    mul_ln10_42_fu_2624_p1 <= sext_ln10_23_reg_6361(14 - 1 downto 0);
    mul_ln10_44_fu_2637_p0 <= sext_ln10_58_fu_2634_p1(16 - 1 downto 0);
    mul_ln10_44_fu_2637_p1 <= sext_ln10_39_reg_5890(14 - 1 downto 0);
    mul_ln10_46_fu_2650_p0 <= sext_ln10_60_fu_2647_p1(16 - 1 downto 0);
    mul_ln10_46_fu_2650_p1 <= sext_ln10_53_reg_6431(14 - 1 downto 0);
    mul_ln10_48_fu_2663_p0 <= sext_ln10_62_fu_2660_p1(16 - 1 downto 0);
    mul_ln10_48_fu_2663_p1 <= sext_ln10_1_reg_6129(14 - 1 downto 0);
    mul_ln10_4_fu_2211_p0 <= sext_ln10_6_fu_2208_p1(16 - 1 downto 0);
    mul_ln10_4_fu_2211_p1 <= sext_ln10_1_reg_6129(14 - 1 downto 0);
    mul_ln10_50_fu_2676_p0 <= sext_ln10_64_fu_2673_p1(16 - 1 downto 0);
    mul_ln10_50_fu_2676_p1 <= sext_ln10_15_reg_6341(14 - 1 downto 0);
    mul_ln10_52_fu_2845_p0 <= sext_ln10_66_fu_2842_p1(16 - 1 downto 0);
    mul_ln10_52_fu_2845_p1 <= sext_ln10_19_reg_5830(14 - 1 downto 0);
    mul_ln10_54_fu_2858_p0 <= sext_ln10_68_fu_2855_p1(16 - 1 downto 0);
    mul_ln10_54_fu_2858_p1 <= sext_ln10_23_reg_6361(14 - 1 downto 0);
    mul_ln10_56_fu_2386_p0 <= sext_ln10_70_fu_2379_p1(16 - 1 downto 0);
    mul_ln10_56_fu_2386_p1 <= sext_ln10_35_reg_5864(14 - 1 downto 0);
    mul_ln10_58_fu_2409_p0 <= sext_ln10_72_fu_2396_p1(16 - 1 downto 0);
    mul_ln10_58_fu_2409_p1 <= sext_ln10_73_fu_2399_p1(14 - 1 downto 0);
    mul_ln10_60_fu_2695_p0 <= sext_ln10_76_fu_2692_p1(16 - 1 downto 0);
    mul_ln10_60_fu_2695_p1 <= sext_ln10_39_reg_5890(14 - 1 downto 0);
    mul_ln10_62_fu_2438_p0 <= sext_ln10_78_fu_2425_p1(16 - 1 downto 0);
    mul_ln10_62_fu_2438_p1 <= sext_ln10_79_fu_2428_p1(14 - 1 downto 0);
    mul_ln10_64_fu_3881_p0 <= sext_ln10_82_fu_3868_p1(16 - 1 downto 0);
    mul_ln10_64_fu_3881_p1 <= sext_ln10_83_fu_3871_p1(14 - 1 downto 0);
    mul_ln10_66_fu_3900_p0 <= sext_ln10_86_fu_3893_p1(16 - 1 downto 0);
    mul_ln10_66_fu_3900_p1 <= sext_ln10_53_reg_6431(14 - 1 downto 0);
    mul_ln10_68_fu_3923_p0 <= sext_ln10_88_fu_3910_p1(16 - 1 downto 0);
    mul_ln10_68_fu_3923_p1 <= sext_ln10_89_fu_3913_p1(14 - 1 downto 0);
    mul_ln10_6_fu_2806_p0 <= sext_ln10_8_fu_2803_p1(16 - 1 downto 0);
    mul_ln10_6_fu_2806_p1 <= sext_ln10_1_reg_6129(14 - 1 downto 0);
    mul_ln10_70_fu_3948_p0 <= sext_ln10_92_fu_3935_p1(16 - 1 downto 0);
    mul_ln10_70_fu_3948_p1 <= sext_ln10_93_fu_3938_p1(14 - 1 downto 0);
    mul_ln10_72_fu_3973_p0 <= sext_ln10_96_fu_3960_p1(16 - 1 downto 0);
    mul_ln10_72_fu_3973_p1 <= sext_ln10_97_fu_3963_p1(14 - 1 downto 0);
    mul_ln10_74_fu_3998_p0 <= sext_ln10_100_fu_3985_p1(16 - 1 downto 0);
    mul_ln10_74_fu_3998_p1 <= sext_ln10_101_fu_3988_p1(14 - 1 downto 0);
    mul_ln10_76_fu_4023_p0 <= sext_ln10_104_fu_4010_p1(16 - 1 downto 0);
    mul_ln10_76_fu_4023_p1 <= sext_ln10_105_fu_4013_p1(14 - 1 downto 0);
    mul_ln10_78_fu_4048_p0 <= sext_ln10_108_fu_4035_p1(16 - 1 downto 0);
    mul_ln10_78_fu_4048_p1 <= sext_ln10_109_fu_4038_p1(14 - 1 downto 0);
    mul_ln10_8_fu_2819_p0 <= sext_ln10_10_fu_2816_p1(16 - 1 downto 0);
    mul_ln10_8_fu_2819_p1 <= sext_ln10_1_reg_6129(14 - 1 downto 0);
    mul_ln10_fu_2185_p0 <= sext_ln10_fu_2182_p1(16 - 1 downto 0);
    mul_ln10_fu_2185_p1 <= sext_ln10_1_reg_6129(14 - 1 downto 0);
    mul_ln11_10_fu_2837_p0 <= sext_ln10_12_fu_2829_p1(16 - 1 downto 0);
    mul_ln11_10_fu_2837_p1 <= sext_ln10_3_reg_6153(14 - 1 downto 0);
    mul_ln11_12_fu_3658_p0 <= sext_ln10_14_fu_3650_p1(16 - 1 downto 0);
    mul_ln11_12_fu_3658_p1 <= sext_ln10_17_reg_6351(14 - 1 downto 0);
    mul_ln11_14_fu_3671_p0 <= sext_ln10_18_fu_3663_p1(16 - 1 downto 0);
    mul_ln11_14_fu_3671_p1 <= sext_ln10_21_reg_5844(14 - 1 downto 0);
    mul_ln11_16_fu_3684_p0 <= sext_ln10_22_fu_3676_p1(16 - 1 downto 0);
    mul_ln11_16_fu_3684_p1 <= sext_ln10_25_reg_6375(14 - 1 downto 0);
    mul_ln11_18_fu_3697_p0 <= sext_ln10_26_fu_3689_p1(16 - 1 downto 0);
    mul_ln11_18_fu_3697_p1 <= sext_ln10_17_reg_6351(14 - 1 downto 0);
    mul_ln11_20_fu_3710_p0 <= sext_ln10_28_fu_3702_p1(16 - 1 downto 0);
    mul_ln11_20_fu_3710_p1 <= sext_ln10_21_reg_5844(14 - 1 downto 0);
    mul_ln11_22_fu_3723_p0 <= sext_ln10_30_fu_3715_p1(16 - 1 downto 0);
    mul_ln11_22_fu_3723_p1 <= sext_ln10_25_reg_6375(14 - 1 downto 0);
    mul_ln11_24_fu_1568_p0 <= sext_ln10_32_fu_1560_p1(16 - 1 downto 0);
    mul_ln11_24_fu_1568_p1 <= sext_ln10_21_reg_5844(14 - 1 downto 0);
    mul_ln11_26_fu_1581_p0 <= sext_ln10_34_fu_1573_p1(16 - 1 downto 0);
    mul_ln11_26_fu_1581_p1 <= sext_ln10_37_reg_5880(14 - 1 downto 0);
    mul_ln11_28_fu_1594_p0 <= sext_ln10_38_fu_1586_p1(16 - 1 downto 0);
    mul_ln11_28_fu_1594_p1 <= sext_ln10_41_reg_5910(14 - 1 downto 0);
    mul_ln11_2_fu_2203_p0 <= sext_ln10_4_fu_2195_p1(16 - 1 downto 0);
    mul_ln11_2_fu_2203_p1 <= sext_ln10_3_reg_6153(14 - 1 downto 0);
    mul_ln11_30_fu_1607_p0 <= sext_ln10_42_fu_1599_p1(16 - 1 downto 0);
    mul_ln11_30_fu_1607_p1 <= sext_ln10_21_reg_5844(14 - 1 downto 0);
    mul_ln11_32_fu_1620_p0 <= sext_ln10_44_fu_1612_p1(16 - 1 downto 0);
    mul_ln11_32_fu_1620_p1 <= sext_ln10_37_reg_5880(14 - 1 downto 0);
    mul_ln11_34_fu_1633_p0 <= sext_ln10_46_fu_1625_p1(16 - 1 downto 0);
    mul_ln11_34_fu_1633_p1 <= sext_ln10_41_reg_5910(14 - 1 downto 0);
    mul_ln11_36_fu_2590_p0 <= sext_ln10_48_fu_2582_p1(16 - 1 downto 0);
    mul_ln11_36_fu_2590_p1 <= sext_ln10_25_reg_6375(14 - 1 downto 0);
    mul_ln11_38_fu_2603_p0 <= sext_ln10_50_fu_2595_p1(16 - 1 downto 0);
    mul_ln11_38_fu_2603_p1 <= sext_ln10_41_reg_5910(14 - 1 downto 0);
    mul_ln11_40_fu_2616_p0 <= sext_ln10_52_fu_2608_p1(16 - 1 downto 0);
    mul_ln11_40_fu_2616_p1 <= sext_ln10_55_reg_6447(14 - 1 downto 0);
    mul_ln11_42_fu_2629_p0 <= sext_ln10_56_fu_2621_p1(16 - 1 downto 0);
    mul_ln11_42_fu_2629_p1 <= sext_ln10_25_reg_6375(14 - 1 downto 0);
    mul_ln11_44_fu_2642_p0 <= sext_ln10_58_fu_2634_p1(16 - 1 downto 0);
    mul_ln11_44_fu_2642_p1 <= sext_ln10_41_reg_5910(14 - 1 downto 0);
    mul_ln11_46_fu_2655_p0 <= sext_ln10_60_fu_2647_p1(16 - 1 downto 0);
    mul_ln11_46_fu_2655_p1 <= sext_ln10_55_reg_6447(14 - 1 downto 0);
    mul_ln11_48_fu_2668_p0 <= sext_ln10_62_fu_2660_p1(16 - 1 downto 0);
    mul_ln11_48_fu_2668_p1 <= sext_ln10_3_reg_6153(14 - 1 downto 0);
    mul_ln11_4_fu_2216_p0 <= sext_ln10_6_fu_2208_p1(16 - 1 downto 0);
    mul_ln11_4_fu_2216_p1 <= sext_ln10_3_reg_6153(14 - 1 downto 0);
    mul_ln11_50_fu_2681_p0 <= sext_ln10_64_fu_2673_p1(16 - 1 downto 0);
    mul_ln11_50_fu_2681_p1 <= sext_ln10_17_reg_6351(14 - 1 downto 0);
    mul_ln11_52_fu_2850_p0 <= sext_ln10_66_fu_2842_p1(16 - 1 downto 0);
    mul_ln11_52_fu_2850_p1 <= sext_ln10_21_reg_5844(14 - 1 downto 0);
    mul_ln11_54_fu_2863_p0 <= sext_ln10_68_fu_2855_p1(16 - 1 downto 0);
    mul_ln11_54_fu_2863_p1 <= sext_ln10_25_reg_6375(14 - 1 downto 0);
    mul_ln11_56_fu_2391_p0 <= sext_ln10_70_fu_2379_p1(16 - 1 downto 0);
    mul_ln11_56_fu_2391_p1 <= sext_ln10_37_reg_5880(14 - 1 downto 0);
    mul_ln11_58_fu_2415_p0 <= sext_ln10_72_fu_2396_p1(16 - 1 downto 0);
    mul_ln11_58_fu_2415_p1 <= sext_ln10_75_fu_2406_p1(14 - 1 downto 0);
    mul_ln11_60_fu_2700_p0 <= sext_ln10_76_fu_2692_p1(16 - 1 downto 0);
    mul_ln11_60_fu_2700_p1 <= sext_ln10_41_reg_5910(14 - 1 downto 0);
    mul_ln11_62_fu_2444_p0 <= sext_ln10_78_fu_2425_p1(16 - 1 downto 0);
    mul_ln11_62_fu_2444_p1 <= sext_ln10_81_fu_2435_p1(14 - 1 downto 0);
    mul_ln11_64_fu_3887_p0 <= sext_ln10_82_fu_3868_p1(16 - 1 downto 0);
    mul_ln11_64_fu_3887_p1 <= sext_ln10_85_fu_3878_p1(14 - 1 downto 0);
    mul_ln11_66_fu_3905_p0 <= sext_ln10_86_fu_3893_p1(16 - 1 downto 0);
    mul_ln11_66_fu_3905_p1 <= sext_ln10_55_reg_6447(14 - 1 downto 0);
    mul_ln11_68_fu_3929_p0 <= sext_ln10_88_fu_3910_p1(16 - 1 downto 0);
    mul_ln11_68_fu_3929_p1 <= sext_ln10_91_fu_3920_p1(14 - 1 downto 0);
    mul_ln11_6_fu_2811_p0 <= sext_ln10_8_fu_2803_p1(16 - 1 downto 0);
    mul_ln11_6_fu_2811_p1 <= sext_ln10_3_reg_6153(14 - 1 downto 0);
    mul_ln11_70_fu_3954_p0 <= sext_ln10_92_fu_3935_p1(16 - 1 downto 0);
    mul_ln11_70_fu_3954_p1 <= sext_ln10_95_fu_3945_p1(14 - 1 downto 0);
    mul_ln11_72_fu_3979_p0 <= sext_ln10_96_fu_3960_p1(16 - 1 downto 0);
    mul_ln11_72_fu_3979_p1 <= sext_ln10_99_fu_3970_p1(14 - 1 downto 0);
    mul_ln11_74_fu_4004_p0 <= sext_ln10_100_fu_3985_p1(16 - 1 downto 0);
    mul_ln11_74_fu_4004_p1 <= sext_ln10_103_fu_3995_p1(14 - 1 downto 0);
    mul_ln11_76_fu_4029_p0 <= sext_ln10_104_fu_4010_p1(16 - 1 downto 0);
    mul_ln11_76_fu_4029_p1 <= sext_ln10_107_fu_4020_p1(14 - 1 downto 0);
    mul_ln11_78_fu_4054_p0 <= sext_ln10_108_fu_4035_p1(16 - 1 downto 0);
    mul_ln11_78_fu_4054_p1 <= sext_ln10_111_fu_4045_p1(14 - 1 downto 0);
    mul_ln11_8_fu_2824_p0 <= sext_ln10_10_fu_2816_p1(16 - 1 downto 0);
    mul_ln11_8_fu_2824_p1 <= sext_ln10_3_reg_6153(14 - 1 downto 0);
    mul_ln11_fu_2190_p0 <= sext_ln10_fu_2182_p1(16 - 1 downto 0);
    mul_ln11_fu_2190_p1 <= sext_ln10_3_reg_6153(14 - 1 downto 0);
    out_stream_TVALID <= regslice_both_out_stream_U_vld_out;
        sext_ln10_100_fu_3985_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_15_reg_6981),28));

        sext_ln10_101_fu_3988_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i26_reg_6012),28));

        sext_ln10_102_fu_3991_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_15_fu_3769_p2),28));

        sext_ln10_103_fu_3995_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i27_reg_6017),28));

        sext_ln10_104_fu_4010_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_30_reg_6986),28));

        sext_ln10_105_fu_4013_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i28_reg_6022),28));

        sext_ln10_106_fu_4016_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_31_fu_3774_p2),28));

        sext_ln10_107_fu_4020_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i29_reg_6027),28));

        sext_ln10_108_fu_4035_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_15_reg_6991),28));

        sext_ln10_109_fu_4038_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i30_reg_6032),28));

        sext_ln10_10_fu_2816_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_2_reg_6578),28));

        sext_ln10_110_fu_4041_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_15_fu_3779_p2),28));

        sext_ln10_111_fu_4045_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i31_reg_6037),28));

        sext_ln10_11_fu_2574_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_3_fu_2552_p2),28));

        sext_ln10_12_fu_2829_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_1_reg_6583),28));

        sext_ln10_13_fu_2578_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_1_fu_2564_p2),28));

        sext_ln10_14_fu_3650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_2_reg_6818),28));

        sext_ln10_15_fu_2221_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i2_reg_5810),28));

        sext_ln10_16_fu_3140_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_2_fu_3030_p2),28));

        sext_ln10_17_fu_2224_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i3_reg_5815),28));

        sext_ln10_18_fu_3663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_4_reg_6823),28));

        sext_ln10_19_fu_1416_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_1022_ap_return_1),28));

        sext_ln10_1_fu_1758_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i_reg_5800),28));

        sext_ln10_20_fu_3144_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_5_fu_3042_p2),28));

        sext_ln10_21_fu_1420_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_1022_ap_return_0),28));

        sext_ln10_22_fu_3676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_2_reg_6828),28));

        sext_ln10_23_fu_2227_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i6_reg_5820),28));

        sext_ln10_24_fu_3148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_2_fu_3054_p2),28));

        sext_ln10_25_fu_2230_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i7_reg_5825),28));

        sext_ln10_26_fu_3689_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_3_reg_6845),28));

        sext_ln10_27_fu_3152_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_3_fu_3078_p2),28));

        sext_ln10_28_fu_3702_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_6_reg_6850),28));

        sext_ln10_29_fu_3156_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_7_fu_3090_p2),28));

        sext_ln10_2_fu_1761_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_fu_1728_p2),28));

        sext_ln10_30_fu_3715_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_3_reg_6855),28));

        sext_ln10_31_fu_3160_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_3_fu_3102_p2),28));

        sext_ln10_32_fu_1560_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_4_reg_5758),28));

        sext_ln10_33_fu_1440_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_4_fu_1306_p2),28));

        sext_ln10_34_fu_1573_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_8_reg_5763),28));

        sext_ln10_35_fu_1444_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_1038_ap_return_1),28));

        sext_ln10_36_fu_1448_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_9_fu_1318_p2),28));

        sext_ln10_37_fu_1452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_1038_ap_return_0),28));

        sext_ln10_38_fu_1586_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_4_reg_5768),28));

        sext_ln10_39_fu_1456_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_1046_ap_return_1),28));

        sext_ln10_3_fu_1765_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i1_reg_5805),28));

        sext_ln10_40_fu_1460_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_4_fu_1330_p2),28));

        sext_ln10_41_fu_1464_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_4_s_fu_1046_ap_return_0),28));

        sext_ln10_42_fu_1599_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_5_reg_5785),28));

        sext_ln10_43_fu_1468_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_5_fu_1354_p2),28));

        sext_ln10_44_fu_1612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_10_reg_5790),28));

        sext_ln10_45_fu_1472_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_11_fu_1366_p2),28));

        sext_ln10_46_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_5_reg_5795),28));

        sext_ln10_47_fu_1476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_5_fu_1378_p2),28));

        sext_ln10_48_fu_2582_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_6_reg_6269),28));

        sext_ln10_49_fu_2341_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_6_fu_2104_p2),28));

        sext_ln10_4_fu_2195_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_reg_6119),28));

        sext_ln10_50_fu_2595_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_12_reg_6274),28));

        sext_ln10_51_fu_2345_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_13_fu_2116_p2),28));

        sext_ln10_52_fu_2608_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_6_reg_6279),28));

        sext_ln10_53_fu_2349_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i12_reg_5942),28));

        sext_ln10_54_fu_2352_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_6_fu_2128_p2),28));

        sext_ln10_55_fu_2356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i13_reg_5947),28));

        sext_ln10_56_fu_2621_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_7_reg_6296),28));

        sext_ln10_57_fu_2359_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_7_fu_2152_p2),28));

        sext_ln10_58_fu_2634_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_14_reg_6301),28));

        sext_ln10_59_fu_2363_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_15_fu_2164_p2),28));

        sext_ln10_5_fu_1768_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_1_fu_1740_p2),28));

        sext_ln10_60_fu_2647_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_7_reg_6306),28));

        sext_ln10_61_fu_2367_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_7_fu_2176_p2),28));

        sext_ln10_62_fu_2660_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_real_8_reg_6389),28));

        sext_ln10_63_fu_2371_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_imag_8_fu_2271_p2),28));

        sext_ln10_64_fu_2673_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_12_reg_6394),28));

        sext_ln10_65_fu_2375_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_12_fu_2283_p2),28));

        sext_ln10_66_fu_2842_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_24_reg_6399),28));

        sext_ln10_67_fu_2686_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_25_reg_6404),28));

        sext_ln10_68_fu_2855_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_12_reg_6409),28));

        sext_ln10_69_fu_2689_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_12_reg_6414),28));

        sext_ln10_6_fu_2208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_reg_6124),28));

        sext_ln10_70_fu_2379_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_real_10_reg_6237),28));

        sext_ln10_71_fu_2382_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_imag_10_fu_2321_p2),28));

        sext_ln10_72_fu_2396_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_13_reg_6242),28));

        sext_ln10_73_fu_2399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i14_reg_5952),28));

        sext_ln10_74_fu_2402_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_13_fu_2326_p2),28));

        sext_ln10_75_fu_2406_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i15_reg_5957),28));

        sext_ln10_76_fu_2692_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_26_reg_6247),28));

        sext_ln10_77_fu_2421_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_27_fu_2331_p2),28));

        sext_ln10_78_fu_2425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_13_reg_6252),28));

        sext_ln10_79_fu_2428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i16_reg_5962),28));

        sext_ln10_7_fu_1772_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_fu_1752_p2),28));

        sext_ln10_80_fu_2431_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_13_fu_2336_p2),28));

        sext_ln10_81_fu_2435_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i17_reg_5967),28));

        sext_ln10_82_fu_3868_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_real_12_reg_6938),28));

        sext_ln10_83_fu_3871_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i18_reg_5972),28));

        sext_ln10_84_fu_3874_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_imag_12_fu_3736_p2),28));

        sext_ln10_85_fu_3878_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i19_reg_5977),28));

        sext_ln10_86_fu_3893_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_14_reg_6943),28));

        sext_ln10_87_fu_3896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_14_fu_3741_p2),28));

        sext_ln10_88_fu_3910_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_28_reg_6948),28));

        sext_ln10_89_fu_3913_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i20_reg_5982),28));

        sext_ln10_8_fu_2803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_1_reg_6573),28));

        sext_ln10_90_fu_3916_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln36_29_fu_3746_p2),28));

        sext_ln10_91_fu_3920_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i21_reg_5987),28));

        sext_ln10_92_fu_3935_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln37_14_reg_6953),28));

        sext_ln10_93_fu_3938_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i22_reg_5992),28));

        sext_ln10_94_fu_3941_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln37_14_fu_3751_p2),28));

        sext_ln10_95_fu_3945_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i23_reg_5997),28));

        sext_ln10_96_fu_3960_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_real_14_reg_6976),28));

        sext_ln10_97_fu_3963_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i24_reg_6002),28));

        sext_ln10_98_fu_3966_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_imag_14_fu_3764_p2),28));

        sext_ln10_99_fu_3970_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_i25_reg_6007),28));

        sext_ln10_9_fu_2570_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln35_1_fu_2540_p2),28));

        sext_ln10_fu_2182_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_reg_6114),28));


    stage2_imag_1_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_fft32_Pipeline_2_fu_998_stage2_imag_1_address0, grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_1_address0, ap_CS_fsm_state21, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stage2_imag_1_address0 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage2_imag_1_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            stage2_imag_1_address0 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage2_imag_1_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            stage2_imag_1_address0 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage2_imag_1_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stage2_imag_1_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage2_imag_1_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            stage2_imag_1_address0 <= grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stage2_imag_1_address0 <= grp_fft32_Pipeline_2_fu_998_stage2_imag_1_address0;
        else 
            stage2_imag_1_address0 <= "XXXX";
        end if; 
    end process;


    stage2_imag_1_address1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stage2_imag_1_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage2_imag_1_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            stage2_imag_1_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage2_imag_1_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            stage2_imag_1_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage2_imag_1_address1 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stage2_imag_1_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage2_imag_1_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            stage2_imag_1_address1 <= "XXXX";
        end if; 
    end process;


    stage2_imag_1_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_fft32_Pipeline_2_fu_998_stage2_imag_1_ce0, grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_1_ce0, ap_CS_fsm_state21, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            stage2_imag_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            stage2_imag_1_ce0 <= grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stage2_imag_1_ce0 <= grp_fft32_Pipeline_2_fu_998_stage2_imag_1_ce0;
        else 
            stage2_imag_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stage2_imag_1_ce1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            stage2_imag_1_ce1 <= ap_const_logic_1;
        else 
            stage2_imag_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stage2_imag_1_d0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_fft32_Pipeline_2_fu_998_stage2_imag_1_d0, ap_CS_fsm_state19, sub_ln48_1_fu_3473_p2, sub_ln48_3_fu_3862_p2, sub_ln48_5_fu_4134_p2, sub_ln48_7_fu_4327_p2, sub_ln48_9_fu_4449_p2, sub_ln48_11_fu_4631_p2, sub_ln48_13_fu_4710_p2, sub_ln48_15_fu_4751_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stage2_imag_1_d0 <= sub_ln48_15_fu_4751_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage2_imag_1_d0 <= sub_ln48_13_fu_4710_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            stage2_imag_1_d0 <= sub_ln48_11_fu_4631_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage2_imag_1_d0 <= sub_ln48_9_fu_4449_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            stage2_imag_1_d0 <= sub_ln48_7_fu_4327_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage2_imag_1_d0 <= sub_ln48_5_fu_4134_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stage2_imag_1_d0 <= sub_ln48_3_fu_3862_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage2_imag_1_d0 <= sub_ln48_1_fu_3473_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stage2_imag_1_d0 <= grp_fft32_Pipeline_2_fu_998_stage2_imag_1_d0;
        else 
            stage2_imag_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stage2_imag_1_d1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, add_ln46_1_fu_3459_p2, add_ln46_3_fu_3850_p2, add_ln46_5_fu_4122_p2, add_ln46_7_fu_4317_p2, add_ln46_9_fu_4435_p2, add_ln46_11_fu_4621_p2, add_ln46_13_fu_4698_p2, add_ln46_15_fu_4741_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stage2_imag_1_d1 <= add_ln46_15_fu_4741_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage2_imag_1_d1 <= add_ln46_13_fu_4698_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            stage2_imag_1_d1 <= add_ln46_11_fu_4621_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage2_imag_1_d1 <= add_ln46_9_fu_4435_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            stage2_imag_1_d1 <= add_ln46_7_fu_4317_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage2_imag_1_d1 <= add_ln46_5_fu_4122_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stage2_imag_1_d1 <= add_ln46_3_fu_3850_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage2_imag_1_d1 <= add_ln46_1_fu_3459_p2;
        else 
            stage2_imag_1_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stage2_imag_1_we0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_fft32_Pipeline_2_fu_998_stage2_imag_1_we0, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            stage2_imag_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stage2_imag_1_we0 <= grp_fft32_Pipeline_2_fu_998_stage2_imag_1_we0;
        else 
            stage2_imag_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    stage2_imag_1_we1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            stage2_imag_1_we1 <= ap_const_logic_1;
        else 
            stage2_imag_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stage2_imag_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_fft32_Pipeline_2_fu_998_stage2_imag_address0, grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_address0, ap_CS_fsm_state21, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stage2_imag_address0 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage2_imag_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            stage2_imag_address0 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage2_imag_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            stage2_imag_address0 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage2_imag_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stage2_imag_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage2_imag_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            stage2_imag_address0 <= grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stage2_imag_address0 <= grp_fft32_Pipeline_2_fu_998_stage2_imag_address0;
        else 
            stage2_imag_address0 <= "XXXX";
        end if; 
    end process;


    stage2_imag_address1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stage2_imag_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage2_imag_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            stage2_imag_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage2_imag_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            stage2_imag_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage2_imag_address1 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stage2_imag_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage2_imag_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            stage2_imag_address1 <= "XXXX";
        end if; 
    end process;


    stage2_imag_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_fft32_Pipeline_2_fu_998_stage2_imag_ce0, grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_ce0, ap_CS_fsm_state21, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            stage2_imag_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            stage2_imag_ce0 <= grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stage2_imag_ce0 <= grp_fft32_Pipeline_2_fu_998_stage2_imag_ce0;
        else 
            stage2_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stage2_imag_ce1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            stage2_imag_ce1 <= ap_const_logic_1;
        else 
            stage2_imag_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stage2_imag_d0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_fft32_Pipeline_2_fu_998_stage2_imag_d0, ap_CS_fsm_state19, sub_ln48_fu_3427_p2, sub_ln48_2_fu_3820_p2, sub_ln48_4_fu_4110_p2, sub_ln48_6_fu_4307_p2, sub_ln48_8_fu_4403_p2, sub_ln48_10_fu_4611_p2, sub_ln48_12_fu_4686_p2, sub_ln48_14_fu_4731_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stage2_imag_d0 <= sub_ln48_14_fu_4731_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage2_imag_d0 <= sub_ln48_12_fu_4686_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            stage2_imag_d0 <= sub_ln48_10_fu_4611_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage2_imag_d0 <= sub_ln48_8_fu_4403_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            stage2_imag_d0 <= sub_ln48_6_fu_4307_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage2_imag_d0 <= sub_ln48_4_fu_4110_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stage2_imag_d0 <= sub_ln48_2_fu_3820_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage2_imag_d0 <= sub_ln48_fu_3427_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stage2_imag_d0 <= grp_fft32_Pipeline_2_fu_998_stage2_imag_d0;
        else 
            stage2_imag_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stage2_imag_d1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, add_ln46_fu_3413_p2, add_ln46_2_fu_3808_p2, add_ln46_4_fu_4098_p2, add_ln46_6_fu_4297_p2, add_ln46_8_fu_4389_p2, add_ln46_10_fu_4601_p2, add_ln46_12_fu_4674_p2, add_ln46_14_fu_4721_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stage2_imag_d1 <= add_ln46_14_fu_4721_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage2_imag_d1 <= add_ln46_12_fu_4674_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            stage2_imag_d1 <= add_ln46_10_fu_4601_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage2_imag_d1 <= add_ln46_8_fu_4389_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            stage2_imag_d1 <= add_ln46_6_fu_4297_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage2_imag_d1 <= add_ln46_4_fu_4098_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stage2_imag_d1 <= add_ln46_2_fu_3808_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage2_imag_d1 <= add_ln46_fu_3413_p2;
        else 
            stage2_imag_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stage2_imag_we0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_fft32_Pipeline_2_fu_998_stage2_imag_we0, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            stage2_imag_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stage2_imag_we0 <= grp_fft32_Pipeline_2_fu_998_stage2_imag_we0;
        else 
            stage2_imag_we0 <= ap_const_logic_0;
        end if; 
    end process;


    stage2_imag_we1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            stage2_imag_we1 <= ap_const_logic_1;
        else 
            stage2_imag_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stage2_real_1_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_fft32_Pipeline_2_fu_998_stage2_real_1_address0, grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_1_address0, ap_CS_fsm_state21, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stage2_real_1_address0 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage2_real_1_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            stage2_real_1_address0 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage2_real_1_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            stage2_real_1_address0 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage2_real_1_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stage2_real_1_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage2_real_1_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            stage2_real_1_address0 <= grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stage2_real_1_address0 <= grp_fft32_Pipeline_2_fu_998_stage2_real_1_address0;
        else 
            stage2_real_1_address0 <= "XXXX";
        end if; 
    end process;


    stage2_real_1_address1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stage2_real_1_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage2_real_1_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            stage2_real_1_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage2_real_1_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            stage2_real_1_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage2_real_1_address1 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stage2_real_1_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage2_real_1_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            stage2_real_1_address1 <= "XXXX";
        end if; 
    end process;


    stage2_real_1_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_fft32_Pipeline_2_fu_998_stage2_real_1_ce0, grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_1_ce0, ap_CS_fsm_state21, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            stage2_real_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            stage2_real_1_ce0 <= grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stage2_real_1_ce0 <= grp_fft32_Pipeline_2_fu_998_stage2_real_1_ce0;
        else 
            stage2_real_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stage2_real_1_ce1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            stage2_real_1_ce1 <= ap_const_logic_1;
        else 
            stage2_real_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stage2_real_1_d0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_fft32_Pipeline_2_fu_998_stage2_real_1_d0, ap_CS_fsm_state19, sub_ln47_1_fu_3466_p2, sub_ln47_3_fu_3856_p2, sub_ln47_5_fu_4128_p2, sub_ln47_7_fu_4322_p2, sub_ln47_9_fu_4442_p2, sub_ln47_11_fu_4626_p2, sub_ln47_13_fu_4704_p2, sub_ln47_15_fu_4746_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stage2_real_1_d0 <= sub_ln47_15_fu_4746_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage2_real_1_d0 <= sub_ln47_13_fu_4704_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            stage2_real_1_d0 <= sub_ln47_11_fu_4626_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage2_real_1_d0 <= sub_ln47_9_fu_4442_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            stage2_real_1_d0 <= sub_ln47_7_fu_4322_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage2_real_1_d0 <= sub_ln47_5_fu_4128_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stage2_real_1_d0 <= sub_ln47_3_fu_3856_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage2_real_1_d0 <= sub_ln47_1_fu_3466_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stage2_real_1_d0 <= grp_fft32_Pipeline_2_fu_998_stage2_real_1_d0;
        else 
            stage2_real_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stage2_real_1_d1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, add_ln45_1_fu_3452_p2, add_ln45_3_fu_3844_p2, add_ln45_5_fu_4116_p2, add_ln45_7_fu_4312_p2, add_ln45_9_fu_4428_p2, add_ln45_11_fu_4616_p2, add_ln45_13_fu_4692_p2, add_ln45_15_fu_4736_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stage2_real_1_d1 <= add_ln45_15_fu_4736_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage2_real_1_d1 <= add_ln45_13_fu_4692_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            stage2_real_1_d1 <= add_ln45_11_fu_4616_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage2_real_1_d1 <= add_ln45_9_fu_4428_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            stage2_real_1_d1 <= add_ln45_7_fu_4312_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage2_real_1_d1 <= add_ln45_5_fu_4116_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stage2_real_1_d1 <= add_ln45_3_fu_3844_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage2_real_1_d1 <= add_ln45_1_fu_3452_p2;
        else 
            stage2_real_1_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stage2_real_1_we0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_fft32_Pipeline_2_fu_998_stage2_real_1_we0, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            stage2_real_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stage2_real_1_we0 <= grp_fft32_Pipeline_2_fu_998_stage2_real_1_we0;
        else 
            stage2_real_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    stage2_real_1_we1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            stage2_real_1_we1 <= ap_const_logic_1;
        else 
            stage2_real_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stage2_real_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_fft32_Pipeline_2_fu_998_stage2_real_address0, grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_address0, ap_CS_fsm_state21, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stage2_real_address0 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage2_real_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            stage2_real_address0 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage2_real_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            stage2_real_address0 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage2_real_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stage2_real_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage2_real_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            stage2_real_address0 <= grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stage2_real_address0 <= grp_fft32_Pipeline_2_fu_998_stage2_real_address0;
        else 
            stage2_real_address0 <= "XXXX";
        end if; 
    end process;


    stage2_real_address1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stage2_real_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage2_real_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            stage2_real_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage2_real_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            stage2_real_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage2_real_address1 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stage2_real_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage2_real_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            stage2_real_address1 <= "XXXX";
        end if; 
    end process;


    stage2_real_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_fft32_Pipeline_2_fu_998_stage2_real_ce0, grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_ce0, ap_CS_fsm_state21, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            stage2_real_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            stage2_real_ce0 <= grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stage2_real_ce0 <= grp_fft32_Pipeline_2_fu_998_stage2_real_ce0;
        else 
            stage2_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stage2_real_ce1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            stage2_real_ce1 <= ap_const_logic_1;
        else 
            stage2_real_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stage2_real_d0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_fft32_Pipeline_2_fu_998_stage2_real_d0, ap_CS_fsm_state19, sub_ln47_fu_3420_p2, sub_ln47_2_fu_3814_p2, sub_ln47_4_fu_4104_p2, sub_ln47_6_fu_4302_p2, sub_ln47_8_fu_4396_p2, sub_ln47_10_fu_4606_p2, sub_ln47_12_fu_4680_p2, sub_ln47_14_fu_4726_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stage2_real_d0 <= sub_ln47_14_fu_4726_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage2_real_d0 <= sub_ln47_12_fu_4680_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            stage2_real_d0 <= sub_ln47_10_fu_4606_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage2_real_d0 <= sub_ln47_8_fu_4396_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            stage2_real_d0 <= sub_ln47_6_fu_4302_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage2_real_d0 <= sub_ln47_4_fu_4104_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stage2_real_d0 <= sub_ln47_2_fu_3814_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage2_real_d0 <= sub_ln47_fu_3420_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stage2_real_d0 <= grp_fft32_Pipeline_2_fu_998_stage2_real_d0;
        else 
            stage2_real_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stage2_real_d1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, add_ln45_fu_3406_p2, add_ln45_2_fu_3802_p2, add_ln45_4_fu_4092_p2, add_ln45_6_fu_4292_p2, add_ln45_8_fu_4382_p2, add_ln45_10_fu_4596_p2, add_ln45_12_fu_4668_p2, add_ln45_14_fu_4716_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stage2_real_d1 <= add_ln45_14_fu_4716_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage2_real_d1 <= add_ln45_12_fu_4668_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            stage2_real_d1 <= add_ln45_10_fu_4596_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage2_real_d1 <= add_ln45_8_fu_4382_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            stage2_real_d1 <= add_ln45_6_fu_4292_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage2_real_d1 <= add_ln45_4_fu_4092_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stage2_real_d1 <= add_ln45_2_fu_3802_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage2_real_d1 <= add_ln45_fu_3406_p2;
        else 
            stage2_real_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stage2_real_we0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_fft32_Pipeline_2_fu_998_stage2_real_we0, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            stage2_real_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stage2_real_we0 <= grp_fft32_Pipeline_2_fu_998_stage2_real_we0;
        else 
            stage2_real_we0 <= ap_const_logic_0;
        end if; 
    end process;


    stage2_real_we1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            stage2_real_we1 <= ap_const_logic_1;
        else 
            stage2_real_we1 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln35_12_fu_2283_p2 <= std_logic_vector(unsigned(ai1_12_fu_2245_p2) - unsigned(cr1_12_fu_2257_p2));
    sub_ln35_13_fu_2326_p2 <= std_logic_vector(unsigned(ai1_13_fu_2317_p2) - unsigned(cr1_13_reg_6231));
    sub_ln35_14_fu_3741_p2 <= std_logic_vector(unsigned(ai1_14_fu_3732_p2) - unsigned(cr1_14_reg_6932));
    sub_ln35_15_fu_3769_p2 <= std_logic_vector(unsigned(ai1_15_fu_3760_p2) - unsigned(cr1_15_reg_6970));
    sub_ln35_1_fu_2540_p2 <= std_logic_vector(unsigned(ai1_17_fu_2516_p2) - unsigned(cr1_17_fu_2498_p2));
    sub_ln35_2_fu_3030_p2 <= std_logic_vector(unsigned(ai1_18_fu_2994_p2) - unsigned(cr1_18_fu_2952_p2));
    sub_ln35_3_fu_3078_p2 <= std_logic_vector(unsigned(ai1_19_fu_3006_p2) - unsigned(cr1_19_fu_2970_p2));
    sub_ln35_4_fu_1306_p2 <= std_logic_vector(unsigned(ai1_20_fu_1270_p2) - unsigned(cr1_20_fu_1228_p2));
    sub_ln35_5_fu_1354_p2 <= std_logic_vector(unsigned(ai1_21_fu_1282_p2) - unsigned(cr1_21_fu_1246_p2));
    sub_ln35_6_fu_2104_p2 <= std_logic_vector(unsigned(ai1_22_fu_2068_p2) - unsigned(cr1_22_fu_2026_p2));
    sub_ln35_7_fu_2152_p2 <= std_logic_vector(unsigned(ai1_23_fu_2080_p2) - unsigned(cr1_23_fu_2044_p2));
    sub_ln35_fu_1728_p2 <= std_logic_vector(unsigned(ai1_16_fu_1704_p2) - unsigned(cr1_16_fu_1686_p2));
    sub_ln36_10_fu_1360_p2 <= std_logic_vector(unsigned(ar0_5_fu_1204_p2) - unsigned(cr0_21_fu_1258_p2));
    sub_ln36_11_fu_1366_p2 <= std_logic_vector(unsigned(ai0_21_fu_1276_p2) - unsigned(ci0_21_fu_1240_p2));
    sub_ln36_12_fu_2110_p2 <= std_logic_vector(unsigned(ar0_6_fu_1990_p2) - unsigned(cr0_22_fu_2050_p2));
    sub_ln36_13_fu_2116_p2 <= std_logic_vector(unsigned(ai0_22_fu_2062_p2) - unsigned(ci0_22_fu_2020_p2));
    sub_ln36_14_fu_2158_p2 <= std_logic_vector(unsigned(ar0_7_fu_2002_p2) - unsigned(cr0_23_fu_2056_p2));
    sub_ln36_15_fu_2164_p2 <= std_logic_vector(unsigned(ai0_23_fu_2074_p2) - unsigned(ci0_23_fu_2038_p2));
    sub_ln36_1_fu_1740_p2 <= std_logic_vector(unsigned(ai0_16_fu_1698_p2) - unsigned(ci0_16_fu_1680_p2));
    sub_ln36_24_fu_2289_p2 <= std_logic_vector(unsigned(ar0_12_fu_2233_p2) - unsigned(cr0_12_fu_2249_p2));
    sub_ln36_25_fu_2295_p2 <= std_logic_vector(unsigned(ai0_12_fu_2237_p2) - unsigned(ci0_12_fu_2253_p2));
    sub_ln36_26_fu_1930_p2 <= std_logic_vector(unsigned(ar0_13_fu_1884_p2) - unsigned(cr0_13_fu_1894_p2));
    sub_ln36_27_fu_2331_p2 <= std_logic_vector(unsigned(ai0_13_fu_2313_p2) - unsigned(ci0_13_reg_6225));
    sub_ln36_28_fu_3264_p2 <= std_logic_vector(unsigned(ar0_14_fu_3218_p2) - unsigned(cr0_14_fu_3228_p2));
    sub_ln36_29_fu_3746_p2 <= std_logic_vector(unsigned(ai0_14_fu_3728_p2) - unsigned(ci0_14_reg_6926));
    sub_ln36_2_fu_2546_p2 <= std_logic_vector(unsigned(ar0_1_fu_2474_p2) - unsigned(cr0_17_fu_2504_p2));
    sub_ln36_30_fu_3376_p2 <= std_logic_vector(unsigned(ar0_15_fu_3330_p2) - unsigned(cr0_15_fu_3340_p2));
    sub_ln36_31_fu_3774_p2 <= std_logic_vector(unsigned(ai0_15_fu_3756_p2) - unsigned(ci0_15_reg_6964));
    sub_ln36_3_fu_2552_p2 <= std_logic_vector(unsigned(ai0_17_fu_2510_p2) - unsigned(ci0_17_fu_2492_p2));
    sub_ln36_4_fu_3036_p2 <= std_logic_vector(unsigned(ar0_2_fu_2916_p2) - unsigned(cr0_18_fu_2976_p2));
    sub_ln36_5_fu_3042_p2 <= std_logic_vector(unsigned(ai0_18_fu_2988_p2) - unsigned(ci0_18_fu_2946_p2));
    sub_ln36_6_fu_3084_p2 <= std_logic_vector(unsigned(ar0_3_fu_2928_p2) - unsigned(cr0_19_fu_2982_p2));
    sub_ln36_7_fu_3090_p2 <= std_logic_vector(unsigned(ai0_19_fu_3000_p2) - unsigned(ci0_19_fu_2964_p2));
    sub_ln36_8_fu_1312_p2 <= std_logic_vector(unsigned(ar0_4_fu_1192_p2) - unsigned(cr0_20_fu_1252_p2));
    sub_ln36_9_fu_1318_p2 <= std_logic_vector(unsigned(ai0_20_fu_1264_p2) - unsigned(ci0_20_fu_1222_p2));
    sub_ln36_fu_1734_p2 <= std_logic_vector(unsigned(ar0_fu_1662_p2) - unsigned(cr0_16_fu_1692_p2));
    sub_ln37_12_fu_2301_p2 <= std_logic_vector(unsigned(ar1_12_fu_2241_p2) - unsigned(ci1_12_fu_2261_p2));
    sub_ln37_13_fu_1936_p2 <= std_logic_vector(unsigned(ar1_13_fu_1889_p2) - unsigned(ci1_13_fu_1912_p2));
    sub_ln37_14_fu_3270_p2 <= std_logic_vector(unsigned(ar1_14_fu_3223_p2) - unsigned(ci1_14_fu_3246_p2));
    sub_ln37_15_fu_3382_p2 <= std_logic_vector(unsigned(ar1_15_fu_3335_p2) - unsigned(ci1_15_fu_3358_p2));
    sub_ln37_1_fu_2558_p2 <= std_logic_vector(unsigned(ar1_17_fu_2486_p2) - unsigned(ci1_1_fu_2480_p2));
    sub_ln37_2_fu_3048_p2 <= std_logic_vector(unsigned(ar1_18_fu_2940_p2) - unsigned(ci1_2_fu_2922_p2));
    sub_ln37_3_fu_3096_p2 <= std_logic_vector(unsigned(ar1_19_fu_2958_p2) - unsigned(ci1_3_fu_2934_p2));
    sub_ln37_4_fu_1324_p2 <= std_logic_vector(unsigned(ar1_20_fu_1216_p2) - unsigned(ci1_4_fu_1198_p2));
    sub_ln37_5_fu_1372_p2 <= std_logic_vector(unsigned(ar1_21_fu_1234_p2) - unsigned(ci1_5_fu_1210_p2));
    sub_ln37_6_fu_2122_p2 <= std_logic_vector(unsigned(ar1_22_fu_2014_p2) - unsigned(ci1_6_fu_1996_p2));
    sub_ln37_7_fu_2170_p2 <= std_logic_vector(unsigned(ar1_23_fu_2032_p2) - unsigned(ci1_7_fu_2008_p2));
    sub_ln37_fu_1746_p2 <= std_logic_vector(unsigned(ar1_16_fu_1674_p2) - unsigned(ci1_fu_1668_p2));
    sub_ln47_10_fu_4606_p2 <= std_logic_vector(unsigned(ar_18_reg_7458) - unsigned(trunc_ln10_9_reg_7482));
    sub_ln47_11_fu_4626_p2 <= std_logic_vector(unsigned(ar_19_reg_7470) - unsigned(trunc_ln10_10_reg_7494));
    sub_ln47_12_fu_4680_p2 <= std_logic_vector(unsigned(a_real_21_fu_4636_p2) - unsigned(trunc_ln10_11_reg_7506));
    sub_ln47_13_fu_4704_p2 <= std_logic_vector(unsigned(ar_21_fu_4644_p2) - unsigned(trunc_ln10_12_reg_7518));
    sub_ln47_14_fu_4726_p2 <= std_logic_vector(unsigned(ar_22_reg_7602) - unsigned(trunc_ln10_13_reg_7530));
    sub_ln47_15_fu_4746_p2 <= std_logic_vector(unsigned(ar_23_reg_7614) - unsigned(trunc_ln10_14_reg_7542));
    sub_ln47_1_fu_3466_p2 <= std_logic_vector(unsigned(ar_9_fu_3116_p2) - unsigned(trunc_ln10_s_fu_3434_p4));
    sub_ln47_2_fu_3814_p2 <= std_logic_vector(unsigned(ar_10_reg_6860) - unsigned(trunc_ln10_1_fu_3784_p4));
    sub_ln47_3_fu_3856_p2 <= std_logic_vector(unsigned(ar_11_reg_6872) - unsigned(trunc_ln10_2_fu_3826_p4));
    sub_ln47_4_fu_4104_p2 <= std_logic_vector(unsigned(a_real_17_fu_4060_p2) - unsigned(trunc_ln10_3_reg_6996));
    sub_ln47_5_fu_4128_p2 <= std_logic_vector(unsigned(ar_13_fu_4068_p2) - unsigned(trunc_ln10_4_reg_7008));
    sub_ln47_6_fu_4302_p2 <= std_logic_vector(unsigned(ar_14_reg_7350) - unsigned(trunc_ln10_5_reg_7020));
    sub_ln47_7_fu_4322_p2 <= std_logic_vector(unsigned(ar_15_reg_7362) - unsigned(trunc_ln10_6_reg_7032));
    sub_ln47_8_fu_4396_p2 <= std_logic_vector(unsigned(a_real_19_fu_4332_p2) - unsigned(trunc_ln10_7_fu_4364_p4));
    sub_ln47_9_fu_4442_p2 <= std_logic_vector(unsigned(ar_17_fu_4340_p2) - unsigned(trunc_ln10_8_fu_4410_p4));
    sub_ln47_fu_3420_p2 <= std_logic_vector(unsigned(a_real_15_fu_3108_p2) - unsigned(trunc_ln2_fu_3388_p4));
    sub_ln48_10_fu_4611_p2 <= std_logic_vector(unsigned(ai_18_reg_7464) - unsigned(trunc_ln11_9_reg_7488));
    sub_ln48_11_fu_4631_p2 <= std_logic_vector(unsigned(ai_19_reg_7476) - unsigned(trunc_ln11_10_reg_7500));
    sub_ln48_12_fu_4686_p2 <= std_logic_vector(unsigned(a_imag_21_fu_4640_p2) - unsigned(trunc_ln11_11_reg_7512));
    sub_ln48_13_fu_4710_p2 <= std_logic_vector(unsigned(ai_21_fu_4648_p2) - unsigned(trunc_ln11_12_reg_7524));
    sub_ln48_14_fu_4731_p2 <= std_logic_vector(unsigned(ai_22_reg_7608) - unsigned(trunc_ln11_13_reg_7536));
    sub_ln48_15_fu_4751_p2 <= std_logic_vector(unsigned(ai_23_reg_7620) - unsigned(trunc_ln11_14_reg_7548));
    sub_ln48_1_fu_3473_p2 <= std_logic_vector(unsigned(ai_9_fu_3120_p2) - unsigned(trunc_ln11_s_fu_3443_p4));
    sub_ln48_2_fu_3820_p2 <= std_logic_vector(unsigned(ai_10_reg_6866) - unsigned(trunc_ln11_1_fu_3793_p4));
    sub_ln48_3_fu_3862_p2 <= std_logic_vector(unsigned(ai_11_reg_6878) - unsigned(trunc_ln11_2_fu_3835_p4));
    sub_ln48_4_fu_4110_p2 <= std_logic_vector(unsigned(a_imag_17_fu_4064_p2) - unsigned(trunc_ln11_3_reg_7002));
    sub_ln48_5_fu_4134_p2 <= std_logic_vector(unsigned(ai_13_fu_4072_p2) - unsigned(trunc_ln11_4_reg_7014));
    sub_ln48_6_fu_4307_p2 <= std_logic_vector(unsigned(ai_14_reg_7356) - unsigned(trunc_ln11_5_reg_7026));
    sub_ln48_7_fu_4327_p2 <= std_logic_vector(unsigned(ai_15_reg_7368) - unsigned(trunc_ln11_6_reg_7038));
    sub_ln48_8_fu_4403_p2 <= std_logic_vector(unsigned(a_imag_19_fu_4336_p2) - unsigned(trunc_ln11_7_fu_4373_p4));
    sub_ln48_9_fu_4449_p2 <= std_logic_vector(unsigned(ai_17_fu_4344_p2) - unsigned(trunc_ln11_8_fu_4419_p4));
    sub_ln48_fu_3427_p2 <= std_logic_vector(unsigned(a_imag_15_fu_3112_p2) - unsigned(trunc_ln3_fu_3397_p4));
    trunc_ln10_1_fu_3784_p4 <= grp_fu_5124_p3(27 downto 12);
    trunc_ln10_2_fu_3826_p4 <= grp_fu_5138_p3(27 downto 12);
    trunc_ln10_7_fu_4364_p4 <= grp_fu_5236_p3(27 downto 12);
    trunc_ln10_8_fu_4410_p4 <= grp_fu_5252_p3(27 downto 12);
    trunc_ln10_s_fu_3434_p4 <= grp_fu_5006_p3(27 downto 12);
    trunc_ln11_1_fu_3793_p4 <= grp_fu_5131_p3(27 downto 12);
    trunc_ln11_2_fu_3835_p4 <= grp_fu_5145_p3(27 downto 12);
    trunc_ln11_7_fu_4373_p4 <= grp_fu_5244_p3(27 downto 12);
    trunc_ln11_8_fu_4419_p4 <= grp_fu_5259_p3(27 downto 12);
    trunc_ln11_s_fu_3443_p4 <= grp_fu_5014_p3(27 downto 12);
    trunc_ln2_fu_3388_p4 <= grp_fu_4992_p3(27 downto 12);
    trunc_ln3_fu_3397_p4 <= grp_fu_4999_p3(27 downto 12);
end behav;
