{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535728610673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535728610689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 31 09:16:50 2018 " "Processing started: Fri Aug 31 09:16:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535728610689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728610689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_N -c ALU_N " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_N -c ALU_N" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728610689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1535728611658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1535728611658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_decoder-synth " "Found design unit 1: seven_seg_decoder-synth" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/Users/user/Desktop/Lab3/seven_seg_decoder.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535728619986 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/Users/user/Desktop/Lab3/seven_seg_decoder.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535728619986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728619986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Control control alu_n.sv(4) " "Verilog HDL Declaration information at alu_n.sv(4): object \"Control\" differs only in case from object \"control\" in the same scope" {  } { { "alu_n.sv" "" { Text "C:/Users/user/Desktop/Lab3/alu_n.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1535728620002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_n " "Found entity 1: alu_n" {  } { { "alu_n.sv" "" { Text "C:/Users/user/Desktop/Lab3/alu_n.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535728620002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728620002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter_n.v 1 1 " "Found 1 design units, including 1 entities, in source file leftshifter_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 leftShifter_n " "Found entity 1: leftShifter_n" {  } { { "leftShifter_n.v" "" { Text "C:/Users/user/Desktop/Lab3/leftShifter_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535728620017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728620017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshifter_n.v 1 1 " "Found 1 design units, including 1 entities, in source file rightshifter_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 rightShifter_n " "Found entity 1: rightShifter_n" {  } { { "rightShifter_n.v" "" { Text "C:/Users/user/Desktop/Lab3/rightShifter_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535728620017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728620017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithshifter_n.v 1 1 " "Found 1 design units, including 1 entities, in source file arithshifter_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithShifter_n " "Found entity 1: arithShifter_n" {  } { { "arithShifter_n.v" "" { Text "C:/Users/user/Desktop/Lab3/arithShifter_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535728620033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728620033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter_n_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file leftshifter_n_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 leftShifter_n_tb " "Found entity 1: leftShifter_n_tb" {  } { { "leftShifter_n_tb.v" "" { Text "C:/Users/user/Desktop/Lab3/leftShifter_n_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535728620049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728620049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshifter_n_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rightshifter_n_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rightShifter_n_tb " "Found entity 1: rightShifter_n_tb" {  } { { "rightShifter_n_tb.v" "" { Text "C:/Users/user/Desktop/Lab3/rightShifter_n_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535728620049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728620049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_n.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_n " "Found entity 1: adder_n" {  } { { "adder_n.v" "" { Text "C:/Users/user/Desktop/Lab3/adder_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535728620064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728620064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate_n.v 1 1 " "Found 1 design units, including 1 entities, in source file andgate_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 andGate_n " "Found entity 1: andGate_n" {  } { { "andGate_n.v" "" { Text "C:/Users/user/Desktop/Lab3/andGate_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535728620080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728620080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate_n.v 1 1 " "Found 1 design units, including 1 entities, in source file orgate_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 orGate_n " "Found entity 1: orGate_n" {  } { { "orGate_n.v" "" { Text "C:/Users/user/Desktop/Lab3/orGate_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535728620095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728620095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorgate_n.v 1 1 " "Found 1 design units, including 1 entities, in source file xorgate_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 xorGate_n " "Found entity 1: xorGate_n" {  } { { "xorGate_n.v" "" { Text "C:/Users/user/Desktop/Lab3/xorGate_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535728620095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728620095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrolmux16_n.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrolmux16_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrolMux16_n " "Found entity 1: ALUcontrolMux16_n" {  } { { "ALUcontrolMux16_n.v" "" { Text "C:/Users/user/Desktop/Lab3/ALUcontrolMux16_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535728620111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728620111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_n_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_n_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_n_tb " "Found entity 1: alu_n_tb" {  } { { "alu_n_tb.v" "" { Text "C:/Users/user/Desktop/Lab3/alu_n_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535728620127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728620127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_and " "Found entity 1: n_and" {  } { { "n_and.sv" "" { Text "C:/Users/user/Desktop/Lab3/n_and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535728620142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728620142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu3bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU3bits " "Found entity 1: ALU3bits" {  } { { "ALU3bits.sv" "" { Text "C:/Users/user/Desktop/Lab3/ALU3bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535728620142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728620142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU3bits " "Elaborating entity \"ALU3bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1535728620205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_n alu_n:dut " "Elaborating entity \"alu_n\" for hierarchy \"alu_n:dut\"" {  } { { "ALU3bits.sv" "dut" { Text "C:/Users/user/Desktop/Lab3/ALU3bits.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535728620220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_n alu_n:dut\|adder_n:sumador " "Elaborating entity \"adder_n\" for hierarchy \"alu_n:dut\|adder_n:sumador\"" {  } { { "alu_n.sv" "sumador" { Text "C:/Users/user/Desktop/Lab3/alu_n.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535728620220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate_n alu_n:dut\|andGate_n:compAnd " "Elaborating entity \"andGate_n\" for hierarchy \"alu_n:dut\|andGate_n:compAnd\"" {  } { { "alu_n.sv" "compAnd" { Text "C:/Users/user/Desktop/Lab3/alu_n.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535728620220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orGate_n alu_n:dut\|orGate_n:compOR " "Elaborating entity \"orGate_n\" for hierarchy \"alu_n:dut\|orGate_n:compOR\"" {  } { { "alu_n.sv" "compOR" { Text "C:/Users/user/Desktop/Lab3/alu_n.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535728620220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate_n alu_n:dut\|xorGate_n:compXor " "Elaborating entity \"xorGate_n\" for hierarchy \"alu_n:dut\|xorGate_n:compXor\"" {  } { { "alu_n.sv" "compXor" { Text "C:/Users/user/Desktop/Lab3/alu_n.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535728620236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftShifter_n alu_n:dut\|leftShifter_n:ls " "Elaborating entity \"leftShifter_n\" for hierarchy \"alu_n:dut\|leftShifter_n:ls\"" {  } { { "alu_n.sv" "ls" { Text "C:/Users/user/Desktop/Lab3/alu_n.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535728620236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightShifter_n alu_n:dut\|rightShifter_n:rs " "Elaborating entity \"rightShifter_n\" for hierarchy \"alu_n:dut\|rightShifter_n:rs\"" {  } { { "alu_n.sv" "rs" { Text "C:/Users/user/Desktop/Lab3/alu_n.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535728620236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithShifter_n alu_n:dut\|arithShifter_n:as " "Elaborating entity \"arithShifter_n\" for hierarchy \"alu_n:dut\|arithShifter_n:as\"" {  } { { "alu_n.sv" "as" { Text "C:/Users/user/Desktop/Lab3/alu_n.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535728620252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrolMux16_n alu_n:dut\|ALUcontrolMux16_n:control " "Elaborating entity \"ALUcontrolMux16_n\" for hierarchy \"alu_n:dut\|ALUcontrolMux16_n:control\"" {  } { { "alu_n.sv" "control" { Text "C:/Users/user/Desktop/Lab3/alu_n.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535728620267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:u1 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:u1\"" {  } { { "ALU3bits.sv" "u1" { Text "C:/Users/user/Desktop/Lab3/ALU3bits.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535728620267 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1535728620674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1535728620799 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/Lab3/output_files/ALU_N.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/Lab3/output_files/ALU_N.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728621002 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1535728621127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535728621127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1535728621174 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1535728621174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1535728621174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1535728621174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535728621189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 31 09:17:01 2018 " "Processing ended: Fri Aug 31 09:17:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535728621189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535728621189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535728621189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535728621189 ""}
