// Seed: 158343278
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri1 id_3
);
  wire [1 : -1 'b0] id_5 = ~id_5;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_2
  );
  logic id_6;
endmodule
module module_1 (
    output tri0 id_0,
    inout  wand id_1,
    input  tri0 id_2
);
  parameter id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2
  );
  assign id_0 = -1 == id_1;
  wire id_5;
  ;
endmodule
module module_2 (
    input tri0 id_0,
    output supply1 id_1,
    output uwire id_2,
    input tri0 id_3,
    output supply1 id_4
);
endmodule
