Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Oct  3 20:25:13 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.427  -277661.938                  33082                63920        0.022        0.000                      0                63920        3.750        0.000                       0                 24379  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -13.427  -277661.938                  33082                63920        0.022        0.000                      0                63920        3.750        0.000                       0                 24379  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        33082  Failing Endpoints,  Worst Slack      -13.427ns,  Total Violation  -277661.951ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.427ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_89_fu_2136_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.154ns  (logic 6.582ns (28.427%)  route 16.572ns (71.573%))
  Logic Levels:           26  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.708     3.002    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     5.456 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[7]
                         net (fo=2, routed)           0.961     6.417    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/gmem_RDATA[23]
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.541 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11/O
                         net (fo=1, routed)           0.454     6.996    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.120 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4/O
                         net (fo=32, routed)          0.712     7.832    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2/O
                         net (fo=6, routed)           0.474     8.430    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.554 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3/O
                         net (fo=4, routed)           0.620     9.174    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3_n_0
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.298 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2/O
                         net (fo=64, routed)          1.053    10.351    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.475 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88/O
                         net (fo=1, routed)           0.000    10.475    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88_n_0
    SLICE_X18Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    10.684 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37/O
                         net (fo=1, routed)           0.809    11.493    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37_n_0
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.297    11.790 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12/O
                         net (fo=1, routed)           1.600    13.390    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    13.514 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4/O
                         net (fo=1, routed)           0.777    14.291    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.415 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_1/O
                         net (fo=9, routed)           0.768    15.182    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/i_to_e_rv1_1_fu_25446_p3[9]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124    15.306 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1/O
                         net (fo=2, routed)           0.702    16.008    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.132 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1/O
                         net (fo=3, routed)           0.884    17.017    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.524 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.524    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.638    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.860 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[19]_i_2/O[0]
                         net (fo=2, routed)           0.487    18.346    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/data2[16]
    SLICE_X61Y38         LUT6 (Prop_lut6_I5_O)        0.299    18.645 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1/O
                         net (fo=2, routed)           0.488    19.133    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.124    19.257 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_load_reg_31782[16]_i_1/O
                         net (fo=6, routed)           0.521    19.778    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/trunc_ln5_fu_7337_p4[1]
    SLICE_X63Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.902 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_accessed_ip_3_fu_928[0]_i_2/O
                         net (fo=8, routed)           0.612    20.514    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_accessed_ip_fu_916_reg[0]_0
    SLICE_X63Y33         LUT4 (Prop_lut4_I1_O)        0.124    20.638 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_1_fu_904[0]_i_1/O
                         net (fo=2, routed)           0.529    21.167    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/reg_file_260_reg_442_reg[0]_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.291 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7/O
                         net (fo=5, routed)           0.328    21.619    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.124    21.743 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3/O
                         net (fo=154, routed)         0.631    22.374    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I0_O)        0.124    22.498 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/empty_46_reg_3254[0]_i_2/O
                         net (fo=29, routed)          1.220    23.718    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/empty_46_reg_3254[0]_i_2_n_0
    SLICE_X79Y24         LUT6 (Prop_lut6_I0_O)        0.124    23.842 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_89_fu_2136[0]_i_5/O
                         net (fo=2, routed)           0.861    24.703    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_89_fu_2136[0]_i_5_n_0
    SLICE_X73Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.827 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_89_fu_2136[0]_i_3/O
                         net (fo=1, routed)           0.415    25.242    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_89_fu_2136
    SLICE_X72Y27         LUT3 (Prop_lut3_I0_O)        0.124    25.366 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_89_fu_2136[0]_i_2/O
                         net (fo=1, routed)           0.667    26.033    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_89_fu_2136[0]_i_2_n_0
    SLICE_X72Y27         LUT6 (Prop_lut6_I4_O)        0.124    26.157 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_89_fu_2136[0]_i_1/O
                         net (fo=1, routed)           0.000    26.157    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U_n_440
    SLICE_X72Y27         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_89_fu_2136_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.545    12.724    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_clk
    SLICE_X72Y27         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_89_fu_2136_reg[0]/C
                         clock pessimism              0.129    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X72Y27         FDRE (Setup_fdre_C_D)        0.031    12.730    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_89_fu_2136_reg[0]
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                         -26.157    
  -------------------------------------------------------------------
                         slack                                -13.427    

Slack (VIOLATED) :        -13.426ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_94_fu_2156_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.152ns  (logic 6.706ns (28.965%)  route 16.446ns (71.035%))
  Logic Levels:           27  (CARRY4=3 LUT3=3 LUT4=2 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.708     3.002    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     5.456 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[7]
                         net (fo=2, routed)           0.961     6.417    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/gmem_RDATA[23]
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.541 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11/O
                         net (fo=1, routed)           0.454     6.996    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.120 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4/O
                         net (fo=32, routed)          0.712     7.832    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2/O
                         net (fo=6, routed)           0.474     8.430    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.554 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3/O
                         net (fo=4, routed)           0.620     9.174    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3_n_0
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.298 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2/O
                         net (fo=64, routed)          1.053    10.351    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.475 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88/O
                         net (fo=1, routed)           0.000    10.475    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88_n_0
    SLICE_X18Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    10.684 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37/O
                         net (fo=1, routed)           0.809    11.493    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37_n_0
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.297    11.790 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12/O
                         net (fo=1, routed)           1.600    13.390    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    13.514 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4/O
                         net (fo=1, routed)           0.777    14.291    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.415 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_1/O
                         net (fo=9, routed)           0.768    15.182    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/i_to_e_rv1_1_fu_25446_p3[9]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124    15.306 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1/O
                         net (fo=2, routed)           0.702    16.008    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.132 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1/O
                         net (fo=3, routed)           0.884    17.017    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.524 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.524    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.638    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.860 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[19]_i_2/O[0]
                         net (fo=2, routed)           0.487    18.346    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/data2[16]
    SLICE_X61Y38         LUT6 (Prop_lut6_I5_O)        0.299    18.645 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1/O
                         net (fo=2, routed)           0.488    19.133    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.124    19.257 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_load_reg_31782[16]_i_1/O
                         net (fo=6, routed)           0.521    19.778    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/trunc_ln5_fu_7337_p4[1]
    SLICE_X63Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.902 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_accessed_ip_3_fu_928[0]_i_2/O
                         net (fo=8, routed)           0.612    20.514    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_accessed_ip_fu_916_reg[0]_0
    SLICE_X63Y33         LUT4 (Prop_lut4_I1_O)        0.124    20.638 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_1_fu_904[0]_i_1/O
                         net (fo=2, routed)           0.529    21.167    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/reg_file_260_reg_442_reg[0]_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.291 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7/O
                         net (fo=5, routed)           0.328    21.619    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.124    21.743 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3/O
                         net (fo=154, routed)         0.459    22.203    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3_n_0
    SLICE_X65Y33         LUT3 (Prop_lut3_I0_O)        0.124    22.327 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_2/O
                         net (fo=26, routed)          0.496    22.823    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_2_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.947 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_113_fu_1720[0]_i_7/O
                         net (fo=21, routed)          0.592    23.538    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_113_fu_1720[0]_i_7_n_0
    SLICE_X72Y28         LUT3 (Prop_lut3_I2_O)        0.124    23.662 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_11/O
                         net (fo=64, routed)          1.084    24.746    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_11_n_0
    SLICE_X80Y25         LUT6 (Prop_lut6_I3_O)        0.124    24.870 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_94_fu_2156[0]_i_3/O
                         net (fo=1, routed)           0.627    25.497    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_94_fu_2156
    SLICE_X82Y24         LUT3 (Prop_lut3_I0_O)        0.124    25.621 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_94_fu_2156[0]_i_2/O
                         net (fo=1, routed)           0.409    26.030    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_94_fu_2156[0]_i_2_n_0
    SLICE_X81Y24         LUT6 (Prop_lut6_I4_O)        0.124    26.154 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_94_fu_2156[0]_i_1/O
                         net (fo=1, routed)           0.000    26.154    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U_n_396
    SLICE_X81Y24         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_94_fu_2156_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.545    12.724    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_clk
    SLICE_X81Y24         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_94_fu_2156_reg[0]/C
                         clock pessimism              0.129    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X81Y24         FDRE (Setup_fdre_C_D)        0.029    12.728    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_94_fu_2156_reg[0]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -26.154    
  -------------------------------------------------------------------
                         slack                                -13.426    

Slack (VIOLATED) :        -13.420ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_116_fu_1732_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.156ns  (logic 6.706ns (28.960%)  route 16.450ns (71.040%))
  Logic Levels:           27  (CARRY4=3 LUT3=3 LUT4=2 LUT5=5 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.708     3.002    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     5.456 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[7]
                         net (fo=2, routed)           0.961     6.417    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/gmem_RDATA[23]
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.541 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11/O
                         net (fo=1, routed)           0.454     6.996    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.120 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4/O
                         net (fo=32, routed)          0.712     7.832    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2/O
                         net (fo=6, routed)           0.474     8.430    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.554 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3/O
                         net (fo=4, routed)           0.620     9.174    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3_n_0
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.298 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2/O
                         net (fo=64, routed)          1.053    10.351    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.475 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88/O
                         net (fo=1, routed)           0.000    10.475    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88_n_0
    SLICE_X18Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    10.684 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37/O
                         net (fo=1, routed)           0.809    11.493    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37_n_0
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.297    11.790 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12/O
                         net (fo=1, routed)           1.600    13.390    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    13.514 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4/O
                         net (fo=1, routed)           0.777    14.291    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.415 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_1/O
                         net (fo=9, routed)           0.768    15.182    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/i_to_e_rv1_1_fu_25446_p3[9]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124    15.306 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1/O
                         net (fo=2, routed)           0.702    16.008    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.132 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1/O
                         net (fo=3, routed)           0.884    17.017    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.524 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.524    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.638    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.860 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[19]_i_2/O[0]
                         net (fo=2, routed)           0.487    18.346    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/data2[16]
    SLICE_X61Y38         LUT6 (Prop_lut6_I5_O)        0.299    18.645 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1/O
                         net (fo=2, routed)           0.488    19.133    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.124    19.257 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_load_reg_31782[16]_i_1/O
                         net (fo=6, routed)           0.521    19.778    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/trunc_ln5_fu_7337_p4[1]
    SLICE_X63Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.902 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_accessed_ip_3_fu_928[0]_i_2/O
                         net (fo=8, routed)           0.612    20.514    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_accessed_ip_fu_916_reg[0]_0
    SLICE_X63Y33         LUT4 (Prop_lut4_I1_O)        0.124    20.638 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_1_fu_904[0]_i_1/O
                         net (fo=2, routed)           0.529    21.167    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/reg_file_260_reg_442_reg[0]_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.291 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7/O
                         net (fo=5, routed)           0.328    21.619    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.124    21.743 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3/O
                         net (fo=154, routed)         0.459    22.203    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3_n_0
    SLICE_X65Y33         LUT3 (Prop_lut3_I0_O)        0.124    22.327 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_2/O
                         net (fo=26, routed)          0.496    22.823    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_2_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.947 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_113_fu_1720[0]_i_7/O
                         net (fo=21, routed)          0.555    23.502    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_113_fu_1720[0]_i_7_n_0
    SLICE_X68Y33         LUT3 (Prop_lut3_I0_O)        0.124    23.626 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_96_fu_1652[0]_i_6/O
                         net (fo=39, routed)          0.921    24.548    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_96_fu_1652[0]_i_6_n_0
    SLICE_X69Y38         LUT6 (Prop_lut6_I1_O)        0.124    24.672 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_116_fu_1732[0]_i_4/O
                         net (fo=1, routed)           0.565    25.236    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_116_fu_1732291_out
    SLICE_X70Y38         LUT3 (Prop_lut3_I0_O)        0.124    25.360 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_116_fu_1732[0]_i_3/O
                         net (fo=1, routed)           0.674    26.035    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_116_fu_1732[0]_i_3_n_0
    SLICE_X70Y38         LUT5 (Prop_lut5_I3_O)        0.124    26.159 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_116_fu_1732[0]_i_1/O
                         net (fo=1, routed)           0.000    26.159    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U_n_463
    SLICE_X70Y38         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_116_fu_1732_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.555    12.734    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_clk
    SLICE_X70Y38         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_116_fu_1732_reg[0]/C
                         clock pessimism              0.129    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X70Y38         FDRE (Setup_fdre_C_D)        0.029    12.738    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_116_fu_1732_reg[0]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                         -26.159    
  -------------------------------------------------------------------
                         slack                                -13.420    

Slack (VIOLATED) :        -13.346ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_93_fu_2152_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.080ns  (logic 6.706ns (29.055%)  route 16.374ns (70.945%))
  Logic Levels:           27  (CARRY4=3 LUT3=3 LUT4=2 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.708     3.002    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     5.456 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[7]
                         net (fo=2, routed)           0.961     6.417    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/gmem_RDATA[23]
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.541 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11/O
                         net (fo=1, routed)           0.454     6.996    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.120 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4/O
                         net (fo=32, routed)          0.712     7.832    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2/O
                         net (fo=6, routed)           0.474     8.430    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.554 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3/O
                         net (fo=4, routed)           0.620     9.174    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3_n_0
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.298 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2/O
                         net (fo=64, routed)          1.053    10.351    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.475 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88/O
                         net (fo=1, routed)           0.000    10.475    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88_n_0
    SLICE_X18Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    10.684 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37/O
                         net (fo=1, routed)           0.809    11.493    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37_n_0
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.297    11.790 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12/O
                         net (fo=1, routed)           1.600    13.390    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    13.514 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4/O
                         net (fo=1, routed)           0.777    14.291    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.415 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_1/O
                         net (fo=9, routed)           0.768    15.182    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/i_to_e_rv1_1_fu_25446_p3[9]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124    15.306 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1/O
                         net (fo=2, routed)           0.702    16.008    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.132 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1/O
                         net (fo=3, routed)           0.884    17.017    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.524 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.524    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.638    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.860 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[19]_i_2/O[0]
                         net (fo=2, routed)           0.487    18.346    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/data2[16]
    SLICE_X61Y38         LUT6 (Prop_lut6_I5_O)        0.299    18.645 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1/O
                         net (fo=2, routed)           0.488    19.133    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.124    19.257 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_load_reg_31782[16]_i_1/O
                         net (fo=6, routed)           0.521    19.778    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/trunc_ln5_fu_7337_p4[1]
    SLICE_X63Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.902 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_accessed_ip_3_fu_928[0]_i_2/O
                         net (fo=8, routed)           0.612    20.514    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_accessed_ip_fu_916_reg[0]_0
    SLICE_X63Y33         LUT4 (Prop_lut4_I1_O)        0.124    20.638 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_1_fu_904[0]_i_1/O
                         net (fo=2, routed)           0.529    21.167    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/reg_file_260_reg_442_reg[0]_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.291 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7/O
                         net (fo=5, routed)           0.328    21.619    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.124    21.743 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3/O
                         net (fo=154, routed)         0.459    22.203    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3_n_0
    SLICE_X65Y33         LUT3 (Prop_lut3_I0_O)        0.124    22.327 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_2/O
                         net (fo=26, routed)          0.496    22.823    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_2_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.947 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_113_fu_1720[0]_i_7/O
                         net (fo=21, routed)          0.592    23.538    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_113_fu_1720[0]_i_7_n_0
    SLICE_X72Y28         LUT3 (Prop_lut3_I2_O)        0.124    23.662 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_11/O
                         net (fo=64, routed)          0.927    24.590    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_11_n_0
    SLICE_X71Y33         LUT6 (Prop_lut6_I4_O)        0.124    24.714 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_93_fu_2152[0]_i_4/O
                         net (fo=1, routed)           0.628    25.342    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_93_fu_2152[0]_i_4_n_0
    SLICE_X72Y34         LUT3 (Prop_lut3_I1_O)        0.124    25.466 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_93_fu_2152[0]_i_2/O
                         net (fo=1, routed)           0.493    25.959    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_93_fu_2152[0]_i_2_n_0
    SLICE_X72Y34         LUT6 (Prop_lut6_I4_O)        0.124    26.083 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_93_fu_2152[0]_i_1/O
                         net (fo=1, routed)           0.000    26.083    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U_n_456
    SLICE_X72Y34         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_93_fu_2152_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.553    12.733    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_clk
    SLICE_X72Y34         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_93_fu_2152_reg[0]/C
                         clock pessimism              0.129    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X72Y34         FDRE (Setup_fdre_C_D)        0.029    12.736    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_93_fu_2152_reg[0]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                         -26.083    
  -------------------------------------------------------------------
                         slack                                -13.346    

Slack (VIOLATED) :        -13.323ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_54_fu_1996_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.058ns  (logic 6.706ns (29.083%)  route 16.352ns (70.917%))
  Logic Levels:           27  (CARRY4=3 LUT3=3 LUT4=2 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.708     3.002    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     5.456 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[7]
                         net (fo=2, routed)           0.961     6.417    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/gmem_RDATA[23]
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.541 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11/O
                         net (fo=1, routed)           0.454     6.996    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.120 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4/O
                         net (fo=32, routed)          0.712     7.832    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2/O
                         net (fo=6, routed)           0.474     8.430    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.554 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3/O
                         net (fo=4, routed)           0.620     9.174    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3_n_0
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.298 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2/O
                         net (fo=64, routed)          1.053    10.351    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.475 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88/O
                         net (fo=1, routed)           0.000    10.475    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88_n_0
    SLICE_X18Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    10.684 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37/O
                         net (fo=1, routed)           0.809    11.493    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37_n_0
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.297    11.790 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12/O
                         net (fo=1, routed)           1.600    13.390    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    13.514 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4/O
                         net (fo=1, routed)           0.777    14.291    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.415 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_1/O
                         net (fo=9, routed)           0.768    15.182    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/i_to_e_rv1_1_fu_25446_p3[9]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124    15.306 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1/O
                         net (fo=2, routed)           0.702    16.008    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.132 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1/O
                         net (fo=3, routed)           0.884    17.017    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.524 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.524    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.638    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.860 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[19]_i_2/O[0]
                         net (fo=2, routed)           0.487    18.346    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/data2[16]
    SLICE_X61Y38         LUT6 (Prop_lut6_I5_O)        0.299    18.645 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1/O
                         net (fo=2, routed)           0.488    19.133    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.124    19.257 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_load_reg_31782[16]_i_1/O
                         net (fo=6, routed)           0.521    19.778    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/trunc_ln5_fu_7337_p4[1]
    SLICE_X63Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.902 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_accessed_ip_3_fu_928[0]_i_2/O
                         net (fo=8, routed)           0.612    20.514    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_accessed_ip_fu_916_reg[0]_0
    SLICE_X63Y33         LUT4 (Prop_lut4_I1_O)        0.124    20.638 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_1_fu_904[0]_i_1/O
                         net (fo=2, routed)           0.529    21.167    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/reg_file_260_reg_442_reg[0]_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.291 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7/O
                         net (fo=5, routed)           0.328    21.619    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.124    21.743 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3/O
                         net (fo=154, routed)         0.459    22.203    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3_n_0
    SLICE_X65Y33         LUT3 (Prop_lut3_I0_O)        0.124    22.327 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_2/O
                         net (fo=26, routed)          0.496    22.823    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_2_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.947 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_113_fu_1720[0]_i_7/O
                         net (fo=21, routed)          0.570    23.517    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_113_fu_1720[0]_i_7_n_0
    SLICE_X67Y30         LUT3 (Prop_lut3_I0_O)        0.124    23.641 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_32_fu_1908[0]_i_7/O
                         net (fo=64, routed)          1.231    24.872    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_32_fu_1908[0]_i_7_n_0
    SLICE_X85Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.996 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_54_fu_1996[0]_i_3/O
                         net (fo=1, routed)           0.474    25.469    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_54_fu_1996
    SLICE_X85Y28         LUT3 (Prop_lut3_I0_O)        0.124    25.593 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_54_fu_1996[0]_i_2/O
                         net (fo=1, routed)           0.343    25.937    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_54_fu_1996[0]_i_2_n_0
    SLICE_X85Y29         LUT6 (Prop_lut6_I4_O)        0.124    26.061 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_54_fu_1996[0]_i_1/O
                         net (fo=1, routed)           0.000    26.061    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U_n_406
    SLICE_X85Y29         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_54_fu_1996_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.551    12.731    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_clk
    SLICE_X85Y29         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_54_fu_1996_reg[0]/C
                         clock pessimism              0.129    12.859    
                         clock uncertainty           -0.154    12.705    
    SLICE_X85Y29         FDRE (Setup_fdre_C_D)        0.032    12.737    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_54_fu_1996_reg[0]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -26.061    
  -------------------------------------------------------------------
                         slack                                -13.323    

Slack (VIOLATED) :        -13.317ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_41_fu_1944_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.048ns  (logic 6.706ns (29.096%)  route 16.342ns (70.904%))
  Logic Levels:           27  (CARRY4=3 LUT3=3 LUT4=2 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.708     3.002    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     5.456 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[7]
                         net (fo=2, routed)           0.961     6.417    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/gmem_RDATA[23]
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.541 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11/O
                         net (fo=1, routed)           0.454     6.996    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.120 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4/O
                         net (fo=32, routed)          0.712     7.832    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2/O
                         net (fo=6, routed)           0.474     8.430    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.554 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3/O
                         net (fo=4, routed)           0.620     9.174    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3_n_0
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.298 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2/O
                         net (fo=64, routed)          1.053    10.351    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.475 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88/O
                         net (fo=1, routed)           0.000    10.475    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88_n_0
    SLICE_X18Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    10.684 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37/O
                         net (fo=1, routed)           0.809    11.493    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37_n_0
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.297    11.790 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12/O
                         net (fo=1, routed)           1.600    13.390    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    13.514 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4/O
                         net (fo=1, routed)           0.777    14.291    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.415 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_1/O
                         net (fo=9, routed)           0.768    15.182    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/i_to_e_rv1_1_fu_25446_p3[9]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124    15.306 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1/O
                         net (fo=2, routed)           0.702    16.008    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.132 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1/O
                         net (fo=3, routed)           0.884    17.017    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.524 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.524    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.638    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.860 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[19]_i_2/O[0]
                         net (fo=2, routed)           0.487    18.346    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/data2[16]
    SLICE_X61Y38         LUT6 (Prop_lut6_I5_O)        0.299    18.645 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1/O
                         net (fo=2, routed)           0.488    19.133    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.124    19.257 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_load_reg_31782[16]_i_1/O
                         net (fo=6, routed)           0.521    19.778    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/trunc_ln5_fu_7337_p4[1]
    SLICE_X63Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.902 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_accessed_ip_3_fu_928[0]_i_2/O
                         net (fo=8, routed)           0.612    20.514    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_accessed_ip_fu_916_reg[0]_0
    SLICE_X63Y33         LUT4 (Prop_lut4_I1_O)        0.124    20.638 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_1_fu_904[0]_i_1/O
                         net (fo=2, routed)           0.529    21.167    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/reg_file_260_reg_442_reg[0]_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.291 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7/O
                         net (fo=5, routed)           0.328    21.619    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.124    21.743 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3/O
                         net (fo=154, routed)         0.459    22.203    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3_n_0
    SLICE_X65Y33         LUT3 (Prop_lut3_I0_O)        0.124    22.327 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_2/O
                         net (fo=26, routed)          0.496    22.823    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_2_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.947 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_113_fu_1720[0]_i_7/O
                         net (fo=21, routed)          0.570    23.517    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_113_fu_1720[0]_i_7_n_0
    SLICE_X67Y30         LUT3 (Prop_lut3_I0_O)        0.124    23.641 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_32_fu_1908[0]_i_7/O
                         net (fo=64, routed)          0.943    24.584    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_32_fu_1908[0]_i_7_n_0
    SLICE_X76Y29         LUT6 (Prop_lut6_I5_O)        0.124    24.708 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_41_fu_1944[0]_i_4/O
                         net (fo=1, routed)           0.433    25.141    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_41_fu_1944[0]_i_4_n_0
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.124    25.265 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_41_fu_1944[0]_i_2/O
                         net (fo=1, routed)           0.661    25.926    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_41_fu_1944[0]_i_2_n_0
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.124    26.050 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_41_fu_1944[0]_i_1/O
                         net (fo=1, routed)           0.000    26.050    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U_n_451
    SLICE_X76Y29         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_41_fu_1944_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.550    12.729    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_clk
    SLICE_X76Y29         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_41_fu_1944_reg[0]/C
                         clock pessimism              0.129    12.858    
                         clock uncertainty           -0.154    12.704    
    SLICE_X76Y29         FDRE (Setup_fdre_C_D)        0.029    12.733    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_41_fu_1944_reg[0]
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                         -26.050    
  -------------------------------------------------------------------
                         slack                                -13.317    

Slack (VIOLATED) :        -13.303ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_24_fu_1876_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.039ns  (logic 6.706ns (29.107%)  route 16.333ns (70.893%))
  Logic Levels:           27  (CARRY4=3 LUT3=3 LUT4=2 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.708     3.002    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     5.456 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[7]
                         net (fo=2, routed)           0.961     6.417    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/gmem_RDATA[23]
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.541 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11/O
                         net (fo=1, routed)           0.454     6.996    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.120 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4/O
                         net (fo=32, routed)          0.712     7.832    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2/O
                         net (fo=6, routed)           0.474     8.430    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.554 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3/O
                         net (fo=4, routed)           0.620     9.174    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3_n_0
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.298 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2/O
                         net (fo=64, routed)          1.053    10.351    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.475 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88/O
                         net (fo=1, routed)           0.000    10.475    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88_n_0
    SLICE_X18Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    10.684 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37/O
                         net (fo=1, routed)           0.809    11.493    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37_n_0
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.297    11.790 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12/O
                         net (fo=1, routed)           1.600    13.390    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    13.514 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4/O
                         net (fo=1, routed)           0.777    14.291    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.415 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_1/O
                         net (fo=9, routed)           0.768    15.182    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/i_to_e_rv1_1_fu_25446_p3[9]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124    15.306 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1/O
                         net (fo=2, routed)           0.702    16.008    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.132 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1/O
                         net (fo=3, routed)           0.884    17.017    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.524 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.524    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.638    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.860 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[19]_i_2/O[0]
                         net (fo=2, routed)           0.487    18.346    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/data2[16]
    SLICE_X61Y38         LUT6 (Prop_lut6_I5_O)        0.299    18.645 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1/O
                         net (fo=2, routed)           0.488    19.133    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.124    19.257 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_load_reg_31782[16]_i_1/O
                         net (fo=6, routed)           0.521    19.778    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/trunc_ln5_fu_7337_p4[1]
    SLICE_X63Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.902 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_accessed_ip_3_fu_928[0]_i_2/O
                         net (fo=8, routed)           0.612    20.514    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_accessed_ip_fu_916_reg[0]_0
    SLICE_X63Y33         LUT4 (Prop_lut4_I1_O)        0.124    20.638 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_1_fu_904[0]_i_1/O
                         net (fo=2, routed)           0.529    21.167    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/reg_file_260_reg_442_reg[0]_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.291 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7/O
                         net (fo=5, routed)           0.328    21.619    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.124    21.743 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3/O
                         net (fo=154, routed)         0.459    22.203    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3_n_0
    SLICE_X65Y33         LUT3 (Prop_lut3_I0_O)        0.124    22.327 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_2/O
                         net (fo=26, routed)          0.496    22.823    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_2_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.947 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_113_fu_1720[0]_i_7/O
                         net (fo=21, routed)          0.592    23.539    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_113_fu_1720[0]_i_7_n_0
    SLICE_X66Y30         LUT3 (Prop_lut3_I0_O)        0.124    23.663 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_27_fu_1888[0]_i_2/O
                         net (fo=59, routed)          0.794    24.457    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_27_fu_1888[0]_i_2_n_0
    SLICE_X74Y35         LUT6 (Prop_lut6_I2_O)        0.124    24.581 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_24_fu_1876[0]_i_4/O
                         net (fo=1, routed)           0.580    25.161    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_24_fu_1876[0]_i_4_n_0
    SLICE_X76Y35         LUT3 (Prop_lut3_I1_O)        0.124    25.285 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_24_fu_1876[0]_i_2/O
                         net (fo=1, routed)           0.633    25.918    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_24_fu_1876[0]_i_2_n_0
    SLICE_X76Y35         LUT6 (Prop_lut6_I4_O)        0.124    26.042 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_24_fu_1876[0]_i_1/O
                         net (fo=1, routed)           0.000    26.042    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U_n_443
    SLICE_X76Y35         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_24_fu_1876_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.556    12.736    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_clk
    SLICE_X76Y35         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_24_fu_1876_reg[0]/C
                         clock pessimism              0.129    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X76Y35         FDRE (Setup_fdre_C_D)        0.029    12.739    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_24_fu_1876_reg[0]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                         -26.042    
  -------------------------------------------------------------------
                         slack                                -13.303    

Slack (VIOLATED) :        -13.299ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_23_fu_1872_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.034ns  (logic 6.706ns (29.114%)  route 16.328ns (70.886%))
  Logic Levels:           27  (CARRY4=3 LUT3=3 LUT4=2 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.708     3.002    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     5.456 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[7]
                         net (fo=2, routed)           0.961     6.417    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/gmem_RDATA[23]
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.541 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11/O
                         net (fo=1, routed)           0.454     6.996    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.120 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4/O
                         net (fo=32, routed)          0.712     7.832    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2/O
                         net (fo=6, routed)           0.474     8.430    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.554 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3/O
                         net (fo=4, routed)           0.620     9.174    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3_n_0
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.298 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2/O
                         net (fo=64, routed)          1.053    10.351    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.475 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88/O
                         net (fo=1, routed)           0.000    10.475    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88_n_0
    SLICE_X18Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    10.684 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37/O
                         net (fo=1, routed)           0.809    11.493    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37_n_0
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.297    11.790 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12/O
                         net (fo=1, routed)           1.600    13.390    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    13.514 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4/O
                         net (fo=1, routed)           0.777    14.291    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.415 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_1/O
                         net (fo=9, routed)           0.768    15.182    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/i_to_e_rv1_1_fu_25446_p3[9]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124    15.306 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1/O
                         net (fo=2, routed)           0.702    16.008    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.132 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1/O
                         net (fo=3, routed)           0.884    17.017    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.524 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.524    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.638    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.860 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[19]_i_2/O[0]
                         net (fo=2, routed)           0.487    18.346    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/data2[16]
    SLICE_X61Y38         LUT6 (Prop_lut6_I5_O)        0.299    18.645 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1/O
                         net (fo=2, routed)           0.488    19.133    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.124    19.257 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_load_reg_31782[16]_i_1/O
                         net (fo=6, routed)           0.521    19.778    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/trunc_ln5_fu_7337_p4[1]
    SLICE_X63Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.902 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_accessed_ip_3_fu_928[0]_i_2/O
                         net (fo=8, routed)           0.612    20.514    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_accessed_ip_fu_916_reg[0]_0
    SLICE_X63Y33         LUT4 (Prop_lut4_I1_O)        0.124    20.638 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_1_fu_904[0]_i_1/O
                         net (fo=2, routed)           0.529    21.167    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/reg_file_260_reg_442_reg[0]_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.291 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7/O
                         net (fo=5, routed)           0.328    21.619    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.124    21.743 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3/O
                         net (fo=154, routed)         0.459    22.203    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3_n_0
    SLICE_X65Y33         LUT3 (Prop_lut3_I0_O)        0.124    22.327 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_2/O
                         net (fo=26, routed)          0.496    22.823    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_2_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.947 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_113_fu_1720[0]_i_7/O
                         net (fo=21, routed)          0.592    23.539    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_113_fu_1720[0]_i_7_n_0
    SLICE_X66Y30         LUT3 (Prop_lut3_I0_O)        0.124    23.663 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_27_fu_1888[0]_i_2/O
                         net (fo=59, routed)          0.905    24.568    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_27_fu_1888[0]_i_2_n_0
    SLICE_X74Y33         LUT6 (Prop_lut6_I2_O)        0.124    24.692 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_23_fu_1872[0]_i_4/O
                         net (fo=1, routed)           0.422    25.114    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_23_fu_1872[0]_i_4_n_0
    SLICE_X76Y33         LUT3 (Prop_lut3_I1_O)        0.124    25.238 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_23_fu_1872[0]_i_2/O
                         net (fo=1, routed)           0.674    25.912    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_23_fu_1872[0]_i_2_n_0
    SLICE_X76Y33         LUT6 (Prop_lut6_I4_O)        0.124    26.036 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_23_fu_1872[0]_i_1/O
                         net (fo=1, routed)           0.000    26.036    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U_n_400
    SLICE_X76Y33         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_23_fu_1872_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.554    12.733    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_clk
    SLICE_X76Y33         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_23_fu_1872_reg[0]/C
                         clock pessimism              0.129    12.862    
                         clock uncertainty           -0.154    12.708    
    SLICE_X76Y33         FDRE (Setup_fdre_C_D)        0.029    12.737    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_23_fu_1872_reg[0]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -26.036    
  -------------------------------------------------------------------
                         slack                                -13.299    

Slack (VIOLATED) :        -13.265ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_118_fu_1740_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.998ns  (logic 6.582ns (28.620%)  route 16.416ns (71.380%))
  Logic Levels:           26  (CARRY4=3 LUT3=2 LUT4=2 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.708     3.002    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     5.456 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[7]
                         net (fo=2, routed)           0.961     6.417    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/gmem_RDATA[23]
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.541 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11/O
                         net (fo=1, routed)           0.454     6.996    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.120 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4/O
                         net (fo=32, routed)          0.712     7.832    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2/O
                         net (fo=6, routed)           0.474     8.430    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.554 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3/O
                         net (fo=4, routed)           0.620     9.174    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3_n_0
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.298 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2/O
                         net (fo=64, routed)          1.053    10.351    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.475 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88/O
                         net (fo=1, routed)           0.000    10.475    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88_n_0
    SLICE_X18Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    10.684 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37/O
                         net (fo=1, routed)           0.809    11.493    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37_n_0
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.297    11.790 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12/O
                         net (fo=1, routed)           1.600    13.390    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    13.514 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4/O
                         net (fo=1, routed)           0.777    14.291    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.415 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_1/O
                         net (fo=9, routed)           0.768    15.182    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/i_to_e_rv1_1_fu_25446_p3[9]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124    15.306 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1/O
                         net (fo=2, routed)           0.702    16.008    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.132 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1/O
                         net (fo=3, routed)           0.884    17.017    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.524 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.524    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.638    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.860 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[19]_i_2/O[0]
                         net (fo=2, routed)           0.487    18.346    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/data2[16]
    SLICE_X61Y38         LUT6 (Prop_lut6_I5_O)        0.299    18.645 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1/O
                         net (fo=2, routed)           0.488    19.133    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.124    19.257 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_load_reg_31782[16]_i_1/O
                         net (fo=6, routed)           0.521    19.778    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/trunc_ln5_fu_7337_p4[1]
    SLICE_X63Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.902 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_accessed_ip_3_fu_928[0]_i_2/O
                         net (fo=8, routed)           0.612    20.514    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_accessed_ip_fu_916_reg[0]_0
    SLICE_X63Y33         LUT4 (Prop_lut4_I1_O)        0.124    20.638 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_1_fu_904[0]_i_1/O
                         net (fo=2, routed)           0.529    21.167    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/reg_file_260_reg_442_reg[0]_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.291 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7/O
                         net (fo=5, routed)           0.328    21.619    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.124    21.743 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3/O
                         net (fo=154, routed)         0.766    22.509    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3_n_0
    SLICE_X66Y31         LUT3 (Prop_lut3_I0_O)        0.124    22.633 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_115_fu_1728[0]_i_3/O
                         net (fo=29, routed)          0.944    23.578    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_115_fu_1728[0]_i_3_n_0
    SLICE_X70Y34         LUT5 (Prop_lut5_I2_O)        0.124    23.702 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_118_fu_1740[0]_i_7/O
                         net (fo=2, routed)           0.836    24.537    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_118_fu_1740[0]_i_7_n_0
    SLICE_X70Y33         LUT6 (Prop_lut6_I3_O)        0.124    24.661 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_118_fu_1740[0]_i_4/O
                         net (fo=1, routed)           0.416    25.078    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_118_fu_1740299_out
    SLICE_X70Y34         LUT3 (Prop_lut3_I0_O)        0.124    25.202 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_118_fu_1740[0]_i_3/O
                         net (fo=1, routed)           0.674    25.876    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_118_fu_1740[0]_i_3_n_0
    SLICE_X70Y34         LUT6 (Prop_lut6_I4_O)        0.124    26.000 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_118_fu_1740[0]_i_1/O
                         net (fo=1, routed)           0.000    26.000    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U_n_404
    SLICE_X70Y34         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_118_fu_1740_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.552    12.731    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_clk
    SLICE_X70Y34         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_118_fu_1740_reg[0]/C
                         clock pessimism              0.129    12.860    
                         clock uncertainty           -0.154    12.706    
    SLICE_X70Y34         FDRE (Setup_fdre_C_D)        0.029    12.735    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_118_fu_1740_reg[0]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                         -26.000    
  -------------------------------------------------------------------
                         slack                                -13.265    

Slack (VIOLATED) :        -13.218ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_21_fu_1864_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.950ns  (logic 6.706ns (29.220%)  route 16.244ns (70.780%))
  Logic Levels:           27  (CARRY4=3 LUT3=3 LUT4=2 LUT5=5 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.708     3.002    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     5.456 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[7]
                         net (fo=2, routed)           0.961     6.417    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/gmem_RDATA[23]
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.541 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11/O
                         net (fo=1, routed)           0.454     6.996    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_11_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.120 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4/O
                         net (fo=32, routed)          0.712     7.832    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/w_state_value_4_fu_2784[31]_i_4_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2/O
                         net (fo=6, routed)           0.474     8.430    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_value_3_fu_1536[9]_i_2_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.554 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3/O
                         net (fo=4, routed)           0.620     9.174    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_99_fu_2172[9]_i_3_n_0
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.124     9.298 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2/O
                         net (fo=64, routed)          1.053    10.351    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/reg_file_67_fu_2552[9]_i_2_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.475 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88/O
                         net (fo=1, routed)           0.000    10.475    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_88_n_0
    SLICE_X18Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    10.684 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37/O
                         net (fo=1, routed)           0.809    11.493    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036_reg[9]_i_37_n_0
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.297    11.790 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12/O
                         net (fo=1, routed)           1.600    13.390    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_12_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    13.514 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4/O
                         net (fo=1, routed)           0.777    14.291    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_4_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.415 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_4_fu_1036[9]_i_1/O
                         net (fo=9, routed)           0.768    15.182    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/i_to_e_rv1_1_fu_25446_p3[9]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124    15.306 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1/O
                         net (fo=2, routed)           0.702    16.008    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/e_state_rv1_1_fu_1432[9]_i_1_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.132 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1/O
                         net (fo=3, routed)           0.884    17.017    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/rv1_assign_reg_33024[9]_i_1_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.524 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.524    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[11]_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.638    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[15]_i_2_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.860 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067_reg[19]_i_2/O[0]
                         net (fo=2, routed)           0.487    18.346    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/data2[16]
    SLICE_X61Y38         LUT6 (Prop_lut6_I5_O)        0.299    18.645 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1/O
                         net (fo=2, routed)           0.488    19.133    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/result_26_reg_33067[16]_i_1_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.124    19.257 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_load_reg_31782[16]_i_1/O
                         net (fo=6, routed)           0.521    19.778    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/trunc_ln5_fu_7337_p4[1]
    SLICE_X63Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.902 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_accessed_ip_3_fu_928[0]_i_2/O
                         net (fo=8, routed)           0.612    20.514    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_accessed_ip_fu_916_reg[0]_0
    SLICE_X63Y33         LUT4 (Prop_lut4_I1_O)        0.124    20.638 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_1_fu_904[0]_i_1/O
                         net (fo=2, routed)           0.529    21.167    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/reg_file_260_reg_442_reg[0]_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.291 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7/O
                         net (fo=5, routed)           0.328    21.619    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_7_0
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.124    21.743 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3/O
                         net (fo=154, routed)         0.459    22.203    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jal_1_fu_760[0]_i_3_n_0
    SLICE_X65Y33         LUT3 (Prop_lut3_I0_O)        0.124    22.327 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_2/O
                         net (fo=26, routed)          0.496    22.823    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_64_fu_2036[0]_i_2_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.947 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_113_fu_1720[0]_i_7/O
                         net (fo=21, routed)          0.592    23.539    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_113_fu_1720[0]_i_7_n_0
    SLICE_X66Y30         LUT3 (Prop_lut3_I0_O)        0.124    23.663 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_27_fu_1888[0]_i_2/O
                         net (fo=59, routed)          0.930    24.593    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_27_fu_1888[0]_i_2_n_0
    SLICE_X79Y31         LUT6 (Prop_lut6_I2_O)        0.124    24.717 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_21_fu_1864[0]_i_4/O
                         net (fo=1, routed)           0.495    25.212    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_21_fu_1864[0]_i_4_n_0
    SLICE_X78Y31         LUT3 (Prop_lut3_I1_O)        0.124    25.336 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_21_fu_1864[0]_i_2/O
                         net (fo=1, routed)           0.493    25.829    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_21_fu_1864[0]_i_2_n_0
    SLICE_X78Y31         LUT5 (Prop_lut5_I3_O)        0.124    25.953 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_reg_computed_21_fu_1864[0]_i_1/O
                         net (fo=1, routed)           0.000    25.953    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U_n_285
    SLICE_X78Y31         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_21_fu_1864_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.551    12.731    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_clk
    SLICE_X78Y31         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_21_fu_1864_reg[0]/C
                         clock pessimism              0.129    12.859    
                         clock uncertainty           -0.154    12.705    
    SLICE_X78Y31         FDRE (Setup_fdre_C_D)        0.029    12.734    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/is_reg_computed_21_fu_1864_reg[0]
  -------------------------------------------------------------------
                         required time                         12.734    
                         arrival time                         -25.953    
  -------------------------------------------------------------------
                         slack                                -13.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.163%)  route 0.192ns (50.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.546     0.882    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X51Y67         FDRE                                         r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[10]/Q
                         net (fo=2, routed)           0.192     1.215    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt[10]
    SLICE_X49Y68         LUT3 (Prop_lut3_I2_O)        0.045     1.260 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[22]_i_1/O
                         net (fo=1, routed)           0.000     1.260    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr[22]
    SLICE_X49Y68         FDRE                                         r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.815     1.181    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X49Y68         FDRE                                         r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[22]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.092     1.238    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.213ns (53.962%)  route 0.182ns (46.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.540     0.876    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X50Y73         FDRE                                         r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164     1.040 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[43]/Q
                         net (fo=1, routed)           0.182     1.221    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg_n_0_[43]
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.049     1.270 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[43]_i_1/O
                         net (fo=1, routed)           0.000     1.270    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr[43]
    SLICE_X49Y73         FDRE                                         r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.809     1.175    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X49Y73         FDRE                                         r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[43]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.107     1.247    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.330%)  route 0.191ns (50.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.553     0.889    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X49Y88         FDRE                                         r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[30]/Q
                         net (fo=2, routed)           0.191     1.221    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt[30]
    SLICE_X51Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.266 r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[42]_i_1/O
                         net (fo=1, routed)           0.000     1.266    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr[42]
    SLICE_X51Y87         FDRE                                         r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.816     1.182    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X51Y87         FDRE                                         r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[42]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X51Y87         FDRE (Hold_fdre_C_D)         0.092     1.239    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/q1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/control_s_axi_U/rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.823%)  route 0.172ns (45.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.557     0.893    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/ap_clk
    SLICE_X42Y97         FDRE                                         r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/q1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/q1_reg[30]/Q
                         net (fo=1, routed)           0.172     1.229    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/q1_reg_n_0_[30]
    SLICE_X51Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.274 r  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc_n_1
    SLICE_X51Y96         FDRE                                         r  design_1_i/multihart_ip_0/inst/control_s_axi_U/rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.820     1.186    design_1_i/multihart_ip_0/inst/control_s_axi_U/ap_clk
    SLICE_X51Y96         FDRE                                         r  design_1_i/multihart_ip_0/inst/control_s_axi_U/rdata_reg[30]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.092     1.243    design_1_i/multihart_ip_0/inst/control_s_axi_U/rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_result_4_load_reg_32956_pp0_iter2_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_result_4_load_reg_32956_pp0_iter3_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.277%)  route 0.237ns (62.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.632     0.968    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_clk
    SLICE_X49Y116        FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_result_4_load_reg_32956_pp0_iter2_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_result_4_load_reg_32956_pp0_iter2_reg_reg[23]/Q
                         net (fo=1, routed)           0.237     1.346    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_result_4_load_reg_32956_pp0_iter2_reg[23]
    SLICE_X52Y111        FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_result_4_load_reg_32956_pp0_iter3_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.904     1.270    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_clk
    SLICE_X52Y111        FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_result_4_load_reg_32956_pp0_iter3_reg_reg[23]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X52Y111        FDRE (Hold_fdre_C_D)         0.076     1.307    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/m_state_result_4_load_reg_32956_pp0_iter3_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.177%)  route 0.245ns (56.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.543     0.879    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X52Y79         FDRE                                         r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[64]/Q
                         net (fo=2, routed)           0.245     1.264    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awlen[0]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.045     1.309 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[76]_i_1/O
                         net (fo=1, routed)           0.000     1.309    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[76]
    SLICE_X42Y80         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.814     1.180    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X42Y80         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X42Y80         FDRE (Hold_fdre_C_D)         0.121     1.266    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.577     0.913    design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y97         FDRE                                         r  design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.171    design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y96         SRL16E                                       r  design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.843     1.209    design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y96         SRL16E                                       r  design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.128    design_1_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.104%)  route 0.250ns (63.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.543     0.879    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X52Y79         FDRE                                         r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[64]/Q
                         net (fo=2, routed)           0.250     1.269    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awlen[0]
    SLICE_X43Y80         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.814     1.180    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X43Y80         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[76]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.078     1.223    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_1/inst/f_state_fetch_pc_22_reg_437_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/f_state_fetch_pc_4_fu_1100_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.542%)  route 0.205ns (49.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.580     0.916    design_1_i/multihart_ip_1/inst/ap_clk
    SLICE_X62Y50         FDRE                                         r  design_1_i/multihart_ip_1/inst/f_state_fetch_pc_22_reg_437_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  design_1_i/multihart_ip_1/inst/f_state_fetch_pc_22_reg_437_reg[7]/Q
                         net (fo=1, routed)           0.205     1.284    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/f_state_fetch_pc_4_fu_1100_reg[14][7]
    SLICE_X64Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.329 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/flow_control_loop_pipe_sequential_init_U/f_state_fetch_pc_4_fu_1100[7]_i_1/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/f_state_fetch_pc_4_fu_1100[7]
    SLICE_X64Y49         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/f_state_fetch_pc_4_fu_1100_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.854     1.220    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/ap_clk
    SLICE_X64Y49         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/f_state_fetch_pc_4_fu_1100_reg[7]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.091     1.281    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199/f_state_fetch_pc_4_fu_1100_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.246ns (56.711%)  route 0.188ns (43.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.545     0.881    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X50Y81         FDRE                                         r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.148     1.029 r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[14]/Q
                         net (fo=2, routed)           0.188     1.216    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/D[12]
    SLICE_X46Y81         LUT4 (Prop_lut4_I3_O)        0.098     1.314 r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.314    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1[14]_i_1__0_n_0
    SLICE_X46Y81         FDRE                                         r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.815     1.181    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X46Y81         FDRE                                         r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[14]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X46Y81         FDRE (Hold_fdre_C_D)         0.120     1.266    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y27   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y20   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y27   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y29   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y26   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y22   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y21   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y20   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y25   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y24   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_0_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y108  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_3_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.494ns  (logic 0.124ns (8.298%)  route 1.370ns (91.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.480     0.480    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.604 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.890     1.494    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       1.695     2.874    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.045ns (8.045%)  route 0.514ns (91.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.200 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.359     0.559    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24379, routed)       0.929     1.295    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





