Classic Timing Analyzer report for mimasuo240401
Mon Apr 14 09:51:02 2014
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 1.558 ns                         ; inrow[1]                                                                                              ; newjianpan:u1|key_flag                                                                                ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 15.832 ns                        ; password:u4|flag_b                                                                                    ; flag_b                                                                                                ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 3.548 ns                         ; inrow[1]                                                                                              ; newjianpan:u1|inrow_reg[1]                                                                            ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 58.91 MHz ( period = 16.974 ns ) ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_3[3]                                                                             ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; newjianpan:u1|key_flag                                                                                ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; 24           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                       ;                                                                                                       ;            ;          ; 24           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                  ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_2[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_2[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_2[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_2[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_2[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_2[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_2[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_2[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_2[2]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_2[2]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_2[2]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_2[2]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_2[2]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_2[2]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_2[2]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_2[2]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_3[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_3[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_3[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_3[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_3[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_3[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_3[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_3[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_3[1]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_3[1]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_3[1]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_3[1]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_3[1]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_3[1]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_3[1]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_3[1]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_2[1]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_2[1]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_2[1]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_2[1]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_2[1]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_2[1]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_2[1]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_2[1]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_1[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_1[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_1[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_1[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_1[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_1[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_1[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_1[0]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_3[2]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_3[2]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_3[2]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_3[2]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_3[2]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_3[2]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_3[2]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_3[2]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_3[3]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_3[3]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_3[3]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_3[3]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_3[3]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_3[3]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_3[3]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_3[3]        ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.968 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_4[2]        ; clk        ; clk      ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.968 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_4[2]        ; clk        ; clk      ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.968 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_4[2]        ; clk        ; clk      ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.968 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_4[2]        ; clk        ; clk      ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.968 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_4[2]        ; clk        ; clk      ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.968 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_4[2]        ; clk        ; clk      ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.968 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_4[2]        ; clk        ; clk      ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.968 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_4[2]        ; clk        ; clk      ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.968 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_1[2]        ; clk        ; clk      ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.968 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_1[2]        ; clk        ; clk      ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.968 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_1[2]        ; clk        ; clk      ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.968 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_1[2]        ; clk        ; clk      ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.968 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_1[2]        ; clk        ; clk      ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.968 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_1[2]        ; clk        ; clk      ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.968 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_1[2]        ; clk        ; clk      ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.968 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_1[2]        ; clk        ; clk      ; None                        ; None                      ; 8.109 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_1[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_1[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_1[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_1[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_1[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_1[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_1[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_1[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_4[1]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_4[1]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_4[1]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_4[1]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_4[1]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_4[1]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_4[1]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_4[1]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_1[1]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_1[1]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_1[1]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_1[1]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_1[1]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_1[1]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_1[1]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_1[1]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_4[0]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_4[0]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_4[0]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_4[0]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_4[0]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_4[0]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_4[0]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_4[0]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_2[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_2[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_2[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_2[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_2[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_2[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_2[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_2[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_4[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_4[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_4[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_4[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_4[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_4[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_4[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_4[3]        ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 60.25 MHz ( period = 16.598 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|k2                   ; clk        ; clk      ; None                        ; None                      ; 7.919 ns                ;
; N/A                                     ; 60.25 MHz ( period = 16.598 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|k2                   ; clk        ; clk      ; None                        ; None                      ; 7.919 ns                ;
; N/A                                     ; 60.25 MHz ( period = 16.598 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|k2                   ; clk        ; clk      ; None                        ; None                      ; 7.919 ns                ;
; N/A                                     ; 60.25 MHz ( period = 16.598 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|k2                   ; clk        ; clk      ; None                        ; None                      ; 7.919 ns                ;
; N/A                                     ; 60.25 MHz ( period = 16.598 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|k2                   ; clk        ; clk      ; None                        ; None                      ; 7.919 ns                ;
; N/A                                     ; 60.25 MHz ( period = 16.598 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|k2                   ; clk        ; clk      ; None                        ; None                      ; 7.919 ns                ;
; N/A                                     ; 60.25 MHz ( period = 16.598 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|k2                   ; clk        ; clk      ; None                        ; None                      ; 7.919 ns                ;
; N/A                                     ; 60.25 MHz ( period = 16.598 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|k2                   ; clk        ; clk      ; None                        ; None                      ; 7.919 ns                ;
; N/A                                     ; 60.72 MHz ( period = 16.468 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|flag_time[2]         ; clk        ; clk      ; None                        ; None                      ; 7.861 ns                ;
; N/A                                     ; 60.72 MHz ( period = 16.468 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|flag_time[2]         ; clk        ; clk      ; None                        ; None                      ; 7.861 ns                ;
; N/A                                     ; 60.72 MHz ( period = 16.468 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|flag_time[2]         ; clk        ; clk      ; None                        ; None                      ; 7.861 ns                ;
; N/A                                     ; 60.72 MHz ( period = 16.468 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|flag_time[2]         ; clk        ; clk      ; None                        ; None                      ; 7.861 ns                ;
; N/A                                     ; 60.72 MHz ( period = 16.468 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|flag_time[2]         ; clk        ; clk      ; None                        ; None                      ; 7.861 ns                ;
; N/A                                     ; 60.72 MHz ( period = 16.468 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|flag_time[2]         ; clk        ; clk      ; None                        ; None                      ; 7.861 ns                ;
; N/A                                     ; 60.72 MHz ( period = 16.468 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|flag_time[2]         ; clk        ; clk      ; None                        ; None                      ; 7.861 ns                ;
; N/A                                     ; 60.72 MHz ( period = 16.468 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|flag_time[2]         ; clk        ; clk      ; None                        ; None                      ; 7.861 ns                ;
; N/A                                     ; 60.73 MHz ( period = 16.466 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|flag_time[1]         ; clk        ; clk      ; None                        ; None                      ; 7.860 ns                ;
; N/A                                     ; 60.73 MHz ( period = 16.466 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|flag_time[1]         ; clk        ; clk      ; None                        ; None                      ; 7.860 ns                ;
; N/A                                     ; 60.73 MHz ( period = 16.466 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|flag_time[1]         ; clk        ; clk      ; None                        ; None                      ; 7.860 ns                ;
; N/A                                     ; 60.73 MHz ( period = 16.466 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|flag_time[1]         ; clk        ; clk      ; None                        ; None                      ; 7.860 ns                ;
; N/A                                     ; 60.73 MHz ( period = 16.466 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|flag_time[1]         ; clk        ; clk      ; None                        ; None                      ; 7.860 ns                ;
; N/A                                     ; 60.73 MHz ( period = 16.466 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|flag_time[1]         ; clk        ; clk      ; None                        ; None                      ; 7.860 ns                ;
; N/A                                     ; 60.73 MHz ( period = 16.466 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|flag_time[1]         ; clk        ; clk      ; None                        ; None                      ; 7.860 ns                ;
; N/A                                     ; 60.73 MHz ( period = 16.466 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|flag_time[1]         ; clk        ; clk      ; None                        ; None                      ; 7.860 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.376 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|flag_time[0]         ; clk        ; clk      ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.376 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|flag_time[0]         ; clk        ; clk      ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.376 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|flag_time[0]         ; clk        ; clk      ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.376 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|flag_time[0]         ; clk        ; clk      ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.376 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|flag_time[0]         ; clk        ; clk      ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.376 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|flag_time[0]         ; clk        ; clk      ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.376 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|flag_time[0]         ; clk        ; clk      ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.376 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|flag_time[0]         ; clk        ; clk      ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_change_4[3] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_change_1[3] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_change_1[3] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_change_1[3] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_change_1[3] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_change_1[3] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_change_1[3] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_change_1[3] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_change_1[3] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_change_2[2] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_change_2[2] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_change_2[2] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_change_2[2] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_change_2[2] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_change_2[2] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_change_2[2] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_change_2[2] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_change_2[3] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_change_2[3] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_change_2[3] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_change_2[3] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_change_2[3] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_change_2[3] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_change_2[3] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_change_2[3] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_change_4[0] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_change_4[0] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_change_4[0] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_change_4[0] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_change_4[0] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_change_4[0] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_change_4[0] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; password:u4|password_change_4[0] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; password:u4|password_change_3[0] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; password:u4|password_change_3[0] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; password:u4|password_change_3[0] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; password:u4|password_change_3[0] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; password:u4|password_change_3[0] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; password:u4|password_change_3[0] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; password:u4|password_change_3[0] ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                       ;                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                      ;
+------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                   ; To                                                                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                       ; None                       ; 2.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                       ; None                       ; 2.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                       ; None                       ; 2.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                       ; None                       ; 2.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                       ; None                       ; 2.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                       ; None                       ; 2.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                       ; None                       ; 2.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                       ; None                       ; 2.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; bee:u5|count_05[0]                                                                                    ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; bee:u5|count_05[10]                                                                                   ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; bee:u5|count_05[11]                                                                                   ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; bee:u5|count_05[8]                                                                                    ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; bee:u5|count_05[9]                                                                                    ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; bee:u5|count_05[7]                                                                                    ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; bee:u5|count_05[4]                                                                                    ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; bee:u5|count_05[5]                                                                                    ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; bee:u5|count_05[6]                                                                                    ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; bee:u5|count_05[15]                                                                                   ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; bee:u5|count_05[14]                                                                                   ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; bee:u5|count_05[13]                                                                                   ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; bee:u5|count_05[12]                                                                                   ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; bee:u5|count_05[2]                                                                                    ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; bee:u5|count_05[3]                                                                                    ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; newjianpan:u1|key_flag ; bee:u5|count_05[1]                                                                                    ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
+------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------+
; tsu                                                                                   ;
+-------+--------------+------------+----------+-----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                          ; To Clock ;
+-------+--------------+------------+----------+-----------------------------+----------+
; N/A   ; None         ; 1.558 ns   ; inrow[2] ; newjianpan:u1|key_flag      ; clk      ;
; N/A   ; None         ; 1.558 ns   ; inrow[1] ; newjianpan:u1|key_flag      ; clk      ;
; N/A   ; None         ; 1.310 ns   ; inrow[3] ; newjianpan:u1|key_flag      ; clk      ;
; N/A   ; None         ; 1.123 ns   ; inrow[0] ; newjianpan:u1|key_flag      ; clk      ;
; N/A   ; None         ; 0.249 ns   ; inrow[2] ; newjianpan:u1|col[3]        ; clk      ;
; N/A   ; None         ; 0.249 ns   ; inrow[1] ; newjianpan:u1|col[3]        ; clk      ;
; N/A   ; None         ; 0.188 ns   ; inrow[2] ; newjianpan:u1|col[2]        ; clk      ;
; N/A   ; None         ; 0.188 ns   ; inrow[1] ; newjianpan:u1|col[2]        ; clk      ;
; N/A   ; None         ; 0.179 ns   ; inrow[2] ; newjianpan:u1|inrow_reg[0]  ; clk      ;
; N/A   ; None         ; 0.179 ns   ; inrow[2] ; newjianpan:u1|inrow_reg[1]  ; clk      ;
; N/A   ; None         ; 0.179 ns   ; inrow[2] ; newjianpan:u1|inrow_reg[2]  ; clk      ;
; N/A   ; None         ; 0.179 ns   ; inrow[2] ; newjianpan:u1|inrow_reg[3]  ; clk      ;
; N/A   ; None         ; 0.179 ns   ; inrow[2] ; newjianpan:u1|outcol_reg[0] ; clk      ;
; N/A   ; None         ; 0.179 ns   ; inrow[2] ; newjianpan:u1|outcol_reg[1] ; clk      ;
; N/A   ; None         ; 0.179 ns   ; inrow[2] ; newjianpan:u1|outcol_reg[2] ; clk      ;
; N/A   ; None         ; 0.179 ns   ; inrow[2] ; newjianpan:u1|outcol_reg[3] ; clk      ;
; N/A   ; None         ; 0.179 ns   ; inrow[1] ; newjianpan:u1|inrow_reg[0]  ; clk      ;
; N/A   ; None         ; 0.179 ns   ; inrow[1] ; newjianpan:u1|inrow_reg[1]  ; clk      ;
; N/A   ; None         ; 0.179 ns   ; inrow[1] ; newjianpan:u1|inrow_reg[2]  ; clk      ;
; N/A   ; None         ; 0.179 ns   ; inrow[1] ; newjianpan:u1|inrow_reg[3]  ; clk      ;
; N/A   ; None         ; 0.179 ns   ; inrow[1] ; newjianpan:u1|outcol_reg[0] ; clk      ;
; N/A   ; None         ; 0.179 ns   ; inrow[1] ; newjianpan:u1|outcol_reg[1] ; clk      ;
; N/A   ; None         ; 0.179 ns   ; inrow[1] ; newjianpan:u1|outcol_reg[2] ; clk      ;
; N/A   ; None         ; 0.179 ns   ; inrow[1] ; newjianpan:u1|outcol_reg[3] ; clk      ;
; N/A   ; None         ; 0.001 ns   ; inrow[3] ; newjianpan:u1|col[3]        ; clk      ;
; N/A   ; None         ; -0.060 ns  ; inrow[3] ; newjianpan:u1|col[2]        ; clk      ;
; N/A   ; None         ; -0.069 ns  ; inrow[3] ; newjianpan:u1|inrow_reg[0]  ; clk      ;
; N/A   ; None         ; -0.069 ns  ; inrow[3] ; newjianpan:u1|inrow_reg[1]  ; clk      ;
; N/A   ; None         ; -0.069 ns  ; inrow[3] ; newjianpan:u1|inrow_reg[2]  ; clk      ;
; N/A   ; None         ; -0.069 ns  ; inrow[3] ; newjianpan:u1|inrow_reg[3]  ; clk      ;
; N/A   ; None         ; -0.069 ns  ; inrow[3] ; newjianpan:u1|outcol_reg[0] ; clk      ;
; N/A   ; None         ; -0.069 ns  ; inrow[3] ; newjianpan:u1|outcol_reg[1] ; clk      ;
; N/A   ; None         ; -0.069 ns  ; inrow[3] ; newjianpan:u1|outcol_reg[2] ; clk      ;
; N/A   ; None         ; -0.069 ns  ; inrow[3] ; newjianpan:u1|outcol_reg[3] ; clk      ;
; N/A   ; None         ; -0.159 ns  ; inrow[2] ; newjianpan:u1|col[1]        ; clk      ;
; N/A   ; None         ; -0.159 ns  ; inrow[1] ; newjianpan:u1|col[1]        ; clk      ;
; N/A   ; None         ; -0.186 ns  ; inrow[0] ; newjianpan:u1|col[3]        ; clk      ;
; N/A   ; None         ; -0.247 ns  ; inrow[0] ; newjianpan:u1|col[2]        ; clk      ;
; N/A   ; None         ; -0.256 ns  ; inrow[0] ; newjianpan:u1|inrow_reg[0]  ; clk      ;
; N/A   ; None         ; -0.256 ns  ; inrow[0] ; newjianpan:u1|inrow_reg[1]  ; clk      ;
; N/A   ; None         ; -0.256 ns  ; inrow[0] ; newjianpan:u1|inrow_reg[2]  ; clk      ;
; N/A   ; None         ; -0.256 ns  ; inrow[0] ; newjianpan:u1|inrow_reg[3]  ; clk      ;
; N/A   ; None         ; -0.256 ns  ; inrow[0] ; newjianpan:u1|outcol_reg[0] ; clk      ;
; N/A   ; None         ; -0.256 ns  ; inrow[0] ; newjianpan:u1|outcol_reg[1] ; clk      ;
; N/A   ; None         ; -0.256 ns  ; inrow[0] ; newjianpan:u1|outcol_reg[2] ; clk      ;
; N/A   ; None         ; -0.256 ns  ; inrow[0] ; newjianpan:u1|outcol_reg[3] ; clk      ;
; N/A   ; None         ; -0.407 ns  ; inrow[3] ; newjianpan:u1|col[1]        ; clk      ;
; N/A   ; None         ; -0.594 ns  ; inrow[0] ; newjianpan:u1|col[1]        ; clk      ;
; N/A   ; None         ; -1.080 ns  ; inrow[2] ; newjianpan:u1|state.000     ; clk      ;
; N/A   ; None         ; -1.080 ns  ; inrow[1] ; newjianpan:u1|state.000     ; clk      ;
; N/A   ; None         ; -1.081 ns  ; inrow[2] ; newjianpan:u1|state.011     ; clk      ;
; N/A   ; None         ; -1.081 ns  ; inrow[1] ; newjianpan:u1|state.011     ; clk      ;
; N/A   ; None         ; -1.114 ns  ; inrow[2] ; newjianpan:u1|state.010     ; clk      ;
; N/A   ; None         ; -1.114 ns  ; inrow[1] ; newjianpan:u1|state.010     ; clk      ;
; N/A   ; None         ; -1.115 ns  ; inrow[2] ; newjianpan:u1|state.100     ; clk      ;
; N/A   ; None         ; -1.115 ns  ; inrow[1] ; newjianpan:u1|state.100     ; clk      ;
; N/A   ; None         ; -1.161 ns  ; inrow[2] ; newjianpan:u1|state.001     ; clk      ;
; N/A   ; None         ; -1.161 ns  ; inrow[1] ; newjianpan:u1|state.001     ; clk      ;
; N/A   ; None         ; -1.200 ns  ; inrow[2] ; newjianpan:u1|state.101     ; clk      ;
; N/A   ; None         ; -1.200 ns  ; inrow[1] ; newjianpan:u1|state.101     ; clk      ;
; N/A   ; None         ; -1.328 ns  ; inrow[3] ; newjianpan:u1|state.000     ; clk      ;
; N/A   ; None         ; -1.329 ns  ; inrow[3] ; newjianpan:u1|state.011     ; clk      ;
; N/A   ; None         ; -1.362 ns  ; inrow[3] ; newjianpan:u1|state.010     ; clk      ;
; N/A   ; None         ; -1.363 ns  ; inrow[3] ; newjianpan:u1|state.100     ; clk      ;
; N/A   ; None         ; -1.409 ns  ; inrow[3] ; newjianpan:u1|state.001     ; clk      ;
; N/A   ; None         ; -1.448 ns  ; inrow[3] ; newjianpan:u1|state.101     ; clk      ;
; N/A   ; None         ; -1.505 ns  ; inrow[2] ; newjianpan:u1|col[0]        ; clk      ;
; N/A   ; None         ; -1.505 ns  ; inrow[1] ; newjianpan:u1|col[0]        ; clk      ;
; N/A   ; None         ; -1.515 ns  ; inrow[0] ; newjianpan:u1|state.000     ; clk      ;
; N/A   ; None         ; -1.516 ns  ; inrow[0] ; newjianpan:u1|state.011     ; clk      ;
; N/A   ; None         ; -1.549 ns  ; inrow[0] ; newjianpan:u1|state.010     ; clk      ;
; N/A   ; None         ; -1.550 ns  ; inrow[0] ; newjianpan:u1|state.100     ; clk      ;
; N/A   ; None         ; -1.596 ns  ; inrow[0] ; newjianpan:u1|state.001     ; clk      ;
; N/A   ; None         ; -1.635 ns  ; inrow[0] ; newjianpan:u1|state.101     ; clk      ;
; N/A   ; None         ; -1.753 ns  ; inrow[3] ; newjianpan:u1|col[0]        ; clk      ;
; N/A   ; None         ; -1.940 ns  ; inrow[0] ; newjianpan:u1|col[0]        ; clk      ;
+-------+--------------+------------+----------+-----------------------------+----------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+----------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To           ; From Clock ;
+-------+--------------+------------+----------------------------+--------------+------------+
; N/A   ; None         ; 15.832 ns  ; password:u4|flag_b         ; flag_b       ; clk        ;
; N/A   ; None         ; 15.542 ns  ; password:u4|led_1          ; led_1        ; clk        ;
; N/A   ; None         ; 15.269 ns  ; password:u4|led_2          ; led_2        ; clk        ;
; N/A   ; None         ; 15.265 ns  ; password:u4|led_3          ; led_3        ; clk        ;
; N/A   ; None         ; 15.253 ns  ; newjianpan:u1|lemp_9       ; lemp_9       ; clk        ;
; N/A   ; None         ; 15.250 ns  ; newjianpan:u1|lemp_6       ; lemp_6       ; clk        ;
; N/A   ; None         ; 15.241 ns  ; newjianpan:u1|lemp_8       ; lemp_8       ; clk        ;
; N/A   ; None         ; 15.184 ns  ; newjianpan:u1|lemp_2       ; lemp_2       ; clk        ;
; N/A   ; None         ; 15.100 ns  ; password:u4|change_lemp    ; change_lemp  ; clk        ;
; N/A   ; None         ; 15.092 ns  ; newjianpan:u1|col[2]       ; outcol[2]    ; clk        ;
; N/A   ; None         ; 15.056 ns  ; newjianpan:u1|col[1]       ; outcol[1]    ; clk        ;
; N/A   ; None         ; 15.028 ns  ; bee:u5|bee                 ; bee          ; clk        ;
; N/A   ; None         ; 15.006 ns  ; newjianpan:u1|lemp_7       ; lemp_7       ; clk        ;
; N/A   ; None         ; 14.993 ns  ; newjianpan:u1|col[0]       ; outcol[0]    ; clk        ;
; N/A   ; None         ; 14.965 ns  ; password:u4|change_lemp1   ; change_lemp1 ; clk        ;
; N/A   ; None         ; 14.790 ns  ; newjianpan:u1|lemp_3       ; lemp_3       ; clk        ;
; N/A   ; None         ; 14.779 ns  ; newjianpan:u1|lemp_0       ; lemp_0       ; clk        ;
; N/A   ; None         ; 14.774 ns  ; newjianpan:u1|col[3]       ; outcol[3]    ; clk        ;
; N/A   ; None         ; 14.735 ns  ; newjianpan:u1|lemp_4       ; lemp_4       ; clk        ;
; N/A   ; None         ; 14.349 ns  ; newjianpan:u1|lemp_5       ; lemp_5       ; clk        ;
; N/A   ; None         ; 14.337 ns  ; newjianpan:u1|lemp_1       ; lemp_1       ; clk        ;
; N/A   ; None         ; 8.357 ns   ; newshumaguan:u3|segData[2] ; segData[2]   ; clk        ;
; N/A   ; None         ; 8.120 ns   ; newshumaguan:u3|segCtl[1]  ; segCtl[1]    ; clk        ;
; N/A   ; None         ; 7.802 ns   ; newshumaguan:u3|segData[4] ; segData[4]   ; clk        ;
; N/A   ; None         ; 7.790 ns   ; newshumaguan:u3|segData[7] ; segData[7]   ; clk        ;
; N/A   ; None         ; 7.784 ns   ; newshumaguan:u3|segData[5] ; segData[5]   ; clk        ;
; N/A   ; None         ; 7.782 ns   ; newshumaguan:u3|segData[6] ; segData[6]   ; clk        ;
; N/A   ; None         ; 7.736 ns   ; newshumaguan:u3|segData[1] ; segData[1]   ; clk        ;
; N/A   ; None         ; 7.733 ns   ; newshumaguan:u3|segData[0] ; segData[0]   ; clk        ;
; N/A   ; None         ; 7.720 ns   ; newshumaguan:u3|segCtl[2]  ; segCtl[2]    ; clk        ;
; N/A   ; None         ; 7.714 ns   ; newshumaguan:u3|segData[3] ; segData[3]   ; clk        ;
; N/A   ; None         ; 7.701 ns   ; newshumaguan:u3|segCtl[3]  ; segCtl[3]    ; clk        ;
; N/A   ; None         ; 7.612 ns   ; newshumaguan:u3|segCtl[0]  ; segCtl[0]    ; clk        ;
+-------+--------------+------------+----------------------------+--------------+------------+


+---------------------------------------------------------------------------------------------+
; th                                                                                          ;
+---------------+-------------+-----------+----------+-----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                          ; To Clock ;
+---------------+-------------+-----------+----------+-----------------------------+----------+
; N/A           ; None        ; 3.548 ns  ; inrow[1] ; newjianpan:u1|inrow_reg[1]  ; clk      ;
; N/A           ; None        ; 3.402 ns  ; inrow[2] ; newjianpan:u1|inrow_reg[2]  ; clk      ;
; N/A           ; None        ; 3.361 ns  ; inrow[3] ; newjianpan:u1|inrow_reg[3]  ; clk      ;
; N/A           ; None        ; 3.360 ns  ; inrow[0] ; newjianpan:u1|inrow_reg[0]  ; clk      ;
; N/A           ; None        ; 2.206 ns  ; inrow[0] ; newjianpan:u1|col[0]        ; clk      ;
; N/A           ; None        ; 2.019 ns  ; inrow[3] ; newjianpan:u1|col[0]        ; clk      ;
; N/A           ; None        ; 1.901 ns  ; inrow[0] ; newjianpan:u1|state.101     ; clk      ;
; N/A           ; None        ; 1.862 ns  ; inrow[0] ; newjianpan:u1|state.001     ; clk      ;
; N/A           ; None        ; 1.816 ns  ; inrow[0] ; newjianpan:u1|state.100     ; clk      ;
; N/A           ; None        ; 1.815 ns  ; inrow[0] ; newjianpan:u1|state.010     ; clk      ;
; N/A           ; None        ; 1.782 ns  ; inrow[0] ; newjianpan:u1|state.011     ; clk      ;
; N/A           ; None        ; 1.781 ns  ; inrow[0] ; newjianpan:u1|state.000     ; clk      ;
; N/A           ; None        ; 1.771 ns  ; inrow[2] ; newjianpan:u1|col[0]        ; clk      ;
; N/A           ; None        ; 1.771 ns  ; inrow[1] ; newjianpan:u1|col[0]        ; clk      ;
; N/A           ; None        ; 1.714 ns  ; inrow[3] ; newjianpan:u1|state.101     ; clk      ;
; N/A           ; None        ; 1.675 ns  ; inrow[3] ; newjianpan:u1|state.001     ; clk      ;
; N/A           ; None        ; 1.629 ns  ; inrow[3] ; newjianpan:u1|state.100     ; clk      ;
; N/A           ; None        ; 1.628 ns  ; inrow[3] ; newjianpan:u1|state.010     ; clk      ;
; N/A           ; None        ; 1.595 ns  ; inrow[3] ; newjianpan:u1|state.011     ; clk      ;
; N/A           ; None        ; 1.594 ns  ; inrow[3] ; newjianpan:u1|state.000     ; clk      ;
; N/A           ; None        ; 1.466 ns  ; inrow[2] ; newjianpan:u1|state.101     ; clk      ;
; N/A           ; None        ; 1.466 ns  ; inrow[1] ; newjianpan:u1|state.101     ; clk      ;
; N/A           ; None        ; 1.427 ns  ; inrow[2] ; newjianpan:u1|state.001     ; clk      ;
; N/A           ; None        ; 1.427 ns  ; inrow[1] ; newjianpan:u1|state.001     ; clk      ;
; N/A           ; None        ; 1.381 ns  ; inrow[2] ; newjianpan:u1|state.100     ; clk      ;
; N/A           ; None        ; 1.381 ns  ; inrow[1] ; newjianpan:u1|state.100     ; clk      ;
; N/A           ; None        ; 1.380 ns  ; inrow[2] ; newjianpan:u1|state.010     ; clk      ;
; N/A           ; None        ; 1.380 ns  ; inrow[1] ; newjianpan:u1|state.010     ; clk      ;
; N/A           ; None        ; 1.347 ns  ; inrow[2] ; newjianpan:u1|state.011     ; clk      ;
; N/A           ; None        ; 1.347 ns  ; inrow[1] ; newjianpan:u1|state.011     ; clk      ;
; N/A           ; None        ; 1.346 ns  ; inrow[2] ; newjianpan:u1|state.000     ; clk      ;
; N/A           ; None        ; 1.346 ns  ; inrow[1] ; newjianpan:u1|state.000     ; clk      ;
; N/A           ; None        ; 1.283 ns  ; inrow[0] ; newjianpan:u1|col[1]        ; clk      ;
; N/A           ; None        ; 1.283 ns  ; inrow[0] ; newjianpan:u1|col[2]        ; clk      ;
; N/A           ; None        ; 1.283 ns  ; inrow[0] ; newjianpan:u1|col[3]        ; clk      ;
; N/A           ; None        ; 1.096 ns  ; inrow[3] ; newjianpan:u1|col[1]        ; clk      ;
; N/A           ; None        ; 1.096 ns  ; inrow[3] ; newjianpan:u1|col[2]        ; clk      ;
; N/A           ; None        ; 1.096 ns  ; inrow[3] ; newjianpan:u1|col[3]        ; clk      ;
; N/A           ; None        ; 0.848 ns  ; inrow[2] ; newjianpan:u1|col[1]        ; clk      ;
; N/A           ; None        ; 0.848 ns  ; inrow[2] ; newjianpan:u1|col[2]        ; clk      ;
; N/A           ; None        ; 0.848 ns  ; inrow[2] ; newjianpan:u1|col[3]        ; clk      ;
; N/A           ; None        ; 0.848 ns  ; inrow[1] ; newjianpan:u1|col[1]        ; clk      ;
; N/A           ; None        ; 0.848 ns  ; inrow[1] ; newjianpan:u1|col[2]        ; clk      ;
; N/A           ; None        ; 0.848 ns  ; inrow[1] ; newjianpan:u1|col[3]        ; clk      ;
; N/A           ; None        ; 0.522 ns  ; inrow[0] ; newjianpan:u1|inrow_reg[1]  ; clk      ;
; N/A           ; None        ; 0.522 ns  ; inrow[0] ; newjianpan:u1|inrow_reg[2]  ; clk      ;
; N/A           ; None        ; 0.522 ns  ; inrow[0] ; newjianpan:u1|inrow_reg[3]  ; clk      ;
; N/A           ; None        ; 0.522 ns  ; inrow[0] ; newjianpan:u1|outcol_reg[0] ; clk      ;
; N/A           ; None        ; 0.522 ns  ; inrow[0] ; newjianpan:u1|outcol_reg[1] ; clk      ;
; N/A           ; None        ; 0.522 ns  ; inrow[0] ; newjianpan:u1|outcol_reg[2] ; clk      ;
; N/A           ; None        ; 0.522 ns  ; inrow[0] ; newjianpan:u1|outcol_reg[3] ; clk      ;
; N/A           ; None        ; 0.335 ns  ; inrow[3] ; newjianpan:u1|inrow_reg[0]  ; clk      ;
; N/A           ; None        ; 0.335 ns  ; inrow[3] ; newjianpan:u1|inrow_reg[1]  ; clk      ;
; N/A           ; None        ; 0.335 ns  ; inrow[3] ; newjianpan:u1|inrow_reg[2]  ; clk      ;
; N/A           ; None        ; 0.335 ns  ; inrow[3] ; newjianpan:u1|outcol_reg[0] ; clk      ;
; N/A           ; None        ; 0.335 ns  ; inrow[3] ; newjianpan:u1|outcol_reg[1] ; clk      ;
; N/A           ; None        ; 0.335 ns  ; inrow[3] ; newjianpan:u1|outcol_reg[2] ; clk      ;
; N/A           ; None        ; 0.335 ns  ; inrow[3] ; newjianpan:u1|outcol_reg[3] ; clk      ;
; N/A           ; None        ; 0.087 ns  ; inrow[2] ; newjianpan:u1|inrow_reg[0]  ; clk      ;
; N/A           ; None        ; 0.087 ns  ; inrow[2] ; newjianpan:u1|inrow_reg[1]  ; clk      ;
; N/A           ; None        ; 0.087 ns  ; inrow[2] ; newjianpan:u1|inrow_reg[3]  ; clk      ;
; N/A           ; None        ; 0.087 ns  ; inrow[2] ; newjianpan:u1|outcol_reg[0] ; clk      ;
; N/A           ; None        ; 0.087 ns  ; inrow[2] ; newjianpan:u1|outcol_reg[1] ; clk      ;
; N/A           ; None        ; 0.087 ns  ; inrow[2] ; newjianpan:u1|outcol_reg[2] ; clk      ;
; N/A           ; None        ; 0.087 ns  ; inrow[2] ; newjianpan:u1|outcol_reg[3] ; clk      ;
; N/A           ; None        ; 0.087 ns  ; inrow[1] ; newjianpan:u1|inrow_reg[0]  ; clk      ;
; N/A           ; None        ; 0.087 ns  ; inrow[1] ; newjianpan:u1|inrow_reg[2]  ; clk      ;
; N/A           ; None        ; 0.087 ns  ; inrow[1] ; newjianpan:u1|inrow_reg[3]  ; clk      ;
; N/A           ; None        ; 0.087 ns  ; inrow[1] ; newjianpan:u1|outcol_reg[0] ; clk      ;
; N/A           ; None        ; 0.087 ns  ; inrow[1] ; newjianpan:u1|outcol_reg[1] ; clk      ;
; N/A           ; None        ; 0.087 ns  ; inrow[1] ; newjianpan:u1|outcol_reg[2] ; clk      ;
; N/A           ; None        ; 0.087 ns  ; inrow[1] ; newjianpan:u1|outcol_reg[3] ; clk      ;
; N/A           ; None        ; -0.857 ns ; inrow[0] ; newjianpan:u1|key_flag      ; clk      ;
; N/A           ; None        ; -1.044 ns ; inrow[3] ; newjianpan:u1|key_flag      ; clk      ;
; N/A           ; None        ; -1.292 ns ; inrow[2] ; newjianpan:u1|key_flag      ; clk      ;
; N/A           ; None        ; -1.292 ns ; inrow[1] ; newjianpan:u1|key_flag      ; clk      ;
+---------------+-------------+-----------+----------+-----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Mon Apr 14 09:51:02 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mimasuo240401 -c mimasuo240401 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "password:u4|clk1000Hz" as buffer
    Info: Detected ripple clock "bee:u5|clk1000Hz" as buffer
    Info: Detected ripple clock "cnt[0]" as buffer
    Info: Detected ripple clock "newjianpan:u1|clock" as buffer
    Info: Detected ripple clock "newjianpan:u1|key_flag" as buffer
    Info: Detected ripple clock "cnt[16]" as buffer
    Info: Detected ripple clock "newshumaguan:u3|clk1000Hz" as buffer
Info: Clock "clk" has Internal fmax of 58.91 MHz between source memory "newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0" and destination register "password:u4|password_2[0]" (period= 16.974 ns)
    Info: + Longest memory to register delay is 8.116 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y9; Fanout = 5; MEM Node = 'newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y9; Fanout = 5; MEM Node = 'newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a1'
        Info: 3: + IC(0.682 ns) + CELL(0.624 ns) = 5.067 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 2; COMB Node = 'password:u4|password_change_4[4]~20'
        Info: 4: + IC(0.370 ns) + CELL(0.206 ns) = 5.643 ns; Loc. = LCCOMB_X22_Y9_N12; Fanout = 6; COMB Node = 'password:u4|change_lemp~7'
        Info: 5: + IC(0.391 ns) + CELL(0.206 ns) = 6.240 ns; Loc. = LCCOMB_X22_Y9_N22; Fanout = 17; COMB Node = 'password:u4|change_lemp~18'
        Info: 6: + IC(1.021 ns) + CELL(0.855 ns) = 8.116 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 1; REG Node = 'password:u4|password_2[0]'
        Info: Total cell delay = 5.652 ns ( 69.64 % )
        Info: Total interconnect delay = 2.464 ns ( 30.36 % )
    Info: - Smallest clock skew is -0.151 ns
        Info: + Shortest clock path from clock "clk" to destination register is 10.178 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(0.860 ns) + CELL(0.970 ns) = 2.970 ns; Loc. = LCFF_X2_Y6_N7; Fanout = 5; REG Node = 'cnt[0]'
            Info: 3: + IC(2.202 ns) + CELL(0.970 ns) = 6.142 ns; Loc. = LCFF_X26_Y7_N29; Fanout = 3; REG Node = 'newjianpan:u1|clock'
            Info: 4: + IC(0.427 ns) + CELL(0.970 ns) = 7.539 ns; Loc. = LCFF_X26_Y7_N17; Fanout = 30; REG Node = 'newjianpan:u1|key_flag'
            Info: 5: + IC(1.120 ns) + CELL(0.000 ns) = 8.659 ns; Loc. = CLKCTRL_G4; Fanout = 71; COMB Node = 'newjianpan:u1|key_flag~clkctrl'
            Info: 6: + IC(0.853 ns) + CELL(0.666 ns) = 10.178 ns; Loc. = LCFF_X24_Y9_N13; Fanout = 1; REG Node = 'password:u4|password_2[0]'
            Info: Total cell delay = 4.716 ns ( 46.34 % )
            Info: Total interconnect delay = 5.462 ns ( 53.66 % )
        Info: - Longest clock path from clock "clk" to source memory is 10.329 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(0.860 ns) + CELL(0.970 ns) = 2.970 ns; Loc. = LCFF_X2_Y6_N7; Fanout = 5; REG Node = 'cnt[0]'
            Info: 3: + IC(2.202 ns) + CELL(0.970 ns) = 6.142 ns; Loc. = LCFF_X26_Y7_N29; Fanout = 3; REG Node = 'newjianpan:u1|clock'
            Info: 4: + IC(2.576 ns) + CELL(0.000 ns) = 8.718 ns; Loc. = CLKCTRL_G0; Fanout = 36; COMB Node = 'newjianpan:u1|clock~clkctrl'
            Info: 5: + IC(0.776 ns) + CELL(0.835 ns) = 10.329 ns; Loc. = M4K_X23_Y9; Fanout = 5; MEM Node = 'newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 3.915 ns ( 37.90 % )
            Info: Total interconnect delay = 6.414 ns ( 62.10 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "newjianpan:u1|key_flag" and destination pin or register "newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0" for clock "clk" (Hold time is 566 ps)
    Info: + Largest clock skew is 3.094 ns
        Info: + Longest clock path from clock "clk" to destination memory is 10.329 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(0.860 ns) + CELL(0.970 ns) = 2.970 ns; Loc. = LCFF_X2_Y6_N7; Fanout = 5; REG Node = 'cnt[0]'
            Info: 3: + IC(2.202 ns) + CELL(0.970 ns) = 6.142 ns; Loc. = LCFF_X26_Y7_N29; Fanout = 3; REG Node = 'newjianpan:u1|clock'
            Info: 4: + IC(2.576 ns) + CELL(0.000 ns) = 8.718 ns; Loc. = CLKCTRL_G0; Fanout = 36; COMB Node = 'newjianpan:u1|clock~clkctrl'
            Info: 5: + IC(0.776 ns) + CELL(0.835 ns) = 10.329 ns; Loc. = M4K_X23_Y9; Fanout = 5; MEM Node = 'newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 3.915 ns ( 37.90 % )
            Info: Total interconnect delay = 6.414 ns ( 62.10 % )
        Info: - Shortest clock path from clock "clk" to source register is 7.235 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(0.860 ns) + CELL(0.970 ns) = 2.970 ns; Loc. = LCFF_X2_Y6_N7; Fanout = 5; REG Node = 'cnt[0]'
            Info: 3: + IC(2.202 ns) + CELL(0.970 ns) = 6.142 ns; Loc. = LCFF_X26_Y7_N29; Fanout = 3; REG Node = 'newjianpan:u1|clock'
            Info: 4: + IC(0.427 ns) + CELL(0.666 ns) = 7.235 ns; Loc. = LCFF_X26_Y7_N17; Fanout = 30; REG Node = 'newjianpan:u1|key_flag'
            Info: Total cell delay = 3.746 ns ( 51.78 % )
            Info: Total interconnect delay = 3.489 ns ( 48.22 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to memory delay is 2.491 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N17; Fanout = 30; REG Node = 'newjianpan:u1|key_flag'
        Info: 2: + IC(1.709 ns) + CELL(0.782 ns) = 2.491 ns; Loc. = M4K_X23_Y9; Fanout = 5; MEM Node = 'newjianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 0.782 ns ( 31.39 % )
        Info: Total interconnect delay = 1.709 ns ( 68.61 % )
    Info: + Micro hold delay of destination is 0.267 ns
Info: tsu for register "newjianpan:u1|key_flag" (data pin = "inrow[2]", clock pin = "clk") is 1.558 ns
    Info: + Longest pin to register delay is 8.833 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_141; Fanout = 2; PIN Node = 'inrow[2]'
        Info: 2: + IC(6.109 ns) + CELL(0.589 ns) = 7.673 ns; Loc. = LCCOMB_X26_Y7_N26; Fanout = 15; COMB Node = 'newjianpan:u1|Equal0~0'
        Info: 3: + IC(0.428 ns) + CELL(0.624 ns) = 8.725 ns; Loc. = LCCOMB_X26_Y7_N16; Fanout = 1; COMB Node = 'newjianpan:u1|Selector4~1'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.833 ns; Loc. = LCFF_X26_Y7_N17; Fanout = 30; REG Node = 'newjianpan:u1|key_flag'
        Info: Total cell delay = 2.296 ns ( 25.99 % )
        Info: Total interconnect delay = 6.537 ns ( 74.01 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 7.235 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.860 ns) + CELL(0.970 ns) = 2.970 ns; Loc. = LCFF_X2_Y6_N7; Fanout = 5; REG Node = 'cnt[0]'
        Info: 3: + IC(2.202 ns) + CELL(0.970 ns) = 6.142 ns; Loc. = LCFF_X26_Y7_N29; Fanout = 3; REG Node = 'newjianpan:u1|clock'
        Info: 4: + IC(0.427 ns) + CELL(0.666 ns) = 7.235 ns; Loc. = LCFF_X26_Y7_N17; Fanout = 30; REG Node = 'newjianpan:u1|key_flag'
        Info: Total cell delay = 3.746 ns ( 51.78 % )
        Info: Total interconnect delay = 3.489 ns ( 48.22 % )
Info: tco from clock "clk" to destination pin "flag_b" through register "password:u4|flag_b" is 15.832 ns
    Info: + Longest clock path from clock "clk" to source register is 10.170 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.860 ns) + CELL(0.970 ns) = 2.970 ns; Loc. = LCFF_X2_Y6_N7; Fanout = 5; REG Node = 'cnt[0]'
        Info: 3: + IC(2.202 ns) + CELL(0.970 ns) = 6.142 ns; Loc. = LCFF_X26_Y7_N29; Fanout = 3; REG Node = 'newjianpan:u1|clock'
        Info: 4: + IC(0.427 ns) + CELL(0.970 ns) = 7.539 ns; Loc. = LCFF_X26_Y7_N17; Fanout = 30; REG Node = 'newjianpan:u1|key_flag'
        Info: 5: + IC(1.120 ns) + CELL(0.000 ns) = 8.659 ns; Loc. = CLKCTRL_G4; Fanout = 71; COMB Node = 'newjianpan:u1|key_flag~clkctrl'
        Info: 6: + IC(0.845 ns) + CELL(0.666 ns) = 10.170 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 20; REG Node = 'password:u4|flag_b'
        Info: Total cell delay = 4.716 ns ( 46.37 % )
        Info: Total interconnect delay = 5.454 ns ( 53.63 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.358 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 20; REG Node = 'password:u4|flag_b'
        Info: 2: + IC(2.092 ns) + CELL(3.266 ns) = 5.358 ns; Loc. = PIN_168; Fanout = 0; PIN Node = 'flag_b'
        Info: Total cell delay = 3.266 ns ( 60.96 % )
        Info: Total interconnect delay = 2.092 ns ( 39.04 % )
Info: th for register "newjianpan:u1|inrow_reg[1]" (data pin = "inrow[1]", clock pin = "clk") is 3.548 ns
    Info: + Longest clock path from clock "clk" to destination register is 10.227 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.860 ns) + CELL(0.970 ns) = 2.970 ns; Loc. = LCFF_X2_Y6_N7; Fanout = 5; REG Node = 'cnt[0]'
        Info: 3: + IC(2.202 ns) + CELL(0.970 ns) = 6.142 ns; Loc. = LCFF_X26_Y7_N29; Fanout = 3; REG Node = 'newjianpan:u1|clock'
        Info: 4: + IC(2.576 ns) + CELL(0.000 ns) = 8.718 ns; Loc. = CLKCTRL_G0; Fanout = 36; COMB Node = 'newjianpan:u1|clock~clkctrl'
        Info: 5: + IC(0.843 ns) + CELL(0.666 ns) = 10.227 ns; Loc. = LCFF_X27_Y8_N3; Fanout = 5; REG Node = 'newjianpan:u1|inrow_reg[1]'
        Info: Total cell delay = 3.746 ns ( 36.63 % )
        Info: Total interconnect delay = 6.481 ns ( 63.37 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.985 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 2; PIN Node = 'inrow[1]'
        Info: 2: + IC(5.676 ns) + CELL(0.206 ns) = 6.877 ns; Loc. = LCCOMB_X27_Y8_N2; Fanout = 1; COMB Node = 'newjianpan:u1|inrow_reg[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.985 ns; Loc. = LCFF_X27_Y8_N3; Fanout = 5; REG Node = 'newjianpan:u1|inrow_reg[1]'
        Info: Total cell delay = 1.309 ns ( 18.74 % )
        Info: Total interconnect delay = 5.676 ns ( 81.26 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 135 megabytes
    Info: Processing ended: Mon Apr 14 09:51:02 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


