
                    Nyquest Technology Co., Ltd.

NYASM 2.28

    ADDR  OPCODE/VALUE              LINE   TAG  SOURCE                   STATEMENT    

                                    1-    1     ;--------------------------------------------------------
                                    1-    2     ; File Created by SDCC : free open source ANSI-C Compiler
                                    1-    3     ; Version 3.7.1 #0 (MSVC)
                                    1-    4     ;--------------------------------------------------------
                                    1-    5     ; NY8A port
                                    1-    6     ;--------------------------------------------------------
                                    1-    7     	.file	"main.c"
                                    1-    8     	list	p=NY8B062D,c=on
                                    1-    9     	#include "ny8b062d.inc"
                                    1-   11     ;--------------------------------------------------------
                                    1-   12     ; external declarations
                                    1-   13     ;--------------------------------------------------------
                                    1-   14     	extern	_PORTAbits
                                    1-   15     	extern	_PORTBbits
                                    1-   16     	extern	_PCONbits
                                    1-   17     	extern	_BWUCONbits
                                    1-   18     	extern	_ABPLCONbits
                                    1-   19     	extern	_BPHCONbits
                                    1-   20     	extern	_INTEbits
                                    1-   21     	extern	_INTFbits
                                    1-   22     	extern	_ADMDbits
                                    1-   23     	extern	_ADRbits
                                    1-   24     	extern	_ADVREFHbits
                                    1-   25     	extern	_ADCRbits
                                    1-   26     	extern	_AWUCONbits
                                    1-   27     	extern	_PACONbits
                                    1-   28     	extern	_INTEDGbits
                                    1-   29     	extern	_ANAENbits
                                    1-   30     	extern	_RFCbits
                                    1-   31     	extern	_INTE2bits
                                    1-   32     	extern	_INDF
                                    1-   33     	extern	_TMR0
                                    1-   34     	extern	_PCL
                                    1-   35     	extern	_STATUS
                                    1-   36     	extern	_FSR
                                    1-   37     	extern	_PORTA
                                    1-   38     	extern	_PORTB
                                    1-   39     	extern	_PCON
                                    1-   40     	extern	_BWUCON
                                    1-   41     	extern	_PCHBUF
                                    1-   42     	extern	_ABPLCON
                                    1-   43     	extern	_BPHCON
                                    1-   44     	extern	_INTE
                                    1-   45     	extern	_INTF
                                    1-   46     	extern	_ADMD
                                    1-   47     	extern	_ADR
                                    1-   48     	extern	_ADD
                                    1-   49     	extern	_ADVREFH
                                    1-   50     	extern	_ADCR
                                    1-   51     	extern	_AWUCON
                                    1-   52     	extern	_PACON
                                    1-   53     	extern	_INTEDG
                                    1-   54     	extern	_TMRH
                                    1-   55     	extern	_ANAEN
                                    1-   56     	extern	_RFC
                                    1-   57     	extern	_TM3RH
                                    1-   58     	extern	_INTE2
                                    1-   59     	extern	_TMR1
                                    1-   60     	extern	_T1CR1
                                    1-   61     	extern	_T1CR2
                                    1-   62     	extern	_PWM1DUTY
                                    1-   63     	extern	_PS1CV
                                    1-   64     	extern	_BZ1CR
                                    1-   65     	extern	_IRCR
                                    1-   66     	extern	_TBHP
                                    1-   67     	extern	_TBHD
                                    1-   68     	extern	_TMR2
                                    1-   69     	extern	_T2CR1
                                    1-   70     	extern	_T2CR2
                                    1-   71     	extern	_PWM2DUTY
                                    1-   72     	extern	_PS2CV
                                    1-   73     	extern	_BZ2CR
                                    1-   74     	extern	_OSCCR
                                    1-   75     	extern	_TMR3
                                    1-   76     	extern	_T3CR1
                                    1-   77     	extern	_T3CR2
                                    1-   78     	extern	_PWM3DUTY
                                    1-   79     	extern	_PS3CV
                                    1-   80     	extern	_BZ3CR
                                    1-   81     	extern	_IOSTA
                                    1-   82     	extern	_IOSTB
                                    1-   83     	extern	_APHCON
                                    1-   84     	extern	_PS0CV
                                    1-   85     	extern	_BODCON
                                    1-   86     	extern	_CMPCR
                                    1-   87     	extern	_PCON1
                                    1-   88     	extern	_T0MD
                                    1-   89     	extern	__nyc_ny8_startup
                                    1-   90     ;--------------------------------------------------------
                                    1-   91     ; global declarations
                                    1-   92     ;--------------------------------------------------------
                                    1-   93     	extern	_delay
                                    1-   94     	extern	_main
                                    1-   96     	extern PSAVE
                                    1-   97     	extern SSAVE
                                    1-   98     	extern WSAVE
                                    1-   99     	extern STK04
                                    1-  100     	extern STK03
                                    1-  101     	extern STK02
                                    1-  102     	extern STK01
                                    1-  103     	extern STK00
                                    1-  105     .segment "uninit", 0x20000040
 20000040                           1-  106     PSAVE:
                                    1-  107     	.res 1
 20000041                           1-  108     SSAVE:
                                    1-  109     	.res 1
 20000042                           1-  110     WSAVE:
                                    1-  111     	.res 1
 20000043                           1-  112     STK04:
                                    1-  113     	.res 1
 20000044                           1-  114     STK03:
                                    1-  115     	.res 1
 20000045                           1-  116     STK02:
                                    1-  117     	.res 1
 20000046                           1-  118     STK01:
                                    1-  119     	.res 1
 20000047                           1-  120     STK00:
                                    1-  121     	.res 1
                                    1-  123     ;--------------------------------------------------------
                                    1-  124     ; global definitions
                                    1-  125     ;--------------------------------------------------------
                                    1-  126     ;--------------------------------------------------------
                                    1-  127     ; absolute symbol definitions
                                    1-  128     ;--------------------------------------------------------
                                    1-  129     ;--------------------------------------------------------
                                    1-  130     ; compiler-defined variables
                                    1-  131     ;--------------------------------------------------------
                                    1-  132     .segment "uninit"
     0000                           1-  133     r0x1001:
                                    1-  134     	.res	1
                                    1-  135     .segment "uninit"
     0000                           1-  136     r0x1000:
                                    1-  137     	.res	1
                                    1-  138     .segment "uninit"
     0000                           1-  139     r0x1002:
                                    1-  140     	.res	1
                                    1-  141     .segment "uninit"
     0000                           1-  142     r0x1003:
                                    1-  143     	.res	1
                                    1-  144     ;--------------------------------------------------------
                                    1-  145     ; initialized data
                                    1-  146     ;--------------------------------------------------------
                                    1-  147     ;--------------------------------------------------------
                                    1-  148     ; overlayable items in internal ram 
                                    1-  149     ;--------------------------------------------------------
                                    1-  150     ;	udata_ovr
                                    1-  151     ;--------------------------------------------------------
                                    1-  152     ; reset vector 
                                    1-  153     ;--------------------------------------------------------
                                    1-  154     ORG	0x0000
     0000 3rrr                      1-  155     	LGOTO	__nyc_ny8_startup
                                    1-  156     ;--------------------------------------------------------
                                    1-  157     ; code
                                    1-  158     ;--------------------------------------------------------
                                    1-  159     ;***
                                    1-  160     ;  pBlock Stats: dbName = M
                                    1-  161     ;***
                                    1-  162     ;has an exit
                                    1-  163     ;functions called:
                                    1-  164     ;   _delay
                                    1-  165     ;   _delay
                                    1-  166     ;   _delay
                                    1-  167     ;   _delay
                                    1-  168     ;1 compiler assigned register :
                                    1-  169     ;   STK00
                                    1-  170     ;; Starting pCode block
                                    1-  171     .segment "code"; module=main, function=_main
     0000                           1-  173     _main:
                                    1-  174     ; 2 exit points
                                    1-  175     	.line	31, "main.c"; 	IOSTB =  0;								// Set PB to output mode
     0000 0200                      1-  176     	CLRA	
     0001 000r                      1-  177     	IOST	_IOSTB
                                    1-  178     	.line	32, "main.c"; 	PORTB = 0;                           	// PortB Data Register = 0x00
     0002 02rr                      1-  179     	CLRR	_PORTB
                                    1-  180     	.line	35, "main.c"; 	PORTBbits.PB1 = 1;						// Set PB[1]= 1
     0003 18rr                      1-  181     	BSR	_PORTBbits,1
                                    1-  182     	.line	36, "main.c"; 	IRCR = C_IR_38K | C_IR_En;		// Enable IR carrier, clock source is E_XT(3.58MHz), IR freq. selects 38KHz, IR will generated when PB[1]=1
     0004 2101                      1-  183     	MOVIA	0x01
     0005 00rr                      1-  184     	SFUN	_IRCR
     0006                           1-  185     _00106_DS_:
                                    1-  186     	.line	54, "main.c"; 	CLRWDT(); 
     0006 0002                      1-  187     	clrwdt
                                    1-  188     	.line	55, "main.c"; 	PORTBbits.PB1 = 1;						// Set PB[1]= 1
     0007 18rr                      1-  189     	BSR	_PORTBbits,1
                                    1-  190     	.line	56, "main.c"; 	IRCR = C_IR_38K | C_IR_En;		// Enable IR carrier, clock source is E_XT(3.58MHz), IR freq. selects 38KHz, IR will generated when PB[1]=1
     0008 2101                      1-  191     	MOVIA	0x01
     0009 00rr                      1-  192     	SFUN	_IRCR
                                    1-  193     	.line	57, "main.c"; 	delay(200);
     000A 21C8                      1-  194     	MOVIA	0xc8
     000B 00rr                      1-  195     	MOVAR	STK00
     000C 2100                      1-  196     	MOVIA	0x00
                                    1-  197     	MCALL	_delay
     000D 2rrr                      3-   66 m1      LCALL rom_address
                                    1-  198     	.line	58, "main.c"; 	PORTBbits.PB1 = 0;						// Set PB[1]= 1
     000E 1Crr                      1-  199     	BCR	_PORTBbits,1
                                    1-  200     	.line	59, "main.c"; 	IRCR = C_IR_38K;		// Enable IR carrier, clock source is E_XT(3.58MHz), IR freq. selects 38KHz, IR will generated when PB[1]=1
     000F 0200                      1-  201     	CLRA	
     0010 00rr                      1-  202     	SFUN	_IRCR
                                    1-  203     	.line	60, "main.c"; 	delay(2000);
     0011 21D0                      1-  204     	MOVIA	0xd0
     0012 00rr                      1-  205     	MOVAR	STK00
     0013 2107                      1-  206     	MOVIA	0x07
                                    1-  207     	MCALL	_delay
     0014 2rrr                      3-   66 m1      LCALL rom_address
                                    1-  208     	MGOTO	_00106_DS_
     0015 3rrr                      3-   63 m1      LGOTO rom_address
                                    1-  209     	.line	62, "main.c"; 	}
                                    1-  210     	RETURN	
     0016 0010                      3-   40 m1      ret
                                    1-  211     ; exit point of _main
                                    1-  213     ;***
                                    1-  214     ;  pBlock Stats: dbName = C
                                    1-  215     ;***
                                    1-  216     ;has an exit
                                    1-  217     ;5 compiler assigned registers:
                                    1-  218     ;   r0x1000
                                    1-  219     ;   STK00
                                    1-  220     ;   r0x1001
                                    1-  221     ;   r0x1002
                                    1-  222     ;   r0x1003
                                    1-  223     ;; Starting pCode block
                                    1-  224     .segment "code"; module=main, function=_delay
                                    1-  226     ;local variable name mapping:
     0000                           1-  231     _delay:
                                    1-  232     ; 2 exit points
                                    1-  233     	.line	65, "main.c"; 	void delay(u16t count)
                                    1-  234     	BANKSEL	r0x1000
     0000 rrrr                      3-  110 m1      .banksel ram_address
     0001 00rr                      1-  235     	MOVAR	r0x1000
     0002 01rr                      1-  236     	MOVR	STK00,W
                                    1-  237     	BANKSEL	r0x1001
     0003 rrrr                      3-  110 m1      .banksel ram_address
     0004 00rr                      1-  238     	MOVAR	r0x1001
                                    1-  239     	.line	68, "main.c"; 	for(i=1;i<=count;i++)
     0005 2101                      1-  240     	MOVIA	0x01
                                    1-  241     	BANKSEL	r0x1002
     0006 rrrr                      3-  110 m1      .banksel ram_address
     0007 00rr                      1-  242     	MOVAR	r0x1002
                                    1-  243     	BANKSEL	r0x1003
     0008 rrrr                      3-  110 m1      .banksel ram_address
     0009 02rr                      1-  244     	CLRR	r0x1003
     000A                           1-  245     _00113_DS_:
                                    1-  246     	BANKSEL	r0x1003
     000A rrrr                      3-  110 m1      .banksel ram_address
     000B 01rr                      1-  247     	MOVR	r0x1003,W
                                    1-  248     	BANKSEL	r0x1000
     000C rrrr                      3-  110 m1      .banksel ram_address
     000D 04rr                      1-  249     	SUBAR	r0x1000,W
     000E 0903                      1-  250     	BTRSS	STATUS,2
                                    1-  251     	MGOTO	_00124_DS_
     000F 3rrr                      3-   63 m1      LGOTO rom_address
                                    1-  252     	BANKSEL	r0x1002
     0010 rrrr                      3-  110 m1      .banksel ram_address
     0011 01rr                      1-  253     	MOVR	r0x1002,W
                                    1-  254     	BANKSEL	r0x1001
     0012 rrrr                      3-  110 m1      .banksel ram_address
     0013 04rr                      1-  255     	SUBAR	r0x1001,W
     0014                           1-  256     _00124_DS_:
     0014 0803                      1-  257     	BTRSS	STATUS,0
                                    1-  258     	MGOTO	_00115_DS_
     0015 3rrr                      3-   63 m1      LGOTO rom_address
                                    1-  259     	BANKSEL	r0x1002
     0016 rrrr                      3-  110 m1      .banksel ram_address
     0017 05rr                      1-  260     	INCR	r0x1002,F
     0018 0903                      1-  261     	BTRSS	STATUS,2
                                    1-  262     	MGOTO	_00001_DS_
     0019 3rrr                      3-   63 m1      LGOTO rom_address
                                    1-  263     	BANKSEL	r0x1003
     001A rrrr                      3-  110 m1      .banksel ram_address
     001B 05rr                      1-  264     	INCR	r0x1003,F
     001C                           1-  265     _00001_DS_:
                                    1-  266     	MGOTO	_00113_DS_
     001C 3rrr                      3-   63 m1      LGOTO rom_address
     001D                           1-  267     _00115_DS_:
                                    1-  268     	.line	70, "main.c"; 	}
                                    1-  269     	RETURN	
     001D 0010                      3-   40 m1      ret
                                    1-  270     ; exit point of _delay
                                    1-  273     ;	code size estimation:
                                    1-  274     ;	   42+   10 =    52 instructions (  124 byte)
                                    1-  276     	end

SYMBOL TABLE            TYPE     VALUE
__PIN_COUNT__           Constant 0000000E
__PROCESSOR__           Constant 00810623
C                       Constant 00000000
DC                      Constant 00000001
ENABLE_RAM_BANK         Constant 00000001
F                       Constant 00000001
FSR                     Constant 00000004
INDF                    Constant 00000000
PCHBUF                  Constant 0000000A
PCL                     Constant 00000002
STATUS                  Constant 00000003
USEFGOTO                Constant 00000000
W                       Constant 00000000
Z                       Constant 00000002


SOURCE FILE TABLE
001 OBJ/main.s
002 ny8b062d.inc
003 common.inc
004 main.c

PROCESSOR    = NY8B062D (8 bits)
PROGRAM ROM  = 0x00000000 - 0x000007FF
DATA ROM     = 0x00000000 - 0x000007FF
RESERVED MEM = 0x00000800 - 0x00000810
SRAM / SFR   = 0x00000000 - 0x00000000
