Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Reading design: PS2MOUSE_HOST.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PS2MOUSE_HOST.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PS2MOUSE_HOST"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : PS2MOUSE_HOST
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "PS2MOUSE_HOST.v" in library work
Module <PS2MOUSE_HOST> compiled
No errors in compilation
Analysis of file <"PS2MOUSE_HOST.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <PS2MOUSE_HOST> in library <work> with parameters.
	DATA0 = "0100"
	DATA1 = "0101"
	DATA2 = "0110"
	DATA3 = "0111"
	DATA4 = "1000"
	DATA5 = "1001"
	DATA6 = "1010"
	DATA7 = "1011"
	HOLD_CLK = "0001"
	IDLE = "0000"
	PARITY = "1100"
	START_BIT1 = "0010"
	START_BIT2 = "0011"
	STOP = "1101"
	TX_END = "1111"
	WAIT_FOR_ACK = "1110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <PS2MOUSE_HOST>.
	DATA0 = 4'b0100
	DATA1 = 4'b0101
	DATA2 = 4'b0110
	DATA3 = 4'b0111
	DATA4 = 4'b1000
	DATA5 = 4'b1001
	DATA6 = 4'b1010
	DATA7 = 4'b1011
	HOLD_CLK = 4'b0001
	IDLE = 4'b0000
	PARITY = 4'b1100
	START_BIT1 = 4'b0010
	START_BIT2 = 4'b0011
	STOP = 4'b1101
	TX_END = 4'b1111
	WAIT_FOR_ACK = 4'b1110
Module <PS2MOUSE_HOST> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PS2MOUSE_HOST>.
    Related source file is "PS2MOUSE_HOST.v".
WARNING:Xst:646 - Signal <ps2data_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <posedge_ps2clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parity> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_tx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <curr_state> of Case statement line 116 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <curr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <ps2clock>.
    Found 1-bit tristate buffer for signal <ps2data>.
    Found 12-bit up counter for signal <hold_count>.
    Found 1-bit register for signal <ps2clk_in>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Tristate(s).
Unit <PS2MOUSE_HOST> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 12-bit up counter                                     : 1
# Registers                                            : 1
 1-bit register                                        : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <curr_state/FSM> on signal <curr_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 12-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <PS2MOUSE_HOST> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PS2MOUSE_HOST, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 15
 Flip-Flops                                            : 15

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PS2MOUSE_HOST.ngr
Top Level Output File Name         : PS2MOUSE_HOST
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 50
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 11
#      LUT2                        : 3
#      LUT2_D                      : 1
#      LUT3                        : 1
#      LUT4                        : 4
#      LUT4_D                      : 1
#      MUXCY                       : 11
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 12
# FlipFlops/Latches                : 15
#      FDC                         : 3
#      FDRE                        : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 2
#      IOBUF                       : 1
#      OBUF                        : 2
#      OBUFT                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                       11  out of    704     1%  
 Number of Slice Flip Flops:             15  out of   1408     1%  
 Number of 4 input LUTs:                 24  out of   1408     1%  
 Number of IOs:                          15
 Number of bonded IOBs:                   7  out of    108     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 15    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------+--------------------------+-------+
Control Signal                                                   | Buffer(FF name)          | Load  |
-----------------------------------------------------------------+--------------------------+-------+
curr_state_FSM_Acst_FSM_inv(curr_state_FSM_Acst_FSM_inv1_INV_0:O)| NONE(curr_state_FSM_FFd1)| 3     |
-----------------------------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.272ns (Maximum Frequency: 234.082MHz)
   Minimum input arrival time before clock: 3.826ns
   Maximum output required time after clock: 7.503ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.272ns (frequency: 234.082MHz)
  Total number of paths / destination ports: 265 / 38
-------------------------------------------------------------------------
Delay:               4.272ns (Levels of Logic = 2)
  Source:            hold_count_7 (FF)
  Destination:       hold_count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: hold_count_7 to hold_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.590  hold_count_7 (hold_count_7)
     LUT4:I0->O            2   0.648   0.527  elapsed_100us19 (elapsed_100us19)
     LUT3:I1->O           12   0.643   0.961  hold_count_not00011 (hold_count_not0001)
     FDRE:CE                   0.312          hold_count_0
    ----------------------------------------
    Total                      4.272ns (2.194ns logic, 2.078ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              3.826ns (Levels of Logic = 4)
  Source:            ps2clock (PAD)
  Destination:       curr_state_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: ps2clock to curr_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.849   0.590  ps2clock_IOBUF (N7)
     LUT2_D:I0->O          1   0.648   0.563  curr_state_FSM_FFd1-In_SW0 (N5)
     LUT2:I0->O            1   0.648   0.000  curr_state_FSM_FFd1-In2 (curr_state_FSM_FFd1-In2)
     MUXF5:I0->O           1   0.276   0.000  curr_state_FSM_FFd1-In_f5 (curr_state_FSM_FFd1-In)
     FDC:D                     0.252          curr_state_FSM_FFd1
    ----------------------------------------
    Total                      3.826ns (2.673ns logic, 1.153ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 3
-------------------------------------------------------------------------
Offset:              7.503ns (Levels of Logic = 2)
  Source:            curr_state_FSM_FFd1 (FF)
  Destination:       ps2clock (PAD)
  Source Clock:      clk rising

  Data Path: curr_state_FSM_FFd1 to ps2clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.591   0.749  curr_state_FSM_FFd1 (curr_state_FSM_FFd1)
     LUT2:I1->O           14   0.643   1.000  ps2clk_en_inv1 (ps2clk_en_inv)
     IOBUF:I->IO               4.520          ps2clock_IOBUF (ps2clock)
    ----------------------------------------
    Total                      7.503ns (5.754ns logic, 1.749ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.88 secs
 
--> 

Total memory usage is 4551912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

