# Verilog-UART-Controller
Test project to make simple UART TXRX on Arty S7 for learning

CREDITS
Most of this project is rewritten from:
https://github.com/FPGADude/Digital-Design/tree/main/FPGA%20Projects/UART
Using FPGA Discovery's tutorial:
https://www.youtube.com/watch?v=L1D5rBwGTwY

Main modification is addition of parity checks

Work In Progress
