// Seed: 1377579387
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1
    , id_11,
    input logic id_2,
    output logic id_3,
    input id_4,
    input logic id_5,
    output reg id_6,
    input id_7,
    input id_8,
    output id_9,
    input id_10
);
  always @(1 or posedge id_2)
    if (~id_1) begin
      id_6 <= id_0;
    end
  assign id_11[1] = id_10;
  logic id_12;
  logic id_13;
endmodule
