Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Wed Mar 26 16:42:40 2025
| Host              : playmaker-MZ32-AR0-00 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_bus_skew -warn_on_violation -file Monkey_X_NIC_bus_skew_routed.rpt -pb Monkey_X_NIC_bus_skew_routed.pb -rpx Monkey_X_NIC_bus_skew_routed.rpx
| Design            : Monkey_X_NIC
| Device            : xcu200-fsgd2104
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   157       [get_cells -quiet -hier -regexp {.*/s_axil_a?(r|w)(addr|prot|data|strb)_reg_reg\[\d+\]} -filter {PARENT == cms.cms_axil_cdc_inst/axil_cdc_rd_inst}]
                                              [get_cells -quiet -hier -regexp {.*/m_axil_a?(r|w)(addr|prot|data|strb)_reg_reg\[\d+\]} -filter {PARENT == cms.cms_axil_cdc_inst/axil_cdc_rd_inst}]
                                                                              Slow              4.000       0.836      3.164
2   159       [get_cells -quiet -hier -regexp {.*/m_axil_(r|b)(resp|data)_reg_reg\[\d+\]} -filter {PARENT == cms.cms_axil_cdc_inst/axil_cdc_rd_inst}]
                                              [get_cells -quiet -hier -regexp {.*/s_axil_(r|b)(resp|data)_reg_reg\[\d+\]} -filter {PARENT == cms.cms_axil_cdc_inst/axil_cdc_rd_inst}]
                                                                              Slow             19.998       0.999     18.999
3   163       [get_cells -quiet -hier -regexp {.*/s_axil_a?(r|w)(addr|prot|data|strb)_reg_reg\[\d+\]} -filter {PARENT == cms.cms_axil_cdc_inst/axil_cdc_wr_inst}]
                                              [get_cells -quiet -hier -regexp {.*/m_axil_a?(r|w)(addr|prot|data|strb)_reg_reg\[\d+\]} -filter {PARENT == cms.cms_axil_cdc_inst/axil_cdc_wr_inst}]
                                                                              Slow              4.000       1.002      2.998
4   167       [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              3.103       0.642      2.461
5   169       [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.511      3.489
6   174       [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              3.103       0.989      2.114
7   176       [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.953      3.047
8   179       [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       1.084      2.916
9   181       [get_cells -quiet {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}]
                                                                              Slow              3.103       0.886      2.217
10  198       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}]
                                                                              Slow              6.206       1.314      4.892
11  200       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}]
                                                                              Slow              6.206       0.399      5.807
12  203       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.529      5.677
13  208       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              3.103       0.622      2.481
14  212       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}]
                                                                              Slow              6.206       0.841      5.365
15  214       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}]
                                                                              Slow              6.206       0.567      5.639
16  217       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.523      5.683
17  222       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              3.103       0.840      2.263
18  226       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}]
                                                                              Slow              6.206       0.781      5.425
19  228       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}]
                                                                              Slow              6.206       0.757      5.449
20  231       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.511      5.695
21  236       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              4.000       0.644      3.356
22  270       [get_cells -quiet -hier -regexp {.*/rb_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/qsfp[0].qsfp0_rb_drp_inst}]
                                              [get_cells -quiet -hier -regexp {.*/drp_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/qsfp[0].qsfp0_rb_drp_inst}]
                                                                              Slow              4.000       2.399      1.601
23  272       [get_cells -quiet -hier -regexp {.*/drp_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/qsfp[0].qsfp0_rb_drp_inst}]
                                              [get_cells -quiet -hier -regexp {.*/rb_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/qsfp[0].qsfp0_rb_drp_inst}]
                                                                              Slow              7.999       2.664      5.335


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells -quiet -hier -regexp {.*/s_axil_a?(r|w)(addr|prot|data|strb)_reg_reg\[\d+\]} -filter {PARENT == cms.cms_axil_cdc_inst/axil_cdc_rd_inst}] -to [get_cells -quiet -hier -regexp {.*/m_axil_a?(r|w)(addr|prot|data|strb)_reg_reg\[\d+\]} -filter {PARENT == cms.cms_axil_cdc_inst/axil_cdc_rd_inst}] 4.000
Requirement: 4.000ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         clk_50mhz_mmcm_out    cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[5]/D
                                                                            cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[2]/D
                                                                                                            Slow         0.836      3.164


Slack (MET) :             3.164ns  (requirement - actual skew)
  Endpoint Source:        cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_araddr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mmcm_out)
  Reference Source:       cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_araddr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -2.297ns
  Reference Relative Delay:  -2.833ns
  Relative CRPR:             -0.120ns
  Uncertainty:                0.180ns
  Actual Bus Skew:            0.836ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       1.959     2.174    cms.cms_axil_cdc_inst/axil_cdc_rd_inst/user_clk
    SLICE_X99Y524        FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_araddr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y524        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.253 r  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_araddr_reg_reg[5]/Q
                         net (fo=1, routed)           0.533     2.786    cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_araddr_reg[5]
    SLICE_X101Y526       FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_300mhz_0_p (IN)
                         net (fo=0)                   0.000     0.000    clk_300mhz_0_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.614     0.614 r  clk_300mhz_0_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.654    clk_300mhz_0_ibufg_inst/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 r  clk_300mhz_0_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.940    clk_300mhz_0_ibufg
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.964 r  clk_300mhz_0_bufg_inst/O
                         net (fo=1, routed)           1.281     2.245    clk_300mhz_0_int
    SLR Crossing[0->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.875 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.095    clk_50mhz_mmcm_out
    BUFGCE_X0Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.119 r  clk_50mhz_bufg_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4370, routed)        1.939     5.058    cms.cms_axil_cdc_inst/axil_cdc_rd_inst/CLK
    SLICE_X101Y526       FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[5]/C
                         clock pessimism              0.000     5.058    
    SLICE_X101Y526       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.083    cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.786    
                         clock arrival                          5.083    
  -------------------------------------------------------------------
                         relative delay                        -2.297    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       1.739     1.931    cms.cms_axil_cdc_inst/axil_cdc_rd_inst/user_clk
    SLICE_X104Y525       FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_araddr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y525       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.991 r  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_araddr_reg_reg[2]/Q
                         net (fo=1, routed)           0.131     2.122    cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_araddr_reg[2]
    SLICE_X104Y525       FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_300mhz_0_p (IN)
                         net (fo=0)                   0.000     0.000    clk_300mhz_0_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.725     0.725 r  clk_300mhz_0_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.775    clk_300mhz_0_ibufg_inst/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.775 r  clk_300mhz_0_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.098    clk_300mhz_0_ibufg
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_300mhz_0_bufg_inst/O
                         net (fo=1, routed)           1.433     2.559    clk_300mhz_0_int
    SLR Crossing[0->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.432 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.683    clk_50mhz_mmcm_out
    BUFGCE_X0Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.711 r  clk_50mhz_bufg_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4370, routed)        2.182     4.893    cms.cms_axil_cdc_inst/axil_cdc_rd_inst/CLK
    SLICE_X104Y525       FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[2]/C
                         clock pessimism              0.000     4.893    
    SLICE_X104Y525       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     4.955    cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_araddr_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.122    
                         clock arrival                          4.955    
  -------------------------------------------------------------------
                         relative delay                        -2.833    



Id: 2
set_bus_skew -from [get_cells -quiet -hier -regexp {.*/m_axil_(r|b)(resp|data)_reg_reg\[\d+\]} -filter {PARENT == cms.cms_axil_cdc_inst/axil_cdc_rd_inst}] -to [get_cells -quiet -hier -regexp {.*/s_axil_(r|b)(resp|data)_reg_reg\[\d+\]} -filter {PARENT == cms.cms_axil_cdc_inst/axil_cdc_rd_inst}] 19.998
Requirement: 19.998ns
Endpoints: 32

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_50mhz_mmcm_out    pcie_user_clk         cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[18]/D
                                                                            cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[3]/D
                                                                                                            Slow         0.999     18.999


Slack (MET) :             18.999ns  (requirement - actual skew)
  Endpoint Source:        cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_rdata_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mmcm_out)
  Endpoint Destination:   cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_rdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mmcm_out)
  Reference Destination:  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            19.998ns
  Endpoint Relative Delay:    3.740ns
  Reference Relative Delay:   3.040ns
  Relative CRPR:             -0.119ns
  Uncertainty:                0.180ns
  Actual Bus Skew:            0.999ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_300mhz_0_p (IN)
                         net (fo=0)                   0.000     0.000    clk_300mhz_0_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.725     0.725 r  clk_300mhz_0_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.775    clk_300mhz_0_ibufg_inst/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.775 r  clk_300mhz_0_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.098    clk_300mhz_0_ibufg
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_300mhz_0_bufg_inst/O
                         net (fo=1, routed)           1.433     2.559    clk_300mhz_0_int
    SLR Crossing[0->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.432 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.683    clk_50mhz_mmcm_out
    BUFGCE_X0Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.711 r  clk_50mhz_bufg_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4370, routed)        2.164     4.875    cms.cms_axil_cdc_inst/axil_cdc_rd_inst/CLK
    SLICE_X102Y514       FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_rdata_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y514       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.951 r  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_rdata_reg_reg[18]/Q
                         net (fo=1, routed)           0.732     5.683    cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_rdata_reg[18]
    SLICE_X101Y512       FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       1.726     1.918    cms.cms_axil_cdc_inst/axil_cdc_rd_inst/user_clk
    SLICE_X101Y512       FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[18]/C
                         clock pessimism              0.000     1.918    
    SLICE_X101Y512       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     1.943    cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[18]
  -------------------------------------------------------------------
                         data arrival                           5.683    
                         clock arrival                          1.943    
  -------------------------------------------------------------------
                         relative delay                         3.740    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_300mhz_0_p (IN)
                         net (fo=0)                   0.000     0.000    clk_300mhz_0_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.614     0.614 r  clk_300mhz_0_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.654    clk_300mhz_0_ibufg_inst/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 r  clk_300mhz_0_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.940    clk_300mhz_0_ibufg
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.964 r  clk_300mhz_0_bufg_inst/O
                         net (fo=1, routed)           1.281     2.245    clk_300mhz_0_int
    SLR Crossing[0->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.875 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.095    clk_50mhz_mmcm_out
    BUFGCE_X0Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.119 r  clk_50mhz_bufg_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4370, routed)        1.947     5.066    cms.cms_axil_cdc_inst/axil_cdc_rd_inst/CLK
    SLICE_X106Y525       FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_rdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y525       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     5.126 r  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_rdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.112     5.238    cms.cms_axil_cdc_inst/axil_cdc_rd_inst/m_axil_rdata_reg[3]
    SLICE_X106Y525       FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       1.921     2.136    cms.cms_axil_cdc_inst/axil_cdc_rd_inst/user_clk
    SLICE_X106Y525       FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[3]/C
                         clock pessimism              0.000     2.136    
    SLICE_X106Y525       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.198    cms.cms_axil_cdc_inst/axil_cdc_rd_inst/s_axil_rdata_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           5.238    
                         clock arrival                          2.198    
  -------------------------------------------------------------------
                         relative delay                         3.040    



Id: 3
set_bus_skew -from [get_cells -quiet -hier -regexp {.*/s_axil_a?(r|w)(addr|prot|data|strb)_reg_reg\[\d+\]} -filter {PARENT == cms.cms_axil_cdc_inst/axil_cdc_wr_inst}] -to [get_cells -quiet -hier -regexp {.*/m_axil_a?(r|w)(addr|prot|data|strb)_reg_reg\[\d+\]} -filter {PARENT == cms.cms_axil_cdc_inst/axil_cdc_wr_inst}] 4.000
Requirement: 4.000ns
Endpoints: 52

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         clk_50mhz_mmcm_out    cms.cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_wdata_reg_reg[6]/D
                                                                            cms.cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_wdata_reg_reg[4]/D
                                                                                                            Slow         1.002      2.998


Slack (MET) :             2.998ns  (requirement - actual skew)
  Endpoint Source:        cms.cms_axil_cdc_inst/axil_cdc_wr_inst/s_axil_wdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   cms.cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_wdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mmcm_out)
  Reference Source:       cms.cms_axil_cdc_inst/axil_cdc_wr_inst/s_axil_wdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  cms.cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_wdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -2.195ns
  Reference Relative Delay:  -2.897ns
  Relative CRPR:             -0.120ns
  Uncertainty:                0.180ns
  Actual Bus Skew:            1.002ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       1.973     2.188    cms.cms_axil_cdc_inst/axil_cdc_wr_inst/user_clk
    SLICE_X98Y534        FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_wr_inst/s_axil_wdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y534        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.267 r  cms.cms_axil_cdc_inst/axil_cdc_wr_inst/s_axil_wdata_reg_reg[6]/Q
                         net (fo=1, routed)           0.617     2.884    cms.cms_axil_cdc_inst/axil_cdc_wr_inst/s_axil_wdata_reg[6]
    SLICE_X99Y535        FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_wdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_300mhz_0_p (IN)
                         net (fo=0)                   0.000     0.000    clk_300mhz_0_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.614     0.614 r  clk_300mhz_0_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.654    clk_300mhz_0_ibufg_inst/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 r  clk_300mhz_0_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.940    clk_300mhz_0_ibufg
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.964 r  clk_300mhz_0_bufg_inst/O
                         net (fo=1, routed)           1.281     2.245    clk_300mhz_0_int
    SLR Crossing[0->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.875 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.220     3.095    clk_50mhz_mmcm_out
    BUFGCE_X0Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.119 r  clk_50mhz_bufg_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4370, routed)        1.935     5.054    cms.cms_axil_cdc_inst/axil_cdc_wr_inst/CLK
    SLICE_X99Y535        FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_wdata_reg_reg[6]/C
                         clock pessimism              0.000     5.054    
    SLICE_X99Y535        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     5.079    cms.cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_wdata_reg_reg[6]
  -------------------------------------------------------------------
                         data arrival                           2.884    
                         clock arrival                          5.079    
  -------------------------------------------------------------------
                         relative delay                        -2.195    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       1.712     1.904    cms.cms_axil_cdc_inst/axil_cdc_wr_inst/user_clk
    SLICE_X109Y532       FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_wr_inst/s_axil_wdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y532       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.962 r  cms.cms_axil_cdc_inst/axil_cdc_wr_inst/s_axil_wdata_reg_reg[4]/Q
                         net (fo=1, routed)           0.106     2.068    cms.cms_axil_cdc_inst/axil_cdc_wr_inst/s_axil_wdata_reg[4]
    SLICE_X109Y532       FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_wdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_300mhz_0_p (IN)
                         net (fo=0)                   0.000     0.000    clk_300mhz_0_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.725     0.725 r  clk_300mhz_0_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.775    clk_300mhz_0_ibufg_inst/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.775 r  clk_300mhz_0_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.098    clk_300mhz_0_ibufg
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_300mhz_0_bufg_inst/O
                         net (fo=1, routed)           1.433     2.559    clk_300mhz_0_int
    SLR Crossing[0->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.432 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.251     2.683    clk_50mhz_mmcm_out
    BUFGCE_X0Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.711 r  clk_50mhz_bufg_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4370, routed)        2.194     4.905    cms.cms_axil_cdc_inst/axil_cdc_wr_inst/CLK
    SLICE_X109Y532       FDRE                                         r  cms.cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_wdata_reg_reg[4]/C
                         clock pessimism              0.000     4.905    
    SLICE_X109Y532       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     4.965    cms.cms_axil_cdc_inst/axil_cdc_wr_inst/m_axil_wdata_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.068    
                         clock arrival                          4.965    
  -------------------------------------------------------------------
                         relative delay                        -2.897    



Id: 4
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 3.103
Requirement: 3.103ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         rxoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                                                                                                            Slow         0.642      2.461


Slack (MET) :             2.461ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.702ns
  Reference Relative Delay:  -0.449ns
  Relative CRPR:              0.555ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.642ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       2.486     2.701    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X29Y619        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y619        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.780 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.958     3.738    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[2]
    SLICE_X29Y701        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y305       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=4945, routed)        2.819     3.011    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/qsfp_rx_clk
    SLICE_X29Y701        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     3.011    
    SLICE_X29Y701        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.036    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.738    
                         clock arrival                          3.036    
  -------------------------------------------------------------------
                         relative delay                         0.702    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       2.217     2.409    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X29Y624        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y624        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.468 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.496     2.964    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X29Y696        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y305       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=4945, routed)        3.136     3.351    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/qsfp_rx_clk
    SLICE_X29Y696        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     3.351    
    SLICE_X29Y696        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.413    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.964    
                         clock arrival                          3.413    
  -------------------------------------------------------------------
                         relative delay                        -0.449    



Id: 5
set_bus_skew -from [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
rxoutclk_out[0]       pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                                                                                                            Slow         0.511      3.489


Slack (MET) :             3.489ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.435ns
  Reference Relative Delay:   0.462ns
  Relative CRPR:              0.508ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.511ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y305       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=4945, routed)        3.158     3.373    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/qsfp_rx_clk
    SLICE_X28Y710        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y710        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.452 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.437     3.889    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[2]
    SLICE_X29Y700        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       2.237     2.429    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X29Y700        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     2.429    
    SLICE_X29Y700        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.454    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.889    
                         clock arrival                          2.454    
  -------------------------------------------------------------------
                         relative delay                         1.435    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y305       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=4945, routed)        2.823     3.015    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/qsfp_rx_clk
    SLICE_X29Y707        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y707        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.074 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.164     3.238    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X29Y697        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       2.499     2.714    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X29Y697        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     2.714    
    SLICE_X29Y697        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.776    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           3.238    
                         clock arrival                          2.776    
  -------------------------------------------------------------------
                         relative delay                         0.462    



Id: 6
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 3.103
Requirement: 3.103ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         txoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                                                            Slow         0.989      2.114


Slack (MET) :             2.114ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.332ns
  Reference Relative Delay:  -0.132ns
  Relative CRPR:              0.521ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.989ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       2.486     2.701    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X30Y611        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y611        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.779 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           1.719     4.498    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X17Y766        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y295       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=3406, routed)        2.949     3.141    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/qsfp_tx_clk
    SLICE_X17Y766        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     3.141    
    SLICE_X17Y766        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.166    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.498    
                         clock arrival                          3.166    
  -------------------------------------------------------------------
                         relative delay                         1.332    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       2.224     2.416    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X29Y618        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y618        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.474 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.943     3.417    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X18Y768        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y295       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=3406, routed)        3.272     3.487    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/qsfp_tx_clk
    SLICE_X18Y768        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     3.487    
    SLICE_X18Y768        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.549    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.417    
                         clock arrival                          3.549    
  -------------------------------------------------------------------
                         relative delay                        -0.132    



Id: 7
set_bus_skew -from [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                                                                                                            Slow         0.953      3.047


Slack (MET) :             3.047ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    2.393ns
  Reference Relative Delay:   1.142ns
  Relative CRPR:              0.344ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.953ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y295       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=3406, routed)        3.295     3.510    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/qsfp_tx_clk
    SLICE_X17Y772        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y772        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.588 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           1.266     4.854    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[5]
    SLICE_X25Y658        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       2.244     2.436    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X25Y658        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     2.436    
    SLICE_X25Y658        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.461    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           4.854    
                         clock arrival                          2.461    
  -------------------------------------------------------------------
                         relative delay                         2.393    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y295       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=3406, routed)        2.966     3.158    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/qsfp_tx_clk
    SLICE_X16Y775        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y775        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.216 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.728     3.944    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[3]
    SLICE_X24Y674        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       2.526     2.741    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X24Y674        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     2.741    
    SLICE_X24Y674        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.802    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.944    
                         clock arrival                          2.802    
  -------------------------------------------------------------------
                         relative delay                         1.142    



Id: 8
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                                                                                                            Slow         1.084      2.916


Slack (MET) :             2.916ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    2.955ns
  Reference Relative Delay:   1.445ns
  Relative CRPR:              0.472ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            1.084ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y295       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=3406, routed)        3.325     3.540    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/qsfp_tx_clk
    SLICE_X16Y794        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y794        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.620 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           1.774     5.394    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X29Y620        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       2.222     2.414    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X29Y620        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     2.414    
    SLICE_X29Y620        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.439    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           5.394    
                         clock arrival                          2.439    
  -------------------------------------------------------------------
                         relative delay                         2.955    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y295       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=3406, routed)        2.965     3.157    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/qsfp_tx_clk
    SLICE_X18Y792        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y792        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.215 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.997     4.212    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X28Y619        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       2.490     2.705    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X28Y619        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     2.705    
    SLICE_X28Y619        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.767    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           4.212    
                         clock arrival                          2.767    
  -------------------------------------------------------------------
                         relative delay                         1.445    



Id: 9
set_bus_skew -from [get_cells -quiet {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}] 3.103
Requirement: 3.103ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         txoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                                                                                                            Slow         0.886      2.217


Slack (MET) :             2.217ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.180ns
  Reference Relative Delay:  -0.116ns
  Relative CRPR:              0.457ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.886ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       2.423     2.638    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X32Y611        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y611        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.717 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           1.590     4.307    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X28Y764        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y295       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=3406, routed)        2.910     3.102    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/qsfp_tx_clk
    SLICE_X28Y764        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C
                         clock pessimism              0.000     3.102    
    SLICE_X28Y764        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     3.127    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.307    
                         clock arrival                          3.127    
  -------------------------------------------------------------------
                         relative delay                         1.180    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       2.232     2.424    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLR Crossing[1->2]   
    SLICE_X29Y614        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y614        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.482 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.918     3.400    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X26Y765        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y295       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=3406, routed)        3.239     3.454    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/qsfp_tx_clk
    SLICE_X26Y765        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C
                         clock pessimism              0.000     3.454    
    SLICE_X26Y765        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     3.516    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.400    
                         clock arrival                          3.516    
  -------------------------------------------------------------------
                         relative delay                        -0.116    



Id: 10
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    rxoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
                                                                                                            Slow         1.314      4.892


Slack (MET) :             4.892ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.292ns
  Reference Relative Delay:   0.136ns
  Relative CRPR:              0.878ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            1.314ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.354     0.354 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.439    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.569 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.563     4.132    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLICE_X14Y876        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y876        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.212 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[11]/Q
                         net (fo=3, routed)           1.274     5.486    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[11]
    SLICE_X12Y887        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y305       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=4945, routed)        2.977     3.169    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/qsfp_rx_clk
    SLICE_X12Y887        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/C
                         clock pessimism              0.000     3.169    
    SLICE_X12Y887        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.194    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]
  -------------------------------------------------------------------
                         data arrival                           5.486    
                         clock arrival                          3.194    
  -------------------------------------------------------------------
                         relative delay                         2.292    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.181    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.204     3.499    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLICE_X13Y878        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y878        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.557 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/Q
                         net (fo=4, routed)           0.163     3.720    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[2]
    SLICE_X13Y884        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y305       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=4945, routed)        3.307     3.522    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/qsfp_rx_clk
    SLICE_X13Y884        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/C
                         clock pessimism              0.000     3.522    
    SLICE_X13Y884        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     3.584    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.720    
                         clock arrival                          3.584    
  -------------------------------------------------------------------
                         relative delay                         0.136    



Id: 11
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    rxoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[0]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/D
                                                                                                            Slow         0.399      5.807


Slack (MET) :             5.807ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.308ns
  Reference Relative Delay:   0.067ns
  Relative CRPR:              0.878ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.399ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.354     0.354 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.439    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.569 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.570     4.139    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLICE_X13Y880        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y880        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.216 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[0]/Q
                         net (fo=5, routed)           0.276     4.492    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[0]
    SLICE_X13Y880        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y305       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=4945, routed)        2.967     3.159    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/qsfp_rx_clk
    SLICE_X13Y880        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[0]/C
                         clock pessimism              0.000     3.159    
    SLICE_X13Y880        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.184    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.492    
                         clock arrival                          3.184    
  -------------------------------------------------------------------
                         relative delay                         1.308    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.181    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.199     3.494    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLICE_X14Y877        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y877        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.553 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[5]/Q
                         net (fo=1, routed)           0.085     3.638    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[5]
    SLICE_X12Y877        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y305       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=4945, routed)        3.296     3.511    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/qsfp_rx_clk
    SLICE_X12Y877        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/C
                         clock pessimism              0.000     3.511    
    SLICE_X12Y877        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     3.571    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.638    
                         clock arrival                          3.571    
  -------------------------------------------------------------------
                         relative delay                         0.067    



Id: 12
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    rxoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
                                                                                                            Slow         0.529      5.677


Slack (MET) :             5.677ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.546ns
  Reference Relative Delay:   0.175ns
  Relative CRPR:              0.877ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.529ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.354     0.354 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.439    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.569 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.596     4.165    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLICE_X14Y887        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y887        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.244 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[20]/Q
                         net (fo=2, routed)           0.475     4.719    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[20]
    SLICE_X15Y887        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y305       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=4945, routed)        2.956     3.148    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/qsfp_rx_clk
    SLICE_X15Y887        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]/C
                         clock pessimism              0.000     3.148    
    SLICE_X15Y887        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     3.173    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]
  -------------------------------------------------------------------
                         data arrival                           4.719    
                         clock arrival                          3.173    
  -------------------------------------------------------------------
                         relative delay                         1.546    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.181    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.215     3.510    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLICE_X14Y886        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y886        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.569 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]/Q
                         net (fo=2, routed)           0.184     3.753    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]
    SLICE_X16Y888        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y305       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=4945, routed)        3.301     3.516    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/qsfp_rx_clk
    SLICE_X16Y888        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/C
                         clock pessimism              0.000     3.516    
    SLICE_X16Y888        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.578    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]
  -------------------------------------------------------------------
                         data arrival                           3.753    
                         clock arrival                          3.578    
  -------------------------------------------------------------------
                         relative delay                         0.175    



Id: 13
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}] 3.103
Requirement: 3.103ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   rxoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                                                                                                            Slow         0.622      2.481


Slack (MET) :             2.481ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    3.499ns
  Reference Relative Delay:   2.909ns
  Relative CRPR:              0.138ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            0.622ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_300mhz_0_p (IN)
                         net (fo=0)                   0.000     0.000    clk_300mhz_0_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.725     0.725 r  clk_300mhz_0_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.775    clk_300mhz_0_ibufg_inst/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.775 r  clk_300mhz_0_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.098    clk_300mhz_0_ibufg
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_300mhz_0_bufg_inst/O
                         net (fo=1, routed)           1.433     2.559    clk_300mhz_0_int
    SLR Crossing[0->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.432 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.676    clk_125mhz_mmcm_out
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.704 r  clk_125mhz_bufg_inst/O
    X2Y10 (CLOCK_ROOT)   net (fo=2229, routed)        3.510     6.214    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/CLK
    SLR Crossing[1->2]   
    SLICE_X17Y881        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y881        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     6.294 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.366     6.660    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[3]
    SLICE_X17Y881        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y305       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=4945, routed)        2.944     3.136    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/qsfp_rx_clk
    SLICE_X17Y881        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/C
                         clock pessimism              0.000     3.136    
    SLICE_X17Y881        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     3.161    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           6.660    
                         clock arrival                          3.161    
  -------------------------------------------------------------------
                         relative delay                         3.499    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_300mhz_0_p (IN)
                         net (fo=0)                   0.000     0.000    clk_300mhz_0_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.614     0.614 r  clk_300mhz_0_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.654    clk_300mhz_0_ibufg_inst/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 r  clk_300mhz_0_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.940    clk_300mhz_0_ibufg
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.964 r  clk_300mhz_0_bufg_inst/O
                         net (fo=1, routed)           1.281     2.245    clk_300mhz_0_int
    SLR Crossing[0->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.875 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.089    clk_125mhz_mmcm_out
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.113 r  clk_125mhz_bufg_inst/O
    X2Y10 (CLOCK_ROOT)   net (fo=2229, routed)        3.168     6.281    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/CLK
    SLR Crossing[1->2]   
    SLICE_X15Y880        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y880        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     6.341 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/Q
                         net (fo=1, routed)           0.139     6.480    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[5]
    SLICE_X16Y880        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_rxoutclk
    BUFG_GT_X1Y305       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_rxusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=4945, routed)        3.294     3.509    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/qsfp_rx_clk
    SLICE_X16Y880        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/C
                         clock pessimism              0.000     3.509    
    SLICE_X16Y880        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.571    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           6.480    
                         clock arrival                          3.571    
  -------------------------------------------------------------------
                         relative delay                         2.909    



Id: 14
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    txoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]/D
                                                                                                            Slow         0.841      5.365


Slack (MET) :             5.365ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.697ns
  Reference Relative Delay:   0.056ns
  Relative CRPR:              0.836ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.841ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.354     0.354 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.439    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.569 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.545     4.114    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLICE_X15Y869        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y869        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.195 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[11]/Q
                         net (fo=3, routed)           0.744     4.939    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[11]
    SLICE_X11Y869        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y295       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=3406, routed)        3.025     3.217    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/qsfp_tx_clk
    SLICE_X11Y869        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]/C
                         clock pessimism              0.000     3.217    
    SLICE_X11Y869        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.242    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[11]
  -------------------------------------------------------------------
                         data arrival                           4.939    
                         clock arrival                          3.242    
  -------------------------------------------------------------------
                         relative delay                         1.697    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.181    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.170     3.465    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLICE_X16Y869        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y869        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     3.523 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/Q
                         net (fo=3, routed)           0.125     3.648    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[13]
    SLICE_X16Y869        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y295       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=3406, routed)        3.317     3.532    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/qsfp_tx_clk
    SLICE_X16Y869        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]/C
                         clock pessimism              0.000     3.532    
    SLICE_X16Y869        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.592    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]
  -------------------------------------------------------------------
                         data arrival                           3.648    
                         clock arrival                          3.592    
  -------------------------------------------------------------------
                         relative delay                         0.056    



Id: 15
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    txoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                                                                                                            Slow         0.567      5.639


Slack (MET) :             5.639ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.369ns
  Reference Relative Delay:   0.002ns
  Relative CRPR:              0.836ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.567ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.354     0.354 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.439    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.569 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.538     4.107    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLICE_X17Y866        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y866        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.185 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[4]/Q
                         net (fo=1, routed)           0.372     4.557    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[4]
    SLICE_X17Y867        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y295       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=3406, routed)        2.971     3.163    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/qsfp_tx_clk
    SLICE_X17Y867        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/C
                         clock pessimism              0.000     3.163    
    SLICE_X17Y867        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.188    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           4.557    
                         clock arrival                          3.188    
  -------------------------------------------------------------------
                         relative delay                         1.369    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.181    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.171     3.466    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLICE_X16Y868        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y868        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.524 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[1]/Q
                         net (fo=5, routed)           0.086     3.610    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[1]
    SLICE_X16Y867        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y295       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=3406, routed)        3.331     3.546    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/qsfp_tx_clk
    SLICE_X16Y867        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/C
                         clock pessimism              0.000     3.546    
    SLICE_X16Y867        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.608    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.610    
                         clock arrival                          3.608    
  -------------------------------------------------------------------
                         relative delay                         0.002    



Id: 16
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    txoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[7]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[10]/D
                                                                                                            Slow         0.523      5.683


Slack (MET) :             5.683ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.460ns
  Reference Relative Delay:   0.084ns
  Relative CRPR:              0.889ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.523ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.354     0.354 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.439    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.569 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.556     4.125    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLICE_X14Y871        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y871        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.204 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[15]/Q
                         net (fo=2, routed)           0.471     4.675    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[15]
    SLICE_X13Y871        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y295       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=3406, routed)        2.998     3.190    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/qsfp_tx_clk
    SLICE_X13Y871        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[7]/C
                         clock pessimism              0.000     3.190    
    SLICE_X13Y871        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.215    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[7]
  -------------------------------------------------------------------
                         data arrival                           4.675    
                         clock arrival                          3.215    
  -------------------------------------------------------------------
                         relative delay                         1.460    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.181    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.189     3.484    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLICE_X14Y872        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y872        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.542 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[18]/Q
                         net (fo=2, routed)           0.136     3.678    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[18]
    SLICE_X15Y873        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y295       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=3406, routed)        3.317     3.532    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/qsfp_tx_clk
    SLICE_X15Y873        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[10]/C
                         clock pessimism              0.000     3.532    
    SLICE_X15Y873        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.594    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[10]
  -------------------------------------------------------------------
                         data arrival                           3.678    
                         clock arrival                          3.594    
  -------------------------------------------------------------------
                         relative delay                         0.084    



Id: 17
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}] 3.103
Requirement: 3.103ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   txoutclk_out[0]       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
                                                                                                            Slow         0.840      2.263


Slack (MET) :             2.263ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    3.763ns
  Reference Relative Delay:   2.945ns
  Relative CRPR:              0.148ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            0.840ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_300mhz_0_p (IN)
                         net (fo=0)                   0.000     0.000    clk_300mhz_0_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.725     0.725 r  clk_300mhz_0_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.775    clk_300mhz_0_ibufg_inst/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.775 r  clk_300mhz_0_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.098    clk_300mhz_0_ibufg
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_300mhz_0_bufg_inst/O
                         net (fo=1, routed)           1.433     2.559    clk_300mhz_0_int
    SLR Crossing[0->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.432 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.676    clk_125mhz_mmcm_out
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.704 r  clk_125mhz_bufg_inst/O
    X2Y10 (CLOCK_ROOT)   net (fo=2229, routed)        3.513     6.217    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLR Crossing[1->2]   
    SLICE_X17Y859        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y859        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     6.297 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/Q
                         net (fo=1, routed)           0.664     6.961    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[1]
    SLICE_X17Y859        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y295       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=3406, routed)        2.981     3.173    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/qsfp_tx_clk
    SLICE_X17Y859        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/C
                         clock pessimism              0.000     3.173    
    SLICE_X17Y859        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.198    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           6.961    
                         clock arrival                          3.198    
  -------------------------------------------------------------------
                         relative delay                         3.763    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_300mhz_0_p (IN)
                         net (fo=0)                   0.000     0.000    clk_300mhz_0_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.614     0.614 r  clk_300mhz_0_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.654    clk_300mhz_0_ibufg_inst/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 r  clk_300mhz_0_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.940    clk_300mhz_0_ibufg
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.964 r  clk_300mhz_0_bufg_inst/O
                         net (fo=1, routed)           1.281     2.245    clk_300mhz_0_int
    SLR Crossing[0->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.875 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.089    clk_125mhz_mmcm_out
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.113 r  clk_125mhz_bufg_inst/O
    X2Y10 (CLOCK_ROOT)   net (fo=2229, routed)        3.165     6.278    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLR Crossing[1->2]   
    SLICE_X16Y858        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y858        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     6.337 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.216     6.553    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[2]
    SLICE_X16Y858        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y48  GTYE4_CHANNEL                0.000     0.000 r  qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    qsfp0_cmac_inst/gt_txoutclk
    BUFG_GT_X1Y295       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  qsfp0_cmac_inst/bufg_gt_txusrclk_inst/O
    X2Y11 (CLOCK_ROOT)   net (fo=3406, routed)        3.331     3.546    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/qsfp_tx_clk
    SLICE_X16Y858        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/C
                         clock pessimism              0.000     3.546    
    SLICE_X16Y858        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.608    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           6.553    
                         clock arrival                          3.608    
  -------------------------------------------------------------------
                         relative delay                         2.945    



Id: 18
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/D
                                                                                                            Slow         0.781      5.425


Slack (MET) :             5.425ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    3.191ns
  Reference Relative Delay:   1.649ns
  Relative CRPR:              0.808ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.781ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.354     0.354 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.439    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.569 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.735     4.304    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLR Crossing[2->1]   
    SLICE_X91Y535        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y535        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.383 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[2]/Q
                         net (fo=4, routed)           0.790     5.173    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[2]
    SLICE_X93Y530        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       1.765     1.957    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X93Y530        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/C
                         clock pessimism              0.000     1.957    
    SLICE_X93Y530        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     1.982    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           5.173    
                         clock arrival                          1.982    
  -------------------------------------------------------------------
                         relative delay                         3.191    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.181    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.383     3.678    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLR Crossing[2->1]   
    SLICE_X93Y534        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y534        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.739 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[14]/Q
                         net (fo=3, routed)           0.169     3.908    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[14]
    SLICE_X93Y530        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       1.984     2.199    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X93Y530        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]/C
                         clock pessimism              0.000     2.199    
    SLICE_X93Y530        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.259    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[14]
  -------------------------------------------------------------------
                         data arrival                           3.908    
                         clock arrival                          2.259    
  -------------------------------------------------------------------
                         relative delay                         1.649    



Id: 19
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[3]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/D
                                                                                                            Slow         0.757      5.449


Slack (MET) :             5.449ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    3.081ns
  Reference Relative Delay:   1.607ns
  Relative CRPR:              0.764ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.757ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.354     0.354 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.439    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.569 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.741     4.310    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLR Crossing[2->1]   
    SLICE_X90Y531        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y531        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.390 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[3]/Q
                         net (fo=5, routed)           0.673     5.063    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg_n_0_[3]
    SLICE_X93Y529        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       1.765     1.957    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X93Y529        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[3]/C
                         clock pessimism              0.000     1.957    
    SLICE_X93Y529        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     1.982    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           5.063    
                         clock arrival                          1.982    
  -------------------------------------------------------------------
                         relative delay                         3.081    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.181    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.355     3.650    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLR Crossing[2->1]   
    SLICE_X91Y535        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y535        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.709 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[5]/Q
                         net (fo=1, routed)           0.169     3.878    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg_n_0_[5]
    SLICE_X91Y532        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       1.996     2.211    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X91Y532        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/C
                         clock pessimism              0.000     2.211    
    SLICE_X91Y532        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.271    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.878    
                         clock arrival                          2.271    
  -------------------------------------------------------------------
                         relative delay                         1.607    



Id: 20
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
qsfp0_mgt_refclk_1    pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[9]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[1]/D
                                                                                                            Slow         0.511      5.695


Slack (MET) :             5.695ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by qsfp0_mgt_refclk_1)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.943ns
  Reference Relative Delay:   1.713ns
  Relative CRPR:              0.765ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.511ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.354     0.354 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.085     0.439    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.569 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.748     4.317    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLR Crossing[2->1]   
    SLICE_X94Y535        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y535        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.396 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[17]/Q
                         net (fo=2, routed)           0.523     4.919    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[17]
    SLICE_X92Y527        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       1.759     1.951    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X92Y527        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[9]/C
                         clock pessimism              0.000     1.951    
    SLICE_X92Y527        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     1.976    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[9]
  -------------------------------------------------------------------
                         data arrival                           4.919    
                         clock arrival                          1.976    
  -------------------------------------------------------------------
                         relative delay                         2.943    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qsfp0_mgt_refclk_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X1Y12                                0.000     0.000 r  qsfp0_mgt_refclk_1_p (IN)
                         net (fo=0)                   0.000     0.000    qsfp0_mgt_refclk_1_p
    GTYE4_COMMON_X1Y12   IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  ibufds_gte4_qsfp0_mgt_refclk_1_inst/ODIV2
                         net (fo=2, routed)           0.078     0.181    qsfp0_mgt_refclk_1_int
    BUFG_GT_X1Y294       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  bufg_gt_qsfp0_mgt_refclk_1_inst/O
    X1Y11 (CLOCK_ROOT)   net (fo=1341, routed)        3.376     3.671    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/qsfp0_mgt_refclk_1_bufg
    SLR Crossing[2->1]   
    SLICE_X94Y534        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y534        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.730 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[9]/Q
                         net (fo=2, routed)           0.214     3.944    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[9]
    SLICE_X91Y526        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       1.954     2.169    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X91Y526        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[1]/C
                         clock pessimism              0.000     2.169    
    SLICE_X91Y526        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.231    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.944    
                         clock arrival                          2.231    
  -------------------------------------------------------------------
                         relative delay                         1.713    



Id: 21
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
                                                                                                            Slow         0.644      3.356


Slack (MET) :             3.356ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    4.506ns
  Reference Relative Delay:   3.997ns
  Relative CRPR:              0.035ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            0.644ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_300mhz_0_p (IN)
                         net (fo=0)                   0.000     0.000    clk_300mhz_0_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.725     0.725 r  clk_300mhz_0_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.775    clk_300mhz_0_ibufg_inst/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.775 r  clk_300mhz_0_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.098    clk_300mhz_0_ibufg
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_300mhz_0_bufg_inst/O
                         net (fo=1, routed)           1.433     2.559    clk_300mhz_0_int
    SLR Crossing[0->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.432 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.676    clk_125mhz_mmcm_out
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.704 r  clk_125mhz_bufg_inst/O
    X2Y10 (CLOCK_ROOT)   net (fo=2229, routed)        3.253     5.957    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/CLK
    SLICE_X90Y530        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y530        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.036 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.462     6.498    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg[3]
    SLICE_X90Y532        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       1.775     1.967    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X90Y532        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/C
                         clock pessimism              0.000     1.967    
    SLICE_X90Y532        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     1.992    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           6.498    
                         clock arrival                          1.992    
  -------------------------------------------------------------------
                         relative delay                         4.506    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_300mhz_0_p (IN)
                         net (fo=0)                   0.000     0.000    clk_300mhz_0_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.614     0.614 r  clk_300mhz_0_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.654    clk_300mhz_0_ibufg_inst/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 r  clk_300mhz_0_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.940    clk_300mhz_0_ibufg
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.964 r  clk_300mhz_0_bufg_inst/O
                         net (fo=1, routed)           1.281     2.245    clk_300mhz_0_int
    SLR Crossing[0->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.875 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.089    clk_125mhz_mmcm_out
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.113 r  clk_125mhz_bufg_inst/O
    X2Y10 (CLOCK_ROOT)   net (fo=2229, routed)        2.916     6.029    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/CLK
    SLICE_X90Y529        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y529        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     6.087 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/Q
                         net (fo=1, routed)           0.148     6.235    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg[0]
    SLICE_X92Y530        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       1.961     2.176    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X92Y530        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/C
                         clock pessimism              0.000     2.176    
    SLICE_X92Y530        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.238    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           6.235    
                         clock arrival                          2.238    
  -------------------------------------------------------------------
                         relative delay                         3.997    



Id: 22
set_bus_skew -from [get_cells -quiet -hier -regexp {.*/rb_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/qsfp[0].qsfp0_rb_drp_inst}] -to [get_cells -quiet -hier -regexp {.*/drp_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/qsfp[0].qsfp0_rb_drp_inst}] 4.000
Requirement: 4.000ns
Endpoints: 37

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         clk_125mhz_mmcm_out   core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_addr_reg_reg[7]/D
                                                                            core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_addr_reg_reg[19]/D
                                                                                                            Slow         2.399      1.601


Slack (MET) :             1.601ns  (requirement - actual skew)
  Endpoint Source:        core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_addr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_addr_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_addr_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -2.068ns
  Reference Relative Delay:  -3.549ns
  Relative CRPR:             -0.216ns
  Uncertainty:                0.170ns
  Inter-SLR Compensation:     0.532ns
  Actual Bus Skew:            2.399ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       1.945     2.160    core_inst/qsfp[0].qsfp0_rb_drp_inst/user_clk
    SLICE_X104Y539       FDRE                                         r  core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y539       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.238 r  core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_addr_reg_reg[7]/Q
                         net (fo=1, routed)           1.718     3.956    core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_addr_reg[7]
    SLR Crossing[1->2]   
    SLICE_X96Y646        FDRE                                         r  core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_300mhz_0_p (IN)
                         net (fo=0)                   0.000     0.000    clk_300mhz_0_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.614     0.614 r  clk_300mhz_0_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.654    clk_300mhz_0_ibufg_inst/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 r  clk_300mhz_0_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.940    clk_300mhz_0_ibufg
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.964 r  clk_300mhz_0_bufg_inst/O
                         net (fo=1, routed)           1.281     2.245    clk_300mhz_0_int
    SLR Crossing[0->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.875 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.089    clk_125mhz_mmcm_out
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.113 r  clk_125mhz_bufg_inst/O
    X2Y10 (CLOCK_ROOT)   net (fo=2229, routed)        2.886     5.999    core_inst/qsfp[0].qsfp0_rb_drp_inst/CLK
    SLR Crossing[1->2]   
    SLICE_X96Y646        FDRE                                         r  core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_addr_reg_reg[7]/C
                         clock pessimism              0.000     5.999    
    SLICE_X96Y646        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.024    core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_addr_reg_reg[7]
  -------------------------------------------------------------------
                         data arrival                           3.956    
                         clock arrival                          6.024    
  -------------------------------------------------------------------
                         relative delay                        -2.068    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       1.788     1.980    core_inst/qsfp[0].qsfp0_rb_drp_inst/user_clk
    SLICE_X103Y541       FDRE                                         r  core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_addr_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y541       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.040 r  core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_addr_reg_reg[19]/Q
                         net (fo=1, routed)           0.470     2.510    core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_addr_reg[19]
    SLICE_X103Y557       FDRE                                         r  core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_addr_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_300mhz_0_p (IN)
                         net (fo=0)                   0.000     0.000    clk_300mhz_0_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.725     0.725 r  clk_300mhz_0_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.775    clk_300mhz_0_ibufg_inst/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.775 r  clk_300mhz_0_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.098    clk_300mhz_0_ibufg
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_300mhz_0_bufg_inst/O
                         net (fo=1, routed)           1.433     2.559    clk_300mhz_0_int
    SLR Crossing[0->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.432 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.676    clk_125mhz_mmcm_out
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.704 r  clk_125mhz_bufg_inst/O
    X2Y10 (CLOCK_ROOT)   net (fo=2229, routed)        3.293     5.997    core_inst/qsfp[0].qsfp0_rb_drp_inst/CLK
    SLICE_X103Y557       FDRE                                         r  core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_addr_reg_reg[19]/C
                         clock pessimism              0.000     5.997    
    SLICE_X103Y557       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     6.059    core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_addr_reg_reg[19]
  -------------------------------------------------------------------
                         data arrival                           2.510    
                         clock arrival                          6.059    
  -------------------------------------------------------------------
                         relative delay                        -3.549    



Id: 23
set_bus_skew -from [get_cells -quiet -hier -regexp {.*/drp_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/qsfp[0].qsfp0_rb_drp_inst}] -to [get_cells -quiet -hier -regexp {.*/rb_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/qsfp[0].qsfp0_rb_drp_inst}] 7.999
Requirement: 7.999ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   pcie_user_clk         core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_do_reg_reg[3]/D
                                                                            core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_do_reg_reg[13]/D
                                                                                                            Slow         2.664      5.335


Slack (MET) :             5.335ns  (requirement - actual skew)
  Endpoint Source:        core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_do_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_do_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_do_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_do_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            7.999ns
  Endpoint Relative Delay:    6.429ns
  Reference Relative Delay:   4.264ns
  Relative CRPR:             -0.051ns
  Uncertainty:                0.170ns
  Inter-SLR Compensation:     0.278ns
  Actual Bus Skew:            2.664ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_300mhz_0_p (IN)
                         net (fo=0)                   0.000     0.000    clk_300mhz_0_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.725     0.725 r  clk_300mhz_0_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.775    clk_300mhz_0_ibufg_inst/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.775 r  clk_300mhz_0_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.098    clk_300mhz_0_ibufg
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_300mhz_0_bufg_inst/O
                         net (fo=1, routed)           1.433     2.559    clk_300mhz_0_int
    SLR Crossing[0->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.432 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.676    clk_125mhz_mmcm_out
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.704 r  clk_125mhz_bufg_inst/O
    X2Y10 (CLOCK_ROOT)   net (fo=2229, routed)        3.292     5.996    core_inst/qsfp[0].qsfp0_rb_drp_inst/CLK
    SLR Crossing[1->2]   
    SLICE_X105Y746       FDRE                                         r  core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_do_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y746       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.075 r  core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_do_reg_reg[3]/Q
                         net (fo=1, routed)           2.359     8.434    core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_do_reg[3]
    SLR Crossing[2->1]   
    SLICE_X103Y542       FDRE                                         r  core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_do_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       1.788     1.980    core_inst/qsfp[0].qsfp0_rb_drp_inst/user_clk
    SLICE_X103Y542       FDRE                                         r  core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_do_reg_reg[3]/C
                         clock pessimism              0.000     1.980    
    SLICE_X103Y542       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     2.005    core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_do_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           8.434    
                         clock arrival                          2.005    
  -------------------------------------------------------------------
                         relative delay                         6.429    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_300mhz_0_p (IN)
                         net (fo=0)                   0.000     0.000    clk_300mhz_0_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.614     0.614 r  clk_300mhz_0_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.654    clk_300mhz_0_ibufg_inst/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 r  clk_300mhz_0_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.940    clk_300mhz_0_ibufg
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.964 r  clk_300mhz_0_bufg_inst/O
                         net (fo=1, routed)           1.281     2.245    clk_300mhz_0_int
    SLR Crossing[0->1]   
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.875 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.089    clk_125mhz_mmcm_out
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.113 r  clk_125mhz_bufg_inst/O
    X2Y10 (CLOCK_ROOT)   net (fo=2229, routed)        2.954     6.067    core_inst/qsfp[0].qsfp0_rb_drp_inst/CLK
    SLICE_X103Y590       FDRE                                         r  core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_do_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y590       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     6.125 r  core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_do_reg_reg[13]/Q
                         net (fo=1, routed)           0.418     6.543    core_inst/qsfp[0].qsfp0_rb_drp_inst/drp_do_reg[13]
    SLICE_X103Y542       FDRE                                         r  core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_do_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X5Y8 (CLOCK_ROOT)    net (fo=82199, routed)       2.004     2.219    core_inst/qsfp[0].qsfp0_rb_drp_inst/user_clk
    SLICE_X103Y542       FDRE                                         r  core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_do_reg_reg[13]/C
                         clock pessimism              0.000     2.219    
    SLICE_X103Y542       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.279    core_inst/qsfp[0].qsfp0_rb_drp_inst/rb_do_reg_reg[13]
  -------------------------------------------------------------------
                         data arrival                           6.543    
                         clock arrival                          2.279    
  -------------------------------------------------------------------
                         relative delay                         4.264    



