# CMOS CIRCUIT HAVING A REDUCED TENDENCY TO LATCH