{
    "component_name": "carry_skip_block",
    "parameters": [
        {
            "name": "WIDTH",
            "value": "4"
        }
    ],
    "inputs": [
        [
            "input",
            "wire",
            "unsigned",
            "1",
            "a"
        ],
        [
            "input",
            "wire",
            "unsigned",
            "1",
            "b"
        ],
        [
            "input",
            "wire",
            "unsigned",
            "1",
            "cin"
        ]
    ],
    "outputs": [
        [
            "output",
            "wire",
            "unsigned",
            "1",
            "sum"
        ],
        [
            "output",
            "wire",
            "unsigned",
            "1",
            "cout"
        ],
        [
            "output",
            "wire",
            "unsigned",
            "1",
            "block_carry_out"
        ]
    ],
    "others": {
        "H": [
            "wire",
            "",
            "WIDT"
        ],
        "n": [
            "wire",
            "",
            "ci"
        ],
        "t": [
            "wire",
            "",
            "block_carry_ou"
        ],
        "carry": [
            "wire",
            "",
            "WIDTH:0"
        ]
    },
    "submodules": {
        "full_adder": {
            "component_name": "full_adder",
            "parameters": [],
            "inputs": [
                [
                    "input",
                    "wire",
                    "unsigned",
                    "1",
                    "a"
                ],
                [
                    "input",
                    "wire",
                    "unsigned",
                    "1",
                    "b"
                ],
                [
                    "input",
                    "wire",
                    "unsigned",
                    "1",
                    "cin"
                ]
            ],
            "outputs": [
                [
                    "output",
                    "wire",
                    "unsigned",
                    "1",
                    "sum"
                ],
                [
                    "output",
                    "wire",
                    "unsigned",
                    "1",
                    "cout"
                ]
            ],
            "others": {
                "n": [
                    "wire",
                    "",
                    "ci"
                ],
                "m": [
                    "wire",
                    "",
                    "su"
                ],
                "t": [
                    "wire",
                    "",
                    "cou"
                ],
                "1": [
                    "wire",
                    "",
                    "c"
                ]
            },
            "submodules": {
                "half_adder": {
                    "component_name": "half_adder",
                    "parameters": [],
                    "inputs": [
                        [
                            "input",
                            "wire",
                            "unsigned",
                            "1",
                            "a"
                        ],
                        [
                            "input",
                            "wire",
                            "unsigned",
                            "1",
                            "b"
                        ]
                    ],
                    "outputs": [
                        [
                            "output",
                            "wire",
                            "unsigned",
                            "1",
                            "sum"
                        ],
                        [
                            "output",
                            "wire",
                            "unsigned",
                            "1",
                            "cout"
                        ]
                    ],
                    "others": {
                        "m": [
                            "wire",
                            "",
                            "su"
                        ],
                        "t": [
                            "wire",
                            "",
                            "cou"
                        ]
                    },
                    "submodules": {}
                }
            }
        }
    },
    "param_comb": [
        [
            "WIDTH",
            1
        ]
    ],
    "rules": [
        "CarrySkipBlockRule"
    ],
    "stimuli": [
        "a = 1'b1; b = 1'b1; cin = 1'b0;",
        "a = 1'b1; b = 1'b0; cin = 1'b1;",
        "a = 1'b0; b = 1'b0; cin = 1'b0;",
        "a = 1'b1; b = 1'b1; cin = 1'b1;",
        "a = 1'b0; b = 1'b0; cin = 1'b1;",
        "a = 1'b0; b = 1'b1; cin = 1'b1;",
        "a = 1'b0; b = 1'b1; cin = 1'b0;",
        "a = 1'b1; b = 1'b0; cin = 1'b0;"
    ],
    "expected": [
        {
            "sum": 0,
            "cout": 1,
            "block_carry_out": 1
        },
        {
            "sum": 0,
            "cout": 1,
            "block_carry_out": 1
        },
        {
            "sum": 0,
            "cout": 0,
            "block_carry_out": 0
        },
        {
            "sum": 1,
            "cout": 1,
            "block_carry_out": 1
        },
        {
            "sum": 1,
            "cout": 0,
            "block_carry_out": 0
        },
        {
            "sum": 0,
            "cout": 1,
            "block_carry_out": 1
        },
        {
            "sum": 1,
            "cout": 0,
            "block_carry_out": 0
        },
        {
            "sum": 1,
            "cout": 0,
            "block_carry_out": 0
        }
    ],
    "param_component_name": "WIDTH1_carry_skip_block"
}