
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v
# synth_design -part xc7z020clg484-3 -top LUControl -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top LUControl -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 156836 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.273 ; gain = 53.895 ; free physical = 246792 ; free virtual = 314550
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LUControl' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:187]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:853]
WARNING: [Synth 8-6014] Unused sequential element topWriteCounter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:819]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay31_reg[6:0]' into 'curReadAddrDelay11_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1031]
INFO: [Synth 8-4471] merging register 'leftWriteAddr_reg[6:0]' into 'curWriteAddr_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1341]
INFO: [Synth 8-4471] merging register 'leftWriteByteEn_reg[127:0]' into 'curWriteByteEn_reg[127:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1342]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay31_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1031]
WARNING: [Synth 8-6014] Unused sequential element leftWriteAddr_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1341]
WARNING: [Synth 8-6014] Unused sequential element leftWriteByteEn_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1342]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay30_reg[6:0]' into 'curReadAddrDelay10_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1030]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay29_reg[6:0]' into 'curReadAddrDelay9_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1029]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay28_reg[6:0]' into 'curReadAddrDelay8_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1028]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay27_reg[6:0]' into 'curReadAddrDelay7_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1027]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay26_reg[6:0]' into 'curReadAddrDelay6_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1026]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay25_reg[6:0]' into 'curReadAddrDelay5_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1025]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay24_reg[6:0]' into 'curReadAddrDelay4_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1024]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay23_reg[6:0]' into 'curReadAddrDelay3_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1023]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay22_reg[6:0]' into 'curReadAddrDelay2_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1022]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay21_reg[6:0]' into 'curReadAddrDelay1_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1021]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay20_reg[6:0]' into 'curReadAddrDelay0_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1020]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay20_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1020]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay21_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1021]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay22_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1022]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay23_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1023]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay24_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1024]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay25_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1025]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay26_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1026]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay27_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1027]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay28_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1028]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay29_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1029]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay30_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:1030]
INFO: [Synth 8-6155] done synthesizing module 'LUControl' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v:187]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.039 ; gain = 100.660 ; free physical = 246710 ; free virtual = 314474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.039 ; gain = 100.660 ; free physical = 246662 ; free virtual = 314440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.035 ; gain = 108.656 ; free physical = 246660 ; free virtual = 314439
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'LUControl'
INFO: [Synth 8-802] inferred FSM for state register 'currentRowState_reg' in module 'LUControl'
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "waitCycles" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topSourceSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "doneFetchRow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topWriteEnDelay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topSourceSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "doneFetchRow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topWriteEnDelay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i1modkByteEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               10
                  iSTATE |                               10 |                               01
                 iSTATE1 |                               01 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentRowState_reg' using encoding 'sequential' in module 'LUControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000001000000 |                             0000
                 iSTATE6 |                  000100000000000 |                             0001
                iSTATE11 |                  000010000000000 |                             0110
                 iSTATE8 |                  010000000000000 |                             0111
                iSTATE10 |                  100000000000000 |                             1000
                 iSTATE9 |                  001000000000000 |                             1001
                 iSTATE5 |                  000001000000000 |                             1010
                 iSTATE3 |                  000000010000000 |                             1011
                 iSTATE4 |                  000000100000000 |                             1100
                 iSTATE2 |                  000000000100000 |                             0010
                  iSTATE |                  000000000000001 |                             0011
                iSTATE12 |                  000000000000010 |                             1110
                 iSTATE0 |                  000000000000100 |                             0100
                 iSTATE1 |                  000000000010000 |                             1101
                iSTATE13 |                  000000000001000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'LUControl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1598.066 ; gain = 150.688 ; free physical = 246492 ; free virtual = 314252
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 35    
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 37    
	                7 Bit    Registers := 52    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 37    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	  32 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	  41 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 19    
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 35    
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 37    
	                7 Bit    Registers := 52    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 37    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	  32 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	  41 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 19    
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[36] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[37] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[40] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[41] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[42] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[43] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[45] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[48] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[49] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[65] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[68] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[72] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[73] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[74] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[75] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[76] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[77] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[78] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[79] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[80] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[81] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[82] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[83] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[84] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[85] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[86] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[87] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[88] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[89] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[90] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[91] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[92] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[93] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[94] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[95] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[96] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[97] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[98] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i1modkByteEn_reg[99] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[100]' (FD) to 'i1modkByteEn_reg[101]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[101]' (FD) to 'i1modkByteEn_reg[102]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[102]' (FD) to 'i1modkByteEn_reg[103]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[104]' (FD) to 'i1modkByteEn_reg[105]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[105]' (FD) to 'i1modkByteEn_reg[106]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[106]' (FD) to 'i1modkByteEn_reg[107]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[108]' (FD) to 'i1modkByteEn_reg[109]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[109]' (FD) to 'i1modkByteEn_reg[110]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[110]' (FD) to 'i1modkByteEn_reg[111]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[112]' (FD) to 'i1modkByteEn_reg[113]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[113]' (FD) to 'i1modkByteEn_reg[114]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[114]' (FD) to 'i1modkByteEn_reg[115]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[116]' (FD) to 'i1modkByteEn_reg[117]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[117]' (FD) to 'i1modkByteEn_reg[118]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[118]' (FD) to 'i1modkByteEn_reg[119]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[120]' (FD) to 'i1modkByteEn_reg[121]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[121]' (FD) to 'i1modkByteEn_reg[122]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[122]' (FD) to 'i1modkByteEn_reg[123]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[124]' (FD) to 'i1modkByteEn_reg[125]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[125]' (FD) to 'i1modkByteEn_reg[126]'
INFO: [Synth 8-3886] merging instance 'i1modkByteEn_reg[126]' (FD) to 'i1modkByteEn_reg[127]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[0]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[1]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[2]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[3]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[4]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[5]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[6]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[7]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[8]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[9]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[10]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[11]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[12]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[13]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[14]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[15]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[16]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[17]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[18]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[19]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[20]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[21]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[22]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[23]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[24]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[25]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[26]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[27]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[28]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[29]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[30]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[31]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[32]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[33]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[34]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[35]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[36]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[37]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[38]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[39]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[40]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[41]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[42]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[43]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[44]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[45]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[46]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[47]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[48]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[49]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[50]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[51]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[52]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[53]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[54]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[55]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[56]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[57]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[58]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[59]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[60]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[61]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[62]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[63]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[64]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[65]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[66]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[67]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[68]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[69]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[70]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[71]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[72]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[73]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[74]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[75]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[76]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[77]' (FDS) to 'byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'byteEn_reg[78]' (FDS) to 'byteEn_reg[99]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1756.707 ; gain = 309.328 ; free physical = 246436 ; free virtual = 314217
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1756.707 ; gain = 309.328 ; free physical = 246407 ; free virtual = 314188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1756.707 ; gain = 309.328 ; free physical = 246405 ; free virtual = 314186
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1756.707 ; gain = 309.328 ; free physical = 246365 ; free virtual = 314146
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1756.707 ; gain = 309.328 ; free physical = 246367 ; free virtual = 314148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1756.707 ; gain = 309.328 ; free physical = 246368 ; free virtual = 314149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1756.707 ; gain = 309.328 ; free physical = 246369 ; free virtual = 314149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1756.707 ; gain = 309.328 ; free physical = 246403 ; free virtual = 314183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1756.707 ; gain = 309.328 ; free physical = 246401 ; free virtual = 314182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|LUControl   | start_reg                   | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | curReadAddrDelay0_reg[6]    | 12     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|LUControl   | curWriteAddrDelay16_reg[6]  | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|LUControl   | curWriteAddrDelay5_reg[6]   | 11     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|LUControl   | curWriteAddr_reg[6]         | 6      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|LUControl   | writeByteEnDelay16_reg[127] | 16     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|LUControl   | writeByteEnDelay5_reg[127]  | 11     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|LUControl   | curWriteByteEn_reg[127]     | 5      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|LUControl   | curWriteEnDelay_reg[16]     | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | curWriteEn_reg              | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | curWriteSel_reg             | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | leftWriteEnDelay_reg[16]    | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | leftWriteEnDelay_reg[5]     | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | leftWriteEn_reg             | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | leftWriteSel_reg            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | topWriteAddrDelay5_reg[11]  | 27     | 12    | NO           | NO                 | YES               | 0      | 12      | 
|LUControl   | topWriteAddr_reg[11]        | 6      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|LUControl   | topWriteEnDelay_reg[5]      | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LUControl   | topWriteEn_reg              | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | topWriteSelDelay5_reg[4]    | 27     | 5     | NO           | NO                 | YES               | 0      | 5       | 
|LUControl   | topWriteSel_reg[4]          | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|LUControl   | topSourceSel_reg            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | diagEn_reg                  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LUControl   | MOEnDelay_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    34|
|2     |LUT1    |    10|
|3     |LUT2    |   100|
|4     |LUT3    |    99|
|5     |LUT4    |    92|
|6     |LUT5    |    87|
|7     |LUT6    |   123|
|8     |MUXF7   |     1|
|9     |SRL16E  |    78|
|10    |SRLC32E |    18|
|11    |FDRE    |   337|
|12    |FDSE    |    18|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   997|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1756.707 ; gain = 309.328 ; free physical = 246403 ; free virtual = 314184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1756.707 ; gain = 309.328 ; free physical = 246400 ; free virtual = 314181
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1756.707 ; gain = 309.328 ; free physical = 246412 ; free virtual = 314193
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1855.863 ; gain = 0.000 ; free physical = 246184 ; free virtual = 313965
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
316 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1855.863 ; gain = 408.582 ; free physical = 246221 ; free virtual = 314002
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2417.520 ; gain = 561.656 ; free physical = 246887 ; free virtual = 314667
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2417.520 ; gain = 0.000 ; free physical = 246881 ; free virtual = 314661
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2441.527 ; gain = 0.000 ; free physical = 246915 ; free virtual = 314695
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2512.594 ; gain = 0.000 ; free physical = 246646 ; free virtual = 314425

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: e77b85cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2512.594 ; gain = 0.000 ; free physical = 246646 ; free virtual = 314425

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e77b85cc

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2512.594 ; gain = 0.000 ; free physical = 246584 ; free virtual = 314363
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e77b85cc

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2512.594 ; gain = 0.000 ; free physical = 246582 ; free virtual = 314362
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b609a013

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2512.594 ; gain = 0.000 ; free physical = 246581 ; free virtual = 314360
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b609a013

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2512.594 ; gain = 0.000 ; free physical = 246581 ; free virtual = 314360
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 4ef58fca

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2512.594 ; gain = 0.000 ; free physical = 246583 ; free virtual = 314363
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 4ef58fca

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2512.594 ; gain = 0.000 ; free physical = 246583 ; free virtual = 314363
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2512.594 ; gain = 0.000 ; free physical = 246584 ; free virtual = 314363
Ending Logic Optimization Task | Checksum: 4ef58fca

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2512.594 ; gain = 0.000 ; free physical = 246584 ; free virtual = 314363

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 4ef58fca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2512.594 ; gain = 0.000 ; free physical = 246579 ; free virtual = 314359

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 4ef58fca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.594 ; gain = 0.000 ; free physical = 246579 ; free virtual = 314358

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.594 ; gain = 0.000 ; free physical = 246579 ; free virtual = 314358
Ending Netlist Obfuscation Task | Checksum: 4ef58fca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.594 ; gain = 0.000 ; free physical = 246579 ; free virtual = 314358
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2512.594 ; gain = 0.000 ; free physical = 246579 ; free virtual = 314358
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 4ef58fca
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module LUControl ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2528.586 ; gain = 0.000 ; free physical = 246550 ; free virtual = 314330
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2528.586 ; gain = 0.000 ; free physical = 246520 ; free virtual = 314300
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.122 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2528.586 ; gain = 0.000 ; free physical = 246469 ; free virtual = 314248
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2724.766 ; gain = 196.180 ; free physical = 246508 ; free virtual = 314287
Power optimization passes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2724.766 ; gain = 196.180 ; free physical = 246508 ; free virtual = 314287

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246507 ; free virtual = 314286


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design LUControl ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 11 accepted clusters 11

Number of Slice Registers augmented: 14 newly gated: 3 Total: 355
Number of SRLs augmented: 0  newly gated: 0 Total: 96
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/25 RAMS dropped: 0/0 Clusters dropped: 0/11 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: b668dda6

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246388 ; free virtual = 314167
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: b668dda6
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2724.766 ; gain = 212.172 ; free physical = 246459 ; free virtual = 314239
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28460064 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e71c04c4

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246500 ; free virtual = 314280
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: e71c04c4

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246502 ; free virtual = 314282
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 10372faef

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246519 ; free virtual = 314298
INFO: [Opt 31-389] Phase Remap created 3 cells and removed 6 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: e7bc4cb8

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246520 ; free virtual = 314300
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               3  |               6  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 31f7c10d

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246527 ; free virtual = 314307

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246528 ; free virtual = 314308
Ending Netlist Obfuscation Task | Checksum: 31f7c10d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246529 ; free virtual = 314309
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246322 ; free virtual = 314104
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a19fe2d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246322 ; free virtual = 314104
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246331 ; free virtual = 314113

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 66b66d35

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246291 ; free virtual = 314073

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 902027d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246335 ; free virtual = 314117

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 902027d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246335 ; free virtual = 314117
Phase 1 Placer Initialization | Checksum: 902027d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246335 ; free virtual = 314117

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1141b0c3e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246342 ; free virtual = 314124

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246304 ; free virtual = 314086

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: d5e7f507

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246303 ; free virtual = 314085
Phase 2 Global Placement | Checksum: a9486c8a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246302 ; free virtual = 314084

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a9486c8a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246302 ; free virtual = 314084

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1015c5686

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246301 ; free virtual = 314082

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 116b5d842

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246300 ; free virtual = 314082

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d620fec9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246298 ; free virtual = 314079

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1160a6433

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246284 ; free virtual = 314066

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c4095e3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246282 ; free virtual = 314064

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1036e0393

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246282 ; free virtual = 314064
Phase 3 Detail Placement | Checksum: 1036e0393

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246282 ; free virtual = 314064

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b0bad7a1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: b0bad7a1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246283 ; free virtual = 314064
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.262. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 874aa2ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246282 ; free virtual = 314064
Phase 4.1 Post Commit Optimization | Checksum: 874aa2ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246281 ; free virtual = 314063

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 874aa2ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246282 ; free virtual = 314065

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 874aa2ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246281 ; free virtual = 314066

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246281 ; free virtual = 314066
Phase 4.4 Final Placement Cleanup | Checksum: 6ff40730

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246280 ; free virtual = 314066
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 6ff40730

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246280 ; free virtual = 314065
Ending Placer Task | Checksum: 28289c32

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246294 ; free virtual = 314081
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246294 ; free virtual = 314081
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246261 ; free virtual = 314043
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246258 ; free virtual = 314040
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 246240 ; free virtual = 314024
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1ca37ff1 ConstDB: 0 ShapeSum: b851c41 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "start_in" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_in". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "loop_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "loop_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "loop_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "loop_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "loop_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "loop_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "loop_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "loop_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "loop_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "loop_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "loop_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "loop_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "loop_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "loop_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1358a2bce

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245921 ; free virtual = 313792
Post Restoration Checksum: NetGraph: e50a34c8 NumContArr: 507ff706 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1358a2bce

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245976 ; free virtual = 313848

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1358a2bce

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245942 ; free virtual = 313813

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1358a2bce

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245942 ; free virtual = 313813
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b642024a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245928 ; free virtual = 313799
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.424  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1e18be8ae

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245927 ; free virtual = 313798

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a9ba918d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245916 ; free virtual = 313787

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.284  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bbd027b8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245893 ; free virtual = 313765
Phase 4 Rip-up And Reroute | Checksum: 1bbd027b8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245893 ; free virtual = 313765

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1bbd027b8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245893 ; free virtual = 313765

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bbd027b8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245893 ; free virtual = 313765
Phase 5 Delay and Skew Optimization | Checksum: 1bbd027b8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245893 ; free virtual = 313765

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 208e14195

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245893 ; free virtual = 313764
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.284  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 208e14195

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245893 ; free virtual = 313764
Phase 6 Post Hold Fix | Checksum: 208e14195

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245893 ; free virtual = 313764

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0796314 %
  Global Horizontal Routing Utilization  = 0.105984 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13ddf5090

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245891 ; free virtual = 313763

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13ddf5090

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245890 ; free virtual = 313762

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1053b9de7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245886 ; free virtual = 313758

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.284  | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1053b9de7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245883 ; free virtual = 313754
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245909 ; free virtual = 313781

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245908 ; free virtual = 313780
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245908 ; free virtual = 313779
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245899 ; free virtual = 313773
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2724.766 ; gain = 0.000 ; free physical = 245899 ; free virtual = 313773
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2741.512 ; gain = 0.000 ; free physical = 245359 ; free virtual = 313234
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:34:06 2022...
