Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 1 dtrace file:

===========================================================================
..tick():::ENTER
ARESETN == w_start_wire
ARESETN == M_AXI_AWBURST
ARESETN == M_AXI_WVALID
ARESETN == M_AXI_BREADY
ARESETN == M_AXI_RREADY
ARESETN == aw_en
ARESETN == M_AXI_AWREADY_wire
ARESETN == M_AXI_WVALID_wire
ARESETN == M_AXI_RREADY_wire
ARESETN == W_DATA_TO_SERVE
ARESETN == W_B_TO_SERVE
ARESETN == W_CH_EN
ARESETN == AW_CH_EN
ARESETN == AW_ADDR_VALID_FLAG
S_AXI_CTRL_AWADDR == axi_awaddr
S_AXI_CTRL_AWVALID == S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID == S_AXI_CTRL_WVALID
S_AXI_CTRL_AWVALID == S_AXI_CTRL_BVALID
S_AXI_CTRL_AWVALID == r_start_wire
S_AXI_CTRL_AWVALID == reset_wire
S_AXI_CTRL_AWVALID == w_done_wire
S_AXI_CTRL_AWVALID == M_AXI_AWVALID
S_AXI_CTRL_AWVALID == M_AXI_WDATA
S_AXI_CTRL_AWVALID == M_AXI_WLAST
S_AXI_CTRL_AWVALID == M_AXI_BVALID
S_AXI_CTRL_AWVALID == M_AXI_ARID
S_AXI_CTRL_AWVALID == M_AXI_ARVALID
S_AXI_CTRL_AWVALID == M_AXI_RLAST
S_AXI_CTRL_AWVALID == M_AXI_RVALID
S_AXI_CTRL_AWVALID == i_config
S_AXI_CTRL_AWVALID == reg01_config
S_AXI_CTRL_AWVALID == reg02_r_anomaly
S_AXI_CTRL_AWVALID == reg04_w_anomaly
S_AXI_CTRL_AWVALID == reg05_w_anomaly
S_AXI_CTRL_AWVALID == M_AXI_AWVALID_wire
S_AXI_CTRL_AWVALID == M_AXI_WDATA_wire
S_AXI_CTRL_AWVALID == M_AXI_WLAST_wire
S_AXI_CTRL_AWVALID == M_AXI_BRESP_wire
S_AXI_CTRL_AWVALID == M_AXI_BVALID_wire
S_AXI_CTRL_AWVALID == M_AXI_RRESP_wire
S_AXI_CTRL_AWVALID == M_AXI_RLAST_wire
S_AXI_CTRL_AWVALID == M_AXI_RVALID_wire
S_AXI_CTRL_AWVALID == AW_STATE
S_AXI_CTRL_AWVALID == AR_STATE
S_AXI_CTRL_AWVALID == B_STATE
S_AXI_CTRL_AWVALID == R_STATE
S_AXI_CTRL_AWVALID == AW_ILLEGAL_REQ
S_AXI_CTRL_AWVALID == AR_ILLEGAL_REQ
S_AXI_CTRL_AWVALID == AW_CH_DIS
S_AXI_CTRL_AWVALID == AW_EN_RST
S_AXI_CTRL_AWVALID == AR_EN_RST
S_AXI_CTRL_AWVALID == reg0_config
S_AXI_CTRL_WSTRB == M_AXI_WSTRB
r_done_wire == M_AXI_ARBURST
r_done_wire == M_AXI_ARREADY_wire
r_done_wire == AR_CH_EN
r_done_wire == AR_ADDR_VALID_FLAG
M_AXI_AWADDR == M_AXI_AWADDR_wire
M_AXI_AWLEN == M_AXI_ARLEN_wire
M_AXI_ARCACHE == M_AXI_RDATA
reg00_config == reg_data_out
M_AXI_ARVALID_wire == AR_CH_DIS
AR_ILL_TRANS_FIL_PTR == AR_ILL_TRANS_SRV_PTR
shadow_o_data == shadow_S_AXI_CTRL_WDATA
shadow_o_data == shadow_S_AXI_CTRL_AWPROT
shadow_o_data == shadow_S_AXI_CTRL_AWADDR
shadow_o_data == shadow_w_burst_len_wire
shadow_o_data == shadow_M_AXI_AWADDR
shadow_o_data == shadow_reg16_r_config
shadow_o_data == shadow_reg17_r_config
shadow_o_data == shadow_r_burst_len_wire
shadow_o_data == shadow_w_num_trans_wire
shadow_o_data == shadow_r_num_trans_wire
shadow_o_data == shadow_w_base_addr_wire
shadow_o_data == shadow_r_base_addr_wire
shadow_o_data == shadow_S_AXI_CTRL_RRESP
shadow_o_data == shadow_S_AXI_CTRL_RDATA
shadow_o_data == shadow_M_AXI_RUSER
shadow_o_data == shadow_M_AXI_RRESP
shadow_o_data == shadow_M_AXI_RDATA
shadow_o_data == shadow_M_AXI_RID
shadow_o_data == shadow_M_AXI_ARUSER
shadow_o_data == shadow_M_AXI_ARQOS
shadow_o_data == shadow_M_AXI_ARPROT
shadow_o_data == shadow_M_AXI_ARCACHE
shadow_o_data == shadow_M_AXI_ARBURST
shadow_o_data == shadow_M_AXI_ARSIZE
shadow_o_data == shadow_M_AXI_ARLEN
shadow_o_data == shadow_M_AXI_ARADDR
shadow_o_data == shadow_internal_data
shadow_o_data == shadow_reg0_config
shadow_o_data == shadow_w_misb_clk_cycle_wire
shadow_o_data == shadow_AW_ADDR_VALID
shadow_o_data == shadow_AR_ILL_TRANS_SRV_PTR
shadow_o_data == shadow_AR_ILL_TRANS_FIL_PTR
shadow_o_data == shadow_AW_ILL_TRANS_SRV_PTR
shadow_o_data == shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_o_data == shadow_AW_ILL_TRANS_FIL_PTR
shadow_o_data == shadow_M_AXI_ARUSER_INT
shadow_o_data == shadow_M_AXI_ARQOS_INT
shadow_o_data == shadow_M_AXI_ARPROT_INT
shadow_o_data == shadow_M_AXI_ARCACHE_INT
shadow_o_data == shadow_M_AXI_ARBURST_INT
shadow_o_data == shadow_M_AXI_ARSIZE_INT
shadow_o_data == shadow_M_AXI_ARLEN_INT
shadow_o_data == shadow_M_AXI_ARADDR_INT
shadow_o_data == shadow_M_AXI_ARID_INT
shadow_o_data == shadow_M_AXI_AWUSER_INT
shadow_o_data == shadow_M_AXI_AWQOS_INT
shadow_o_data == shadow_M_AXI_AWPROT_INT
shadow_o_data == shadow_M_AXI_AWCACHE_INT
shadow_o_data == shadow_M_AXI_AWBURST_INT
shadow_o_data == shadow_M_AXI_AWSIZE_INT
shadow_o_data == shadow_M_AXI_AWLEN_INT
shadow_o_data == shadow_M_AXI_AWADDR_INT
shadow_o_data == shadow_M_AXI_AWID_INT
shadow_o_data == shadow_M_AXI_RUSER_wire
shadow_o_data == shadow_M_AXI_RRESP_wire
shadow_o_data == shadow_M_AXI_RDATA_wire
shadow_o_data == shadow_M_AXI_RID_wire
shadow_o_data == shadow_M_AXI_ARUSER_wire
shadow_o_data == shadow_M_AXI_ARQOS_wire
shadow_o_data == shadow_M_AXI_ARPROT_wire
shadow_o_data == shadow_M_AXI_ARCACHE_wire
shadow_o_data == shadow_M_AXI_ARBURST_wire
shadow_o_data == shadow_M_AXI_ARSIZE_wire
shadow_o_data == shadow_M_AXI_ARLEN_wire
shadow_o_data == shadow_M_AXI_ARADDR_wire
shadow_o_data == shadow_M_AXI_ARID_wire
shadow_o_data == shadow_M_AXI_BUSER_wire
shadow_o_data == shadow_M_AXI_BRESP_wire
shadow_o_data == shadow_M_AXI_BID_wire
shadow_o_data == shadow_M_AXI_WUSER_wire
shadow_o_data == shadow_M_AXI_WSTRB_wire
shadow_o_data == shadow_M_AXI_WDATA_wire
shadow_o_data == shadow_M_AXI_AWUSER_wire
shadow_o_data == shadow_M_AXI_AWQOS_wire
shadow_o_data == shadow_M_AXI_AWPROT_wire
shadow_o_data == shadow_M_AXI_AWCACHE_wire
shadow_o_data == shadow_M_AXI_AWBURST_wire
shadow_o_data == shadow_M_AXI_AWSIZE_wire
shadow_o_data == shadow_M_AXI_AWLEN_wire
shadow_o_data == shadow_M_AXI_AWADDR_wire
shadow_o_data == shadow_M_AXI_AWID_wire
shadow_o_data == shadow_reg_data_out
shadow_o_data == shadow_reg37_w_config
shadow_o_data == shadow_reg36_w_config
shadow_o_data == shadow_reg35_w_config
shadow_o_data == shadow_reg34_w_config
shadow_o_data == shadow_reg33_w_config
shadow_o_data == shadow_reg32_w_config
shadow_o_data == shadow_reg31_w_config
shadow_o_data == shadow_reg30_w_config
shadow_o_data == shadow_reg29_w_config
shadow_o_data == shadow_reg28_w_config
shadow_o_data == shadow_reg27_w_config
shadow_o_data == shadow_reg26_w_config
shadow_o_data == shadow_reg25_w_config
shadow_o_data == shadow_reg24_w_config
shadow_o_data == shadow_reg23_w_config
shadow_o_data == shadow_reg22_w_config
shadow_o_data == shadow_reg21_r_config
shadow_o_data == shadow_reg20_r_config
shadow_o_data == shadow_reg19_r_config
shadow_o_data == shadow_reg18_r_config
shadow_o_data == shadow_axi_awaddr
shadow_o_data == shadow_axi_bresp
shadow_o_data == shadow_axi_araddr
shadow_o_data == shadow_axi_rdata
shadow_o_data == shadow_S_AXI_CTRL_ARPROT
shadow_o_data == shadow_reg05_w_anomaly
shadow_o_data == shadow_S_AXI_CTRL_ARADDR
shadow_o_data == shadow_reg14_r_config
shadow_o_data == shadow_M_AXI_ARID
shadow_o_data == shadow_M_AXI_BUSER
shadow_o_data == shadow_M_AXI_BRESP
shadow_o_data == shadow_reg04_w_anomaly
shadow_o_data == shadow_reg03_r_anomaly
shadow_o_data == shadow_M_AXI_BID
shadow_o_data == shadow_M_AXI_WUSER
shadow_o_data == shadow_reg06_r_config
shadow_o_data == shadow_reg10_r_config
shadow_o_data == shadow_reg09_r_config
shadow_o_data == shadow_reg08_r_config
shadow_o_data == shadow_w_displ_wire
shadow_o_data == shadow_r_displ_wire
shadow_o_data == shadow_AR_HIGH_ADDR
shadow_o_data == shadow_AW_HIGH_ADDR
shadow_o_data == shadow_AR_ADDR_VALID
shadow_o_data == shadow_reg13_r_config
shadow_o_data == shadow_M_AXI_WDATA
shadow_o_data == shadow_S_AXI_CTRL_BRESP
shadow_o_data == shadow_M_AXI_AWID
shadow_o_data == shadow_S_AXI_CTRL_WSTRB
shadow_o_data == shadow_reg11_r_config
shadow_o_data == shadow_reg07_r_config
shadow_o_data == shadow_r_misb_clk_cycle_wire
shadow_o_data == shadow_w_phase_wire
shadow_o_data == shadow_r_phase_wire
shadow_o_data == shadow_w_max_outs_wire
shadow_o_data == shadow_r_max_outs_wire
shadow_o_data == shadow_reg02_r_anomaly
shadow_o_data == shadow_reg01_config
shadow_o_data == shadow_reg00_config
shadow_o_data == shadow_M_AXI_AWUSER
shadow_o_data == shadow_M_AXI_AWQOS
shadow_o_data == shadow_M_AXI_AWPROT
shadow_o_data == shadow_M_AXI_AWCACHE
shadow_o_data == shadow_M_AXI_AWBURST
shadow_o_data == shadow_M_AXI_AWSIZE
shadow_o_data == shadow_reg15_r_config
shadow_o_data == shadow_reg12_r_config
shadow_o_data == shadow_M_AXI_AWLEN
shadow_o_data == shadow_axi_rresp
shadow_o_data == shadow_ACLK
shadow_o_data == shadow_ARESETN
shadow_o_data == shadow_INTR_LINE_R
shadow_o_data == shadow_INTR_LINE_W
shadow_o_data == shadow_S_AXI_CTRL_AWVALID
shadow_o_data == shadow_S_AXI_CTRL_AWREADY
shadow_o_data == shadow_S_AXI_CTRL_WVALID
shadow_o_data == shadow_S_AXI_CTRL_WREADY
shadow_o_data == shadow_S_AXI_CTRL_BVALID
shadow_o_data == shadow_S_AXI_CTRL_BREADY
shadow_o_data == shadow_S_AXI_CTRL_ARVALID
shadow_o_data == shadow_S_AXI_CTRL_ARREADY
shadow_o_data == shadow_S_AXI_CTRL_RVALID
shadow_o_data == shadow_S_AXI_CTRL_RREADY
shadow_o_data == shadow_r_start_wire
shadow_o_data == shadow_w_start_wire
shadow_o_data == shadow_reset_wire
shadow_o_data == shadow_data_val_wire
shadow_o_data == shadow_w_done_wire
shadow_o_data == shadow_r_done_wire
shadow_o_data == shadow_M_AXI_AWLOCK
shadow_o_data == shadow_M_AXI_AWVALID
shadow_o_data == shadow_M_AXI_AWREADY
shadow_o_data == shadow_M_AXI_WLAST
shadow_o_data == shadow_M_AXI_WREADY
shadow_o_data == shadow_M_AXI_BVALID
shadow_o_data == shadow_M_AXI_BREADY
shadow_o_data == shadow_M_AXI_ARLOCK
shadow_o_data == shadow_M_AXI_ARVALID
shadow_o_data == shadow_M_AXI_ARREADY
shadow_o_data == shadow_M_AXI_RLAST
shadow_o_data == shadow_M_AXI_RVALID
shadow_o_data == shadow_M_AXI_RREADY
shadow_o_data == shadow_i_config
shadow_o_data == shadow_axi_awready
shadow_o_data == shadow_axi_wready
shadow_o_data == shadow_axi_bvalid
shadow_o_data == shadow_axi_arready
shadow_o_data == shadow_axi_rvalid
shadow_o_data == shadow_regXX_rden
shadow_o_data == shadow_regXX_wren
shadow_o_data == shadow_aw_en
shadow_o_data == shadow_M_AXI_AWLOCK_wire
shadow_o_data == shadow_M_AXI_AWVALID_wire
shadow_o_data == shadow_M_AXI_AWREADY_wire
shadow_o_data == shadow_M_AXI_WLAST_wire
shadow_o_data == shadow_M_AXI_WVALID_wire
shadow_o_data == shadow_M_AXI_WREADY_wire
shadow_o_data == shadow_M_AXI_BVALID_wire
shadow_o_data == shadow_M_AXI_BREADY_wire
shadow_o_data == shadow_M_AXI_ARLOCK_wire
shadow_o_data == shadow_M_AXI_ARVALID_wire
shadow_o_data == shadow_M_AXI_ARREADY_wire
shadow_o_data == shadow_M_AXI_RLAST_wire
shadow_o_data == shadow_M_AXI_RVALID_wire
shadow_o_data == shadow_M_AXI_RREADY_wire
shadow_o_data == shadow_M_AXI_AWLOCK_INT
shadow_o_data == shadow_M_AXI_ARLOCK_INT
shadow_o_data == shadow_AW_STATE
shadow_o_data == shadow_AR_STATE
shadow_o_data == shadow_B_STATE
shadow_o_data == shadow_R_STATE
shadow_o_data == shadow_AW_ILLEGAL_REQ
shadow_o_data == shadow_AR_ILLEGAL_REQ
shadow_o_data == shadow_W_B_TO_SERVE
shadow_o_data == shadow_AW_CH_EN
shadow_o_data == shadow_AR_CH_EN
shadow_o_data == shadow_AW_CH_DIS
shadow_o_data == shadow_AR_CH_DIS
shadow_o_data == shadow_AW_EN_RST
shadow_o_data == shadow_AR_EN_RST
shadow_o_data == shadow_AW_ADDR_VALID_FLAG
shadow_o_data == shadow_AR_ADDR_VALID_FLAG
shadow_M_AXI_WSTRB == shadow_M_AXI_WVALID
shadow_M_AXI_WSTRB == shadow_W_DATA_TO_SERVE
shadow_M_AXI_WSTRB == shadow_W_CH_EN
ARESETN == 1
S_AXI_CTRL_AWADDR one of { 0, 4 }
S_AXI_CTRL_AWVALID == 0
S_AXI_CTRL_WDATA one of { 1, 4294967295L }
S_AXI_CTRL_WSTRB == 15
r_base_addr_wire one of { 608376433, 1995491762, 3053805654L }
w_base_addr_wire one of { 1439568302, 2366902304L, 3710927468L }
r_done_wire one of { 0, 1 }
M_AXI_AWLEN == 8
M_AXI_AWSIZE == 2
M_AXI_AWCACHE == 3
M_AXI_ARADDR one of { 0, 608376541, 3053805762L }
M_AXI_ARLEN one of { 0, 8 }
M_AXI_ARSIZE one of { 0, 2 }
M_AXI_ARCACHE one of { 0, 3 }
o_data == 4294901760L
reg00_config == 4294967295L
reg03_r_anomaly one of { 0, 12582920 }
reg06_r_config == 1073750016
reg10_r_config == 2684383232L
reg22_w_config == 2952790016L
reg25_w_config == 4026580992L
byte_index == 4
M_AXI_ARADDR_wire one of { 608376541, 1995491798, 3053805762L }
M_AXI_ARVALID_wire one of { 0, 1 }
AW_ILL_TRANS_FIL_PTR one of { 1, 4 }
AW_ILL_DATA_TRANS_SRV_PTR >= 0
AW_ILL_TRANS_SRV_PTR one of { 0, 1, 2 }
AR_ILL_TRANS_FIL_PTR one of { 1, 4 }
AW_ADDR_VALID one of { 1, 9 }
AR_ADDR_VALID one of { 0, 1, 16 }
AR_HIGH_ADDR one of { 5889, 24806, 51706 }
internal_data == 65535
shadow_o_data == 0
shadow_M_AXI_WSTRB == 1
DERIVED_taint_reg_count == 4
DERIVED_taint_reg_delta one of { -2, 1 }
ARESETN != S_AXI_CTRL_AWADDR
ARESETN <= S_AXI_CTRL_WDATA
ARESETN < r_base_addr_wire
ARESETN < w_base_addr_wire
ARESETN >= r_done_wire
ARESETN < M_AXI_AWADDR
ARESETN != M_AXI_ARADDR
ARESETN != M_AXI_ARLEN
ARESETN != M_AXI_ARSIZE
ARESETN != M_AXI_ARCACHE
ARESETN != reg03_r_anomaly
ARESETN < M_AXI_ARADDR_wire
ARESETN >= M_AXI_ARVALID_wire
ARESETN <= AW_ILL_TRANS_FIL_PTR
ARESETN <= AR_ILL_TRANS_FIL_PTR
ARESETN <= AW_ADDR_VALID
ARESETN < AW_HIGH_ADDR
ARESETN < AR_HIGH_ADDR
S_AXI_CTRL_AWADDR >= S_AXI_CTRL_AWVALID
S_AXI_CTRL_AWADDR != S_AXI_CTRL_WDATA
S_AXI_CTRL_AWADDR < S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWADDR < r_base_addr_wire
S_AXI_CTRL_AWADDR < w_base_addr_wire
S_AXI_CTRL_AWADDR != r_done_wire
S_AXI_CTRL_AWADDR < M_AXI_AWADDR
S_AXI_CTRL_AWADDR < M_AXI_AWLEN
S_AXI_CTRL_AWADDR != M_AXI_AWSIZE
S_AXI_CTRL_AWADDR != M_AXI_AWCACHE
S_AXI_CTRL_AWADDR != M_AXI_ARADDR
S_AXI_CTRL_AWADDR != M_AXI_ARLEN
S_AXI_CTRL_AWADDR != M_AXI_ARSIZE
S_AXI_CTRL_AWADDR != M_AXI_ARCACHE
S_AXI_CTRL_AWADDR < o_data
S_AXI_CTRL_AWADDR < reg00_config
S_AXI_CTRL_AWADDR <= reg03_r_anomaly
S_AXI_CTRL_AWADDR < reg06_r_config
S_AXI_CTRL_AWADDR < reg10_r_config
S_AXI_CTRL_AWADDR < reg22_w_config
S_AXI_CTRL_AWADDR < reg25_w_config
S_AXI_CTRL_AWADDR <= byte_index
S_AXI_CTRL_AWADDR < M_AXI_ARADDR_wire
S_AXI_CTRL_AWADDR >= M_AXI_ARVALID_wire
S_AXI_CTRL_AWADDR != AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_AWADDR != AW_ADDR_VALID
S_AXI_CTRL_AWADDR != AR_ADDR_VALID
S_AXI_CTRL_AWADDR < AW_HIGH_ADDR
S_AXI_CTRL_AWADDR < AR_HIGH_ADDR
S_AXI_CTRL_AWADDR < internal_data
S_AXI_CTRL_AWVALID < S_AXI_CTRL_WDATA
S_AXI_CTRL_AWVALID < r_base_addr_wire
S_AXI_CTRL_AWVALID < w_base_addr_wire
S_AXI_CTRL_AWVALID <= r_done_wire
S_AXI_CTRL_AWVALID < M_AXI_AWADDR
S_AXI_CTRL_AWVALID <= M_AXI_ARADDR
S_AXI_CTRL_AWVALID <= M_AXI_ARLEN
S_AXI_CTRL_AWVALID <= M_AXI_ARSIZE
S_AXI_CTRL_AWVALID <= M_AXI_ARCACHE
S_AXI_CTRL_AWVALID <= reg03_r_anomaly
S_AXI_CTRL_AWVALID < M_AXI_ARADDR_wire
S_AXI_CTRL_AWVALID <= M_AXI_ARVALID_wire
S_AXI_CTRL_AWVALID < AW_ILL_TRANS_FIL_PTR
S_AXI_CTRL_AWVALID <= AW_ILL_DATA_TRANS_SRV_PTR
S_AXI_CTRL_AWVALID <= AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_AWVALID < AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_AWVALID < AW_ADDR_VALID
S_AXI_CTRL_AWVALID <= AR_ADDR_VALID
S_AXI_CTRL_AWVALID < AW_HIGH_ADDR
S_AXI_CTRL_AWVALID < AR_HIGH_ADDR
S_AXI_CTRL_WDATA != S_AXI_CTRL_WSTRB
S_AXI_CTRL_WDATA != r_base_addr_wire
S_AXI_CTRL_WDATA != w_base_addr_wire
S_AXI_CTRL_WDATA > r_done_wire
S_AXI_CTRL_WDATA != M_AXI_AWADDR
S_AXI_CTRL_WDATA != M_AXI_AWLEN
S_AXI_CTRL_WDATA != M_AXI_AWSIZE
S_AXI_CTRL_WDATA != M_AXI_AWCACHE
S_AXI_CTRL_WDATA > M_AXI_ARADDR
S_AXI_CTRL_WDATA > M_AXI_ARLEN
S_AXI_CTRL_WDATA > M_AXI_ARSIZE
S_AXI_CTRL_WDATA > M_AXI_ARCACHE
S_AXI_CTRL_WDATA != o_data
S_AXI_CTRL_WDATA <= reg00_config
S_AXI_CTRL_WDATA != reg03_r_anomaly
S_AXI_CTRL_WDATA != reg06_r_config
S_AXI_CTRL_WDATA != reg10_r_config
S_AXI_CTRL_WDATA != reg22_w_config
S_AXI_CTRL_WDATA != reg25_w_config
S_AXI_CTRL_WDATA != byte_index
S_AXI_CTRL_WDATA != M_AXI_ARADDR_wire
S_AXI_CTRL_WDATA >= M_AXI_ARVALID_wire
S_AXI_CTRL_WDATA >= AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_WDATA >= AW_ADDR_VALID
S_AXI_CTRL_WDATA > AR_ADDR_VALID
S_AXI_CTRL_WDATA != AW_HIGH_ADDR
S_AXI_CTRL_WDATA != AR_HIGH_ADDR
S_AXI_CTRL_WDATA != internal_data
S_AXI_CTRL_WSTRB < r_base_addr_wire
S_AXI_CTRL_WSTRB < w_base_addr_wire
S_AXI_CTRL_WSTRB > r_done_wire
S_AXI_CTRL_WSTRB < M_AXI_AWADDR
S_AXI_CTRL_WSTRB != M_AXI_ARADDR
S_AXI_CTRL_WSTRB > M_AXI_ARLEN
S_AXI_CTRL_WSTRB > M_AXI_ARSIZE
S_AXI_CTRL_WSTRB > M_AXI_ARCACHE
S_AXI_CTRL_WSTRB != reg03_r_anomaly
S_AXI_CTRL_WSTRB < M_AXI_ARADDR_wire
S_AXI_CTRL_WSTRB > M_AXI_ARVALID_wire
S_AXI_CTRL_WSTRB > AW_ILL_TRANS_FIL_PTR
S_AXI_CTRL_WSTRB > AW_ILL_DATA_TRANS_SRV_PTR
S_AXI_CTRL_WSTRB > AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_WSTRB > AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_WSTRB > AW_ADDR_VALID
S_AXI_CTRL_WSTRB != AR_ADDR_VALID
S_AXI_CTRL_WSTRB < AW_HIGH_ADDR
S_AXI_CTRL_WSTRB < AR_HIGH_ADDR
r_base_addr_wire < w_base_addr_wire
r_base_addr_wire > r_done_wire
r_base_addr_wire < M_AXI_AWADDR
r_base_addr_wire > M_AXI_AWLEN
r_base_addr_wire > M_AXI_AWSIZE
r_base_addr_wire > M_AXI_AWCACHE
r_base_addr_wire != M_AXI_ARADDR
r_base_addr_wire > M_AXI_ARLEN
r_base_addr_wire > M_AXI_ARSIZE
r_base_addr_wire > M_AXI_ARCACHE
r_base_addr_wire < o_data
r_base_addr_wire < reg00_config
r_base_addr_wire > reg03_r_anomaly
r_base_addr_wire != reg06_r_config
r_base_addr_wire != reg10_r_config
r_base_addr_wire != reg22_w_config
r_base_addr_wire < reg25_w_config
r_base_addr_wire > byte_index
r_base_addr_wire < M_AXI_ARADDR_wire
r_base_addr_wire > M_AXI_ARVALID_wire
r_base_addr_wire > AW_ILL_TRANS_FIL_PTR
r_base_addr_wire > AW_ILL_DATA_TRANS_SRV_PTR
r_base_addr_wire > AW_ILL_TRANS_SRV_PTR
r_base_addr_wire > AR_ILL_TRANS_FIL_PTR
r_base_addr_wire > AW_ADDR_VALID
r_base_addr_wire > AR_ADDR_VALID
r_base_addr_wire > AW_HIGH_ADDR
r_base_addr_wire > AR_HIGH_ADDR
r_base_addr_wire > internal_data
w_base_addr_wire > r_done_wire
w_base_addr_wire <= M_AXI_AWADDR
w_base_addr_wire > M_AXI_AWLEN
w_base_addr_wire > M_AXI_AWSIZE
w_base_addr_wire > M_AXI_AWCACHE
w_base_addr_wire > M_AXI_ARADDR
w_base_addr_wire > M_AXI_ARLEN
w_base_addr_wire > M_AXI_ARSIZE
w_base_addr_wire > M_AXI_ARCACHE
w_base_addr_wire < o_data
w_base_addr_wire < reg00_config
w_base_addr_wire > reg03_r_anomaly
w_base_addr_wire > reg06_r_config
w_base_addr_wire != reg10_r_config
w_base_addr_wire != reg22_w_config
w_base_addr_wire < reg25_w_config
w_base_addr_wire > byte_index
w_base_addr_wire > M_AXI_ARADDR_wire
w_base_addr_wire > M_AXI_ARVALID_wire
w_base_addr_wire > AW_ILL_TRANS_FIL_PTR
w_base_addr_wire > AW_ILL_DATA_TRANS_SRV_PTR
w_base_addr_wire > AW_ILL_TRANS_SRV_PTR
w_base_addr_wire > AR_ILL_TRANS_FIL_PTR
w_base_addr_wire > AW_ADDR_VALID
w_base_addr_wire > AR_ADDR_VALID
w_base_addr_wire > AW_HIGH_ADDR
w_base_addr_wire > AR_HIGH_ADDR
w_base_addr_wire > internal_data
r_done_wire < M_AXI_AWADDR
r_done_wire < M_AXI_AWLEN
r_done_wire < M_AXI_AWSIZE
r_done_wire < M_AXI_AWCACHE
r_done_wire <= M_AXI_ARADDR
r_done_wire <= M_AXI_ARLEN
r_done_wire <= M_AXI_ARSIZE
r_done_wire <= M_AXI_ARCACHE
r_done_wire < o_data
r_done_wire < reg00_config
r_done_wire != reg03_r_anomaly
r_done_wire < reg06_r_config
r_done_wire < reg10_r_config
r_done_wire < reg22_w_config
r_done_wire < reg25_w_config
r_done_wire < byte_index
r_done_wire < M_AXI_ARADDR_wire
r_done_wire != M_AXI_ARVALID_wire
r_done_wire <= AW_ILL_TRANS_FIL_PTR
r_done_wire < AR_ILL_TRANS_FIL_PTR
r_done_wire <= AW_ADDR_VALID
r_done_wire <= AR_ADDR_VALID
r_done_wire < AW_HIGH_ADDR
r_done_wire < AR_HIGH_ADDR
r_done_wire < internal_data
M_AXI_AWADDR > M_AXI_AWLEN
M_AXI_AWADDR % M_AXI_AWSIZE == 0
M_AXI_AWADDR > M_AXI_AWSIZE
M_AXI_AWADDR > M_AXI_AWCACHE
M_AXI_AWADDR > M_AXI_ARADDR
M_AXI_AWADDR > M_AXI_ARLEN
M_AXI_AWADDR > M_AXI_ARSIZE
M_AXI_AWADDR > M_AXI_ARCACHE
M_AXI_AWADDR < o_data
M_AXI_AWADDR < reg00_config
M_AXI_AWADDR > reg03_r_anomaly
M_AXI_AWADDR > reg06_r_config
M_AXI_AWADDR != reg10_r_config
M_AXI_AWADDR != reg22_w_config
M_AXI_AWADDR < reg25_w_config
M_AXI_AWADDR > byte_index
M_AXI_AWADDR > M_AXI_ARADDR_wire
M_AXI_AWADDR > M_AXI_ARVALID_wire
M_AXI_AWADDR > AW_ILL_TRANS_FIL_PTR
M_AXI_AWADDR > AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWADDR > AW_ILL_TRANS_SRV_PTR
M_AXI_AWADDR > AR_ILL_TRANS_FIL_PTR
M_AXI_AWADDR > AW_ADDR_VALID
M_AXI_AWADDR > AR_ADDR_VALID
M_AXI_AWADDR > AW_HIGH_ADDR
M_AXI_AWADDR > AR_HIGH_ADDR
M_AXI_AWADDR > internal_data
M_AXI_AWLEN != M_AXI_ARADDR
M_AXI_AWLEN >= M_AXI_ARLEN
M_AXI_AWLEN > M_AXI_ARSIZE
M_AXI_AWLEN > M_AXI_ARCACHE
M_AXI_AWLEN != reg03_r_anomaly
M_AXI_AWLEN < M_AXI_ARADDR_wire
M_AXI_AWLEN > M_AXI_ARVALID_wire
M_AXI_AWLEN > AW_ILL_TRANS_FIL_PTR
M_AXI_AWLEN > AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWLEN > AW_ILL_TRANS_SRV_PTR
M_AXI_AWLEN > AR_ILL_TRANS_FIL_PTR
M_AXI_AWLEN != AW_ADDR_VALID
M_AXI_AWLEN != AR_ADDR_VALID
M_AXI_AWLEN < AW_HIGH_ADDR
M_AXI_AWLEN < AR_HIGH_ADDR
M_AXI_AWSIZE != M_AXI_ARADDR
M_AXI_AWSIZE != M_AXI_ARLEN
M_AXI_AWSIZE >= M_AXI_ARSIZE
M_AXI_AWSIZE != M_AXI_ARCACHE
M_AXI_AWSIZE != reg03_r_anomaly
M_AXI_AWSIZE < M_AXI_ARADDR_wire
M_AXI_AWSIZE > M_AXI_ARVALID_wire
M_AXI_AWSIZE != AW_ILL_TRANS_FIL_PTR
M_AXI_AWSIZE >= AW_ILL_TRANS_SRV_PTR
M_AXI_AWSIZE != AR_ILL_TRANS_FIL_PTR
M_AXI_AWSIZE != AW_ADDR_VALID
M_AXI_AWSIZE != AR_ADDR_VALID
AW_HIGH_ADDR % M_AXI_AWSIZE == 0
M_AXI_AWSIZE < AW_HIGH_ADDR
M_AXI_AWSIZE < AR_HIGH_ADDR
M_AXI_AWCACHE != M_AXI_ARADDR
M_AXI_AWCACHE != M_AXI_ARLEN
M_AXI_AWCACHE > M_AXI_ARSIZE
M_AXI_AWCACHE >= M_AXI_ARCACHE
M_AXI_AWCACHE != reg03_r_anomaly
M_AXI_AWCACHE < M_AXI_ARADDR_wire
M_AXI_AWCACHE > M_AXI_ARVALID_wire
M_AXI_AWCACHE != AW_ILL_TRANS_FIL_PTR
M_AXI_AWCACHE >= AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWCACHE > AW_ILL_TRANS_SRV_PTR
M_AXI_AWCACHE != AR_ILL_TRANS_FIL_PTR
M_AXI_AWCACHE != AW_ADDR_VALID
M_AXI_AWCACHE != AR_ADDR_VALID
M_AXI_AWCACHE < AW_HIGH_ADDR
M_AXI_AWCACHE < AR_HIGH_ADDR
M_AXI_ARADDR >= M_AXI_ARLEN
M_AXI_ARADDR >= M_AXI_ARSIZE
M_AXI_ARADDR >= M_AXI_ARCACHE
M_AXI_ARADDR < o_data
M_AXI_ARADDR < reg00_config
M_AXI_ARADDR != reg03_r_anomaly
M_AXI_ARADDR != reg06_r_config
M_AXI_ARADDR != reg10_r_config
M_AXI_ARADDR != reg22_w_config
M_AXI_ARADDR < reg25_w_config
M_AXI_ARADDR != byte_index
M_AXI_ARADDR % M_AXI_ARADDR_wire == 0
M_AXI_ARADDR <= M_AXI_ARADDR_wire
M_AXI_ARADDR != M_AXI_ARVALID_wire
M_AXI_ARADDR != AW_ILL_TRANS_FIL_PTR
M_AXI_ARADDR != AR_ILL_TRANS_FIL_PTR
M_AXI_ARADDR != AW_ADDR_VALID
M_AXI_ARADDR >= AR_ADDR_VALID
M_AXI_ARADDR != AW_HIGH_ADDR
M_AXI_ARADDR != AR_HIGH_ADDR
M_AXI_ARADDR != internal_data
M_AXI_ARLEN >= M_AXI_ARSIZE
M_AXI_ARLEN >= M_AXI_ARCACHE
M_AXI_ARLEN < o_data
M_AXI_ARLEN < reg00_config
M_AXI_ARLEN != reg03_r_anomaly
M_AXI_ARLEN < reg06_r_config
M_AXI_ARLEN < reg10_r_config
M_AXI_ARLEN < reg22_w_config
M_AXI_ARLEN < reg25_w_config
M_AXI_ARLEN != byte_index
M_AXI_ARLEN < M_AXI_ARADDR_wire
M_AXI_ARLEN != M_AXI_ARVALID_wire
M_AXI_ARLEN != AW_ILL_TRANS_FIL_PTR
M_AXI_ARLEN != AR_ILL_TRANS_FIL_PTR
M_AXI_ARLEN != AW_ADDR_VALID
M_AXI_ARLEN < AW_HIGH_ADDR
M_AXI_ARLEN < AR_HIGH_ADDR
M_AXI_ARLEN < internal_data
M_AXI_ARSIZE <= M_AXI_ARCACHE
M_AXI_ARSIZE < o_data
M_AXI_ARSIZE < reg00_config
M_AXI_ARSIZE != reg03_r_anomaly
M_AXI_ARSIZE < reg06_r_config
M_AXI_ARSIZE < reg10_r_config
M_AXI_ARSIZE < reg22_w_config
M_AXI_ARSIZE < reg25_w_config
M_AXI_ARSIZE < byte_index
M_AXI_ARSIZE < M_AXI_ARADDR_wire
M_AXI_ARSIZE != M_AXI_ARVALID_wire
M_AXI_ARSIZE != AW_ILL_TRANS_FIL_PTR
M_AXI_ARSIZE < AR_ILL_TRANS_FIL_PTR
M_AXI_ARSIZE != AW_ADDR_VALID
M_AXI_ARSIZE < AW_HIGH_ADDR
M_AXI_ARSIZE < AR_HIGH_ADDR
M_AXI_ARSIZE < internal_data
M_AXI_ARCACHE < o_data
M_AXI_ARCACHE < reg00_config
M_AXI_ARCACHE != reg03_r_anomaly
M_AXI_ARCACHE < reg06_r_config
M_AXI_ARCACHE < reg10_r_config
M_AXI_ARCACHE < reg22_w_config
M_AXI_ARCACHE < reg25_w_config
M_AXI_ARCACHE < byte_index
M_AXI_ARCACHE < M_AXI_ARADDR_wire
M_AXI_ARCACHE != M_AXI_ARVALID_wire
M_AXI_ARCACHE != AW_ILL_TRANS_FIL_PTR
M_AXI_ARCACHE < AR_ILL_TRANS_FIL_PTR
M_AXI_ARCACHE != AW_ADDR_VALID
M_AXI_ARCACHE < AW_HIGH_ADDR
M_AXI_ARCACHE < AR_HIGH_ADDR
M_AXI_ARCACHE < internal_data
o_data > reg03_r_anomaly
o_data > M_AXI_ARADDR_wire
o_data > M_AXI_ARVALID_wire
o_data > AW_ILL_TRANS_FIL_PTR
o_data > AW_ILL_DATA_TRANS_SRV_PTR
o_data > AW_ILL_TRANS_SRV_PTR
o_data > AR_ILL_TRANS_FIL_PTR
o_data > AW_ADDR_VALID
o_data > AR_ADDR_VALID
o_data > AW_HIGH_ADDR
o_data > AR_HIGH_ADDR
reg00_config > reg03_r_anomaly
reg00_config > M_AXI_ARADDR_wire
reg00_config > M_AXI_ARVALID_wire
reg00_config > AW_ILL_TRANS_FIL_PTR
reg00_config > AW_ILL_DATA_TRANS_SRV_PTR
reg00_config > AW_ILL_TRANS_SRV_PTR
reg00_config > AR_ILL_TRANS_FIL_PTR
reg00_config > AW_ADDR_VALID
reg00_config > AR_ADDR_VALID
reg00_config > AW_HIGH_ADDR
reg00_config > AR_HIGH_ADDR
reg03_r_anomaly < reg06_r_config
reg03_r_anomaly < reg10_r_config
reg03_r_anomaly < reg22_w_config
reg03_r_anomaly < reg25_w_config
reg03_r_anomaly != byte_index
reg03_r_anomaly < M_AXI_ARADDR_wire
reg03_r_anomaly >= M_AXI_ARVALID_wire
reg03_r_anomaly != AW_ILL_TRANS_FIL_PTR
reg03_r_anomaly != AR_ILL_TRANS_FIL_PTR
reg03_r_anomaly != AW_ADDR_VALID
reg03_r_anomaly != AR_ADDR_VALID
reg03_r_anomaly != AW_HIGH_ADDR
reg03_r_anomaly != AR_HIGH_ADDR
reg03_r_anomaly != internal_data
reg06_r_config != M_AXI_ARADDR_wire
reg06_r_config > M_AXI_ARVALID_wire
reg06_r_config > AW_ILL_TRANS_FIL_PTR
reg06_r_config > AW_ILL_DATA_TRANS_SRV_PTR
reg06_r_config > AW_ILL_TRANS_SRV_PTR
reg06_r_config > AR_ILL_TRANS_FIL_PTR
reg06_r_config > AW_ADDR_VALID
reg06_r_config > AR_ADDR_VALID
reg06_r_config > AW_HIGH_ADDR
reg06_r_config > AR_HIGH_ADDR
reg10_r_config != M_AXI_ARADDR_wire
reg10_r_config > M_AXI_ARVALID_wire
reg10_r_config > AW_ILL_TRANS_FIL_PTR
reg10_r_config > AW_ILL_DATA_TRANS_SRV_PTR
reg10_r_config > AW_ILL_TRANS_SRV_PTR
reg10_r_config > AR_ILL_TRANS_FIL_PTR
reg10_r_config > AW_ADDR_VALID
reg10_r_config > AR_ADDR_VALID
reg10_r_config > AW_HIGH_ADDR
reg10_r_config > AR_HIGH_ADDR
reg22_w_config != M_AXI_ARADDR_wire
reg22_w_config > M_AXI_ARVALID_wire
reg22_w_config > AW_ILL_TRANS_FIL_PTR
reg22_w_config > AW_ILL_DATA_TRANS_SRV_PTR
reg22_w_config > AW_ILL_TRANS_SRV_PTR
reg22_w_config > AR_ILL_TRANS_FIL_PTR
reg22_w_config > AW_ADDR_VALID
reg22_w_config > AR_ADDR_VALID
reg22_w_config > AW_HIGH_ADDR
reg22_w_config > AR_HIGH_ADDR
reg25_w_config > M_AXI_ARADDR_wire
reg25_w_config > M_AXI_ARVALID_wire
reg25_w_config > AW_ILL_TRANS_FIL_PTR
reg25_w_config > AW_ILL_DATA_TRANS_SRV_PTR
reg25_w_config > AW_ILL_TRANS_SRV_PTR
reg25_w_config > AR_ILL_TRANS_FIL_PTR
reg25_w_config > AW_ADDR_VALID
reg25_w_config > AR_ADDR_VALID
reg25_w_config > AW_HIGH_ADDR
reg25_w_config > AR_HIGH_ADDR
byte_index < M_AXI_ARADDR_wire
byte_index > M_AXI_ARVALID_wire
byte_index >= AW_ILL_TRANS_FIL_PTR
byte_index > AW_ILL_DATA_TRANS_SRV_PTR
byte_index > AW_ILL_TRANS_SRV_PTR
byte_index >= AR_ILL_TRANS_FIL_PTR
byte_index != AW_ADDR_VALID
byte_index != AR_ADDR_VALID
byte_index < AW_HIGH_ADDR
byte_index < AR_HIGH_ADDR
M_AXI_ARADDR_wire > M_AXI_ARVALID_wire
M_AXI_ARADDR_wire > AW_ILL_TRANS_FIL_PTR
M_AXI_ARADDR_wire > AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_ARADDR_wire > AW_ILL_TRANS_SRV_PTR
M_AXI_ARADDR_wire > AR_ILL_TRANS_FIL_PTR
M_AXI_ARADDR_wire > AW_ADDR_VALID
M_AXI_ARADDR_wire > AR_ADDR_VALID
M_AXI_ARADDR_wire > AW_HIGH_ADDR
M_AXI_ARADDR_wire > AR_HIGH_ADDR
M_AXI_ARADDR_wire > internal_data
M_AXI_ARVALID_wire <= AW_ILL_TRANS_FIL_PTR
M_AXI_ARVALID_wire <= AR_ILL_TRANS_FIL_PTR
M_AXI_ARVALID_wire <= AW_ADDR_VALID
M_AXI_ARVALID_wire != AR_ADDR_VALID
M_AXI_ARVALID_wire < AW_HIGH_ADDR
M_AXI_ARVALID_wire < AR_HIGH_ADDR
M_AXI_ARVALID_wire < internal_data
AW_ILL_TRANS_FIL_PTR > AW_ILL_DATA_TRANS_SRV_PTR
AW_ILL_TRANS_FIL_PTR > AW_ILL_TRANS_SRV_PTR
AW_ILL_TRANS_FIL_PTR < AW_HIGH_ADDR
AW_ILL_TRANS_FIL_PTR < AR_HIGH_ADDR
AW_ILL_TRANS_FIL_PTR < internal_data
AW_ILL_DATA_TRANS_SRV_PTR >= AW_ILL_TRANS_SRV_PTR
AW_ILL_DATA_TRANS_SRV_PTR < AW_HIGH_ADDR
AW_ILL_DATA_TRANS_SRV_PTR < AR_HIGH_ADDR
AW_ILL_DATA_TRANS_SRV_PTR < internal_data
AW_ILL_TRANS_SRV_PTR < AW_HIGH_ADDR
AW_ILL_TRANS_SRV_PTR < AR_HIGH_ADDR
AW_ILL_TRANS_SRV_PTR < internal_data
AR_ILL_TRANS_FIL_PTR != AR_ADDR_VALID
AR_ILL_TRANS_FIL_PTR < AW_HIGH_ADDR
AR_ILL_TRANS_FIL_PTR < AR_HIGH_ADDR
AR_ILL_TRANS_FIL_PTR < internal_data
AW_ADDR_VALID < AW_HIGH_ADDR
AW_ADDR_VALID < AR_HIGH_ADDR
AW_ADDR_VALID < internal_data
AR_ADDR_VALID < AW_HIGH_ADDR
AR_ADDR_VALID < AR_HIGH_ADDR
AR_ADDR_VALID < internal_data
AW_HIGH_ADDR < AR_HIGH_ADDR
AW_HIGH_ADDR < internal_data
AR_HIGH_ADDR < internal_data
DERIVED_taint_reg_count > DERIVED_taint_reg_delta
DERIVED_taint_reg_count < DERIVED_vcd_timestamp
DERIVED_taint_reg_delta < DERIVED_vcd_timestamp
2.20726900128509664E17 * S_AXI_CTRL_AWADDR - 2.271359274E9 * r_base_addr_wire + 2.445429221E9 * M_AXI_AWADDR - 2.13852093815856307E18 == 0
9.123929071771049E17 * S_AXI_CTRL_AWADDR - 2.445429221E9 * M_AXI_AWADDR + 2.271359274E9 * M_AXI_ARADDR + 2.13852069285176141E18 == 0
2.20726859244042752E17 * S_AXI_CTRL_AWADDR + 2.445429221E9 * M_AXI_AWADDR - 2.271359274E9 * M_AXI_ARADDR_wire - 2.13852069285176141E18 == 0
2.1631122635256E13 * S_AXI_CTRL_AWADDR + 18917 * M_AXI_AWADDR - 2.271359274E9 * AR_HIGH_ADDR - 1.3856278804348E13 == 0
2.271359274E9 * r_base_addr_wire + 8.8290760051403866E17 * r_done_wire - 2.445429221E9 * M_AXI_AWADDR + 1.25561333764452429E18 == 0
2.271359274E9 * r_base_addr_wire - 2.445429221E9 * M_AXI_AWADDR + 4.4145380025701933E17 * M_AXI_ARSIZE + 1.25561333764452429E18 == 0
2.271359274E9 * r_base_addr_wire - 2.445429221E9 * M_AXI_AWADDR + 2.9430253350467955E17 * M_AXI_ARCACHE + 1.25561333764452429E18 == 0
2.271359274E9 * r_base_addr_wire - 2.445429221E9 * M_AXI_AWADDR - 8.8290760051403866E17 * M_AXI_ARVALID_wire + 2.13852093815856307E18 == 0
2.271359274E9 * r_base_addr_wire - 2.445429221E9 * M_AXI_AWADDR + 2.9430253350467955E17 * AR_ILL_TRANS_FIL_PTR + 9.6131080413984474E17 == 0
w_base_addr_wire - M_AXI_AWADDR + 36 * AW_ILL_TRANS_FIL_PTR - 36 == 0
3.6495716287084196E18 * r_done_wire + 2.445429221E9 * M_AXI_AWADDR - 2.271359274E9 * M_AXI_ARADDR - 5.7880923215601807E18 == 0
8.8290743697617101E17 * r_done_wire - 2.445429221E9 * M_AXI_AWADDR + 2.271359274E9 * M_AXI_ARADDR_wire + 1.25561325587559066E18 == 0
8.6524490541024E13 * r_done_wire - 18917 * M_AXI_AWADDR + 2.271359274E9 * AR_HIGH_ADDR - 7.2668211736676E13 == 0
2.445429221E9 * M_AXI_AWADDR - 2.271359274E9 * M_AXI_ARADDR - 3.6495716287084196E18 * M_AXI_ARVALID_wire - 2.13852069285176141E18 == 0
608376541 * M_AXI_AWADDR + 927334110 * M_AXI_ARADDR - 4.5619645358855245E17 * AW_ADDR_VALID - 9.8377144870856448E17 == 0
18917 * M_AXI_AWADDR - 1.0815561317628E13 * M_AXI_ARLEN - 2.271359274E9 * AR_HIGH_ADDR + 7.2668211736676E13 == 0
2.445429221E9 * M_AXI_AWADDR - 4.414537184880855E17 * M_AXI_ARSIZE - 2.271359274E9 * M_AXI_ARADDR_wire - 1.25561325587559066E18 == 0
18917 * M_AXI_AWADDR - 4.3262245270512E13 * M_AXI_ARSIZE - 2.271359274E9 * AR_HIGH_ADDR + 7.2668211736676E13 == 0
2.445429221E9 * M_AXI_AWADDR - 2.9430247899205702E17 * M_AXI_ARCACHE - 2.271359274E9 * M_AXI_ARADDR_wire - 1.2556132558755904E18 == 0
18917 * M_AXI_AWADDR - 2.8841496847008E13 * M_AXI_ARCACHE - 2.271359274E9 * AR_HIGH_ADDR + 7.2668211736676E13 == 0
898780 * M_AXI_AWADDR - 66238143 * reg03_r_anomaly - 2.55181536035715E14 * AW_ADDR_VALID - 1.038673662435845E15 == 0
7864325 * M_AXI_AWADDR - 674223721 * reg03_r_anomaly - 1.19084716816667E15 * AR_ADDR_VALID - 1.013038581845948E16 == 0
2.445429221E9 * M_AXI_AWADDR - 2.271359274E9 * M_AXI_ARADDR_wire + 8.8290743697617101E17 * M_AXI_ARVALID_wire - 2.13852069285176141E18 == 0
2.445429221E9 * M_AXI_AWADDR - 2.271359274E9 * M_AXI_ARADDR_wire - 2.9430247899205702E17 * AR_ILL_TRANS_FIL_PTR - 9.6131077688353344E17 == 0
18917 * M_AXI_AWADDR + 8.6524490541024E13 * M_AXI_ARVALID_wire - 2.271359274E9 * AR_HIGH_ADDR - 1.3856278804348E13 == 0
18917 * M_AXI_AWADDR - 2.8841496847008E13 * AR_ILL_TRANS_FIL_PTR - 2.271359274E9 * AR_HIGH_ADDR + 1.01509708583684E14 == 0
45817 * M_AXI_AWADDR - 1.0815561317628E13 * AW_ADDR_VALID - 927334002 * AR_HIGH_ADDR - 4.9680069637328E13 == 0
176543 * M_AXI_AWADDR - 2.1631122635256E13 * AR_ADDR_VALID - 4.045342326E9 * AR_HIGH_ADDR - 2.08691563146916E14 == 0
===========================================================================
..tick():::EXIT
ARESETN == w_start_wire
ARESETN == M_AXI_AWBURST
ARESETN == M_AXI_WDATA
ARESETN == M_AXI_WVALID
ARESETN == M_AXI_BREADY
ARESETN == M_AXI_RREADY
ARESETN == aw_en
ARESETN == M_AXI_AWREADY_wire
ARESETN == M_AXI_WDATA_wire
ARESETN == M_AXI_WVALID_wire
ARESETN == M_AXI_RREADY_wire
ARESETN == W_DATA_TO_SERVE
ARESETN == W_B_TO_SERVE
ARESETN == W_CH_EN
ARESETN == AW_CH_EN
ARESETN == AW_ADDR_VALID_FLAG
ARESETN == orig(ARESETN)
ARESETN == orig(w_start_wire)
ARESETN == orig(M_AXI_AWBURST)
ARESETN == orig(M_AXI_WVALID)
ARESETN == orig(M_AXI_BREADY)
ARESETN == orig(M_AXI_RREADY)
ARESETN == orig(aw_en)
ARESETN == orig(M_AXI_AWREADY_wire)
ARESETN == orig(M_AXI_WVALID_wire)
ARESETN == orig(M_AXI_RREADY_wire)
ARESETN == orig(W_DATA_TO_SERVE)
ARESETN == orig(W_B_TO_SERVE)
ARESETN == orig(W_CH_EN)
ARESETN == orig(AW_CH_EN)
ARESETN == orig(AW_ADDR_VALID_FLAG)
S_AXI_CTRL_AWADDR == axi_awaddr
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_AWADDR)
S_AXI_CTRL_AWADDR == orig(axi_awaddr)
S_AXI_CTRL_AWVALID == S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWVALID == S_AXI_CTRL_WVALID
S_AXI_CTRL_AWVALID == S_AXI_CTRL_BVALID
S_AXI_CTRL_AWVALID == r_start_wire
S_AXI_CTRL_AWVALID == reset_wire
S_AXI_CTRL_AWVALID == w_done_wire
S_AXI_CTRL_AWVALID == M_AXI_AWVALID
S_AXI_CTRL_AWVALID == M_AXI_WLAST
S_AXI_CTRL_AWVALID == M_AXI_BVALID
S_AXI_CTRL_AWVALID == M_AXI_ARID
S_AXI_CTRL_AWVALID == M_AXI_ARVALID
S_AXI_CTRL_AWVALID == M_AXI_RLAST
S_AXI_CTRL_AWVALID == M_AXI_RVALID
S_AXI_CTRL_AWVALID == i_config
S_AXI_CTRL_AWVALID == reg01_config
S_AXI_CTRL_AWVALID == reg02_r_anomaly
S_AXI_CTRL_AWVALID == reg04_w_anomaly
S_AXI_CTRL_AWVALID == reg05_w_anomaly
S_AXI_CTRL_AWVALID == M_AXI_WLAST_wire
S_AXI_CTRL_AWVALID == M_AXI_BRESP_wire
S_AXI_CTRL_AWVALID == M_AXI_BVALID_wire
S_AXI_CTRL_AWVALID == M_AXI_RRESP_wire
S_AXI_CTRL_AWVALID == M_AXI_RLAST_wire
S_AXI_CTRL_AWVALID == M_AXI_RVALID_wire
S_AXI_CTRL_AWVALID == AW_STATE
S_AXI_CTRL_AWVALID == AR_STATE
S_AXI_CTRL_AWVALID == B_STATE
S_AXI_CTRL_AWVALID == R_STATE
S_AXI_CTRL_AWVALID == AW_ILLEGAL_REQ
S_AXI_CTRL_AWVALID == AR_ILLEGAL_REQ
S_AXI_CTRL_AWVALID == AW_CH_DIS
S_AXI_CTRL_AWVALID == AW_EN_RST
S_AXI_CTRL_AWVALID == AR_EN_RST
S_AXI_CTRL_AWVALID == reg0_config
S_AXI_CTRL_AWVALID == orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_AWVALID == orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_AWVALID == orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_AWVALID == orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_AWVALID == orig(r_start_wire)
S_AXI_CTRL_AWVALID == orig(reset_wire)
S_AXI_CTRL_AWVALID == orig(w_done_wire)
S_AXI_CTRL_AWVALID == orig(M_AXI_AWVALID)
S_AXI_CTRL_AWVALID == orig(M_AXI_WDATA)
S_AXI_CTRL_AWVALID == orig(M_AXI_WLAST)
S_AXI_CTRL_AWVALID == orig(M_AXI_BVALID)
S_AXI_CTRL_AWVALID == orig(M_AXI_ARID)
S_AXI_CTRL_AWVALID == orig(M_AXI_ARVALID)
S_AXI_CTRL_AWVALID == orig(M_AXI_RLAST)
S_AXI_CTRL_AWVALID == orig(M_AXI_RVALID)
S_AXI_CTRL_AWVALID == orig(i_config)
S_AXI_CTRL_AWVALID == orig(reg01_config)
S_AXI_CTRL_AWVALID == orig(reg02_r_anomaly)
S_AXI_CTRL_AWVALID == orig(reg04_w_anomaly)
S_AXI_CTRL_AWVALID == orig(reg05_w_anomaly)
S_AXI_CTRL_AWVALID == orig(M_AXI_AWVALID_wire)
S_AXI_CTRL_AWVALID == orig(M_AXI_WDATA_wire)
S_AXI_CTRL_AWVALID == orig(M_AXI_WLAST_wire)
S_AXI_CTRL_AWVALID == orig(M_AXI_BRESP_wire)
S_AXI_CTRL_AWVALID == orig(M_AXI_BVALID_wire)
S_AXI_CTRL_AWVALID == orig(M_AXI_RRESP_wire)
S_AXI_CTRL_AWVALID == orig(M_AXI_RLAST_wire)
S_AXI_CTRL_AWVALID == orig(M_AXI_RVALID_wire)
S_AXI_CTRL_AWVALID == orig(AW_STATE)
S_AXI_CTRL_AWVALID == orig(AR_STATE)
S_AXI_CTRL_AWVALID == orig(B_STATE)
S_AXI_CTRL_AWVALID == orig(R_STATE)
S_AXI_CTRL_AWVALID == orig(AW_ILLEGAL_REQ)
S_AXI_CTRL_AWVALID == orig(AR_ILLEGAL_REQ)
S_AXI_CTRL_AWVALID == orig(AW_CH_DIS)
S_AXI_CTRL_AWVALID == orig(AW_EN_RST)
S_AXI_CTRL_AWVALID == orig(AR_EN_RST)
S_AXI_CTRL_AWVALID == orig(reg0_config)
S_AXI_CTRL_WDATA == orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_WSTRB == M_AXI_WSTRB
S_AXI_CTRL_WSTRB == orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_WSTRB == orig(M_AXI_WSTRB)
r_base_addr_wire == orig(r_base_addr_wire)
w_base_addr_wire == orig(w_base_addr_wire)
r_done_wire == M_AXI_ARBURST
r_done_wire == M_AXI_ARREADY_wire
r_done_wire == AR_CH_EN
r_done_wire == AR_ADDR_VALID_FLAG
r_done_wire == orig(r_done_wire)
r_done_wire == orig(M_AXI_ARBURST)
r_done_wire == orig(M_AXI_ARREADY_wire)
r_done_wire == orig(AR_CH_EN)
r_done_wire == orig(AR_ADDR_VALID_FLAG)
M_AXI_AWADDR == orig(M_AXI_AWADDR)
M_AXI_AWADDR == orig(M_AXI_AWADDR_wire)
M_AXI_AWLEN == M_AXI_ARLEN_wire
M_AXI_AWLEN == orig(M_AXI_AWLEN)
M_AXI_AWLEN == orig(M_AXI_ARLEN_wire)
M_AXI_AWSIZE == orig(M_AXI_AWSIZE)
M_AXI_AWCACHE == orig(M_AXI_AWCACHE)
M_AXI_ARADDR == orig(M_AXI_ARADDR)
M_AXI_ARLEN == orig(M_AXI_ARLEN)
M_AXI_ARSIZE == orig(M_AXI_ARSIZE)
M_AXI_ARCACHE == M_AXI_RDATA
M_AXI_ARCACHE == orig(M_AXI_ARCACHE)
M_AXI_ARCACHE == orig(M_AXI_RDATA)
o_data == orig(o_data)
reg00_config == reg_data_out
reg00_config == orig(reg00_config)
reg00_config == orig(reg_data_out)
reg03_r_anomaly == orig(reg03_r_anomaly)
reg06_r_config == orig(reg06_r_config)
reg10_r_config == orig(reg10_r_config)
reg22_w_config == orig(reg22_w_config)
reg25_w_config == orig(reg25_w_config)
byte_index == orig(byte_index)
M_AXI_ARADDR_wire == orig(M_AXI_ARADDR_wire)
M_AXI_ARVALID_wire == AR_CH_DIS
M_AXI_ARVALID_wire == orig(M_AXI_ARVALID_wire)
M_AXI_ARVALID_wire == orig(AR_CH_DIS)
AW_ILL_TRANS_FIL_PTR == orig(AW_ILL_TRANS_FIL_PTR)
AW_ILL_DATA_TRANS_SRV_PTR == orig(AW_ILL_DATA_TRANS_SRV_PTR)
AW_ILL_TRANS_SRV_PTR == orig(AW_ILL_TRANS_SRV_PTR)
AR_ILL_TRANS_FIL_PTR == AR_ILL_TRANS_SRV_PTR
AR_ILL_TRANS_FIL_PTR == orig(AR_ILL_TRANS_FIL_PTR)
AR_ILL_TRANS_FIL_PTR == orig(AR_ILL_TRANS_SRV_PTR)
AW_ADDR_VALID == orig(AW_ADDR_VALID)
AR_ADDR_VALID == orig(AR_ADDR_VALID)
AR_HIGH_ADDR == orig(AR_HIGH_ADDR)
internal_data == orig(internal_data)
shadow_o_data == shadow_S_AXI_CTRL_WDATA
shadow_o_data == shadow_S_AXI_CTRL_AWPROT
shadow_o_data == shadow_S_AXI_CTRL_AWADDR
shadow_o_data == shadow_w_burst_len_wire
shadow_o_data == shadow_M_AXI_AWADDR
shadow_o_data == shadow_reg16_r_config
shadow_o_data == shadow_reg17_r_config
shadow_o_data == shadow_r_burst_len_wire
shadow_o_data == shadow_w_num_trans_wire
shadow_o_data == shadow_r_num_trans_wire
shadow_o_data == shadow_w_base_addr_wire
shadow_o_data == shadow_r_base_addr_wire
shadow_o_data == shadow_S_AXI_CTRL_RRESP
shadow_o_data == shadow_S_AXI_CTRL_RDATA
shadow_o_data == shadow_M_AXI_RUSER
shadow_o_data == shadow_M_AXI_RRESP
shadow_o_data == shadow_M_AXI_RDATA
shadow_o_data == shadow_M_AXI_RID
shadow_o_data == shadow_M_AXI_ARUSER
shadow_o_data == shadow_M_AXI_ARQOS
shadow_o_data == shadow_M_AXI_ARPROT
shadow_o_data == shadow_M_AXI_ARCACHE
shadow_o_data == shadow_M_AXI_ARBURST
shadow_o_data == shadow_M_AXI_ARSIZE
shadow_o_data == shadow_M_AXI_ARLEN
shadow_o_data == shadow_M_AXI_ARADDR
shadow_o_data == shadow_internal_data
shadow_o_data == shadow_reg0_config
shadow_o_data == shadow_w_misb_clk_cycle_wire
shadow_o_data == shadow_AW_ADDR_VALID
shadow_o_data == shadow_AR_ILL_TRANS_SRV_PTR
shadow_o_data == shadow_AR_ILL_TRANS_FIL_PTR
shadow_o_data == shadow_AW_ILL_TRANS_SRV_PTR
shadow_o_data == shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_o_data == shadow_AW_ILL_TRANS_FIL_PTR
shadow_o_data == shadow_M_AXI_ARUSER_INT
shadow_o_data == shadow_M_AXI_ARQOS_INT
shadow_o_data == shadow_M_AXI_ARPROT_INT
shadow_o_data == shadow_M_AXI_ARCACHE_INT
shadow_o_data == shadow_M_AXI_ARBURST_INT
shadow_o_data == shadow_M_AXI_ARSIZE_INT
shadow_o_data == shadow_M_AXI_ARLEN_INT
shadow_o_data == shadow_M_AXI_ARADDR_INT
shadow_o_data == shadow_M_AXI_ARID_INT
shadow_o_data == shadow_M_AXI_AWUSER_INT
shadow_o_data == shadow_M_AXI_AWQOS_INT
shadow_o_data == shadow_M_AXI_AWPROT_INT
shadow_o_data == shadow_M_AXI_AWCACHE_INT
shadow_o_data == shadow_M_AXI_AWBURST_INT
shadow_o_data == shadow_M_AXI_AWSIZE_INT
shadow_o_data == shadow_M_AXI_AWLEN_INT
shadow_o_data == shadow_M_AXI_AWADDR_INT
shadow_o_data == shadow_M_AXI_AWID_INT
shadow_o_data == shadow_M_AXI_RUSER_wire
shadow_o_data == shadow_M_AXI_RRESP_wire
shadow_o_data == shadow_M_AXI_RDATA_wire
shadow_o_data == shadow_M_AXI_RID_wire
shadow_o_data == shadow_M_AXI_ARUSER_wire
shadow_o_data == shadow_M_AXI_ARQOS_wire
shadow_o_data == shadow_M_AXI_ARPROT_wire
shadow_o_data == shadow_M_AXI_ARCACHE_wire
shadow_o_data == shadow_M_AXI_ARBURST_wire
shadow_o_data == shadow_M_AXI_ARSIZE_wire
shadow_o_data == shadow_M_AXI_ARLEN_wire
shadow_o_data == shadow_M_AXI_ARADDR_wire
shadow_o_data == shadow_M_AXI_ARID_wire
shadow_o_data == shadow_M_AXI_BUSER_wire
shadow_o_data == shadow_M_AXI_BRESP_wire
shadow_o_data == shadow_M_AXI_BID_wire
shadow_o_data == shadow_M_AXI_WUSER_wire
shadow_o_data == shadow_M_AXI_WSTRB_wire
shadow_o_data == shadow_M_AXI_WDATA_wire
shadow_o_data == shadow_M_AXI_AWUSER_wire
shadow_o_data == shadow_M_AXI_AWQOS_wire
shadow_o_data == shadow_M_AXI_AWPROT_wire
shadow_o_data == shadow_M_AXI_AWCACHE_wire
shadow_o_data == shadow_M_AXI_AWBURST_wire
shadow_o_data == shadow_M_AXI_AWSIZE_wire
shadow_o_data == shadow_M_AXI_AWLEN_wire
shadow_o_data == shadow_M_AXI_AWADDR_wire
shadow_o_data == shadow_M_AXI_AWID_wire
shadow_o_data == shadow_reg_data_out
shadow_o_data == shadow_reg37_w_config
shadow_o_data == shadow_reg36_w_config
shadow_o_data == shadow_reg35_w_config
shadow_o_data == shadow_reg34_w_config
shadow_o_data == shadow_reg33_w_config
shadow_o_data == shadow_reg32_w_config
shadow_o_data == shadow_reg31_w_config
shadow_o_data == shadow_reg30_w_config
shadow_o_data == shadow_reg29_w_config
shadow_o_data == shadow_reg28_w_config
shadow_o_data == shadow_reg27_w_config
shadow_o_data == shadow_reg26_w_config
shadow_o_data == shadow_reg25_w_config
shadow_o_data == shadow_reg24_w_config
shadow_o_data == shadow_reg23_w_config
shadow_o_data == shadow_reg22_w_config
shadow_o_data == shadow_reg21_r_config
shadow_o_data == shadow_reg20_r_config
shadow_o_data == shadow_reg19_r_config
shadow_o_data == shadow_reg18_r_config
shadow_o_data == shadow_axi_awaddr
shadow_o_data == shadow_axi_bresp
shadow_o_data == shadow_axi_araddr
shadow_o_data == shadow_axi_rdata
shadow_o_data == shadow_S_AXI_CTRL_ARPROT
shadow_o_data == shadow_reg05_w_anomaly
shadow_o_data == shadow_S_AXI_CTRL_ARADDR
shadow_o_data == shadow_reg14_r_config
shadow_o_data == shadow_M_AXI_ARID
shadow_o_data == shadow_M_AXI_BUSER
shadow_o_data == shadow_M_AXI_BRESP
shadow_o_data == shadow_reg04_w_anomaly
shadow_o_data == shadow_reg03_r_anomaly
shadow_o_data == shadow_M_AXI_BID
shadow_o_data == shadow_M_AXI_WUSER
shadow_o_data == shadow_reg06_r_config
shadow_o_data == shadow_reg10_r_config
shadow_o_data == shadow_reg09_r_config
shadow_o_data == shadow_reg08_r_config
shadow_o_data == shadow_w_displ_wire
shadow_o_data == shadow_r_displ_wire
shadow_o_data == shadow_AR_HIGH_ADDR
shadow_o_data == shadow_AW_HIGH_ADDR
shadow_o_data == shadow_AR_ADDR_VALID
shadow_o_data == shadow_reg13_r_config
shadow_o_data == shadow_S_AXI_CTRL_BRESP
shadow_o_data == shadow_M_AXI_AWID
shadow_o_data == shadow_S_AXI_CTRL_WSTRB
shadow_o_data == shadow_reg11_r_config
shadow_o_data == shadow_reg07_r_config
shadow_o_data == shadow_r_misb_clk_cycle_wire
shadow_o_data == shadow_w_phase_wire
shadow_o_data == shadow_r_phase_wire
shadow_o_data == shadow_w_max_outs_wire
shadow_o_data == shadow_r_max_outs_wire
shadow_o_data == shadow_reg02_r_anomaly
shadow_o_data == shadow_reg01_config
shadow_o_data == shadow_reg00_config
shadow_o_data == shadow_M_AXI_AWUSER
shadow_o_data == shadow_M_AXI_AWQOS
shadow_o_data == shadow_M_AXI_AWPROT
shadow_o_data == shadow_M_AXI_AWCACHE
shadow_o_data == shadow_M_AXI_AWBURST
shadow_o_data == shadow_M_AXI_AWSIZE
shadow_o_data == shadow_reg15_r_config
shadow_o_data == shadow_reg12_r_config
shadow_o_data == shadow_M_AXI_AWLEN
shadow_o_data == shadow_axi_rresp
shadow_o_data == shadow_ACLK
shadow_o_data == shadow_ARESETN
shadow_o_data == shadow_INTR_LINE_R
shadow_o_data == shadow_INTR_LINE_W
shadow_o_data == shadow_S_AXI_CTRL_AWVALID
shadow_o_data == shadow_S_AXI_CTRL_AWREADY
shadow_o_data == shadow_S_AXI_CTRL_WVALID
shadow_o_data == shadow_S_AXI_CTRL_WREADY
shadow_o_data == shadow_S_AXI_CTRL_BVALID
shadow_o_data == shadow_S_AXI_CTRL_BREADY
shadow_o_data == shadow_S_AXI_CTRL_ARVALID
shadow_o_data == shadow_S_AXI_CTRL_ARREADY
shadow_o_data == shadow_S_AXI_CTRL_RVALID
shadow_o_data == shadow_S_AXI_CTRL_RREADY
shadow_o_data == shadow_r_start_wire
shadow_o_data == shadow_w_start_wire
shadow_o_data == shadow_reset_wire
shadow_o_data == shadow_data_val_wire
shadow_o_data == shadow_w_done_wire
shadow_o_data == shadow_r_done_wire
shadow_o_data == shadow_M_AXI_AWLOCK
shadow_o_data == shadow_M_AXI_AWVALID
shadow_o_data == shadow_M_AXI_AWREADY
shadow_o_data == shadow_M_AXI_WLAST
shadow_o_data == shadow_M_AXI_WREADY
shadow_o_data == shadow_M_AXI_BVALID
shadow_o_data == shadow_M_AXI_BREADY
shadow_o_data == shadow_M_AXI_ARLOCK
shadow_o_data == shadow_M_AXI_ARVALID
shadow_o_data == shadow_M_AXI_ARREADY
shadow_o_data == shadow_M_AXI_RLAST
shadow_o_data == shadow_M_AXI_RVALID
shadow_o_data == shadow_M_AXI_RREADY
shadow_o_data == shadow_i_config
shadow_o_data == shadow_axi_awready
shadow_o_data == shadow_axi_wready
shadow_o_data == shadow_axi_bvalid
shadow_o_data == shadow_axi_arready
shadow_o_data == shadow_axi_rvalid
shadow_o_data == shadow_regXX_rden
shadow_o_data == shadow_regXX_wren
shadow_o_data == shadow_aw_en
shadow_o_data == shadow_M_AXI_AWLOCK_wire
shadow_o_data == shadow_M_AXI_AWVALID_wire
shadow_o_data == shadow_M_AXI_AWREADY_wire
shadow_o_data == shadow_M_AXI_WLAST_wire
shadow_o_data == shadow_M_AXI_WVALID_wire
shadow_o_data == shadow_M_AXI_WREADY_wire
shadow_o_data == shadow_M_AXI_BVALID_wire
shadow_o_data == shadow_M_AXI_BREADY_wire
shadow_o_data == shadow_M_AXI_ARLOCK_wire
shadow_o_data == shadow_M_AXI_ARVALID_wire
shadow_o_data == shadow_M_AXI_ARREADY_wire
shadow_o_data == shadow_M_AXI_RLAST_wire
shadow_o_data == shadow_M_AXI_RVALID_wire
shadow_o_data == shadow_M_AXI_RREADY_wire
shadow_o_data == shadow_M_AXI_AWLOCK_INT
shadow_o_data == shadow_M_AXI_ARLOCK_INT
shadow_o_data == shadow_AW_STATE
shadow_o_data == shadow_AR_STATE
shadow_o_data == shadow_B_STATE
shadow_o_data == shadow_R_STATE
shadow_o_data == shadow_AW_ILLEGAL_REQ
shadow_o_data == shadow_AR_ILLEGAL_REQ
shadow_o_data == shadow_W_B_TO_SERVE
shadow_o_data == shadow_AW_CH_EN
shadow_o_data == shadow_AR_CH_EN
shadow_o_data == shadow_AW_CH_DIS
shadow_o_data == shadow_AR_CH_DIS
shadow_o_data == shadow_AW_EN_RST
shadow_o_data == shadow_AR_EN_RST
shadow_o_data == shadow_AW_ADDR_VALID_FLAG
shadow_o_data == shadow_AR_ADDR_VALID_FLAG
shadow_o_data == orig(shadow_o_data)
shadow_o_data == orig(shadow_S_AXI_CTRL_WDATA)
shadow_o_data == orig(shadow_S_AXI_CTRL_AWPROT)
shadow_o_data == orig(shadow_S_AXI_CTRL_AWADDR)
shadow_o_data == orig(shadow_w_burst_len_wire)
shadow_o_data == orig(shadow_M_AXI_AWADDR)
shadow_o_data == orig(shadow_reg16_r_config)
shadow_o_data == orig(shadow_reg17_r_config)
shadow_o_data == orig(shadow_r_burst_len_wire)
shadow_o_data == orig(shadow_w_num_trans_wire)
shadow_o_data == orig(shadow_r_num_trans_wire)
shadow_o_data == orig(shadow_w_base_addr_wire)
shadow_o_data == orig(shadow_r_base_addr_wire)
shadow_o_data == orig(shadow_S_AXI_CTRL_RRESP)
shadow_o_data == orig(shadow_S_AXI_CTRL_RDATA)
shadow_o_data == orig(shadow_M_AXI_RUSER)
shadow_o_data == orig(shadow_M_AXI_RRESP)
shadow_o_data == orig(shadow_M_AXI_RDATA)
shadow_o_data == orig(shadow_M_AXI_RID)
shadow_o_data == orig(shadow_M_AXI_ARUSER)
shadow_o_data == orig(shadow_M_AXI_ARQOS)
shadow_o_data == orig(shadow_M_AXI_ARPROT)
shadow_o_data == orig(shadow_M_AXI_ARCACHE)
shadow_o_data == orig(shadow_M_AXI_ARBURST)
shadow_o_data == orig(shadow_M_AXI_ARSIZE)
shadow_o_data == orig(shadow_M_AXI_ARLEN)
shadow_o_data == orig(shadow_M_AXI_ARADDR)
shadow_o_data == orig(shadow_internal_data)
shadow_o_data == orig(shadow_reg0_config)
shadow_o_data == orig(shadow_w_misb_clk_cycle_wire)
shadow_o_data == orig(shadow_AW_ADDR_VALID)
shadow_o_data == orig(shadow_AR_ILL_TRANS_SRV_PTR)
shadow_o_data == orig(shadow_AR_ILL_TRANS_FIL_PTR)
shadow_o_data == orig(shadow_AW_ILL_TRANS_SRV_PTR)
shadow_o_data == orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
shadow_o_data == orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_o_data == orig(shadow_M_AXI_ARUSER_INT)
shadow_o_data == orig(shadow_M_AXI_ARQOS_INT)
shadow_o_data == orig(shadow_M_AXI_ARPROT_INT)
shadow_o_data == orig(shadow_M_AXI_ARCACHE_INT)
shadow_o_data == orig(shadow_M_AXI_ARBURST_INT)
shadow_o_data == orig(shadow_M_AXI_ARSIZE_INT)
shadow_o_data == orig(shadow_M_AXI_ARLEN_INT)
shadow_o_data == orig(shadow_M_AXI_ARADDR_INT)
shadow_o_data == orig(shadow_M_AXI_ARID_INT)
shadow_o_data == orig(shadow_M_AXI_AWUSER_INT)
shadow_o_data == orig(shadow_M_AXI_AWQOS_INT)
shadow_o_data == orig(shadow_M_AXI_AWPROT_INT)
shadow_o_data == orig(shadow_M_AXI_AWCACHE_INT)
shadow_o_data == orig(shadow_M_AXI_AWBURST_INT)
shadow_o_data == orig(shadow_M_AXI_AWSIZE_INT)
shadow_o_data == orig(shadow_M_AXI_AWLEN_INT)
shadow_o_data == orig(shadow_M_AXI_AWADDR_INT)
shadow_o_data == orig(shadow_M_AXI_AWID_INT)
shadow_o_data == orig(shadow_M_AXI_RUSER_wire)
shadow_o_data == orig(shadow_M_AXI_RRESP_wire)
shadow_o_data == orig(shadow_M_AXI_RDATA_wire)
shadow_o_data == orig(shadow_M_AXI_RID_wire)
shadow_o_data == orig(shadow_M_AXI_ARUSER_wire)
shadow_o_data == orig(shadow_M_AXI_ARQOS_wire)
shadow_o_data == orig(shadow_M_AXI_ARPROT_wire)
shadow_o_data == orig(shadow_M_AXI_ARCACHE_wire)
shadow_o_data == orig(shadow_M_AXI_ARBURST_wire)
shadow_o_data == orig(shadow_M_AXI_ARSIZE_wire)
shadow_o_data == orig(shadow_M_AXI_ARLEN_wire)
shadow_o_data == orig(shadow_M_AXI_ARADDR_wire)
shadow_o_data == orig(shadow_M_AXI_ARID_wire)
shadow_o_data == orig(shadow_M_AXI_BUSER_wire)
shadow_o_data == orig(shadow_M_AXI_BRESP_wire)
shadow_o_data == orig(shadow_M_AXI_BID_wire)
shadow_o_data == orig(shadow_M_AXI_WUSER_wire)
shadow_o_data == orig(shadow_M_AXI_WSTRB_wire)
shadow_o_data == orig(shadow_M_AXI_WDATA_wire)
shadow_o_data == orig(shadow_M_AXI_AWUSER_wire)
shadow_o_data == orig(shadow_M_AXI_AWQOS_wire)
shadow_o_data == orig(shadow_M_AXI_AWPROT_wire)
shadow_o_data == orig(shadow_M_AXI_AWCACHE_wire)
shadow_o_data == orig(shadow_M_AXI_AWBURST_wire)
shadow_o_data == orig(shadow_M_AXI_AWSIZE_wire)
shadow_o_data == orig(shadow_M_AXI_AWLEN_wire)
shadow_o_data == orig(shadow_M_AXI_AWADDR_wire)
shadow_o_data == orig(shadow_M_AXI_AWID_wire)
shadow_o_data == orig(shadow_reg_data_out)
shadow_o_data == orig(shadow_reg37_w_config)
shadow_o_data == orig(shadow_reg36_w_config)
shadow_o_data == orig(shadow_reg35_w_config)
shadow_o_data == orig(shadow_reg34_w_config)
shadow_o_data == orig(shadow_reg33_w_config)
shadow_o_data == orig(shadow_reg32_w_config)
shadow_o_data == orig(shadow_reg31_w_config)
shadow_o_data == orig(shadow_reg30_w_config)
shadow_o_data == orig(shadow_reg29_w_config)
shadow_o_data == orig(shadow_reg28_w_config)
shadow_o_data == orig(shadow_reg27_w_config)
shadow_o_data == orig(shadow_reg26_w_config)
shadow_o_data == orig(shadow_reg25_w_config)
shadow_o_data == orig(shadow_reg24_w_config)
shadow_o_data == orig(shadow_reg23_w_config)
shadow_o_data == orig(shadow_reg22_w_config)
shadow_o_data == orig(shadow_reg21_r_config)
shadow_o_data == orig(shadow_reg20_r_config)
shadow_o_data == orig(shadow_reg19_r_config)
shadow_o_data == orig(shadow_reg18_r_config)
shadow_o_data == orig(shadow_axi_awaddr)
shadow_o_data == orig(shadow_axi_bresp)
shadow_o_data == orig(shadow_axi_araddr)
shadow_o_data == orig(shadow_axi_rdata)
shadow_o_data == orig(shadow_S_AXI_CTRL_ARPROT)
shadow_o_data == orig(shadow_reg05_w_anomaly)
shadow_o_data == orig(shadow_S_AXI_CTRL_ARADDR)
shadow_o_data == orig(shadow_reg14_r_config)
shadow_o_data == orig(shadow_M_AXI_ARID)
shadow_o_data == orig(shadow_M_AXI_BUSER)
shadow_o_data == orig(shadow_M_AXI_BRESP)
shadow_o_data == orig(shadow_reg04_w_anomaly)
shadow_o_data == orig(shadow_reg03_r_anomaly)
shadow_o_data == orig(shadow_M_AXI_BID)
shadow_o_data == orig(shadow_M_AXI_WUSER)
shadow_o_data == orig(shadow_reg06_r_config)
shadow_o_data == orig(shadow_reg10_r_config)
shadow_o_data == orig(shadow_reg09_r_config)
shadow_o_data == orig(shadow_reg08_r_config)
shadow_o_data == orig(shadow_w_displ_wire)
shadow_o_data == orig(shadow_r_displ_wire)
shadow_o_data == orig(shadow_AR_HIGH_ADDR)
shadow_o_data == orig(shadow_AW_HIGH_ADDR)
shadow_o_data == orig(shadow_AR_ADDR_VALID)
shadow_o_data == orig(shadow_reg13_r_config)
shadow_o_data == orig(shadow_M_AXI_WDATA)
shadow_o_data == orig(shadow_S_AXI_CTRL_BRESP)
shadow_o_data == orig(shadow_M_AXI_AWID)
shadow_o_data == orig(shadow_S_AXI_CTRL_WSTRB)
shadow_o_data == orig(shadow_reg11_r_config)
shadow_o_data == orig(shadow_reg07_r_config)
shadow_o_data == orig(shadow_r_misb_clk_cycle_wire)
shadow_o_data == orig(shadow_w_phase_wire)
shadow_o_data == orig(shadow_r_phase_wire)
shadow_o_data == orig(shadow_w_max_outs_wire)
shadow_o_data == orig(shadow_r_max_outs_wire)
shadow_o_data == orig(shadow_reg02_r_anomaly)
shadow_o_data == orig(shadow_reg01_config)
shadow_o_data == orig(shadow_reg00_config)
shadow_o_data == orig(shadow_M_AXI_AWUSER)
shadow_o_data == orig(shadow_M_AXI_AWQOS)
shadow_o_data == orig(shadow_M_AXI_AWPROT)
shadow_o_data == orig(shadow_M_AXI_AWCACHE)
shadow_o_data == orig(shadow_M_AXI_AWBURST)
shadow_o_data == orig(shadow_M_AXI_AWSIZE)
shadow_o_data == orig(shadow_reg15_r_config)
shadow_o_data == orig(shadow_reg12_r_config)
shadow_o_data == orig(shadow_M_AXI_AWLEN)
shadow_o_data == orig(shadow_axi_rresp)
shadow_o_data == orig(shadow_ACLK)
shadow_o_data == orig(shadow_ARESETN)
shadow_o_data == orig(shadow_INTR_LINE_R)
shadow_o_data == orig(shadow_INTR_LINE_W)
shadow_o_data == orig(shadow_S_AXI_CTRL_AWVALID)
shadow_o_data == orig(shadow_S_AXI_CTRL_AWREADY)
shadow_o_data == orig(shadow_S_AXI_CTRL_WVALID)
shadow_o_data == orig(shadow_S_AXI_CTRL_WREADY)
shadow_o_data == orig(shadow_S_AXI_CTRL_BVALID)
shadow_o_data == orig(shadow_S_AXI_CTRL_BREADY)
shadow_o_data == orig(shadow_S_AXI_CTRL_ARVALID)
shadow_o_data == orig(shadow_S_AXI_CTRL_ARREADY)
shadow_o_data == orig(shadow_S_AXI_CTRL_RVALID)
shadow_o_data == orig(shadow_S_AXI_CTRL_RREADY)
shadow_o_data == orig(shadow_r_start_wire)
shadow_o_data == orig(shadow_w_start_wire)
shadow_o_data == orig(shadow_reset_wire)
shadow_o_data == orig(shadow_data_val_wire)
shadow_o_data == orig(shadow_w_done_wire)
shadow_o_data == orig(shadow_r_done_wire)
shadow_o_data == orig(shadow_M_AXI_AWLOCK)
shadow_o_data == orig(shadow_M_AXI_AWVALID)
shadow_o_data == orig(shadow_M_AXI_AWREADY)
shadow_o_data == orig(shadow_M_AXI_WLAST)
shadow_o_data == orig(shadow_M_AXI_WREADY)
shadow_o_data == orig(shadow_M_AXI_BVALID)
shadow_o_data == orig(shadow_M_AXI_BREADY)
shadow_o_data == orig(shadow_M_AXI_ARLOCK)
shadow_o_data == orig(shadow_M_AXI_ARVALID)
shadow_o_data == orig(shadow_M_AXI_ARREADY)
shadow_o_data == orig(shadow_M_AXI_RLAST)
shadow_o_data == orig(shadow_M_AXI_RVALID)
shadow_o_data == orig(shadow_M_AXI_RREADY)
shadow_o_data == orig(shadow_i_config)
shadow_o_data == orig(shadow_axi_awready)
shadow_o_data == orig(shadow_axi_wready)
shadow_o_data == orig(shadow_axi_bvalid)
shadow_o_data == orig(shadow_axi_arready)
shadow_o_data == orig(shadow_axi_rvalid)
shadow_o_data == orig(shadow_regXX_rden)
shadow_o_data == orig(shadow_regXX_wren)
shadow_o_data == orig(shadow_aw_en)
shadow_o_data == orig(shadow_M_AXI_AWLOCK_wire)
shadow_o_data == orig(shadow_M_AXI_AWVALID_wire)
shadow_o_data == orig(shadow_M_AXI_AWREADY_wire)
shadow_o_data == orig(shadow_M_AXI_WLAST_wire)
shadow_o_data == orig(shadow_M_AXI_WVALID_wire)
shadow_o_data == orig(shadow_M_AXI_WREADY_wire)
shadow_o_data == orig(shadow_M_AXI_BVALID_wire)
shadow_o_data == orig(shadow_M_AXI_BREADY_wire)
shadow_o_data == orig(shadow_M_AXI_ARLOCK_wire)
shadow_o_data == orig(shadow_M_AXI_ARVALID_wire)
shadow_o_data == orig(shadow_M_AXI_ARREADY_wire)
shadow_o_data == orig(shadow_M_AXI_RLAST_wire)
shadow_o_data == orig(shadow_M_AXI_RVALID_wire)
shadow_o_data == orig(shadow_M_AXI_RREADY_wire)
shadow_o_data == orig(shadow_M_AXI_AWLOCK_INT)
shadow_o_data == orig(shadow_M_AXI_ARLOCK_INT)
shadow_o_data == orig(shadow_AW_STATE)
shadow_o_data == orig(shadow_AR_STATE)
shadow_o_data == orig(shadow_B_STATE)
shadow_o_data == orig(shadow_R_STATE)
shadow_o_data == orig(shadow_AW_ILLEGAL_REQ)
shadow_o_data == orig(shadow_AR_ILLEGAL_REQ)
shadow_o_data == orig(shadow_W_B_TO_SERVE)
shadow_o_data == orig(shadow_AW_CH_EN)
shadow_o_data == orig(shadow_AR_CH_EN)
shadow_o_data == orig(shadow_AW_CH_DIS)
shadow_o_data == orig(shadow_AR_CH_DIS)
shadow_o_data == orig(shadow_AW_EN_RST)
shadow_o_data == orig(shadow_AR_EN_RST)
shadow_o_data == orig(shadow_AW_ADDR_VALID_FLAG)
shadow_o_data == orig(shadow_AR_ADDR_VALID_FLAG)
shadow_M_AXI_WSTRB == shadow_M_AXI_WDATA
shadow_M_AXI_WSTRB == shadow_M_AXI_WVALID
shadow_M_AXI_WSTRB == shadow_W_DATA_TO_SERVE
shadow_M_AXI_WSTRB == shadow_W_CH_EN
shadow_M_AXI_WSTRB == orig(shadow_M_AXI_WSTRB)
shadow_M_AXI_WSTRB == orig(shadow_M_AXI_WVALID)
shadow_M_AXI_WSTRB == orig(shadow_W_DATA_TO_SERVE)
shadow_M_AXI_WSTRB == orig(shadow_W_CH_EN)
ARESETN == 1
S_AXI_CTRL_AWADDR one of { 0, 4 }
S_AXI_CTRL_AWVALID == 0
S_AXI_CTRL_WDATA one of { 1, 4294967295L }
S_AXI_CTRL_WSTRB == 15
r_base_addr_wire one of { 608376433, 1995491762, 3053805654L }
w_base_addr_wire one of { 1439568302, 2366902304L, 3710927468L }
r_done_wire one of { 0, 1 }
M_AXI_AWLEN == 8
M_AXI_AWSIZE == 2
M_AXI_AWCACHE == 3
M_AXI_ARADDR one of { 0, 608376541, 3053805762L }
M_AXI_ARLEN one of { 0, 8 }
M_AXI_ARSIZE one of { 0, 2 }
M_AXI_ARCACHE one of { 0, 3 }
o_data == 4294901760L
reg00_config == 4294967295L
reg03_r_anomaly one of { 0, 12582920 }
reg06_r_config == 1073750016
reg10_r_config == 2684383232L
reg22_w_config == 2952790016L
reg25_w_config == 4026580992L
byte_index == 4
M_AXI_AWVALID_wire one of { 0, 1 }
M_AXI_ARADDR_wire one of { 608376541, 1995491798, 3053805762L }
M_AXI_ARVALID_wire one of { 0, 1 }
AW_ILL_TRANS_FIL_PTR one of { 1, 4 }
AW_ILL_DATA_TRANS_SRV_PTR >= 0
AW_ILL_TRANS_SRV_PTR one of { 0, 1, 2 }
AR_ILL_TRANS_FIL_PTR one of { 1, 4 }
AW_ADDR_VALID one of { 1, 9 }
AR_ADDR_VALID one of { 0, 1, 16 }
AR_HIGH_ADDR one of { 5889, 24806, 51706 }
internal_data == 65535
shadow_o_data == 0
shadow_M_AXI_WSTRB == 1
DERIVED_taint_reg_count == 5
DERIVED_taint_reg_delta == 1
ARESETN != S_AXI_CTRL_AWADDR
ARESETN <= S_AXI_CTRL_WDATA
ARESETN < r_base_addr_wire
ARESETN < w_base_addr_wire
ARESETN >= r_done_wire
ARESETN < M_AXI_AWADDR
ARESETN != M_AXI_ARADDR
ARESETN != M_AXI_ARLEN
ARESETN != M_AXI_ARSIZE
ARESETN != M_AXI_ARCACHE
ARESETN != reg03_r_anomaly
ARESETN < M_AXI_AWADDR_wire
ARESETN >= M_AXI_AWVALID_wire
ARESETN < M_AXI_ARADDR_wire
ARESETN >= M_AXI_ARVALID_wire
ARESETN <= AW_ILL_TRANS_FIL_PTR
ARESETN <= AR_ILL_TRANS_FIL_PTR
ARESETN <= AW_ADDR_VALID
ARESETN < AW_HIGH_ADDR
ARESETN < AR_HIGH_ADDR
ARESETN < orig(AW_HIGH_ADDR)
S_AXI_CTRL_AWADDR >= S_AXI_CTRL_AWVALID
S_AXI_CTRL_AWADDR != S_AXI_CTRL_WDATA
S_AXI_CTRL_AWADDR < S_AXI_CTRL_WSTRB
S_AXI_CTRL_AWADDR < r_base_addr_wire
S_AXI_CTRL_AWADDR < w_base_addr_wire
S_AXI_CTRL_AWADDR != r_done_wire
S_AXI_CTRL_AWADDR < M_AXI_AWADDR
S_AXI_CTRL_AWADDR < M_AXI_AWLEN
S_AXI_CTRL_AWADDR != M_AXI_AWSIZE
S_AXI_CTRL_AWADDR != M_AXI_AWCACHE
S_AXI_CTRL_AWADDR != M_AXI_ARADDR
S_AXI_CTRL_AWADDR != M_AXI_ARLEN
S_AXI_CTRL_AWADDR != M_AXI_ARSIZE
S_AXI_CTRL_AWADDR != M_AXI_ARCACHE
S_AXI_CTRL_AWADDR < o_data
S_AXI_CTRL_AWADDR < reg00_config
S_AXI_CTRL_AWADDR <= reg03_r_anomaly
S_AXI_CTRL_AWADDR < reg06_r_config
S_AXI_CTRL_AWADDR < reg10_r_config
S_AXI_CTRL_AWADDR < reg22_w_config
S_AXI_CTRL_AWADDR < reg25_w_config
S_AXI_CTRL_AWADDR <= byte_index
S_AXI_CTRL_AWADDR < M_AXI_AWADDR_wire
S_AXI_CTRL_AWADDR < M_AXI_ARADDR_wire
S_AXI_CTRL_AWADDR >= M_AXI_ARVALID_wire
S_AXI_CTRL_AWADDR != AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_AWADDR != AW_ADDR_VALID
S_AXI_CTRL_AWADDR != AR_ADDR_VALID
S_AXI_CTRL_AWADDR < AW_HIGH_ADDR
S_AXI_CTRL_AWADDR < AR_HIGH_ADDR
S_AXI_CTRL_AWADDR < internal_data
S_AXI_CTRL_AWADDR < orig(AW_HIGH_ADDR)
S_AXI_CTRL_AWVALID < S_AXI_CTRL_WDATA
S_AXI_CTRL_AWVALID < r_base_addr_wire
S_AXI_CTRL_AWVALID < w_base_addr_wire
S_AXI_CTRL_AWVALID <= r_done_wire
S_AXI_CTRL_AWVALID < M_AXI_AWADDR
S_AXI_CTRL_AWVALID <= M_AXI_ARADDR
S_AXI_CTRL_AWVALID <= M_AXI_ARLEN
S_AXI_CTRL_AWVALID <= M_AXI_ARSIZE
S_AXI_CTRL_AWVALID <= M_AXI_ARCACHE
S_AXI_CTRL_AWVALID <= reg03_r_anomaly
S_AXI_CTRL_AWVALID < M_AXI_AWADDR_wire
S_AXI_CTRL_AWVALID <= M_AXI_AWVALID_wire
S_AXI_CTRL_AWVALID < M_AXI_ARADDR_wire
S_AXI_CTRL_AWVALID <= M_AXI_ARVALID_wire
S_AXI_CTRL_AWVALID < AW_ILL_TRANS_FIL_PTR
S_AXI_CTRL_AWVALID <= AW_ILL_DATA_TRANS_SRV_PTR
S_AXI_CTRL_AWVALID <= AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_AWVALID < AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_AWVALID < AW_ADDR_VALID
S_AXI_CTRL_AWVALID <= AR_ADDR_VALID
S_AXI_CTRL_AWVALID < AW_HIGH_ADDR
S_AXI_CTRL_AWVALID < AR_HIGH_ADDR
S_AXI_CTRL_AWVALID < orig(AW_HIGH_ADDR)
S_AXI_CTRL_WDATA != S_AXI_CTRL_WSTRB
S_AXI_CTRL_WDATA != r_base_addr_wire
S_AXI_CTRL_WDATA != w_base_addr_wire
S_AXI_CTRL_WDATA > r_done_wire
S_AXI_CTRL_WDATA != M_AXI_AWADDR
S_AXI_CTRL_WDATA != M_AXI_AWLEN
S_AXI_CTRL_WDATA != M_AXI_AWSIZE
S_AXI_CTRL_WDATA != M_AXI_AWCACHE
S_AXI_CTRL_WDATA > M_AXI_ARADDR
S_AXI_CTRL_WDATA > M_AXI_ARLEN
S_AXI_CTRL_WDATA > M_AXI_ARSIZE
S_AXI_CTRL_WDATA > M_AXI_ARCACHE
S_AXI_CTRL_WDATA != o_data
S_AXI_CTRL_WDATA <= reg00_config
S_AXI_CTRL_WDATA != reg03_r_anomaly
S_AXI_CTRL_WDATA != reg06_r_config
S_AXI_CTRL_WDATA != reg10_r_config
S_AXI_CTRL_WDATA != reg22_w_config
S_AXI_CTRL_WDATA != reg25_w_config
S_AXI_CTRL_WDATA != byte_index
S_AXI_CTRL_WDATA != M_AXI_AWADDR_wire
S_AXI_CTRL_WDATA >= M_AXI_AWVALID_wire
S_AXI_CTRL_WDATA != M_AXI_ARADDR_wire
S_AXI_CTRL_WDATA >= M_AXI_ARVALID_wire
S_AXI_CTRL_WDATA >= AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_WDATA >= AW_ADDR_VALID
S_AXI_CTRL_WDATA > AR_ADDR_VALID
S_AXI_CTRL_WDATA != AW_HIGH_ADDR
S_AXI_CTRL_WDATA != AR_HIGH_ADDR
S_AXI_CTRL_WDATA != internal_data
S_AXI_CTRL_WDATA != orig(AW_HIGH_ADDR)
S_AXI_CTRL_WSTRB < r_base_addr_wire
S_AXI_CTRL_WSTRB < w_base_addr_wire
S_AXI_CTRL_WSTRB > r_done_wire
S_AXI_CTRL_WSTRB < M_AXI_AWADDR
S_AXI_CTRL_WSTRB != M_AXI_ARADDR
S_AXI_CTRL_WSTRB > M_AXI_ARLEN
S_AXI_CTRL_WSTRB > M_AXI_ARSIZE
S_AXI_CTRL_WSTRB > M_AXI_ARCACHE
S_AXI_CTRL_WSTRB != reg03_r_anomaly
S_AXI_CTRL_WSTRB < M_AXI_AWADDR_wire
S_AXI_CTRL_WSTRB > M_AXI_AWVALID_wire
S_AXI_CTRL_WSTRB < M_AXI_ARADDR_wire
S_AXI_CTRL_WSTRB > M_AXI_ARVALID_wire
S_AXI_CTRL_WSTRB > AW_ILL_TRANS_FIL_PTR
S_AXI_CTRL_WSTRB > AW_ILL_DATA_TRANS_SRV_PTR
S_AXI_CTRL_WSTRB > AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_WSTRB > AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_WSTRB > AW_ADDR_VALID
S_AXI_CTRL_WSTRB != AR_ADDR_VALID
S_AXI_CTRL_WSTRB < AW_HIGH_ADDR
S_AXI_CTRL_WSTRB < AR_HIGH_ADDR
S_AXI_CTRL_WSTRB < orig(AW_HIGH_ADDR)
r_base_addr_wire < w_base_addr_wire
r_base_addr_wire > r_done_wire
r_base_addr_wire < M_AXI_AWADDR
r_base_addr_wire > M_AXI_AWLEN
r_base_addr_wire > M_AXI_AWSIZE
r_base_addr_wire > M_AXI_AWCACHE
r_base_addr_wire != M_AXI_ARADDR
r_base_addr_wire > M_AXI_ARLEN
r_base_addr_wire > M_AXI_ARSIZE
r_base_addr_wire > M_AXI_ARCACHE
r_base_addr_wire < o_data
r_base_addr_wire < reg00_config
r_base_addr_wire > reg03_r_anomaly
r_base_addr_wire != reg06_r_config
r_base_addr_wire != reg10_r_config
r_base_addr_wire != reg22_w_config
r_base_addr_wire < reg25_w_config
r_base_addr_wire > byte_index
r_base_addr_wire < M_AXI_AWADDR_wire
r_base_addr_wire > M_AXI_AWVALID_wire
r_base_addr_wire < M_AXI_ARADDR_wire
r_base_addr_wire > M_AXI_ARVALID_wire
r_base_addr_wire > AW_ILL_TRANS_FIL_PTR
r_base_addr_wire > AW_ILL_DATA_TRANS_SRV_PTR
r_base_addr_wire > AW_ILL_TRANS_SRV_PTR
r_base_addr_wire > AR_ILL_TRANS_FIL_PTR
r_base_addr_wire > AW_ADDR_VALID
r_base_addr_wire > AR_ADDR_VALID
r_base_addr_wire > AW_HIGH_ADDR
r_base_addr_wire > AR_HIGH_ADDR
r_base_addr_wire > internal_data
r_base_addr_wire > orig(AW_HIGH_ADDR)
w_base_addr_wire > r_done_wire
w_base_addr_wire <= M_AXI_AWADDR
w_base_addr_wire > M_AXI_AWLEN
w_base_addr_wire > M_AXI_AWSIZE
w_base_addr_wire > M_AXI_AWCACHE
w_base_addr_wire > M_AXI_ARADDR
w_base_addr_wire > M_AXI_ARLEN
w_base_addr_wire > M_AXI_ARSIZE
w_base_addr_wire > M_AXI_ARCACHE
w_base_addr_wire < o_data
w_base_addr_wire < reg00_config
w_base_addr_wire > reg03_r_anomaly
w_base_addr_wire > reg06_r_config
w_base_addr_wire != reg10_r_config
w_base_addr_wire != reg22_w_config
w_base_addr_wire < reg25_w_config
w_base_addr_wire > byte_index
w_base_addr_wire < M_AXI_AWADDR_wire
w_base_addr_wire > M_AXI_AWVALID_wire
w_base_addr_wire > M_AXI_ARADDR_wire
w_base_addr_wire > M_AXI_ARVALID_wire
w_base_addr_wire > AW_ILL_TRANS_FIL_PTR
w_base_addr_wire > AW_ILL_DATA_TRANS_SRV_PTR
w_base_addr_wire > AW_ILL_TRANS_SRV_PTR
w_base_addr_wire > AR_ILL_TRANS_FIL_PTR
w_base_addr_wire > AW_ADDR_VALID
w_base_addr_wire > AR_ADDR_VALID
w_base_addr_wire > AW_HIGH_ADDR
w_base_addr_wire > AR_HIGH_ADDR
w_base_addr_wire > internal_data
w_base_addr_wire > orig(AW_HIGH_ADDR)
r_done_wire < M_AXI_AWADDR
r_done_wire < M_AXI_AWLEN
r_done_wire < M_AXI_AWSIZE
r_done_wire < M_AXI_AWCACHE
r_done_wire <= M_AXI_ARADDR
r_done_wire <= M_AXI_ARLEN
r_done_wire <= M_AXI_ARSIZE
r_done_wire <= M_AXI_ARCACHE
r_done_wire < o_data
r_done_wire < reg00_config
r_done_wire != reg03_r_anomaly
r_done_wire < reg06_r_config
r_done_wire < reg10_r_config
r_done_wire < reg22_w_config
r_done_wire < reg25_w_config
r_done_wire < byte_index
r_done_wire < M_AXI_AWADDR_wire
r_done_wire < M_AXI_ARADDR_wire
r_done_wire != M_AXI_ARVALID_wire
r_done_wire <= AW_ILL_TRANS_FIL_PTR
r_done_wire < AR_ILL_TRANS_FIL_PTR
r_done_wire <= AW_ADDR_VALID
r_done_wire <= AR_ADDR_VALID
r_done_wire < AW_HIGH_ADDR
r_done_wire < AR_HIGH_ADDR
r_done_wire < internal_data
r_done_wire < orig(AW_HIGH_ADDR)
M_AXI_AWADDR > M_AXI_AWLEN
M_AXI_AWADDR % M_AXI_AWSIZE == 0
M_AXI_AWADDR > M_AXI_AWSIZE
M_AXI_AWADDR > M_AXI_AWCACHE
M_AXI_AWADDR > M_AXI_ARADDR
M_AXI_AWADDR > M_AXI_ARLEN
M_AXI_AWADDR > M_AXI_ARSIZE
M_AXI_AWADDR > M_AXI_ARCACHE
M_AXI_AWADDR < o_data
M_AXI_AWADDR < reg00_config
M_AXI_AWADDR > reg03_r_anomaly
M_AXI_AWADDR > reg06_r_config
M_AXI_AWADDR != reg10_r_config
M_AXI_AWADDR != reg22_w_config
M_AXI_AWADDR < reg25_w_config
M_AXI_AWADDR > byte_index
M_AXI_AWADDR <= M_AXI_AWADDR_wire
M_AXI_AWADDR > M_AXI_AWVALID_wire
M_AXI_AWADDR > M_AXI_ARADDR_wire
M_AXI_AWADDR > M_AXI_ARVALID_wire
M_AXI_AWADDR > AW_ILL_TRANS_FIL_PTR
M_AXI_AWADDR > AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWADDR > AW_ILL_TRANS_SRV_PTR
M_AXI_AWADDR > AR_ILL_TRANS_FIL_PTR
M_AXI_AWADDR > AW_ADDR_VALID
M_AXI_AWADDR > AR_ADDR_VALID
M_AXI_AWADDR > AW_HIGH_ADDR
M_AXI_AWADDR > AR_HIGH_ADDR
M_AXI_AWADDR > internal_data
M_AXI_AWADDR > orig(AW_HIGH_ADDR)
M_AXI_AWLEN != M_AXI_ARADDR
M_AXI_AWLEN >= M_AXI_ARLEN
M_AXI_AWLEN > M_AXI_ARSIZE
M_AXI_AWLEN > M_AXI_ARCACHE
M_AXI_AWLEN != reg03_r_anomaly
M_AXI_AWLEN < M_AXI_AWADDR_wire
M_AXI_AWLEN > M_AXI_AWVALID_wire
M_AXI_AWLEN < M_AXI_ARADDR_wire
M_AXI_AWLEN > M_AXI_ARVALID_wire
M_AXI_AWLEN > AW_ILL_TRANS_FIL_PTR
M_AXI_AWLEN > AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWLEN > AW_ILL_TRANS_SRV_PTR
M_AXI_AWLEN > AR_ILL_TRANS_FIL_PTR
M_AXI_AWLEN != AW_ADDR_VALID
M_AXI_AWLEN != AR_ADDR_VALID
M_AXI_AWLEN < AW_HIGH_ADDR
M_AXI_AWLEN < AR_HIGH_ADDR
M_AXI_AWLEN < orig(AW_HIGH_ADDR)
M_AXI_AWSIZE != M_AXI_ARADDR
M_AXI_AWSIZE != M_AXI_ARLEN
M_AXI_AWSIZE >= M_AXI_ARSIZE
M_AXI_AWSIZE != M_AXI_ARCACHE
M_AXI_AWSIZE != reg03_r_anomaly
M_AXI_AWADDR_wire % M_AXI_AWSIZE == 0
M_AXI_AWSIZE < M_AXI_AWADDR_wire
M_AXI_AWSIZE > M_AXI_AWVALID_wire
M_AXI_AWSIZE < M_AXI_ARADDR_wire
M_AXI_AWSIZE > M_AXI_ARVALID_wire
M_AXI_AWSIZE != AW_ILL_TRANS_FIL_PTR
M_AXI_AWSIZE >= AW_ILL_TRANS_SRV_PTR
M_AXI_AWSIZE != AR_ILL_TRANS_FIL_PTR
M_AXI_AWSIZE != AW_ADDR_VALID
M_AXI_AWSIZE != AR_ADDR_VALID
AW_HIGH_ADDR % M_AXI_AWSIZE == 0
M_AXI_AWSIZE < AW_HIGH_ADDR
M_AXI_AWSIZE < AR_HIGH_ADDR
M_AXI_AWSIZE < orig(AW_HIGH_ADDR)
orig(AW_HIGH_ADDR) % M_AXI_AWSIZE == 0
M_AXI_AWCACHE != M_AXI_ARADDR
M_AXI_AWCACHE != M_AXI_ARLEN
M_AXI_AWCACHE > M_AXI_ARSIZE
M_AXI_AWCACHE >= M_AXI_ARCACHE
M_AXI_AWCACHE != reg03_r_anomaly
M_AXI_AWCACHE < M_AXI_AWADDR_wire
M_AXI_AWCACHE > M_AXI_AWVALID_wire
M_AXI_AWCACHE < M_AXI_ARADDR_wire
M_AXI_AWCACHE > M_AXI_ARVALID_wire
M_AXI_AWCACHE != AW_ILL_TRANS_FIL_PTR
M_AXI_AWCACHE >= AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWCACHE > AW_ILL_TRANS_SRV_PTR
M_AXI_AWCACHE != AR_ILL_TRANS_FIL_PTR
M_AXI_AWCACHE != AW_ADDR_VALID
M_AXI_AWCACHE != AR_ADDR_VALID
M_AXI_AWCACHE < AW_HIGH_ADDR
M_AXI_AWCACHE < AR_HIGH_ADDR
M_AXI_AWCACHE < orig(AW_HIGH_ADDR)
M_AXI_ARADDR >= M_AXI_ARLEN
M_AXI_ARADDR >= M_AXI_ARSIZE
M_AXI_ARADDR >= M_AXI_ARCACHE
M_AXI_ARADDR < o_data
M_AXI_ARADDR < reg00_config
M_AXI_ARADDR != reg03_r_anomaly
M_AXI_ARADDR != reg06_r_config
M_AXI_ARADDR != reg10_r_config
M_AXI_ARADDR != reg22_w_config
M_AXI_ARADDR < reg25_w_config
M_AXI_ARADDR != byte_index
M_AXI_ARADDR < M_AXI_AWADDR_wire
M_AXI_ARADDR % M_AXI_ARADDR_wire == 0
M_AXI_ARADDR <= M_AXI_ARADDR_wire
M_AXI_ARADDR != M_AXI_ARVALID_wire
M_AXI_ARADDR != AW_ILL_TRANS_FIL_PTR
M_AXI_ARADDR != AR_ILL_TRANS_FIL_PTR
M_AXI_ARADDR != AW_ADDR_VALID
M_AXI_ARADDR >= AR_ADDR_VALID
M_AXI_ARADDR != AW_HIGH_ADDR
M_AXI_ARADDR != AR_HIGH_ADDR
M_AXI_ARADDR != internal_data
M_AXI_ARADDR != orig(AW_HIGH_ADDR)
M_AXI_ARLEN >= M_AXI_ARSIZE
M_AXI_ARLEN >= M_AXI_ARCACHE
M_AXI_ARLEN < o_data
M_AXI_ARLEN < reg00_config
M_AXI_ARLEN != reg03_r_anomaly
M_AXI_ARLEN < reg06_r_config
M_AXI_ARLEN < reg10_r_config
M_AXI_ARLEN < reg22_w_config
M_AXI_ARLEN < reg25_w_config
M_AXI_ARLEN != byte_index
M_AXI_ARLEN < M_AXI_AWADDR_wire
M_AXI_ARLEN < M_AXI_ARADDR_wire
M_AXI_ARLEN != M_AXI_ARVALID_wire
M_AXI_ARLEN != AW_ILL_TRANS_FIL_PTR
M_AXI_ARLEN != AR_ILL_TRANS_FIL_PTR
M_AXI_ARLEN != AW_ADDR_VALID
M_AXI_ARLEN < AW_HIGH_ADDR
M_AXI_ARLEN < AR_HIGH_ADDR
M_AXI_ARLEN < internal_data
M_AXI_ARLEN < orig(AW_HIGH_ADDR)
M_AXI_ARSIZE <= M_AXI_ARCACHE
M_AXI_ARSIZE < o_data
M_AXI_ARSIZE < reg00_config
M_AXI_ARSIZE != reg03_r_anomaly
M_AXI_ARSIZE < reg06_r_config
M_AXI_ARSIZE < reg10_r_config
M_AXI_ARSIZE < reg22_w_config
M_AXI_ARSIZE < reg25_w_config
M_AXI_ARSIZE < byte_index
M_AXI_ARSIZE < M_AXI_AWADDR_wire
M_AXI_ARSIZE < M_AXI_ARADDR_wire
M_AXI_ARSIZE != M_AXI_ARVALID_wire
M_AXI_ARSIZE != AW_ILL_TRANS_FIL_PTR
M_AXI_ARSIZE < AR_ILL_TRANS_FIL_PTR
M_AXI_ARSIZE != AW_ADDR_VALID
M_AXI_ARSIZE < AW_HIGH_ADDR
M_AXI_ARSIZE < AR_HIGH_ADDR
M_AXI_ARSIZE < internal_data
M_AXI_ARSIZE < orig(AW_HIGH_ADDR)
M_AXI_ARCACHE < o_data
M_AXI_ARCACHE < reg00_config
M_AXI_ARCACHE != reg03_r_anomaly
M_AXI_ARCACHE < reg06_r_config
M_AXI_ARCACHE < reg10_r_config
M_AXI_ARCACHE < reg22_w_config
M_AXI_ARCACHE < reg25_w_config
M_AXI_ARCACHE < byte_index
M_AXI_ARCACHE < M_AXI_AWADDR_wire
M_AXI_ARCACHE < M_AXI_ARADDR_wire
M_AXI_ARCACHE != M_AXI_ARVALID_wire
M_AXI_ARCACHE != AW_ILL_TRANS_FIL_PTR
M_AXI_ARCACHE < AR_ILL_TRANS_FIL_PTR
M_AXI_ARCACHE != AW_ADDR_VALID
M_AXI_ARCACHE < AW_HIGH_ADDR
M_AXI_ARCACHE < AR_HIGH_ADDR
M_AXI_ARCACHE < internal_data
M_AXI_ARCACHE < orig(AW_HIGH_ADDR)
o_data > reg03_r_anomaly
o_data > M_AXI_AWADDR_wire
o_data > M_AXI_AWVALID_wire
o_data > M_AXI_ARADDR_wire
o_data > M_AXI_ARVALID_wire
o_data > AW_ILL_TRANS_FIL_PTR
o_data > AW_ILL_DATA_TRANS_SRV_PTR
o_data > AW_ILL_TRANS_SRV_PTR
o_data > AR_ILL_TRANS_FIL_PTR
o_data > AW_ADDR_VALID
o_data > AR_ADDR_VALID
o_data > AW_HIGH_ADDR
o_data > AR_HIGH_ADDR
o_data > orig(AW_HIGH_ADDR)
reg00_config > reg03_r_anomaly
reg00_config > M_AXI_AWADDR_wire
reg00_config > M_AXI_AWVALID_wire
reg00_config > M_AXI_ARADDR_wire
reg00_config > M_AXI_ARVALID_wire
reg00_config > AW_ILL_TRANS_FIL_PTR
reg00_config > AW_ILL_DATA_TRANS_SRV_PTR
reg00_config > AW_ILL_TRANS_SRV_PTR
reg00_config > AR_ILL_TRANS_FIL_PTR
reg00_config > AW_ADDR_VALID
reg00_config > AR_ADDR_VALID
reg00_config > AW_HIGH_ADDR
reg00_config > AR_HIGH_ADDR
reg00_config > orig(AW_HIGH_ADDR)
reg03_r_anomaly < reg06_r_config
reg03_r_anomaly < reg10_r_config
reg03_r_anomaly < reg22_w_config
reg03_r_anomaly < reg25_w_config
reg03_r_anomaly != byte_index
reg03_r_anomaly < M_AXI_AWADDR_wire
reg03_r_anomaly < M_AXI_ARADDR_wire
reg03_r_anomaly >= M_AXI_ARVALID_wire
reg03_r_anomaly != AW_ILL_TRANS_FIL_PTR
reg03_r_anomaly != AR_ILL_TRANS_FIL_PTR
reg03_r_anomaly != AW_ADDR_VALID
reg03_r_anomaly != AR_ADDR_VALID
reg03_r_anomaly != AW_HIGH_ADDR
reg03_r_anomaly != AR_HIGH_ADDR
reg03_r_anomaly != internal_data
reg03_r_anomaly != orig(AW_HIGH_ADDR)
reg06_r_config < M_AXI_AWADDR_wire
reg06_r_config > M_AXI_AWVALID_wire
reg06_r_config != M_AXI_ARADDR_wire
reg06_r_config > M_AXI_ARVALID_wire
reg06_r_config > AW_ILL_TRANS_FIL_PTR
reg06_r_config > AW_ILL_DATA_TRANS_SRV_PTR
reg06_r_config > AW_ILL_TRANS_SRV_PTR
reg06_r_config > AR_ILL_TRANS_FIL_PTR
reg06_r_config > AW_ADDR_VALID
reg06_r_config > AR_ADDR_VALID
reg06_r_config > AW_HIGH_ADDR
reg06_r_config > AR_HIGH_ADDR
reg06_r_config > orig(AW_HIGH_ADDR)
reg10_r_config != M_AXI_AWADDR_wire
reg10_r_config > M_AXI_AWVALID_wire
reg10_r_config != M_AXI_ARADDR_wire
reg10_r_config > M_AXI_ARVALID_wire
reg10_r_config > AW_ILL_TRANS_FIL_PTR
reg10_r_config > AW_ILL_DATA_TRANS_SRV_PTR
reg10_r_config > AW_ILL_TRANS_SRV_PTR
reg10_r_config > AR_ILL_TRANS_FIL_PTR
reg10_r_config > AW_ADDR_VALID
reg10_r_config > AR_ADDR_VALID
reg10_r_config > AW_HIGH_ADDR
reg10_r_config > AR_HIGH_ADDR
reg10_r_config > orig(AW_HIGH_ADDR)
reg22_w_config != M_AXI_AWADDR_wire
reg22_w_config > M_AXI_AWVALID_wire
reg22_w_config != M_AXI_ARADDR_wire
reg22_w_config > M_AXI_ARVALID_wire
reg22_w_config > AW_ILL_TRANS_FIL_PTR
reg22_w_config > AW_ILL_DATA_TRANS_SRV_PTR
reg22_w_config > AW_ILL_TRANS_SRV_PTR
reg22_w_config > AR_ILL_TRANS_FIL_PTR
reg22_w_config > AW_ADDR_VALID
reg22_w_config > AR_ADDR_VALID
reg22_w_config > AW_HIGH_ADDR
reg22_w_config > AR_HIGH_ADDR
reg22_w_config > orig(AW_HIGH_ADDR)
reg25_w_config > M_AXI_AWADDR_wire
reg25_w_config > M_AXI_AWVALID_wire
reg25_w_config > M_AXI_ARADDR_wire
reg25_w_config > M_AXI_ARVALID_wire
reg25_w_config > AW_ILL_TRANS_FIL_PTR
reg25_w_config > AW_ILL_DATA_TRANS_SRV_PTR
reg25_w_config > AW_ILL_TRANS_SRV_PTR
reg25_w_config > AR_ILL_TRANS_FIL_PTR
reg25_w_config > AW_ADDR_VALID
reg25_w_config > AR_ADDR_VALID
reg25_w_config > AW_HIGH_ADDR
reg25_w_config > AR_HIGH_ADDR
reg25_w_config > orig(AW_HIGH_ADDR)
byte_index < M_AXI_AWADDR_wire
byte_index > M_AXI_AWVALID_wire
byte_index < M_AXI_ARADDR_wire
byte_index > M_AXI_ARVALID_wire
byte_index >= AW_ILL_TRANS_FIL_PTR
byte_index > AW_ILL_DATA_TRANS_SRV_PTR
byte_index > AW_ILL_TRANS_SRV_PTR
byte_index >= AR_ILL_TRANS_FIL_PTR
byte_index != AW_ADDR_VALID
byte_index != AR_ADDR_VALID
byte_index < AW_HIGH_ADDR
byte_index < AR_HIGH_ADDR
byte_index < orig(AW_HIGH_ADDR)
M_AXI_AWADDR_wire > M_AXI_AWVALID_wire
M_AXI_AWADDR_wire > M_AXI_ARADDR_wire
M_AXI_AWADDR_wire > M_AXI_ARVALID_wire
M_AXI_AWADDR_wire > AW_ILL_TRANS_FIL_PTR
M_AXI_AWADDR_wire > AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWADDR_wire > AW_ILL_TRANS_SRV_PTR
M_AXI_AWADDR_wire > AR_ILL_TRANS_FIL_PTR
M_AXI_AWADDR_wire > AW_ADDR_VALID
M_AXI_AWADDR_wire > AR_ADDR_VALID
M_AXI_AWADDR_wire > AW_HIGH_ADDR
M_AXI_AWADDR_wire > AR_HIGH_ADDR
M_AXI_AWADDR_wire > internal_data
M_AXI_AWADDR_wire > orig(AW_HIGH_ADDR)
M_AXI_AWVALID_wire < M_AXI_ARADDR_wire
M_AXI_AWVALID_wire <= AW_ILL_TRANS_FIL_PTR
M_AXI_AWVALID_wire != AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_AWVALID_wire <= AR_ILL_TRANS_FIL_PTR
M_AXI_AWVALID_wire <= AW_ADDR_VALID
M_AXI_AWVALID_wire < AW_HIGH_ADDR
M_AXI_AWVALID_wire < AR_HIGH_ADDR
M_AXI_AWVALID_wire < internal_data
M_AXI_AWVALID_wire < orig(AW_HIGH_ADDR)
M_AXI_ARADDR_wire > M_AXI_ARVALID_wire
M_AXI_ARADDR_wire > AW_ILL_TRANS_FIL_PTR
M_AXI_ARADDR_wire > AW_ILL_DATA_TRANS_SRV_PTR
M_AXI_ARADDR_wire > AW_ILL_TRANS_SRV_PTR
M_AXI_ARADDR_wire > AR_ILL_TRANS_FIL_PTR
M_AXI_ARADDR_wire > AW_ADDR_VALID
M_AXI_ARADDR_wire > AR_ADDR_VALID
M_AXI_ARADDR_wire > AW_HIGH_ADDR
M_AXI_ARADDR_wire > AR_HIGH_ADDR
M_AXI_ARADDR_wire > internal_data
M_AXI_ARADDR_wire > orig(AW_HIGH_ADDR)
M_AXI_ARVALID_wire <= AW_ILL_TRANS_FIL_PTR
M_AXI_ARVALID_wire <= AR_ILL_TRANS_FIL_PTR
M_AXI_ARVALID_wire <= AW_ADDR_VALID
M_AXI_ARVALID_wire != AR_ADDR_VALID
M_AXI_ARVALID_wire < AW_HIGH_ADDR
M_AXI_ARVALID_wire < AR_HIGH_ADDR
M_AXI_ARVALID_wire < internal_data
M_AXI_ARVALID_wire < orig(AW_HIGH_ADDR)
AW_ILL_TRANS_FIL_PTR > AW_ILL_DATA_TRANS_SRV_PTR
AW_ILL_TRANS_FIL_PTR > AW_ILL_TRANS_SRV_PTR
AW_ILL_TRANS_FIL_PTR < AW_HIGH_ADDR
AW_ILL_TRANS_FIL_PTR < AR_HIGH_ADDR
AW_ILL_TRANS_FIL_PTR < internal_data
AW_ILL_TRANS_FIL_PTR < orig(AW_HIGH_ADDR)
AW_ILL_DATA_TRANS_SRV_PTR >= AW_ILL_TRANS_SRV_PTR
AW_ILL_DATA_TRANS_SRV_PTR < AW_HIGH_ADDR
AW_ILL_DATA_TRANS_SRV_PTR < AR_HIGH_ADDR
AW_ILL_DATA_TRANS_SRV_PTR < internal_data
AW_ILL_DATA_TRANS_SRV_PTR < orig(AW_HIGH_ADDR)
AW_ILL_TRANS_SRV_PTR < AW_HIGH_ADDR
AW_ILL_TRANS_SRV_PTR < AR_HIGH_ADDR
AW_ILL_TRANS_SRV_PTR < internal_data
AW_ILL_TRANS_SRV_PTR < orig(AW_HIGH_ADDR)
AR_ILL_TRANS_FIL_PTR != AR_ADDR_VALID
AR_ILL_TRANS_FIL_PTR < AW_HIGH_ADDR
AR_ILL_TRANS_FIL_PTR < AR_HIGH_ADDR
AR_ILL_TRANS_FIL_PTR < internal_data
AR_ILL_TRANS_FIL_PTR < orig(AW_HIGH_ADDR)
AW_ADDR_VALID < AW_HIGH_ADDR
AW_ADDR_VALID < AR_HIGH_ADDR
AW_ADDR_VALID < internal_data
AW_ADDR_VALID < orig(AW_HIGH_ADDR)
AR_ADDR_VALID < AW_HIGH_ADDR
AR_ADDR_VALID < AR_HIGH_ADDR
AR_ADDR_VALID < internal_data
AR_ADDR_VALID < orig(AW_HIGH_ADDR)
AW_HIGH_ADDR < AR_HIGH_ADDR
AW_HIGH_ADDR < internal_data
AW_HIGH_ADDR >= orig(AW_HIGH_ADDR)
AR_HIGH_ADDR < internal_data
AR_HIGH_ADDR > orig(AW_HIGH_ADDR)
internal_data > orig(AW_HIGH_ADDR)
DERIVED_taint_reg_count < DERIVED_vcd_timestamp
DERIVED_taint_reg_count > orig(DERIVED_taint_reg_delta)
DERIVED_taint_reg_count < orig(DERIVED_vcd_timestamp)
DERIVED_taint_reg_delta < DERIVED_vcd_timestamp
DERIVED_taint_reg_delta >= orig(DERIVED_taint_reg_delta)
DERIVED_taint_reg_delta < orig(DERIVED_vcd_timestamp)
DERIVED_vcd_timestamp > orig(DERIVED_taint_reg_count)
DERIVED_vcd_timestamp > orig(DERIVED_taint_reg_delta)
DERIVED_vcd_timestamp - orig(DERIVED_vcd_timestamp) - 1 == 0
2.20726900128509664E17 * S_AXI_CTRL_AWADDR - 2.271359274E9 * r_base_addr_wire + 2.445429221E9 * M_AXI_AWADDR - 2.13852093815856307E18 == 0
2.20726887644471712E17 * S_AXI_CTRL_AWADDR - 2.271359238E9 * r_base_addr_wire + 2.445429221E9 * M_AXI_AWADDR_wire - 2.13852104809556659E18 == 0
9.123929071771049E17 * S_AXI_CTRL_AWADDR - 2.445429221E9 * M_AXI_AWADDR + 2.271359274E9 * M_AXI_ARADDR + 2.13852069285176141E18 == 0
2.20726859244042752E17 * S_AXI_CTRL_AWADDR + 2.445429221E9 * M_AXI_AWADDR - 2.271359274E9 * M_AXI_ARADDR_wire - 2.13852069285176141E18 == 0
2.1631122635256E13 * S_AXI_CTRL_AWADDR + 18917 * M_AXI_AWADDR - 2.271359274E9 * AR_HIGH_ADDR - 1.3856278804348E13 == 0
9.1239287969285299E17 * S_AXI_CTRL_AWADDR + 2.271359238E9 * M_AXI_ARADDR - 2.445429221E9 * M_AXI_AWADDR_wire + 2.13852080278876902E18 == 0
2.2072684676000544E17 * S_AXI_CTRL_AWADDR + 2.445429221E9 * M_AXI_AWADDR_wire - 2.271359238E9 * M_AXI_ARADDR_wire - 2.13852080278876902E18 == 0
2.1631122222903E13 * S_AXI_CTRL_AWADDR + 18917 * M_AXI_AWADDR_wire - 2.271359238E9 * AR_HIGH_ADDR - 1.3856279697364E13 == 0
2.271359274E9 * r_base_addr_wire + 8.8290760051403866E17 * r_done_wire - 2.445429221E9 * M_AXI_AWADDR + 1.25561333764452429E18 == 0
2.271359238E9 * r_base_addr_wire + 8.8290755057788685E17 * r_done_wire - 2.445429221E9 * M_AXI_AWADDR_wire + 1.25561349751767987E18 == 0
2.271359274E9 * r_base_addr_wire - 2.445429221E9 * M_AXI_AWADDR + 4.4145380025701933E17 * M_AXI_ARSIZE + 1.25561333764452429E18 == 0
2.271359274E9 * r_base_addr_wire - 2.445429221E9 * M_AXI_AWADDR + 2.9430253350467955E17 * M_AXI_ARCACHE + 1.25561333764452429E18 == 0
2.271359274E9 * r_base_addr_wire - 2.445429221E9 * M_AXI_AWADDR - 8.8290760051403866E17 * M_AXI_ARVALID_wire + 2.13852093815856307E18 == 0
2.271359274E9 * r_base_addr_wire - 2.445429221E9 * M_AXI_AWADDR + 2.9430253350467955E17 * AR_ILL_TRANS_FIL_PTR + 9.6131080413984474E17 == 0
2.271359238E9 * r_base_addr_wire + 4.4145377528894342E17 * M_AXI_ARSIZE - 2.445429221E9 * M_AXI_AWADDR_wire + 1.25561349751767987E18 == 0
2.271359238E9 * r_base_addr_wire + 2.9430251685929562E17 * M_AXI_ARCACHE - 2.445429221E9 * M_AXI_AWADDR_wire + 1.25561349751767987E18 == 0
2.271359238E9 * r_base_addr_wire - 2.445429221E9 * M_AXI_AWADDR_wire - 8.8290755057788685E17 * M_AXI_ARVALID_wire + 2.13852104809556659E18 == 0
2.271359238E9 * r_base_addr_wire - 2.445429221E9 * M_AXI_AWADDR_wire + 2.9430251685929562E17 * AR_ILL_TRANS_FIL_PTR + 9.6131098065838426E17 == 0
w_base_addr_wire - M_AXI_AWADDR - 108 * M_AXI_AWVALID_wire + 108 == 0
w_base_addr_wire - M_AXI_AWADDR + 36 * AW_ILL_TRANS_FIL_PTR - 36 == 0
w_base_addr_wire - M_AXI_AWADDR_wire - 72 * M_AXI_AWVALID_wire + 108 == 0
w_base_addr_wire - M_AXI_AWADDR_wire + 24 * AW_ILL_TRANS_FIL_PTR + 12 == 0
3.6495716287084196E18 * r_done_wire + 2.445429221E9 * M_AXI_AWADDR - 2.271359274E9 * M_AXI_ARADDR - 5.7880923215601807E18 == 0
8.8290743697617101E17 * r_done_wire - 2.445429221E9 * M_AXI_AWADDR + 2.271359274E9 * M_AXI_ARADDR_wire + 1.25561325587559066E18 == 0
8.6524490541024E13 * r_done_wire - 18917 * M_AXI_AWADDR + 2.271359274E9 * AR_HIGH_ADDR - 7.2668211736676E13 == 0
3.649571518771412E18 * r_done_wire - 2.271359238E9 * M_AXI_ARADDR + 2.445429221E9 * M_AXI_AWADDR_wire - 5.7880923215601807E18 == 0
8.8290738704002176E17 * r_done_wire - 2.445429221E9 * M_AXI_AWADDR_wire + 2.271359238E9 * M_AXI_ARADDR_wire + 1.25561341574874726E18 == 0
8.6524488891612E13 * r_done_wire - 18917 * M_AXI_AWADDR_wire + 2.271359238E9 * AR_HIGH_ADDR - 7.2668209194248E13 == 0
2.445429221E9 * M_AXI_AWADDR - 2.271359274E9 * M_AXI_ARADDR - 3.6495716287084196E18 * M_AXI_ARVALID_wire - 2.13852069285176141E18 == 0
608376541 * M_AXI_AWADDR + 927334110 * M_AXI_ARADDR - 4.5619645358855245E17 * AW_ADDR_VALID - 9.8377144870856448E17 == 0
18917 * M_AXI_AWADDR - 1.0815561317628E13 * M_AXI_ARLEN - 2.271359274E9 * AR_HIGH_ADDR + 7.2668211736676E13 == 0
2.445429221E9 * M_AXI_AWADDR - 4.414537184880855E17 * M_AXI_ARSIZE - 2.271359274E9 * M_AXI_ARADDR_wire - 1.25561325587559066E18 == 0
18917 * M_AXI_AWADDR - 4.3262245270512E13 * M_AXI_ARSIZE - 2.271359274E9 * AR_HIGH_ADDR + 7.2668211736676E13 == 0
2.445429221E9 * M_AXI_AWADDR - 2.9430247899205702E17 * M_AXI_ARCACHE - 2.271359274E9 * M_AXI_ARADDR_wire - 1.2556132558755904E18 == 0
18917 * M_AXI_AWADDR - 2.8841496847008E13 * M_AXI_ARCACHE - 2.271359274E9 * AR_HIGH_ADDR + 7.2668211736676E13 == 0
898780 * M_AXI_AWADDR - 66238143 * reg03_r_anomaly - 2.55181536035715E14 * AW_ADDR_VALID - 1.038673662435845E15 == 0
7864325 * M_AXI_AWADDR - 674223721 * reg03_r_anomaly - 1.19084716816667E15 * AR_ADDR_VALID - 1.013038581845948E16 == 0
M_AXI_AWADDR - M_AXI_AWADDR_wire + 36 * M_AXI_AWVALID_wire == 0
M_AXI_AWADDR - M_AXI_AWADDR_wire - 12 * AW_ILL_TRANS_FIL_PTR + 48 == 0
2.445429221E9 * M_AXI_AWADDR - 2.271359274E9 * M_AXI_ARADDR_wire + 8.8290743697617101E17 * M_AXI_ARVALID_wire - 2.13852069285176141E18 == 0
2.445429221E9 * M_AXI_AWADDR - 2.271359274E9 * M_AXI_ARADDR_wire - 2.9430247899205702E17 * AR_ILL_TRANS_FIL_PTR - 9.6131077688353344E17 == 0
18917 * M_AXI_AWADDR + 8.6524490541024E13 * M_AXI_ARVALID_wire - 2.271359274E9 * AR_HIGH_ADDR - 1.3856278804348E13 == 0
18917 * M_AXI_AWADDR - 2.8841496847008E13 * AR_ILL_TRANS_FIL_PTR - 2.271359274E9 * AR_HIGH_ADDR + 1.01509708583684E14 == 0
45817 * M_AXI_AWADDR - 1.0815561317628E13 * AW_ADDR_VALID - 927334002 * AR_HIGH_ADDR - 4.9680069637328E13 == 0
176543 * M_AXI_AWADDR - 2.1631122635256E13 * AR_ADDR_VALID - 4.045342326E9 * AR_HIGH_ADDR - 2.08691563146916E14 == 0
2.271359238E9 * M_AXI_ARADDR - 2.445429221E9 * M_AXI_AWADDR_wire + 3.649571518771412E18 * M_AXI_ARVALID_wire + 2.13852080278876902E18 == 0
927334074 * M_AXI_ARADDR + 608376541 * M_AXI_AWADDR_wire - 4.561964398464265E17 * AW_ADDR_VALID - 9.8377146245069043E17 == 0
2.1631122222903E13 * M_AXI_ARLEN - 37834 * M_AXI_AWADDR_wire + 4.542718476E9 * AR_HIGH_ADDR - 1.45336418388496E14 == 0
4.4145369352001088E17 * M_AXI_ARSIZE - 2.445429221E9 * M_AXI_AWADDR_wire + 2.271359238E9 * M_AXI_ARADDR_wire + 1.25561341574874726E18 == 0
4.3262244445806E13 * M_AXI_ARSIZE - 18917 * M_AXI_AWADDR_wire + 2.271359238E9 * AR_HIGH_ADDR - 7.2668209194248E13 == 0
2.9430246234667392E17 * M_AXI_ARCACHE - 2.445429221E9 * M_AXI_AWADDR_wire + 2.271359238E9 * M_AXI_ARADDR_wire + 1.25561341574874726E18 == 0
2.8841496297204E13 * M_AXI_ARCACHE - 18917 * M_AXI_AWADDR_wire + 2.271359238E9 * AR_HIGH_ADDR - 7.2668209194248E13 == 0
66238143 * reg03_r_anomaly - 898780 * M_AXI_AWADDR_wire + 2.55181531991205E14 * AW_ADDR_VALID + 1.038673698836435E15 == 0
1348447439 * reg03_r_anomaly - 15728650 * M_AXI_AWADDR_wire + 2.38169429858458E15 * AR_ADDR_VALID + 2.026077224089912E16 == 0
2.445429221E9 * M_AXI_AWADDR_wire - 2.271359238E9 * M_AXI_ARADDR_wire + 8.8290738704002176E17 * M_AXI_ARVALID_wire - 2.13852080278876902E18 == 0
2.445429221E9 * M_AXI_AWADDR_wire - 2.271359238E9 * M_AXI_ARADDR_wire - 2.9430246234667392E17 * AR_ILL_TRANS_FIL_PTR - 9.6131095340207322E17 == 0
18917 * M_AXI_AWADDR_wire + 8.6524488891612E13 * M_AXI_ARVALID_wire - 2.271359238E9 * AR_HIGH_ADDR - 1.3856279697364E13 == 0
18917 * M_AXI_AWADDR_wire - 2.8841496297204E13 * AR_ILL_TRANS_FIL_PTR - 2.271359238E9 * AR_HIGH_ADDR + 1.01509705491452E14 == 0
91634 * M_AXI_AWADDR_wire - 2.1631122222903E13 * AW_ADDR_VALID - 1854668004 * AR_HIGH_ADDR - 9.9360142985833E13 == 0
176543 * M_AXI_AWADDR_wire - 2.1631122222903E13 * AR_ADDR_VALID - 4.045342317E9 * AR_HIGH_ADDR - 2.08691569967818E14 == 0
36 * M_AXI_AWVALID_wire - AW_HIGH_ADDR + orig(AW_HIGH_ADDR) == 0
12 * AW_ILL_TRANS_FIL_PTR + AW_HIGH_ADDR - orig(AW_HIGH_ADDR) - 48 == 0
Exiting Daikon.
