This repo houses my video processing IP produced in verilog, a personal project in which I am implementing the following skills:
  - Creating hardware in Verilog
  - Writing testbenches in Verilog
  - Creating an AXI 4 stream IP
  - Creating a system which uses this AXI 4 IP
  - Using DMA 
