// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Fri May 12 12:25:39 2023
// Host        : DESKTOP-H9O19A2 running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               C:/Xilinx/Vivado/2018.2/layouts/workspace/4th_exercise/fir_filter/fir_filter.sim/sim_1/synth/timing/xsim/filter_sim_time_synth.v
// Design      : fir_filter
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7z007sclg225-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module RAM32X1S_UNIQ_BASE_
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD1
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD2
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD3
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD4
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD5
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD6
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD7
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module control_unit
   (valid_out_OBUF,
    init,
    E,
    addr,
    \res_reg[11]_P ,
    \res_reg[11]_C ,
    \res_reg[10]_P ,
    \res_reg[10]_C ,
    \res_reg[9]_P ,
    \res_reg[9]_C ,
    \res_reg[8]_P ,
    \res_reg[8]_C ,
    \res_reg[7]_P ,
    \res_reg[7]_C ,
    \res_reg[6]_P ,
    \res_reg[6]_C ,
    \res_reg[5]_P ,
    \res_reg[5]_C ,
    \res_reg[4]_P ,
    \res_reg[4]_C ,
    \res_reg[3]_P ,
    \res_reg[3]_C ,
    \res_reg[2]_P ,
    \res_reg[2]_C ,
    \res_reg[1]_P ,
    \res_reg[1]_C ,
    \res_reg[0]_P ,
    \res_reg[0]_C ,
    D,
    clk_IBUF_BUFG,
    ram_we,
    rst_IBUF,
    valid_in_IBUF,
    clk_IBUF,
    CO,
    O,
    \do_reg[6] ,
    \rom_out_reg[1] );
  output valid_out_OBUF;
  output init;
  output [0:0]E;
  output [2:0]addr;
  output \res_reg[11]_P ;
  output \res_reg[11]_C ;
  output \res_reg[10]_P ;
  output \res_reg[10]_C ;
  output \res_reg[9]_P ;
  output \res_reg[9]_C ;
  output \res_reg[8]_P ;
  output \res_reg[8]_C ;
  output \res_reg[7]_P ;
  output \res_reg[7]_C ;
  output \res_reg[6]_P ;
  output \res_reg[6]_C ;
  output \res_reg[5]_P ;
  output \res_reg[5]_C ;
  output \res_reg[4]_P ;
  output \res_reg[4]_C ;
  output \res_reg[3]_P ;
  output \res_reg[3]_C ;
  output \res_reg[2]_P ;
  output \res_reg[2]_C ;
  output \res_reg[1]_P ;
  output \res_reg[1]_C ;
  output \res_reg[0]_P ;
  output \res_reg[0]_C ;
  output [3:0]D;
  input clk_IBUF_BUFG;
  input ram_we;
  input rst_IBUF;
  input valid_in_IBUF;
  input clk_IBUF;
  input [0:0]CO;
  input [2:0]O;
  input [3:0]\do_reg[6] ;
  input [3:0]\rom_out_reg[1] ;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [2:0]O;
  wire [2:0]addr;
  wire aux_valid_out_i_1_n_0;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire [3:0]\do_reg[6] ;
  wire exec;
  wire exec1__6;
  wire exec_i_1_n_0;
  wire index;
  wire \index[3]_i_2_n_0 ;
  wire \index[3]_i_5_n_0 ;
  wire \index[3]_i_6_n_0 ;
  wire [3:0]index_reg__0;
  wire init;
  wire last;
  wire [3:0]last0;
  wire [2:0]last_reg__0;
  wire [3:3]last_reg__1;
  wire mac_init_i_1_n_0;
  wire [3:0]p_0_in;
  wire \ram_addr[0]_C_i_1_n_0 ;
  wire \ram_addr[0]_P_i_1_n_0 ;
  wire \ram_addr[1]_C_i_1_n_0 ;
  wire \ram_addr[1]_P_i_1_n_0 ;
  wire \ram_addr[2]_C_i_1_n_0 ;
  wire \ram_addr[2]_C_i_2_n_0 ;
  wire \ram_addr[2]_P_i_1_n_0 ;
  wire \ram_addr[2]_P_i_2_n_0 ;
  wire \ram_addr_reg[0]_C_n_0 ;
  wire \ram_addr_reg[0]_LDC_i_1_n_0 ;
  wire \ram_addr_reg[0]_LDC_i_2_n_0 ;
  wire \ram_addr_reg[0]_LDC_n_0 ;
  wire \ram_addr_reg[0]_P_n_0 ;
  wire \ram_addr_reg[1]_C_n_0 ;
  wire \ram_addr_reg[1]_LDC_i_1_n_0 ;
  wire \ram_addr_reg[1]_LDC_i_2_n_0 ;
  wire \ram_addr_reg[1]_LDC_n_0 ;
  wire \ram_addr_reg[1]_P_n_0 ;
  wire \ram_addr_reg[2]_C_n_0 ;
  wire \ram_addr_reg[2]_LDC_i_1_n_0 ;
  wire \ram_addr_reg[2]_LDC_i_2_n_0 ;
  wire \ram_addr_reg[2]_LDC_n_0 ;
  wire \ram_addr_reg[2]_P_n_0 ;
  wire ram_we;
  wire \res_reg[0]_C ;
  wire \res_reg[0]_P ;
  wire \res_reg[10]_C ;
  wire \res_reg[10]_P ;
  wire \res_reg[11]_C ;
  wire \res_reg[11]_P ;
  wire \res_reg[1]_C ;
  wire \res_reg[1]_P ;
  wire \res_reg[2]_C ;
  wire \res_reg[2]_P ;
  wire \res_reg[3]_C ;
  wire \res_reg[3]_P ;
  wire \res_reg[4]_C ;
  wire \res_reg[4]_P ;
  wire \res_reg[5]_C ;
  wire \res_reg[5]_P ;
  wire \res_reg[6]_C ;
  wire \res_reg[6]_P ;
  wire \res_reg[7]_C ;
  wire \res_reg[7]_P ;
  wire \res_reg[8]_C ;
  wire \res_reg[8]_P ;
  wire \res_reg[9]_C ;
  wire \res_reg[9]_P ;
  wire [2:0]rom_addr;
  wire \rom_addr[0]_i_1_n_0 ;
  wire \rom_addr[1]_i_1_n_0 ;
  wire \rom_addr[1]_i_2_n_0 ;
  wire \rom_addr[2]_i_1_n_0 ;
  wire \rom_addr[2]_i_3_n_0 ;
  wire \rom_addr[2]_i_4_n_0 ;
  wire \rom_addr[2]_i_5_n_0 ;
  wire \rom_addr[2]_i_6_n_0 ;
  wire [3:0]\rom_out_reg[1] ;
  wire rst_IBUF;
  wire valid_in_IBUF;
  wire valid_out_OBUF;

  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_0_7_0_0_i_1
       (.I0(\ram_addr_reg[0]_P_n_0 ),
        .I1(\ram_addr_reg[0]_LDC_n_0 ),
        .I2(\ram_addr_reg[0]_C_n_0 ),
        .O(addr[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_0_7_0_0_i_2
       (.I0(\ram_addr_reg[1]_P_n_0 ),
        .I1(\ram_addr_reg[1]_LDC_n_0 ),
        .I2(\ram_addr_reg[1]_C_n_0 ),
        .O(addr[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_reg_0_7_0_0_i_3
       (.I0(\ram_addr_reg[2]_P_n_0 ),
        .I1(\ram_addr_reg[2]_LDC_n_0 ),
        .I2(\ram_addr_reg[2]_C_n_0 ),
        .O(addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h11F100F0)) 
    aux_valid_out_i_1
       (.I0(rst_IBUF),
        .I1(valid_in_IBUF),
        .I2(exec),
        .I3(exec1__6),
        .I4(valid_out_OBUF),
        .O(aux_valid_out_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    aux_valid_out_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(aux_valid_out_i_1_n_0),
        .Q(valid_out_OBUF),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \aux_y[18]_i_1 
       (.I0(valid_out_OBUF),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hDC0C)) 
    exec_i_1
       (.I0(rst_IBUF),
        .I1(valid_in_IBUF),
        .I2(exec),
        .I3(exec1__6),
        .O(exec_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    exec_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(exec_i_1_n_0),
        .Q(exec),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \index[0]_i_1 
       (.I0(index_reg__0[0]),
        .I1(exec),
        .I2(last_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \index[1]_i_1 
       (.I0(index_reg__0[0]),
        .I1(index_reg__0[1]),
        .I2(exec),
        .I3(last_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \index[2]_i_1 
       (.I0(index_reg__0[1]),
        .I1(index_reg__0[0]),
        .I2(index_reg__0[2]),
        .I3(exec),
        .I4(last_reg__0[2]),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'h08)) 
    \index[3]_i_1 
       (.I0(rst_IBUF),
        .I1(exec),
        .I2(exec1__6),
        .O(index));
  LUT2 #(
    .INIT(4'hB)) 
    \index[3]_i_2 
       (.I0(exec1__6),
        .I1(exec),
        .O(\index[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3FFFAAAAC000AAAA)) 
    \index[3]_i_3 
       (.I0(last_reg__1),
        .I1(index_reg__0[1]),
        .I2(index_reg__0[0]),
        .I3(index_reg__0[2]),
        .I4(exec),
        .I5(index_reg__0[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFB)) 
    \index[3]_i_4 
       (.I0(last_reg__1),
        .I1(index_reg__0[3]),
        .I2(\index[3]_i_5_n_0 ),
        .I3(\index[3]_i_6_n_0 ),
        .I4(last_reg__0[0]),
        .I5(index_reg__0[0]),
        .O(exec1__6));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \index[3]_i_5 
       (.I0(last_reg__0[1]),
        .I1(index_reg__0[1]),
        .O(\index[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \index[3]_i_6 
       (.I0(last_reg__0[2]),
        .I1(index_reg__0[2]),
        .O(\index[3]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\index[3]_i_2_n_0 ),
        .D(p_0_in[0]),
        .Q(index_reg__0[0]),
        .R(index));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\index[3]_i_2_n_0 ),
        .D(p_0_in[1]),
        .Q(index_reg__0[1]),
        .R(index));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\index[3]_i_2_n_0 ),
        .D(p_0_in[2]),
        .Q(index_reg__0[2]),
        .R(index));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\index[3]_i_2_n_0 ),
        .D(p_0_in[3]),
        .Q(index_reg__0[3]),
        .R(index));
  LUT1 #(
    .INIT(2'h1)) 
    \last[0]_i_1 
       (.I0(last_reg__0[0]),
        .O(last0[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \last[1]_i_1 
       (.I0(last_reg__0[1]),
        .I1(last_reg__0[0]),
        .O(last0[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \last[2]_i_1 
       (.I0(last_reg__0[2]),
        .I1(last_reg__0[0]),
        .I2(last_reg__0[1]),
        .O(last0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \last[3]_i_1 
       (.I0(rst_IBUF),
        .I1(valid_in_IBUF),
        .O(last));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \last[3]_i_2 
       (.I0(last_reg__0[2]),
        .I1(last_reg__0[0]),
        .I2(last_reg__0[1]),
        .I3(last_reg__1),
        .O(last0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \last_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(valid_in_IBUF),
        .D(last0[0]),
        .Q(last_reg__0[0]),
        .R(last));
  FDRE #(
    .INIT(1'b0)) 
    \last_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(valid_in_IBUF),
        .D(last0[1]),
        .Q(last_reg__0[1]),
        .R(last));
  FDRE #(
    .INIT(1'b0)) 
    \last_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(valid_in_IBUF),
        .D(last0[2]),
        .Q(last_reg__0[2]),
        .R(last));
  FDRE #(
    .INIT(1'b0)) 
    \last_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(valid_in_IBUF),
        .D(last0[3]),
        .Q(last_reg__1),
        .R(last));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h02)) 
    mac_init_i_1
       (.I0(init),
        .I1(rst_IBUF),
        .I2(exec),
        .O(mac_init_i_1_n_0));
  FDPE #(
    .INIT(1'b1)) 
    mac_init_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(mac_init_i_1_n_0),
        .PRE(ram_we),
        .Q(init));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAF33A033)) 
    \ram_addr[0]_C_i_1 
       (.I0(last_reg__0[0]),
        .I1(index_reg__0[0]),
        .I2(valid_in_IBUF),
        .I3(\rom_addr[2]_i_5_n_0 ),
        .I4(\ram_addr_reg[0]_C_n_0 ),
        .O(\ram_addr[0]_C_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \ram_addr[0]_P_i_1 
       (.I0(last_reg__0[0]),
        .I1(\rom_addr[2]_i_5_n_0 ),
        .I2(index_reg__0[0]),
        .O(\ram_addr[0]_P_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF3C3CAA003C3C)) 
    \ram_addr[1]_C_i_1 
       (.I0(last_reg__0[1]),
        .I1(index_reg__0[0]),
        .I2(index_reg__0[1]),
        .I3(valid_in_IBUF),
        .I4(\rom_addr[2]_i_5_n_0 ),
        .I5(\ram_addr_reg[1]_C_n_0 ),
        .O(\ram_addr[1]_C_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \ram_addr[1]_P_i_1 
       (.I0(last_reg__0[1]),
        .I1(\rom_addr[2]_i_5_n_0 ),
        .I2(index_reg__0[0]),
        .I3(index_reg__0[1]),
        .O(\ram_addr[1]_P_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFC3C3AA00C3C3)) 
    \ram_addr[2]_C_i_1 
       (.I0(last_reg__0[2]),
        .I1(\ram_addr[2]_C_i_2_n_0 ),
        .I2(index_reg__0[2]),
        .I3(valid_in_IBUF),
        .I4(\rom_addr[2]_i_5_n_0 ),
        .I5(\ram_addr_reg[2]_C_n_0 ),
        .O(\ram_addr[2]_C_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ram_addr[2]_C_i_2 
       (.I0(index_reg__0[0]),
        .I1(index_reg__0[1]),
        .O(\ram_addr[2]_C_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ram_addr[2]_P_i_1 
       (.I0(valid_in_IBUF),
        .I1(\rom_addr[2]_i_5_n_0 ),
        .O(\ram_addr[2]_P_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    \ram_addr[2]_P_i_2 
       (.I0(last_reg__0[2]),
        .I1(\rom_addr[2]_i_5_n_0 ),
        .I2(index_reg__0[1]),
        .I3(index_reg__0[0]),
        .I4(index_reg__0[2]),
        .O(\ram_addr[2]_P_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ram_addr_reg[0]_C 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\ram_addr_reg[0]_LDC_i_2_n_0 ),
        .D(\ram_addr[0]_C_i_1_n_0 ),
        .Q(\ram_addr_reg[0]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ram_addr_reg[0]_LDC 
       (.CLR(\ram_addr_reg[0]_LDC_i_2_n_0 ),
        .D(1'b1),
        .G(\ram_addr_reg[0]_LDC_i_1_n_0 ),
        .GE(1'b1),
        .Q(\ram_addr_reg[0]_LDC_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ram_addr_reg[0]_LDC_i_1 
       (.I0(valid_in_IBUF),
        .I1(clk_IBUF),
        .I2(last_reg__0[0]),
        .O(\ram_addr_reg[0]_LDC_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ram_addr_reg[0]_LDC_i_2 
       (.I0(last_reg__0[0]),
        .I1(valid_in_IBUF),
        .I2(clk_IBUF),
        .O(\ram_addr_reg[0]_LDC_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ram_addr_reg[0]_P 
       (.C(clk_IBUF_BUFG),
        .CE(\ram_addr[2]_P_i_1_n_0 ),
        .D(\ram_addr[0]_P_i_1_n_0 ),
        .PRE(\ram_addr_reg[0]_LDC_i_1_n_0 ),
        .Q(\ram_addr_reg[0]_P_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ram_addr_reg[1]_C 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\ram_addr_reg[1]_LDC_i_2_n_0 ),
        .D(\ram_addr[1]_C_i_1_n_0 ),
        .Q(\ram_addr_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ram_addr_reg[1]_LDC 
       (.CLR(\ram_addr_reg[1]_LDC_i_2_n_0 ),
        .D(1'b1),
        .G(\ram_addr_reg[1]_LDC_i_1_n_0 ),
        .GE(1'b1),
        .Q(\ram_addr_reg[1]_LDC_n_0 ));
  LUT4 #(
    .INIT(16'h0090)) 
    \ram_addr_reg[1]_LDC_i_1 
       (.I0(last_reg__0[1]),
        .I1(last_reg__0[0]),
        .I2(valid_in_IBUF),
        .I3(clk_IBUF),
        .O(\ram_addr_reg[1]_LDC_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0060)) 
    \ram_addr_reg[1]_LDC_i_2 
       (.I0(last_reg__0[0]),
        .I1(last_reg__0[1]),
        .I2(valid_in_IBUF),
        .I3(clk_IBUF),
        .O(\ram_addr_reg[1]_LDC_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ram_addr_reg[1]_P 
       (.C(clk_IBUF_BUFG),
        .CE(\ram_addr[2]_P_i_1_n_0 ),
        .D(\ram_addr[1]_P_i_1_n_0 ),
        .PRE(\ram_addr_reg[1]_LDC_i_1_n_0 ),
        .Q(\ram_addr_reg[1]_P_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ram_addr_reg[2]_C 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\ram_addr_reg[2]_LDC_i_2_n_0 ),
        .D(\ram_addr[2]_C_i_1_n_0 ),
        .Q(\ram_addr_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ram_addr_reg[2]_LDC 
       (.CLR(\ram_addr_reg[2]_LDC_i_2_n_0 ),
        .D(1'b1),
        .G(\ram_addr_reg[2]_LDC_i_1_n_0 ),
        .GE(1'b1),
        .Q(\ram_addr_reg[2]_LDC_n_0 ));
  LUT5 #(
    .INIT(32'h20202002)) 
    \ram_addr_reg[2]_LDC_i_1 
       (.I0(valid_in_IBUF),
        .I1(clk_IBUF),
        .I2(last_reg__0[2]),
        .I3(last_reg__0[0]),
        .I4(last_reg__0[1]),
        .O(\ram_addr_reg[2]_LDC_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00005600)) 
    \ram_addr_reg[2]_LDC_i_2 
       (.I0(last_reg__0[2]),
        .I1(last_reg__0[0]),
        .I2(last_reg__0[1]),
        .I3(valid_in_IBUF),
        .I4(clk_IBUF),
        .O(\ram_addr_reg[2]_LDC_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ram_addr_reg[2]_P 
       (.C(clk_IBUF_BUFG),
        .CE(\ram_addr[2]_P_i_1_n_0 ),
        .D(\ram_addr[2]_P_i_2_n_0 ),
        .PRE(\ram_addr_reg[2]_LDC_i_1_n_0 ),
        .Q(\ram_addr_reg[2]_P_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \res_reg[0]_LDC_i_1 
       (.I0(init),
        .I1(\rom_out_reg[1] [0]),
        .O(\res_reg[0]_P ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \res_reg[0]_LDC_i_2 
       (.I0(init),
        .I1(\rom_out_reg[1] [0]),
        .O(\res_reg[0]_C ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \res_reg[10]_LDC_i_1 
       (.I0(init),
        .I1(O[2]),
        .O(\res_reg[10]_P ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \res_reg[10]_LDC_i_2 
       (.I0(init),
        .I1(O[2]),
        .O(\res_reg[10]_C ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \res_reg[11]_LDC_i_1 
       (.I0(init),
        .I1(CO),
        .O(\res_reg[11]_P ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \res_reg[11]_LDC_i_2 
       (.I0(init),
        .I1(CO),
        .O(\res_reg[11]_C ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \res_reg[1]_LDC_i_1 
       (.I0(init),
        .I1(\rom_out_reg[1] [1]),
        .O(\res_reg[1]_P ));
  LUT2 #(
    .INIT(4'h2)) 
    \res_reg[1]_LDC_i_2 
       (.I0(init),
        .I1(\rom_out_reg[1] [1]),
        .O(\res_reg[1]_C ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \res_reg[2]_LDC_i_1 
       (.I0(init),
        .I1(\rom_out_reg[1] [2]),
        .O(\res_reg[2]_P ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \res_reg[2]_LDC_i_2 
       (.I0(init),
        .I1(\rom_out_reg[1] [2]),
        .O(\res_reg[2]_C ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \res_reg[3]_LDC_i_1 
       (.I0(init),
        .I1(\rom_out_reg[1] [3]),
        .O(\res_reg[3]_P ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \res_reg[3]_LDC_i_2 
       (.I0(init),
        .I1(\rom_out_reg[1] [3]),
        .O(\res_reg[3]_C ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \res_reg[4]_LDC_i_1 
       (.I0(init),
        .I1(\do_reg[6] [0]),
        .O(\res_reg[4]_P ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \res_reg[4]_LDC_i_2 
       (.I0(init),
        .I1(\do_reg[6] [0]),
        .O(\res_reg[4]_C ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \res_reg[5]_LDC_i_1 
       (.I0(init),
        .I1(\do_reg[6] [1]),
        .O(\res_reg[5]_P ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \res_reg[5]_LDC_i_2 
       (.I0(init),
        .I1(\do_reg[6] [1]),
        .O(\res_reg[5]_C ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \res_reg[6]_LDC_i_1 
       (.I0(init),
        .I1(\do_reg[6] [2]),
        .O(\res_reg[6]_P ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \res_reg[6]_LDC_i_2 
       (.I0(init),
        .I1(\do_reg[6] [2]),
        .O(\res_reg[6]_C ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \res_reg[7]_LDC_i_1 
       (.I0(init),
        .I1(\do_reg[6] [3]),
        .O(\res_reg[7]_P ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \res_reg[7]_LDC_i_2 
       (.I0(init),
        .I1(\do_reg[6] [3]),
        .O(\res_reg[7]_C ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \res_reg[8]_LDC_i_1 
       (.I0(init),
        .I1(O[0]),
        .O(\res_reg[8]_P ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \res_reg[8]_LDC_i_2 
       (.I0(init),
        .I1(O[0]),
        .O(\res_reg[8]_C ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \res_reg[9]_LDC_i_1 
       (.I0(init),
        .I1(O[1]),
        .O(\res_reg[9]_P ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \res_reg[9]_LDC_i_2 
       (.I0(init),
        .I1(O[1]),
        .O(\res_reg[9]_C ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFF99F099)) 
    \rom_addr[0]_i_1 
       (.I0(index_reg__0[0]),
        .I1(last_reg__0[0]),
        .I2(valid_in_IBUF),
        .I3(\rom_addr[2]_i_5_n_0 ),
        .I4(rom_addr[0]),
        .O(\rom_addr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF696900006969)) 
    \rom_addr[1]_i_1 
       (.I0(\rom_addr[1]_i_2_n_0 ),
        .I1(index_reg__0[1]),
        .I2(last_reg__0[1]),
        .I3(valid_in_IBUF),
        .I4(\rom_addr[2]_i_5_n_0 ),
        .I5(rom_addr[1]),
        .O(\rom_addr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rom_addr[1]_i_2 
       (.I0(last_reg__0[0]),
        .I1(index_reg__0[0]),
        .O(\rom_addr[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0F660066)) 
    \rom_addr[2]_i_1 
       (.I0(\rom_addr[2]_i_3_n_0 ),
        .I1(\rom_addr[2]_i_4_n_0 ),
        .I2(valid_in_IBUF),
        .I3(\rom_addr[2]_i_5_n_0 ),
        .I4(rom_addr[2]),
        .O(\rom_addr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hBA20)) 
    \rom_addr[2]_i_3 
       (.I0(index_reg__0[1]),
        .I1(last_reg__0[0]),
        .I2(index_reg__0[0]),
        .I3(last_reg__0[1]),
        .O(\rom_addr[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rom_addr[2]_i_4 
       (.I0(last_reg__0[1]),
        .I1(index_reg__0[2]),
        .I2(last_reg__0[2]),
        .O(\rom_addr[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h55D7)) 
    \rom_addr[2]_i_5 
       (.I0(exec),
        .I1(index_reg__0[0]),
        .I2(last_reg__0[0]),
        .I3(\rom_addr[2]_i_6_n_0 ),
        .O(\rom_addr[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF6FF6FFFF)) 
    \rom_addr[2]_i_6 
       (.I0(last_reg__0[2]),
        .I1(index_reg__0[2]),
        .I2(last_reg__0[1]),
        .I3(index_reg__0[1]),
        .I4(index_reg__0[3]),
        .I5(last_reg__1),
        .O(\rom_addr[2]_i_6_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rom_addr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(ram_we),
        .D(\rom_addr[0]_i_1_n_0 ),
        .Q(rom_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rom_addr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(ram_we),
        .D(\rom_addr[1]_i_1_n_0 ),
        .Q(rom_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rom_addr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(ram_we),
        .D(\rom_addr[2]_i_1_n_0 ),
        .Q(rom_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rom_out[0]_i_1 
       (.I0(rom_addr[0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rom_out[1]_i_1 
       (.I0(rom_addr[0]),
        .I1(rom_addr[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \rom_out[2]_i_1 
       (.I0(rom_addr[1]),
        .I1(rom_addr[2]),
        .I2(rom_addr[0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \rom_out[3]_i_1 
       (.I0(rom_addr[1]),
        .I1(rom_addr[2]),
        .I2(rom_addr[0]),
        .O(D[3]));
endmodule

(* data_width = "8" *) 
(* NotValidForBitStream *)
module fir_filter
   (clk,
    valid_in,
    rst,
    valid_out,
    x,
    y);
  input clk;
  input valid_in;
  input rst;
  output valid_out;
  input [7:0]x;
  output [18:0]y;

  wire [2:0]addr;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire cu_n_10;
  wire cu_n_11;
  wire cu_n_12;
  wire cu_n_13;
  wire cu_n_14;
  wire cu_n_15;
  wire cu_n_16;
  wire cu_n_17;
  wire cu_n_18;
  wire cu_n_19;
  wire cu_n_2;
  wire cu_n_20;
  wire cu_n_21;
  wire cu_n_22;
  wire cu_n_23;
  wire cu_n_24;
  wire cu_n_25;
  wire cu_n_26;
  wire cu_n_27;
  wire cu_n_28;
  wire cu_n_29;
  wire cu_n_6;
  wire cu_n_7;
  wire cu_n_8;
  wire cu_n_9;
  wire [7:0]do;
  wire init;
  wire mac_comp_n_0;
  wire mac_comp_n_1;
  wire mac_comp_n_10;
  wire mac_comp_n_11;
  wire mac_comp_n_2;
  wire mac_comp_n_3;
  wire mac_comp_n_4;
  wire mac_comp_n_5;
  wire mac_comp_n_6;
  wire mac_comp_n_7;
  wire mac_comp_n_8;
  wire mac_comp_n_9;
  wire ram_n_1;
  wire ram_n_10;
  wire ram_n_11;
  wire ram_n_12;
  wire ram_n_13;
  wire ram_n_14;
  wire ram_n_15;
  wire ram_n_16;
  wire ram_n_17;
  wire ram_n_18;
  wire ram_we;
  wire [3:0]rdata;
  wire [18:0]res;
  wire rom_n_0;
  wire rom_n_1;
  wire rom_n_10;
  wire rom_n_11;
  wire rom_n_12;
  wire rom_n_13;
  wire rom_n_14;
  wire rom_n_15;
  wire rom_n_16;
  wire rom_n_17;
  wire rom_n_18;
  wire rom_n_19;
  wire rom_n_2;
  wire rom_n_20;
  wire rom_n_21;
  wire rom_n_7;
  wire rom_n_8;
  wire rom_n_9;
  wire [3:0]rom_out;
  wire rst;
  wire rst_IBUF;
  wire valid_in;
  wire valid_in_IBUF;
  wire valid_out;
  wire valid_out_OBUF;
  wire [7:0]x;
  wire [7:0]x_IBUF;
  wire [18:0]y;
  wire [18:0]y_OBUF;

initial begin
 $sdf_annotate("filter_sim_time_synth.sdf",,,,"tool_control");
end
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[0]),
        .Q(y_OBUF[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[10]),
        .Q(y_OBUF[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[11]),
        .Q(y_OBUF[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[12]),
        .Q(y_OBUF[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[13]),
        .Q(y_OBUF[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[14]),
        .Q(y_OBUF[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[15]),
        .Q(y_OBUF[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[16]),
        .Q(y_OBUF[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[17]),
        .Q(y_OBUF[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[18]),
        .Q(y_OBUF[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[1]),
        .Q(y_OBUF[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[2]),
        .Q(y_OBUF[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[3]),
        .Q(y_OBUF[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[4]),
        .Q(y_OBUF[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[5]),
        .Q(y_OBUF[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[6]),
        .Q(y_OBUF[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[7]),
        .Q(y_OBUF[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[8]),
        .Q(y_OBUF[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \aux_y_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(cu_n_2),
        .D(res[9]),
        .Q(y_OBUF[9]),
        .R(1'b0));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  control_unit cu
       (.CO(mac_comp_n_8),
        .D(rdata),
        .E(cu_n_2),
        .O({mac_comp_n_9,mac_comp_n_10,mac_comp_n_11}),
        .addr(addr),
        .clk_IBUF(clk_IBUF),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\do_reg[6] ({mac_comp_n_4,mac_comp_n_5,mac_comp_n_6,mac_comp_n_7}),
        .init(init),
        .ram_we(ram_we),
        .\res_reg[0]_C (cu_n_29),
        .\res_reg[0]_P (cu_n_28),
        .\res_reg[10]_C (cu_n_9),
        .\res_reg[10]_P (cu_n_8),
        .\res_reg[11]_C (cu_n_7),
        .\res_reg[11]_P (cu_n_6),
        .\res_reg[1]_C (cu_n_27),
        .\res_reg[1]_P (cu_n_26),
        .\res_reg[2]_C (cu_n_25),
        .\res_reg[2]_P (cu_n_24),
        .\res_reg[3]_C (cu_n_23),
        .\res_reg[3]_P (cu_n_22),
        .\res_reg[4]_C (cu_n_21),
        .\res_reg[4]_P (cu_n_20),
        .\res_reg[5]_C (cu_n_19),
        .\res_reg[5]_P (cu_n_18),
        .\res_reg[6]_C (cu_n_17),
        .\res_reg[6]_P (cu_n_16),
        .\res_reg[7]_C (cu_n_15),
        .\res_reg[7]_P (cu_n_14),
        .\res_reg[8]_C (cu_n_13),
        .\res_reg[8]_P (cu_n_12),
        .\res_reg[9]_C (cu_n_11),
        .\res_reg[9]_P (cu_n_10),
        .\rom_out_reg[1] ({mac_comp_n_0,mac_comp_n_1,mac_comp_n_2,mac_comp_n_3}),
        .rst_IBUF(rst_IBUF),
        .valid_in_IBUF(valid_in_IBUF),
        .valid_out_OBUF(valid_out_OBUF));
  mac mac_comp
       (.CO(mac_comp_n_8),
        .D(res),
        .DI({rom_n_7,rom_n_8,ram_n_18}),
        .O({mac_comp_n_9,mac_comp_n_10,mac_comp_n_11}),
        .S({rom_n_13,ram_n_16,rom_n_14,ram_n_17}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\do_reg[6] ({rom_n_0,ram_n_1,rom_n_1,rom_n_2}),
        .\do_reg[7] ({rom_n_15,rom_n_16,rom_n_17,rom_n_18}),
        .init(init),
        .mac_init_reg(cu_n_6),
        .mac_init_reg_0(cu_n_7),
        .mac_init_reg_1(cu_n_8),
        .mac_init_reg_10(cu_n_17),
        .mac_init_reg_11(cu_n_18),
        .mac_init_reg_12(cu_n_19),
        .mac_init_reg_13(cu_n_20),
        .mac_init_reg_14(cu_n_21),
        .mac_init_reg_15(cu_n_22),
        .mac_init_reg_16(cu_n_23),
        .mac_init_reg_17(cu_n_24),
        .mac_init_reg_18(cu_n_25),
        .mac_init_reg_19(cu_n_26),
        .mac_init_reg_2(cu_n_9),
        .mac_init_reg_20(cu_n_27),
        .mac_init_reg_21(cu_n_28),
        .mac_init_reg_22(cu_n_29),
        .mac_init_reg_3(cu_n_10),
        .mac_init_reg_4(cu_n_11),
        .mac_init_reg_5(cu_n_12),
        .mac_init_reg_6(cu_n_13),
        .mac_init_reg_7(cu_n_14),
        .mac_init_reg_8(cu_n_15),
        .mac_init_reg_9(cu_n_16),
        .\res_reg[3]_P_0 ({mac_comp_n_0,mac_comp_n_1,mac_comp_n_2,mac_comp_n_3}),
        .\res_reg[7]_P_0 ({mac_comp_n_4,mac_comp_n_5,mac_comp_n_6,mac_comp_n_7}),
        .\rom_out_reg[1] ({rom_n_10,rom_n_11,ram_n_13}),
        .\rom_out_reg[2] ({rom_n_19,rom_n_20,rom_n_21}));
  mlab_ram ram
       (.DI(ram_n_18),
        .Q(rom_out),
        .S({ram_n_16,ram_n_17}),
        .addr(addr),
        .clk_IBUF(clk_IBUF),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .do(do),
        .ram_we(ram_we),
        .\res_reg[11]_P (ram_n_13),
        .\res_reg[11]_P_0 (ram_n_14),
        .\res_reg[11]_P_1 (ram_n_15),
        .\res_reg[3]_P (ram_n_12),
        .\res_reg[7]_P (ram_n_1),
        .\res_reg[7]_P_0 (ram_n_10),
        .\res_reg[7]_P_1 (ram_n_11),
        .\rom_out_reg[1] (rom_n_9),
        .\rom_out_reg[1]_0 (rom_n_12),
        .valid_in_IBUF(valid_in_IBUF),
        .x(x_IBUF));
  mlab_rom rom
       (.D(rdata),
        .DI({rom_n_7,rom_n_8}),
        .Q(rom_out),
        .S({rom_n_13,rom_n_14}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .do(do),
        .\do_reg[2] (ram_n_11),
        .\do_reg[2]_0 (ram_n_10),
        .\do_reg[3] (ram_n_12),
        .\do_reg[4] (ram_n_14),
        .\do_reg[5] (ram_n_15),
        .\do_reg[5]_0 (ram_n_1),
        .\res_reg[11]_P ({rom_n_10,rom_n_11}),
        .\res_reg[11]_P_0 ({rom_n_19,rom_n_20,rom_n_21}),
        .\res_reg[7]_P ({rom_n_0,rom_n_1,rom_n_2}),
        .\res_reg[7]_P_0 (rom_n_9),
        .\res_reg[7]_P_1 (rom_n_12),
        .\res_reg[7]_P_2 ({rom_n_15,rom_n_16,rom_n_17,rom_n_18}));
  IBUF rst_IBUF_inst
       (.I(rst),
        .O(rst_IBUF));
  IBUF valid_in_IBUF_inst
       (.I(valid_in),
        .O(valid_in_IBUF));
  OBUF valid_out_OBUF_inst
       (.I(valid_out_OBUF),
        .O(valid_out));
  IBUF \x_IBUF[0]_inst 
       (.I(x[0]),
        .O(x_IBUF[0]));
  IBUF \x_IBUF[1]_inst 
       (.I(x[1]),
        .O(x_IBUF[1]));
  IBUF \x_IBUF[2]_inst 
       (.I(x[2]),
        .O(x_IBUF[2]));
  IBUF \x_IBUF[3]_inst 
       (.I(x[3]),
        .O(x_IBUF[3]));
  IBUF \x_IBUF[4]_inst 
       (.I(x[4]),
        .O(x_IBUF[4]));
  IBUF \x_IBUF[5]_inst 
       (.I(x[5]),
        .O(x_IBUF[5]));
  IBUF \x_IBUF[6]_inst 
       (.I(x[6]),
        .O(x_IBUF[6]));
  IBUF \x_IBUF[7]_inst 
       (.I(x[7]),
        .O(x_IBUF[7]));
  OBUF \y_OBUF[0]_inst 
       (.I(y_OBUF[0]),
        .O(y[0]));
  OBUF \y_OBUF[10]_inst 
       (.I(y_OBUF[10]),
        .O(y[10]));
  OBUF \y_OBUF[11]_inst 
       (.I(y_OBUF[11]),
        .O(y[11]));
  OBUF \y_OBUF[12]_inst 
       (.I(y_OBUF[12]),
        .O(y[12]));
  OBUF \y_OBUF[13]_inst 
       (.I(y_OBUF[13]),
        .O(y[13]));
  OBUF \y_OBUF[14]_inst 
       (.I(y_OBUF[14]),
        .O(y[14]));
  OBUF \y_OBUF[15]_inst 
       (.I(y_OBUF[15]),
        .O(y[15]));
  OBUF \y_OBUF[16]_inst 
       (.I(y_OBUF[16]),
        .O(y[16]));
  OBUF \y_OBUF[17]_inst 
       (.I(y_OBUF[17]),
        .O(y[17]));
  OBUF \y_OBUF[18]_inst 
       (.I(y_OBUF[18]),
        .O(y[18]));
  OBUF \y_OBUF[1]_inst 
       (.I(y_OBUF[1]),
        .O(y[1]));
  OBUF \y_OBUF[2]_inst 
       (.I(y_OBUF[2]),
        .O(y[2]));
  OBUF \y_OBUF[3]_inst 
       (.I(y_OBUF[3]),
        .O(y[3]));
  OBUF \y_OBUF[4]_inst 
       (.I(y_OBUF[4]),
        .O(y[4]));
  OBUF \y_OBUF[5]_inst 
       (.I(y_OBUF[5]),
        .O(y[5]));
  OBUF \y_OBUF[6]_inst 
       (.I(y_OBUF[6]),
        .O(y[6]));
  OBUF \y_OBUF[7]_inst 
       (.I(y_OBUF[7]),
        .O(y[7]));
  OBUF \y_OBUF[8]_inst 
       (.I(y_OBUF[8]),
        .O(y[8]));
  OBUF \y_OBUF[9]_inst 
       (.I(y_OBUF[9]),
        .O(y[9]));
endmodule

module mac
   (\res_reg[3]_P_0 ,
    \res_reg[7]_P_0 ,
    CO,
    O,
    D,
    mac_init_reg,
    mac_init_reg_0,
    clk_IBUF_BUFG,
    mac_init_reg_1,
    mac_init_reg_2,
    mac_init_reg_3,
    mac_init_reg_4,
    mac_init_reg_5,
    mac_init_reg_6,
    mac_init_reg_7,
    mac_init_reg_8,
    mac_init_reg_9,
    mac_init_reg_10,
    mac_init_reg_11,
    mac_init_reg_12,
    mac_init_reg_13,
    mac_init_reg_14,
    mac_init_reg_15,
    mac_init_reg_16,
    mac_init_reg_17,
    mac_init_reg_18,
    mac_init_reg_19,
    mac_init_reg_20,
    mac_init_reg_21,
    mac_init_reg_22,
    DI,
    S,
    \do_reg[6] ,
    \do_reg[7] ,
    \rom_out_reg[1] ,
    \rom_out_reg[2] ,
    init);
  output [3:0]\res_reg[3]_P_0 ;
  output [3:0]\res_reg[7]_P_0 ;
  output [0:0]CO;
  output [2:0]O;
  output [18:0]D;
  input mac_init_reg;
  input mac_init_reg_0;
  input clk_IBUF_BUFG;
  input mac_init_reg_1;
  input mac_init_reg_2;
  input mac_init_reg_3;
  input mac_init_reg_4;
  input mac_init_reg_5;
  input mac_init_reg_6;
  input mac_init_reg_7;
  input mac_init_reg_8;
  input mac_init_reg_9;
  input mac_init_reg_10;
  input mac_init_reg_11;
  input mac_init_reg_12;
  input mac_init_reg_13;
  input mac_init_reg_14;
  input mac_init_reg_15;
  input mac_init_reg_16;
  input mac_init_reg_17;
  input mac_init_reg_18;
  input mac_init_reg_19;
  input mac_init_reg_20;
  input mac_init_reg_21;
  input mac_init_reg_22;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]\do_reg[6] ;
  input [3:0]\do_reg[7] ;
  input [2:0]\rom_out_reg[1] ;
  input [2:0]\rom_out_reg[2] ;
  input init;

  wire [0:0]CO;
  wire [18:0]D;
  wire [2:0]DI;
  wire [2:0]O;
  wire [3:0]S;
  wire clk_IBUF_BUFG;
  wire [3:0]\do_reg[6] ;
  wire [3:0]\do_reg[7] ;
  wire init;
  wire mac_init_reg;
  wire mac_init_reg_0;
  wire mac_init_reg_1;
  wire mac_init_reg_10;
  wire mac_init_reg_11;
  wire mac_init_reg_12;
  wire mac_init_reg_13;
  wire mac_init_reg_14;
  wire mac_init_reg_15;
  wire mac_init_reg_16;
  wire mac_init_reg_17;
  wire mac_init_reg_18;
  wire mac_init_reg_19;
  wire mac_init_reg_2;
  wire mac_init_reg_20;
  wire mac_init_reg_21;
  wire mac_init_reg_22;
  wire mac_init_reg_3;
  wire mac_init_reg_4;
  wire mac_init_reg_5;
  wire mac_init_reg_6;
  wire mac_init_reg_7;
  wire mac_init_reg_8;
  wire mac_init_reg_9;
  wire multOp__0_carry__0_n_0;
  wire multOp__0_carry__0_n_1;
  wire multOp__0_carry__0_n_2;
  wire multOp__0_carry__0_n_3;
  wire multOp__0_carry__1_n_2;
  wire multOp__0_carry__1_n_3;
  wire multOp__0_carry_n_0;
  wire multOp__0_carry_n_1;
  wire multOp__0_carry_n_2;
  wire multOp__0_carry_n_3;
  wire [18:0]plusOp;
  wire \res[11]_C_i_2_n_0 ;
  wire \res[11]_C_i_3_n_0 ;
  wire \res[11]_C_i_4_n_0 ;
  wire \res[11]_C_i_5_n_0 ;
  wire \res[11]_C_i_6_n_0 ;
  wire \res[11]_C_i_7_n_0 ;
  wire \res[11]_C_i_8_n_0 ;
  wire \res[11]_C_i_9_n_0 ;
  wire \res[3]_C_i_2_n_0 ;
  wire \res[3]_C_i_3_n_0 ;
  wire \res[3]_C_i_4_n_0 ;
  wire \res[3]_C_i_5_n_0 ;
  wire \res[3]_C_i_6_n_0 ;
  wire \res[3]_C_i_7_n_0 ;
  wire \res[3]_C_i_8_n_0 ;
  wire \res[3]_C_i_9_n_0 ;
  wire \res[7]_C_i_2_n_0 ;
  wire \res[7]_C_i_3_n_0 ;
  wire \res[7]_C_i_4_n_0 ;
  wire \res[7]_C_i_5_n_0 ;
  wire \res[7]_C_i_6_n_0 ;
  wire \res[7]_C_i_7_n_0 ;
  wire \res[7]_C_i_8_n_0 ;
  wire \res[7]_C_i_9_n_0 ;
  wire \res_reg[0]_C_n_0 ;
  wire \res_reg[0]_LDC_n_0 ;
  wire \res_reg[0]_P_n_0 ;
  wire \res_reg[10]_C_n_0 ;
  wire \res_reg[10]_LDC_n_0 ;
  wire \res_reg[10]_P_n_0 ;
  wire \res_reg[11]_C_i_1_n_0 ;
  wire \res_reg[11]_C_i_1_n_1 ;
  wire \res_reg[11]_C_i_1_n_2 ;
  wire \res_reg[11]_C_i_1_n_3 ;
  wire \res_reg[11]_C_n_0 ;
  wire \res_reg[11]_LDC_n_0 ;
  wire \res_reg[11]_P_n_0 ;
  wire \res_reg[15]_i_1_n_0 ;
  wire \res_reg[15]_i_1_n_1 ;
  wire \res_reg[15]_i_1_n_2 ;
  wire \res_reg[15]_i_1_n_3 ;
  wire \res_reg[18]_i_1_n_2 ;
  wire \res_reg[18]_i_1_n_3 ;
  wire \res_reg[1]_C_n_0 ;
  wire \res_reg[1]_LDC_n_0 ;
  wire \res_reg[1]_P_n_0 ;
  wire \res_reg[2]_C_n_0 ;
  wire \res_reg[2]_LDC_n_0 ;
  wire \res_reg[2]_P_n_0 ;
  wire \res_reg[3]_C_i_1_n_0 ;
  wire \res_reg[3]_C_i_1_n_1 ;
  wire \res_reg[3]_C_i_1_n_2 ;
  wire \res_reg[3]_C_i_1_n_3 ;
  wire \res_reg[3]_C_n_0 ;
  wire \res_reg[3]_LDC_n_0 ;
  wire [3:0]\res_reg[3]_P_0 ;
  wire \res_reg[3]_P_n_0 ;
  wire \res_reg[4]_C_n_0 ;
  wire \res_reg[4]_LDC_n_0 ;
  wire \res_reg[4]_P_n_0 ;
  wire \res_reg[5]_C_n_0 ;
  wire \res_reg[5]_LDC_n_0 ;
  wire \res_reg[5]_P_n_0 ;
  wire \res_reg[6]_C_n_0 ;
  wire \res_reg[6]_LDC_n_0 ;
  wire \res_reg[6]_P_n_0 ;
  wire \res_reg[7]_C_i_1_n_0 ;
  wire \res_reg[7]_C_i_1_n_1 ;
  wire \res_reg[7]_C_i_1_n_2 ;
  wire \res_reg[7]_C_i_1_n_3 ;
  wire \res_reg[7]_C_n_0 ;
  wire \res_reg[7]_LDC_n_0 ;
  wire [3:0]\res_reg[7]_P_0 ;
  wire \res_reg[7]_P_n_0 ;
  wire \res_reg[8]_C_n_0 ;
  wire \res_reg[8]_LDC_n_0 ;
  wire \res_reg[8]_P_n_0 ;
  wire \res_reg[9]_C_n_0 ;
  wire \res_reg[9]_LDC_n_0 ;
  wire \res_reg[9]_P_n_0 ;
  wire [2:0]\rom_out_reg[1] ;
  wire [2:0]\rom_out_reg[2] ;
  wire [2:2]NLW_multOp__0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_multOp__0_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_res_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_res_reg[18]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \aux_y[0]_i_1 
       (.I0(\res_reg[0]_P_n_0 ),
        .I1(\res_reg[0]_LDC_n_0 ),
        .I2(\res_reg[0]_C_n_0 ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \aux_y[10]_i_1 
       (.I0(\res_reg[10]_P_n_0 ),
        .I1(\res_reg[10]_LDC_n_0 ),
        .I2(\res_reg[10]_C_n_0 ),
        .O(D[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \aux_y[11]_i_1 
       (.I0(\res_reg[11]_P_n_0 ),
        .I1(\res_reg[11]_LDC_n_0 ),
        .I2(\res_reg[11]_C_n_0 ),
        .O(D[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \aux_y[1]_i_1 
       (.I0(\res_reg[1]_P_n_0 ),
        .I1(\res_reg[1]_LDC_n_0 ),
        .I2(\res_reg[1]_C_n_0 ),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \aux_y[2]_i_1 
       (.I0(\res_reg[2]_P_n_0 ),
        .I1(\res_reg[2]_LDC_n_0 ),
        .I2(\res_reg[2]_C_n_0 ),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \aux_y[3]_i_1 
       (.I0(\res_reg[3]_P_n_0 ),
        .I1(\res_reg[3]_LDC_n_0 ),
        .I2(\res_reg[3]_C_n_0 ),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \aux_y[4]_i_1 
       (.I0(\res_reg[4]_P_n_0 ),
        .I1(\res_reg[4]_LDC_n_0 ),
        .I2(\res_reg[4]_C_n_0 ),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \aux_y[5]_i_1 
       (.I0(\res_reg[5]_P_n_0 ),
        .I1(\res_reg[5]_LDC_n_0 ),
        .I2(\res_reg[5]_C_n_0 ),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \aux_y[6]_i_1 
       (.I0(\res_reg[6]_P_n_0 ),
        .I1(\res_reg[6]_LDC_n_0 ),
        .I2(\res_reg[6]_C_n_0 ),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \aux_y[7]_i_1 
       (.I0(\res_reg[7]_P_n_0 ),
        .I1(\res_reg[7]_LDC_n_0 ),
        .I2(\res_reg[7]_C_n_0 ),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \aux_y[8]_i_1 
       (.I0(\res_reg[8]_P_n_0 ),
        .I1(\res_reg[8]_LDC_n_0 ),
        .I2(\res_reg[8]_C_n_0 ),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \aux_y[9]_i_1 
       (.I0(\res_reg[9]_P_n_0 ),
        .I1(\res_reg[9]_LDC_n_0 ),
        .I2(\res_reg[9]_C_n_0 ),
        .O(D[9]));
  CARRY4 multOp__0_carry
       (.CI(1'b0),
        .CO({multOp__0_carry_n_0,multOp__0_carry_n_1,multOp__0_carry_n_2,multOp__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O(\res_reg[3]_P_0 ),
        .S(S));
  CARRY4 multOp__0_carry__0
       (.CI(multOp__0_carry_n_0),
        .CO({multOp__0_carry__0_n_0,multOp__0_carry__0_n_1,multOp__0_carry__0_n_2,multOp__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\do_reg[6] ),
        .O(\res_reg[7]_P_0 ),
        .S(\do_reg[7] ));
  CARRY4 multOp__0_carry__1
       (.CI(multOp__0_carry__0_n_0),
        .CO({CO,NLW_multOp__0_carry__1_CO_UNCONNECTED[2],multOp__0_carry__1_n_2,multOp__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\rom_out_reg[1] }),
        .O({NLW_multOp__0_carry__1_O_UNCONNECTED[3],O}),
        .S({1'b1,\rom_out_reg[2] }));
  LUT3 #(
    .INIT(8'hB8)) 
    \res[11]_C_i_2 
       (.I0(\res_reg[11]_P_n_0 ),
        .I1(\res_reg[11]_LDC_n_0 ),
        .I2(\res_reg[11]_C_n_0 ),
        .O(\res[11]_C_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \res[11]_C_i_3 
       (.I0(\res_reg[10]_P_n_0 ),
        .I1(\res_reg[10]_LDC_n_0 ),
        .I2(\res_reg[10]_C_n_0 ),
        .O(\res[11]_C_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \res[11]_C_i_4 
       (.I0(\res_reg[9]_P_n_0 ),
        .I1(\res_reg[9]_LDC_n_0 ),
        .I2(\res_reg[9]_C_n_0 ),
        .O(\res[11]_C_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \res[11]_C_i_5 
       (.I0(\res_reg[8]_P_n_0 ),
        .I1(\res_reg[8]_LDC_n_0 ),
        .I2(\res_reg[8]_C_n_0 ),
        .O(\res[11]_C_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \res[11]_C_i_6 
       (.I0(\res_reg[11]_C_n_0 ),
        .I1(\res_reg[11]_LDC_n_0 ),
        .I2(\res_reg[11]_P_n_0 ),
        .I3(CO),
        .O(\res[11]_C_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \res[11]_C_i_7 
       (.I0(\res_reg[10]_C_n_0 ),
        .I1(\res_reg[10]_LDC_n_0 ),
        .I2(\res_reg[10]_P_n_0 ),
        .I3(O[2]),
        .O(\res[11]_C_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \res[11]_C_i_8 
       (.I0(\res_reg[9]_C_n_0 ),
        .I1(\res_reg[9]_LDC_n_0 ),
        .I2(\res_reg[9]_P_n_0 ),
        .I3(O[1]),
        .O(\res[11]_C_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \res[11]_C_i_9 
       (.I0(\res_reg[8]_C_n_0 ),
        .I1(\res_reg[8]_LDC_n_0 ),
        .I2(\res_reg[8]_P_n_0 ),
        .I3(O[0]),
        .O(\res[11]_C_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \res[3]_C_i_2 
       (.I0(\res_reg[3]_P_n_0 ),
        .I1(\res_reg[3]_LDC_n_0 ),
        .I2(\res_reg[3]_C_n_0 ),
        .O(\res[3]_C_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \res[3]_C_i_3 
       (.I0(\res_reg[2]_P_n_0 ),
        .I1(\res_reg[2]_LDC_n_0 ),
        .I2(\res_reg[2]_C_n_0 ),
        .O(\res[3]_C_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \res[3]_C_i_4 
       (.I0(\res_reg[1]_P_n_0 ),
        .I1(\res_reg[1]_LDC_n_0 ),
        .I2(\res_reg[1]_C_n_0 ),
        .O(\res[3]_C_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \res[3]_C_i_5 
       (.I0(\res_reg[0]_P_n_0 ),
        .I1(\res_reg[0]_LDC_n_0 ),
        .I2(\res_reg[0]_C_n_0 ),
        .O(\res[3]_C_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \res[3]_C_i_6 
       (.I0(\res_reg[3]_C_n_0 ),
        .I1(\res_reg[3]_LDC_n_0 ),
        .I2(\res_reg[3]_P_n_0 ),
        .I3(\res_reg[3]_P_0 [3]),
        .O(\res[3]_C_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \res[3]_C_i_7 
       (.I0(\res_reg[2]_C_n_0 ),
        .I1(\res_reg[2]_LDC_n_0 ),
        .I2(\res_reg[2]_P_n_0 ),
        .I3(\res_reg[3]_P_0 [2]),
        .O(\res[3]_C_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \res[3]_C_i_8 
       (.I0(\res_reg[1]_C_n_0 ),
        .I1(\res_reg[1]_LDC_n_0 ),
        .I2(\res_reg[1]_P_n_0 ),
        .I3(\res_reg[3]_P_0 [1]),
        .O(\res[3]_C_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \res[3]_C_i_9 
       (.I0(\res_reg[0]_C_n_0 ),
        .I1(\res_reg[0]_LDC_n_0 ),
        .I2(\res_reg[0]_P_n_0 ),
        .I3(\res_reg[3]_P_0 [0]),
        .O(\res[3]_C_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \res[7]_C_i_2 
       (.I0(\res_reg[7]_P_n_0 ),
        .I1(\res_reg[7]_LDC_n_0 ),
        .I2(\res_reg[7]_C_n_0 ),
        .O(\res[7]_C_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \res[7]_C_i_3 
       (.I0(\res_reg[6]_P_n_0 ),
        .I1(\res_reg[6]_LDC_n_0 ),
        .I2(\res_reg[6]_C_n_0 ),
        .O(\res[7]_C_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \res[7]_C_i_4 
       (.I0(\res_reg[5]_P_n_0 ),
        .I1(\res_reg[5]_LDC_n_0 ),
        .I2(\res_reg[5]_C_n_0 ),
        .O(\res[7]_C_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \res[7]_C_i_5 
       (.I0(\res_reg[4]_P_n_0 ),
        .I1(\res_reg[4]_LDC_n_0 ),
        .I2(\res_reg[4]_C_n_0 ),
        .O(\res[7]_C_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \res[7]_C_i_6 
       (.I0(\res_reg[7]_C_n_0 ),
        .I1(\res_reg[7]_LDC_n_0 ),
        .I2(\res_reg[7]_P_n_0 ),
        .I3(\res_reg[7]_P_0 [3]),
        .O(\res[7]_C_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \res[7]_C_i_7 
       (.I0(\res_reg[6]_C_n_0 ),
        .I1(\res_reg[6]_LDC_n_0 ),
        .I2(\res_reg[6]_P_n_0 ),
        .I3(\res_reg[7]_P_0 [2]),
        .O(\res[7]_C_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \res[7]_C_i_8 
       (.I0(\res_reg[5]_C_n_0 ),
        .I1(\res_reg[5]_LDC_n_0 ),
        .I2(\res_reg[5]_P_n_0 ),
        .I3(\res_reg[7]_P_0 [1]),
        .O(\res[7]_C_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \res[7]_C_i_9 
       (.I0(\res_reg[4]_C_n_0 ),
        .I1(\res_reg[4]_LDC_n_0 ),
        .I2(\res_reg[4]_P_n_0 ),
        .I3(\res_reg[7]_P_0 [0]),
        .O(\res[7]_C_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[0]_C 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(mac_init_reg_22),
        .D(plusOp[0]),
        .Q(\res_reg[0]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \res_reg[0]_LDC 
       (.CLR(mac_init_reg_22),
        .D(1'b1),
        .G(mac_init_reg_21),
        .GE(1'b1),
        .Q(\res_reg[0]_LDC_n_0 ));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[0]_P 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(plusOp[0]),
        .PRE(mac_init_reg_21),
        .Q(\res_reg[0]_P_n_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[10]_C 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(mac_init_reg_2),
        .D(plusOp[10]),
        .Q(\res_reg[10]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \res_reg[10]_LDC 
       (.CLR(mac_init_reg_2),
        .D(1'b1),
        .G(mac_init_reg_1),
        .GE(1'b1),
        .Q(\res_reg[10]_LDC_n_0 ));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[10]_P 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(plusOp[10]),
        .PRE(mac_init_reg_1),
        .Q(\res_reg[10]_P_n_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[11]_C 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(mac_init_reg_0),
        .D(plusOp[11]),
        .Q(\res_reg[11]_C_n_0 ));
  CARRY4 \res_reg[11]_C_i_1 
       (.CI(\res_reg[7]_C_i_1_n_0 ),
        .CO({\res_reg[11]_C_i_1_n_0 ,\res_reg[11]_C_i_1_n_1 ,\res_reg[11]_C_i_1_n_2 ,\res_reg[11]_C_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\res[11]_C_i_2_n_0 ,\res[11]_C_i_3_n_0 ,\res[11]_C_i_4_n_0 ,\res[11]_C_i_5_n_0 }),
        .O(plusOp[11:8]),
        .S({\res[11]_C_i_6_n_0 ,\res[11]_C_i_7_n_0 ,\res[11]_C_i_8_n_0 ,\res[11]_C_i_9_n_0 }));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \res_reg[11]_LDC 
       (.CLR(mac_init_reg_0),
        .D(1'b1),
        .G(mac_init_reg),
        .GE(1'b1),
        .Q(\res_reg[11]_LDC_n_0 ));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[11]_P 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(plusOp[11]),
        .PRE(mac_init_reg),
        .Q(\res_reg[11]_P_n_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(init),
        .D(plusOp[12]),
        .Q(D[12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(init),
        .D(plusOp[13]),
        .Q(D[13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(init),
        .D(plusOp[14]),
        .Q(D[14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(init),
        .D(plusOp[15]),
        .Q(D[15]));
  CARRY4 \res_reg[15]_i_1 
       (.CI(\res_reg[11]_C_i_1_n_0 ),
        .CO({\res_reg[15]_i_1_n_0 ,\res_reg[15]_i_1_n_1 ,\res_reg[15]_i_1_n_2 ,\res_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[15:12]),
        .S(D[15:12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(init),
        .D(plusOp[16]),
        .Q(D[16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(init),
        .D(plusOp[17]),
        .Q(D[17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(init),
        .D(plusOp[18]),
        .Q(D[18]));
  CARRY4 \res_reg[18]_i_1 
       (.CI(\res_reg[15]_i_1_n_0 ),
        .CO({\NLW_res_reg[18]_i_1_CO_UNCONNECTED [3:2],\res_reg[18]_i_1_n_2 ,\res_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_res_reg[18]_i_1_O_UNCONNECTED [3],plusOp[18:16]}),
        .S({1'b0,D[18:16]}));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[1]_C 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(mac_init_reg_20),
        .D(plusOp[1]),
        .Q(\res_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \res_reg[1]_LDC 
       (.CLR(mac_init_reg_20),
        .D(1'b1),
        .G(mac_init_reg_19),
        .GE(1'b1),
        .Q(\res_reg[1]_LDC_n_0 ));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[1]_P 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(plusOp[1]),
        .PRE(mac_init_reg_19),
        .Q(\res_reg[1]_P_n_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[2]_C 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(mac_init_reg_18),
        .D(plusOp[2]),
        .Q(\res_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \res_reg[2]_LDC 
       (.CLR(mac_init_reg_18),
        .D(1'b1),
        .G(mac_init_reg_17),
        .GE(1'b1),
        .Q(\res_reg[2]_LDC_n_0 ));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[2]_P 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(plusOp[2]),
        .PRE(mac_init_reg_17),
        .Q(\res_reg[2]_P_n_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[3]_C 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(mac_init_reg_16),
        .D(plusOp[3]),
        .Q(\res_reg[3]_C_n_0 ));
  CARRY4 \res_reg[3]_C_i_1 
       (.CI(1'b0),
        .CO({\res_reg[3]_C_i_1_n_0 ,\res_reg[3]_C_i_1_n_1 ,\res_reg[3]_C_i_1_n_2 ,\res_reg[3]_C_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\res[3]_C_i_2_n_0 ,\res[3]_C_i_3_n_0 ,\res[3]_C_i_4_n_0 ,\res[3]_C_i_5_n_0 }),
        .O(plusOp[3:0]),
        .S({\res[3]_C_i_6_n_0 ,\res[3]_C_i_7_n_0 ,\res[3]_C_i_8_n_0 ,\res[3]_C_i_9_n_0 }));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \res_reg[3]_LDC 
       (.CLR(mac_init_reg_16),
        .D(1'b1),
        .G(mac_init_reg_15),
        .GE(1'b1),
        .Q(\res_reg[3]_LDC_n_0 ));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[3]_P 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(plusOp[3]),
        .PRE(mac_init_reg_15),
        .Q(\res_reg[3]_P_n_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[4]_C 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(mac_init_reg_14),
        .D(plusOp[4]),
        .Q(\res_reg[4]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \res_reg[4]_LDC 
       (.CLR(mac_init_reg_14),
        .D(1'b1),
        .G(mac_init_reg_13),
        .GE(1'b1),
        .Q(\res_reg[4]_LDC_n_0 ));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[4]_P 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(plusOp[4]),
        .PRE(mac_init_reg_13),
        .Q(\res_reg[4]_P_n_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[5]_C 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(mac_init_reg_12),
        .D(plusOp[5]),
        .Q(\res_reg[5]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \res_reg[5]_LDC 
       (.CLR(mac_init_reg_12),
        .D(1'b1),
        .G(mac_init_reg_11),
        .GE(1'b1),
        .Q(\res_reg[5]_LDC_n_0 ));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[5]_P 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(plusOp[5]),
        .PRE(mac_init_reg_11),
        .Q(\res_reg[5]_P_n_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[6]_C 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(mac_init_reg_10),
        .D(plusOp[6]),
        .Q(\res_reg[6]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \res_reg[6]_LDC 
       (.CLR(mac_init_reg_10),
        .D(1'b1),
        .G(mac_init_reg_9),
        .GE(1'b1),
        .Q(\res_reg[6]_LDC_n_0 ));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[6]_P 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(plusOp[6]),
        .PRE(mac_init_reg_9),
        .Q(\res_reg[6]_P_n_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[7]_C 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(mac_init_reg_8),
        .D(plusOp[7]),
        .Q(\res_reg[7]_C_n_0 ));
  CARRY4 \res_reg[7]_C_i_1 
       (.CI(\res_reg[3]_C_i_1_n_0 ),
        .CO({\res_reg[7]_C_i_1_n_0 ,\res_reg[7]_C_i_1_n_1 ,\res_reg[7]_C_i_1_n_2 ,\res_reg[7]_C_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\res[7]_C_i_2_n_0 ,\res[7]_C_i_3_n_0 ,\res[7]_C_i_4_n_0 ,\res[7]_C_i_5_n_0 }),
        .O(plusOp[7:4]),
        .S({\res[7]_C_i_6_n_0 ,\res[7]_C_i_7_n_0 ,\res[7]_C_i_8_n_0 ,\res[7]_C_i_9_n_0 }));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \res_reg[7]_LDC 
       (.CLR(mac_init_reg_8),
        .D(1'b1),
        .G(mac_init_reg_7),
        .GE(1'b1),
        .Q(\res_reg[7]_LDC_n_0 ));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[7]_P 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(plusOp[7]),
        .PRE(mac_init_reg_7),
        .Q(\res_reg[7]_P_n_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[8]_C 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(mac_init_reg_6),
        .D(plusOp[8]),
        .Q(\res_reg[8]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \res_reg[8]_LDC 
       (.CLR(mac_init_reg_6),
        .D(1'b1),
        .G(mac_init_reg_5),
        .GE(1'b1),
        .Q(\res_reg[8]_LDC_n_0 ));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[8]_P 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(plusOp[8]),
        .PRE(mac_init_reg_5),
        .Q(\res_reg[8]_P_n_0 ));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[9]_C 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(mac_init_reg_4),
        .D(plusOp[9]),
        .Q(\res_reg[9]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \res_reg[9]_LDC 
       (.CLR(mac_init_reg_4),
        .D(1'b1),
        .G(mac_init_reg_3),
        .GE(1'b1),
        .Q(\res_reg[9]_LDC_n_0 ));
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \res_reg[9]_P 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(plusOp[9]),
        .PRE(mac_init_reg_3),
        .Q(\res_reg[9]_P_n_0 ));
endmodule

module mlab_ram
   (ram_we,
    \res_reg[7]_P ,
    do,
    \res_reg[7]_P_0 ,
    \res_reg[7]_P_1 ,
    \res_reg[3]_P ,
    \res_reg[11]_P ,
    \res_reg[11]_P_0 ,
    \res_reg[11]_P_1 ,
    S,
    DI,
    valid_in_IBUF,
    clk_IBUF,
    Q,
    \rom_out_reg[1] ,
    \rom_out_reg[1]_0 ,
    clk_IBUF_BUFG,
    x,
    addr);
  output ram_we;
  output [0:0]\res_reg[7]_P ;
  output [7:0]do;
  output \res_reg[7]_P_0 ;
  output \res_reg[7]_P_1 ;
  output \res_reg[3]_P ;
  output [0:0]\res_reg[11]_P ;
  output \res_reg[11]_P_0 ;
  output \res_reg[11]_P_1 ;
  output [1:0]S;
  output [0:0]DI;
  input valid_in_IBUF;
  input clk_IBUF;
  input [3:0]Q;
  input \rom_out_reg[1] ;
  input \rom_out_reg[1]_0 ;
  input clk_IBUF_BUFG;
  input [7:0]x;
  input [2:0]addr;

  wire [0:0]DI;
  wire [3:0]Q;
  wire [1:0]S;
  wire [2:0]addr;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire [7:0]do;
  wire \do[0]_i_1_n_0 ;
  wire \do[1]_i_1_n_0 ;
  wire \do[2]_i_1_n_0 ;
  wire \do[3]_i_1_n_0 ;
  wire \do[4]_i_1_n_0 ;
  wire \do[5]_i_1_n_0 ;
  wire \do[6]_i_1_n_0 ;
  wire \do[7]_i_1_n_0 ;
  wire [7:0]p_1_out;
  wire ram_we;
  wire [0:0]\res_reg[11]_P ;
  wire \res_reg[11]_P_0 ;
  wire \res_reg[11]_P_1 ;
  wire \res_reg[3]_P ;
  wire [0:0]\res_reg[7]_P ;
  wire \res_reg[7]_P_0 ;
  wire \res_reg[7]_P_1 ;
  wire \rom_out_reg[1] ;
  wire \rom_out_reg[1]_0 ;
  wire valid_in_IBUF;
  wire [7:0]x;

  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_UNIQ_BASE_ RAM_reg_0_7_0_0
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(x[0]),
        .O(p_1_out[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(ram_we));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD1 RAM_reg_0_7_1_1
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(x[1]),
        .O(p_1_out[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(ram_we));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD2 RAM_reg_0_7_2_2
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(x[2]),
        .O(p_1_out[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(ram_we));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD3 RAM_reg_0_7_3_3
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(x[3]),
        .O(p_1_out[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(ram_we));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD4 RAM_reg_0_7_4_4
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(x[4]),
        .O(p_1_out[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(ram_we));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD5 RAM_reg_0_7_5_5
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(x[5]),
        .O(p_1_out[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(ram_we));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD6 RAM_reg_0_7_6_6
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(x[6]),
        .O(p_1_out[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(ram_we));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD7 RAM_reg_0_7_7_7
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(x[7]),
        .O(p_1_out[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(ram_we));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \do[0]_i_1 
       (.I0(p_1_out[0]),
        .I1(clk_IBUF),
        .I2(valid_in_IBUF),
        .I3(x[0]),
        .O(\do[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \do[1]_i_1 
       (.I0(p_1_out[1]),
        .I1(clk_IBUF),
        .I2(valid_in_IBUF),
        .I3(x[1]),
        .O(\do[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \do[2]_i_1 
       (.I0(p_1_out[2]),
        .I1(clk_IBUF),
        .I2(valid_in_IBUF),
        .I3(x[2]),
        .O(\do[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \do[3]_i_1 
       (.I0(p_1_out[3]),
        .I1(clk_IBUF),
        .I2(valid_in_IBUF),
        .I3(x[3]),
        .O(\do[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \do[4]_i_1 
       (.I0(p_1_out[4]),
        .I1(clk_IBUF),
        .I2(valid_in_IBUF),
        .I3(x[4]),
        .O(\do[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \do[5]_i_1 
       (.I0(p_1_out[5]),
        .I1(clk_IBUF),
        .I2(valid_in_IBUF),
        .I3(x[5]),
        .O(\do[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \do[6]_i_1 
       (.I0(p_1_out[6]),
        .I1(clk_IBUF),
        .I2(valid_in_IBUF),
        .I3(x[6]),
        .O(\do[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \do[7]_i_1 
       (.I0(p_1_out[7]),
        .I1(clk_IBUF),
        .I2(valid_in_IBUF),
        .I3(x[7]),
        .O(\do[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \do_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\do[0]_i_1_n_0 ),
        .Q(do[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\do[1]_i_1_n_0 ),
        .Q(do[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\do[2]_i_1_n_0 ),
        .Q(do[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\do[3]_i_1_n_0 ),
        .Q(do[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\do[4]_i_1_n_0 ),
        .Q(do[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\do[5]_i_1_n_0 ),
        .Q(do[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\do[6]_i_1_n_0 ),
        .Q(do[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\do[7]_i_1_n_0 ),
        .Q(do[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    multOp__0_carry__0_i_12
       (.I0(do[2]),
        .I1(Q[2]),
        .I2(do[3]),
        .I3(Q[3]),
        .I4(do[1]),
        .I5(Q[1]),
        .O(\res_reg[7]_P_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    multOp__0_carry__0_i_15
       (.I0(do[4]),
        .I1(Q[2]),
        .I2(do[3]),
        .I3(Q[3]),
        .I4(do[5]),
        .I5(Q[1]),
        .O(\res_reg[11]_P_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    multOp__0_carry__0_i_17
       (.I0(do[2]),
        .I1(Q[1]),
        .O(\res_reg[7]_P_1 ));
  LUT4 #(
    .INIT(16'hF880)) 
    multOp__0_carry__0_i_2
       (.I0(do[5]),
        .I1(Q[0]),
        .I2(\rom_out_reg[1] ),
        .I3(\res_reg[7]_P_0 ),
        .O(\res_reg[7]_P ));
  LUT4 #(
    .INIT(16'hF880)) 
    multOp__0_carry__1_i_3
       (.I0(do[7]),
        .I1(Q[0]),
        .I2(\rom_out_reg[1]_0 ),
        .I3(\res_reg[11]_P_0 ),
        .O(\res_reg[11]_P ));
  LUT2 #(
    .INIT(4'h7)) 
    multOp__0_carry__1_i_8
       (.I0(do[5]),
        .I1(Q[2]),
        .O(\res_reg[11]_P_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__0_carry_i_3
       (.I0(do[1]),
        .I1(Q[0]),
        .O(DI));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    multOp__0_carry_i_5
       (.I0(do[0]),
        .I1(Q[2]),
        .I2(do[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(do[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h8)) 
    multOp__0_carry_i_7
       (.I0(do[0]),
        .I1(Q[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h7)) 
    multOp__0_carry_i_9
       (.I0(do[3]),
        .I1(Q[0]),
        .O(\res_reg[3]_P ));
  LUT2 #(
    .INIT(4'h2)) 
    \rom_addr[2]_i_2 
       (.I0(valid_in_IBUF),
        .I1(clk_IBUF),
        .O(ram_we));
endmodule

module mlab_rom
   (\res_reg[7]_P ,
    Q,
    DI,
    \res_reg[7]_P_0 ,
    \res_reg[11]_P ,
    \res_reg[7]_P_1 ,
    S,
    \res_reg[7]_P_2 ,
    \res_reg[11]_P_0 ,
    do,
    \do_reg[5] ,
    \do_reg[3] ,
    \do_reg[2] ,
    \do_reg[2]_0 ,
    \do_reg[5]_0 ,
    \do_reg[4] ,
    D,
    clk_IBUF_BUFG);
  output [2:0]\res_reg[7]_P ;
  output [3:0]Q;
  output [1:0]DI;
  output \res_reg[7]_P_0 ;
  output [1:0]\res_reg[11]_P ;
  output \res_reg[7]_P_1 ;
  output [1:0]S;
  output [3:0]\res_reg[7]_P_2 ;
  output [2:0]\res_reg[11]_P_0 ;
  input [7:0]do;
  input \do_reg[5] ;
  input \do_reg[3] ;
  input \do_reg[2] ;
  input \do_reg[2]_0 ;
  input [0:0]\do_reg[5]_0 ;
  input \do_reg[4] ;
  input [3:0]D;
  input clk_IBUF_BUFG;

  wire [3:0]D;
  wire [1:0]DI;
  wire [3:0]Q;
  wire [1:0]S;
  wire clk_IBUF_BUFG;
  wire [7:0]do;
  wire \do_reg[2] ;
  wire \do_reg[2]_0 ;
  wire \do_reg[3] ;
  wire \do_reg[4] ;
  wire \do_reg[5] ;
  wire [0:0]\do_reg[5]_0 ;
  wire multOp__0_carry__0_i_10_n_0;
  wire multOp__0_carry__0_i_13_n_0;
  wire multOp__0_carry__0_i_14_n_0;
  wire multOp__0_carry__0_i_9_n_0;
  wire multOp__0_carry__1_i_10_n_0;
  wire multOp__0_carry__1_i_7_n_0;
  wire multOp__0_carry__1_i_9_n_0;
  wire multOp__0_carry_i_8_n_0;
  wire [1:0]\res_reg[11]_P ;
  wire [2:0]\res_reg[11]_P_0 ;
  wire [2:0]\res_reg[7]_P ;
  wire \res_reg[7]_P_0 ;
  wire \res_reg[7]_P_1 ;
  wire [3:0]\res_reg[7]_P_2 ;

  LUT4 #(
    .INIT(16'hF880)) 
    multOp__0_carry__0_i_1
       (.I0(do[6]),
        .I1(Q[0]),
        .I2(multOp__0_carry__0_i_9_n_0),
        .I3(multOp__0_carry__0_i_10_n_0),
        .O(\res_reg[7]_P [2]));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    multOp__0_carry__0_i_10
       (.I0(Q[2]),
        .I1(do[3]),
        .I2(do[2]),
        .I3(Q[1]),
        .I4(do[4]),
        .I5(Q[3]),
        .O(multOp__0_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    multOp__0_carry__0_i_11
       (.I0(Q[1]),
        .I1(do[4]),
        .I2(do[3]),
        .I3(Q[2]),
        .I4(do[2]),
        .I5(Q[3]),
        .O(\res_reg[7]_P_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    multOp__0_carry__0_i_13
       (.I0(Q[0]),
        .I1(do[3]),
        .I2(Q[2]),
        .I3(do[1]),
        .I4(do[0]),
        .I5(Q[1]),
        .O(multOp__0_carry__0_i_13_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    multOp__0_carry__0_i_14
       (.I0(Q[1]),
        .I1(do[3]),
        .I2(Q[3]),
        .I3(do[1]),
        .I4(do[2]),
        .I5(Q[2]),
        .O(multOp__0_carry__0_i_14_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    multOp__0_carry__0_i_16
       (.I0(Q[1]),
        .I1(do[6]),
        .I2(do[5]),
        .I3(Q[2]),
        .I4(do[4]),
        .I5(Q[3]),
        .O(\res_reg[7]_P_1 ));
  LUT4 #(
    .INIT(16'h8F0C)) 
    multOp__0_carry__0_i_3
       (.I0(Q[0]),
        .I1(do[4]),
        .I2(multOp__0_carry__0_i_13_n_0),
        .I3(multOp__0_carry__0_i_14_n_0),
        .O(\res_reg[7]_P [1]));
  LUT4 #(
    .INIT(16'h6999)) 
    multOp__0_carry__0_i_4
       (.I0(multOp__0_carry__0_i_13_n_0),
        .I1(multOp__0_carry__0_i_14_n_0),
        .I2(do[4]),
        .I3(Q[0]),
        .O(\res_reg[7]_P [0]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    multOp__0_carry__0_i_5
       (.I0(\res_reg[7]_P [2]),
        .I1(do[7]),
        .I2(Q[0]),
        .I3(\do_reg[4] ),
        .I4(\res_reg[7]_P_1 ),
        .O(\res_reg[7]_P_2 [3]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    multOp__0_carry__0_i_6
       (.I0(\do_reg[5]_0 ),
        .I1(do[6]),
        .I2(Q[0]),
        .I3(multOp__0_carry__0_i_10_n_0),
        .I4(multOp__0_carry__0_i_9_n_0),
        .O(\res_reg[7]_P_2 [2]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    multOp__0_carry__0_i_7
       (.I0(\res_reg[7]_P [1]),
        .I1(do[5]),
        .I2(Q[0]),
        .I3(\do_reg[2]_0 ),
        .I4(\res_reg[7]_P_0 ),
        .O(\res_reg[7]_P_2 [1]));
  LUT6 #(
    .INIT(64'h6A55AA6AAA6AAA6A)) 
    multOp__0_carry__0_i_8
       (.I0(\res_reg[7]_P [0]),
        .I1(do[0]),
        .I2(Q[3]),
        .I3(\do_reg[2] ),
        .I4(Q[2]),
        .I5(do[1]),
        .O(\res_reg[7]_P_2 [0]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    multOp__0_carry__0_i_9
       (.I0(Q[1]),
        .I1(do[5]),
        .I2(do[3]),
        .I3(Q[3]),
        .I4(do[4]),
        .I5(Q[2]),
        .O(multOp__0_carry__0_i_9_n_0));
  LUT6 #(
    .INIT(64'hF8A0C00080000000)) 
    multOp__0_carry__1_i_1
       (.I0(Q[1]),
        .I1(do[5]),
        .I2(do[6]),
        .I3(Q[3]),
        .I4(do[7]),
        .I5(Q[2]),
        .O(\res_reg[11]_P [1]));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    multOp__0_carry__1_i_10
       (.I0(Q[2]),
        .I1(do[5]),
        .I2(do[6]),
        .I3(Q[3]),
        .I4(do[4]),
        .I5(Q[1]),
        .O(multOp__0_carry__1_i_10_n_0));
  LUT6 #(
    .INIT(64'h80000000A888A000)) 
    multOp__0_carry__1_i_2
       (.I0(multOp__0_carry__1_i_7_n_0),
        .I1(Q[1]),
        .I2(do[4]),
        .I3(Q[3]),
        .I4(do[6]),
        .I5(\do_reg[5] ),
        .O(\res_reg[11]_P [0]));
  LUT6 #(
    .INIT(64'h1777880080800000)) 
    multOp__0_carry__1_i_4
       (.I0(Q[2]),
        .I1(do[6]),
        .I2(do[5]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(do[7]),
        .O(\res_reg[11]_P_0 [2]));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    multOp__0_carry__1_i_5
       (.I0(\res_reg[11]_P [0]),
        .I1(Q[2]),
        .I2(do[7]),
        .I3(Q[3]),
        .I4(do[6]),
        .I5(multOp__0_carry__1_i_9_n_0),
        .O(\res_reg[11]_P_0 [1]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    multOp__0_carry__1_i_6
       (.I0(\do_reg[4] ),
        .I1(\res_reg[7]_P_1 ),
        .I2(Q[0]),
        .I3(do[7]),
        .I4(multOp__0_carry__1_i_7_n_0),
        .I5(multOp__0_carry__1_i_10_n_0),
        .O(\res_reg[11]_P_0 [0]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    multOp__0_carry__1_i_7
       (.I0(Q[1]),
        .I1(do[7]),
        .I2(do[6]),
        .I3(Q[2]),
        .I4(do[5]),
        .I5(Q[3]),
        .O(multOp__0_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    multOp__0_carry__1_i_9
       (.I0(Q[2]),
        .I1(do[6]),
        .I2(do[5]),
        .I3(Q[1]),
        .I4(do[7]),
        .I5(Q[3]),
        .O(multOp__0_carry__1_i_9_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    multOp__0_carry_i_1
       (.I0(Q[1]),
        .I1(do[2]),
        .I2(Q[2]),
        .I3(do[1]),
        .I4(Q[3]),
        .I5(do[0]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    multOp__0_carry_i_2
       (.I0(Q[1]),
        .I1(do[1]),
        .I2(Q[2]),
        .I3(do[0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h6AC0653F953F9AC0)) 
    multOp__0_carry_i_4
       (.I0(Q[3]),
        .I1(do[2]),
        .I2(Q[1]),
        .I3(do[0]),
        .I4(multOp__0_carry_i_8_n_0),
        .I5(\do_reg[3] ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    multOp__0_carry_i_6
       (.I0(Q[0]),
        .I1(do[1]),
        .I2(Q[1]),
        .I3(do[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h7)) 
    multOp__0_carry_i_8
       (.I0(Q[2]),
        .I1(do[1]),
        .O(multOp__0_carry_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \rom_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rom_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rom_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rom_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
