<profile>

<section name = "Vivado HLS Report for 'blur'" level="0">
<item name = "Date">Thu Nov 30 23:34:11 2017
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">medium_maxi</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.75</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 2083323, 2091276, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="stg_18_blur_Block_proc9_fu_167">blur_Block_proc9, 0, 0, 0, 0, none</column>
<column name="grp_blur_AXIM2Mat_fu_141">blur_AXIM2Mat, 2, 2085482, 2, 2085482, none</column>
<column name="grp_blur_Loop_1_proc_fu_161">blur_Loop_1_proc, 25, 25, 25, 25, none</column>
<column name="grp_blur_Filter2D_fu_124">blur_Filter2D, 173, 2091275, 173, 2091275, none</column>
<column name="grp_blur_Mat2AXIM_fu_153">blur_Mat2AXIM, 2083322, 2083322, 2083322, 2083322, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1</column>
<column name="FIFO">0, -, 85, 404</column>
<column name="Instance">3, 9, 1749, 1915</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 20</column>
<column name="Register">-, -, 18, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 4, 1, 4</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="blur_AXILiteS_s_axi_U">blur_AXILiteS_s_axi, 0, 0, 106, 168</column>
<column name="blur_AXIM2Mat_U0">blur_AXIM2Mat, 0, 0, 196, 138</column>
<column name="blur_Block_proc9_U0">blur_Block_proc9, 0, 0, 2, 1</column>
<column name="blur_CRTL_BUS_m_axi_U">blur_CRTL_BUS_m_axi, 0, 0, 548, 700</column>
<column name="blur_Filter2D_U0">blur_Filter2D, 3, 9, 633, 748</column>
<column name="blur_Loop_1_proc_U0">blur_Loop_1_proc, 0, 0, 93, 23</column>
<column name="blur_Mat2AXIM_U0">blur_Mat2AXIM, 0, 0, 171, 137</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="dst_data_stream_0_V_U">0, 5, 20, 1, 8, 8</column>
<column name="image_in_channel_U">0, 5, 44, 1, 32, 32</column>
<column name="image_out_channel_U">0, 5, 44, 3, 32, 96</column>
<column name="kernel_val_0_0_channel_U">0, 5, 20, 2, 8, 16</column>
<column name="kernel_val_0_1_channel_U">0, 5, 20, 2, 8, 16</column>
<column name="kernel_val_0_2_channel_U">0, 5, 20, 2, 8, 16</column>
<column name="kernel_val_1_0_channel_U">0, 5, 20, 2, 8, 16</column>
<column name="kernel_val_1_1_channel_U">0, 5, 20, 2, 8, 16</column>
<column name="kernel_val_1_2_channel_U">0, 5, 20, 2, 8, 16</column>
<column name="kernel_val_2_0_channel_U">0, 5, 20, 2, 8, 16</column>
<column name="kernel_val_2_1_channel_U">0, 5, 20, 2, 8, 16</column>
<column name="kernel_val_2_2_channel_U">0, 5, 20, 2, 8, 16</column>
<column name="src_cols_V_channel39_U">0, 5, 24, 1, 12, 12</column>
<column name="src_cols_V_channel_U">0, 5, 24, 1, 12, 12</column>
<column name="src_data_stream_0_V_U">0, 5, 20, 1, 8, 8</column>
<column name="src_rows_V_channel38_U">0, 5, 24, 1, 12, 12</column>
<column name="src_rows_V_channel_U">0, 5, 24, 1, 12, 12</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="blur_Filter2D_U0_ap_start">and, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_chn_write_blur_Loop_1_proc_U0_kernel_val_0_0_channel">1, 2, 1, 2</column>
<column name="ap_chn_write_blur_Loop_1_proc_U0_kernel_val_0_1_channel">1, 2, 1, 2</column>
<column name="ap_chn_write_blur_Loop_1_proc_U0_kernel_val_0_2_channel">1, 2, 1, 2</column>
<column name="ap_chn_write_blur_Loop_1_proc_U0_kernel_val_1_0_channel">1, 2, 1, 2</column>
<column name="ap_chn_write_blur_Loop_1_proc_U0_kernel_val_1_1_channel">1, 2, 1, 2</column>
<column name="ap_chn_write_blur_Loop_1_proc_U0_kernel_val_1_2_channel">1, 2, 1, 2</column>
<column name="ap_chn_write_blur_Loop_1_proc_U0_kernel_val_2_0_channel">1, 2, 1, 2</column>
<column name="ap_chn_write_blur_Loop_1_proc_U0_kernel_val_2_1_channel">1, 2, 1, 2</column>
<column name="ap_chn_write_blur_Loop_1_proc_U0_kernel_val_2_2_channel">1, 2, 1, 2</column>
<column name="ap_sig_ready_blur_AXIM2Mat_U0_ap_ready">1, 2, 1, 2</column>
<column name="ap_sig_ready_blur_Block_proc9_U0_ap_ready">1, 2, 1, 2</column>
<column name="ap_sig_ready_kernel_val_0_0_channel_full_n">1, 2, 1, 2</column>
<column name="ap_sig_ready_kernel_val_0_1_channel_full_n">1, 2, 1, 2</column>
<column name="ap_sig_ready_kernel_val_0_2_channel_full_n">1, 2, 1, 2</column>
<column name="ap_sig_ready_kernel_val_1_0_channel_full_n">1, 2, 1, 2</column>
<column name="ap_sig_ready_kernel_val_1_1_channel_full_n">1, 2, 1, 2</column>
<column name="ap_sig_ready_kernel_val_1_2_channel_full_n">1, 2, 1, 2</column>
<column name="ap_sig_ready_kernel_val_2_0_channel_full_n">1, 2, 1, 2</column>
<column name="ap_sig_ready_kernel_val_2_1_channel_full_n">1, 2, 1, 2</column>
<column name="ap_sig_ready_kernel_val_2_2_channel_full_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS">1, 0, 1, 0</column>
<column name="ap_reg_procdone_blur_AXIM2Mat_U0">1, 0, 1, 0</column>
<column name="ap_reg_procdone_blur_Block_proc9_U0">1, 0, 1, 0</column>
<column name="ap_reg_procdone_blur_Filter2D_U0">1, 0, 1, 0</column>
<column name="ap_reg_procdone_blur_Loop_1_proc_U0">1, 0, 1, 0</column>
<column name="ap_reg_procdone_blur_Mat2AXIM_U0">1, 0, 1, 0</column>
<column name="ap_reg_ready_blur_AXIM2Mat_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_reg_ready_blur_Block_proc9_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_reg_ready_kernel_val_0_0_channel_full_n">1, 0, 1, 0</column>
<column name="ap_reg_ready_kernel_val_0_1_channel_full_n">1, 0, 1, 0</column>
<column name="ap_reg_ready_kernel_val_0_2_channel_full_n">1, 0, 1, 0</column>
<column name="ap_reg_ready_kernel_val_1_0_channel_full_n">1, 0, 1, 0</column>
<column name="ap_reg_ready_kernel_val_1_1_channel_full_n">1, 0, 1, 0</column>
<column name="ap_reg_ready_kernel_val_1_2_channel_full_n">1, 0, 1, 0</column>
<column name="ap_reg_ready_kernel_val_2_0_channel_full_n">1, 0, 1, 0</column>
<column name="ap_reg_ready_kernel_val_2_1_channel_full_n">1, 0, 1, 0</column>
<column name="ap_reg_ready_kernel_val_2_2_channel_full_n">1, 0, 1, 0</column>
<column name="blur_Mat2AXIM_U0_ap_start">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, blur, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, blur, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, blur, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, blur, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, blur, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, blur, return value</column>
<column name="m_axi_CRTL_BUS_AWVALID">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWREADY">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWADDR">out, 32, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWID">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWLEN">out, 8, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWSIZE">out, 3, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWBURST">out, 2, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWLOCK">out, 2, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWCACHE">out, 4, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWPROT">out, 3, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWQOS">out, 4, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWREGION">out, 4, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWUSER">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_WVALID">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_WREADY">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_WDATA">out, 32, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_WSTRB">out, 4, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_WLAST">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_WID">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_WUSER">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARVALID">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARREADY">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARADDR">out, 32, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARID">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARLEN">out, 8, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARSIZE">out, 3, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARBURST">out, 2, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARLOCK">out, 2, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARCACHE">out, 4, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARPROT">out, 3, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARQOS">out, 4, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARREGION">out, 4, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARUSER">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_RVALID">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_RREADY">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_RDATA">in, 32, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_RLAST">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_RID">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_RUSER">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_RRESP">in, 2, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_BVALID">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_BREADY">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_BRESP">in, 2, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_BID">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_BUSER">in, 1, m_axi, CRTL_BUS, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">5.38</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'image_out'">read, 1.00, 1.00, -, -, -, , read, &apos;image_out&apos;, -, -, -, -, -</column>
<column name="">call, 4.38, 5.38, -, -, -, -, -, -, -, -, -, blur_Block__proc9, -</column>
</table>
</item>
</section>
</profile>
