Controller module task image is given and MOdule is written by myself 
while testbench was given by CHIP_desing verification training lab.. SO to test the module..

# System_verilog_coding
SYSTEM_verilog simple coding styles with testbenches..


ALL MODULES DESIGN AND testbenches are given 
>> EDA PLAYGROUND Links for codes with test benches are also given..
>> Pictures of tasks are also given in repository in TASKS folder..
>>You can take help from this and build your own modules..


sys_verilog EDA-PLAYGROUND LINK
https://www.edaplayground.com/x/LWwk
open it run it test it.... and LEARN
