# 50 Days of Verilog Challenge 🚀

Welcome to my **50 Days of Verilog Challenge!** This repository contains my daily Verilog practice and projects, all simulated using the **Cadence Virtuoso** licensed tool.

## 🛠 Tools & Setup
- **Hardware Description Language:** Verilog
- **Simulation & Synthesis Tool:** Cadence Virtuoso
- **Operating System:** Linux 

## 📅 Challenge Overview
For the next **50 days**, I will:
- Write Verilog code for various digital designs.
- Simulate and verify the functionality using **Cadence Virtuoso**.
- Document my learnings, issues, and solutions.

## 📂 Repository Structure
📂 50-days-of-verilog │── 📁 Day01 │ ├── design.v # Verilog Design │ ├── testbench.v # Testbench │ ├── results.log # Simulation Results │── 📁 Day02 │── 📁 ... │── README.md 

## 🏁 Goals
- Improve proficiency in **Verilog HDL**.
- Gain hands-on experience with **Cadence Virtuoso**.
- Build a strong portfolio of **digital design projects**.

## 📖 How to Run the Simulations
1. Open **Cadence Virtuoso** and navigate to the working directory.
2. Load the **Verilog files** into the simulator.
3. Run the simulation and analyze the waveforms.
4. Verify the results using testbenches.

## 📌 Progress Tracker
- ✅ Day 1 - Basic Gates
- ✅ Day 2 - Multiplexers
- ⏳ Day 3 - Flip-Flops
- ✅ Day 5 - **Project Day**
- ✅ Day 10 - **Problem Statement from Product-Based Company**
- ...

## 🤝 Contributing
Feel free to suggest improvements or share your own **Verilog challenges**!

## 📢 Connect with Me
- 📧 Email: 2022uec1647@gmail.com
- 🔗 LinkedIn: [Nagaraju Ramavath](https://www.linkedin.com/in/nagaraju-ramavath-b67460282/)

Let's master **Verilog & Digital Design** together! 💡
