
ADC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000006d4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000038  00800060  000006d4  00000768  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000004  00800098  00800098  000007a0  2**0
                  ALLOC
  3 .stab         00000c24  00000000  00000000  000007a0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000c48  00000000  00000000  000013c4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 5b 02 	jmp	0x4b6	; 0x4b6 <__vector_16>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e4 ed       	ldi	r30, 0xD4	; 212
  68:	f6 e0       	ldi	r31, 0x06	; 6
  6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
  70:	a8 39       	cpi	r26, 0x98	; 152
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	a8 e9       	ldi	r26, 0x98	; 152
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ac 39       	cpi	r26, 0x9C	; 156
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 90 02 	call	0x520	; 0x520 <main>
  8a:	0c 94 68 03 	jmp	0x6d0	; 0x6d0 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <DIO_INIT>:

uint8 *REG_ARR[12] = { DDRA_Address, DDRB_Address, DDRC_Address, DDRD_Address,
PORTA_Address, PORTB_Address, PORTC_Address, PORTD_Address,
PINA_Address, PINB_Address, PINC_Address, PIND_Address };

void DIO_INIT(void) {
  92:	df 93       	push	r29
  94:	cf 93       	push	r28
  96:	00 d0       	rcall	.+0      	; 0x98 <DIO_INIT+0x6>
  98:	00 d0       	rcall	.+0      	; 0x9a <DIO_INIT+0x8>
  9a:	00 d0       	rcall	.+0      	; 0x9c <DIO_INIT+0xa>
  9c:	cd b7       	in	r28, 0x3d	; 61
  9e:	de b7       	in	r29, 0x3e	; 62
	uint8 PIN_STATE;
	uint8 PIN_VALUE, PORT_STATE;
	for (uint8 i = 0; i < PIN_Limit; i++) {
  a0:	19 82       	std	Y+1, r1	; 0x01
  a2:	bd c0       	rjmp	.+378    	; 0x21e <DIO_INIT+0x18c>
		PIN_STATE = DIO_PIN_CONFG[i];
  a4:	89 81       	ldd	r24, Y+1	; 0x01
  a6:	88 2f       	mov	r24, r24
  a8:	90 e0       	ldi	r25, 0x00	; 0
  aa:	fc 01       	movw	r30, r24
  ac:	e8 58       	subi	r30, 0x88	; 136
  ae:	ff 4f       	sbci	r31, 0xFF	; 255
  b0:	80 81       	ld	r24, Z
  b2:	8c 83       	std	Y+4, r24	; 0x04
		PIN_VALUE = i % 8;
  b4:	89 81       	ldd	r24, Y+1	; 0x01
  b6:	87 70       	andi	r24, 0x07	; 7
  b8:	8b 83       	std	Y+3, r24	; 0x03
		PORT_STATE = i / 8;
  ba:	89 81       	ldd	r24, Y+1	; 0x01
  bc:	86 95       	lsr	r24
  be:	86 95       	lsr	r24
  c0:	86 95       	lsr	r24
  c2:	8a 83       	std	Y+2, r24	; 0x02
		switch (PIN_STATE) {
  c4:	8c 81       	ldd	r24, Y+4	; 0x04
  c6:	28 2f       	mov	r18, r24
  c8:	30 e0       	ldi	r19, 0x00	; 0
  ca:	3e 83       	std	Y+6, r19	; 0x06
  cc:	2d 83       	std	Y+5, r18	; 0x05
  ce:	8d 81       	ldd	r24, Y+5	; 0x05
  d0:	9e 81       	ldd	r25, Y+6	; 0x06
  d2:	81 30       	cpi	r24, 0x01	; 1
  d4:	91 05       	cpc	r25, r1
  d6:	81 f1       	breq	.+96     	; 0x138 <DIO_INIT+0xa6>
  d8:	2d 81       	ldd	r18, Y+5	; 0x05
  da:	3e 81       	ldd	r19, Y+6	; 0x06
  dc:	22 30       	cpi	r18, 0x02	; 2
  de:	31 05       	cpc	r19, r1
  e0:	09 f4       	brne	.+2      	; 0xe4 <DIO_INIT+0x52>
  e2:	75 c0       	rjmp	.+234    	; 0x1ce <DIO_INIT+0x13c>
  e4:	8d 81       	ldd	r24, Y+5	; 0x05
  e6:	9e 81       	ldd	r25, Y+6	; 0x06
  e8:	00 97       	sbiw	r24, 0x00	; 0
  ea:	09 f0       	breq	.+2      	; 0xee <DIO_INIT+0x5c>
  ec:	95 c0       	rjmp	.+298    	; 0x218 <DIO_INIT+0x186>
		case OUTPUT:
			SET_BIT(*REG_ARR[PORT_STATE], PIN_VALUE);
  ee:	8a 81       	ldd	r24, Y+2	; 0x02
  f0:	88 2f       	mov	r24, r24
  f2:	90 e0       	ldi	r25, 0x00	; 0
  f4:	88 0f       	add	r24, r24
  f6:	99 1f       	adc	r25, r25
  f8:	fc 01       	movw	r30, r24
  fa:	e0 5a       	subi	r30, 0xA0	; 160
  fc:	ff 4f       	sbci	r31, 0xFF	; 255
  fe:	a0 81       	ld	r26, Z
 100:	b1 81       	ldd	r27, Z+1	; 0x01
 102:	8a 81       	ldd	r24, Y+2	; 0x02
 104:	88 2f       	mov	r24, r24
 106:	90 e0       	ldi	r25, 0x00	; 0
 108:	88 0f       	add	r24, r24
 10a:	99 1f       	adc	r25, r25
 10c:	fc 01       	movw	r30, r24
 10e:	e0 5a       	subi	r30, 0xA0	; 160
 110:	ff 4f       	sbci	r31, 0xFF	; 255
 112:	01 90       	ld	r0, Z+
 114:	f0 81       	ld	r31, Z
 116:	e0 2d       	mov	r30, r0
 118:	80 81       	ld	r24, Z
 11a:	48 2f       	mov	r20, r24
 11c:	8b 81       	ldd	r24, Y+3	; 0x03
 11e:	28 2f       	mov	r18, r24
 120:	30 e0       	ldi	r19, 0x00	; 0
 122:	81 e0       	ldi	r24, 0x01	; 1
 124:	90 e0       	ldi	r25, 0x00	; 0
 126:	02 2e       	mov	r0, r18
 128:	02 c0       	rjmp	.+4      	; 0x12e <DIO_INIT+0x9c>
 12a:	88 0f       	add	r24, r24
 12c:	99 1f       	adc	r25, r25
 12e:	0a 94       	dec	r0
 130:	e2 f7       	brpl	.-8      	; 0x12a <DIO_INIT+0x98>
 132:	84 2b       	or	r24, r20
 134:	8c 93       	st	X, r24
 136:	70 c0       	rjmp	.+224    	; 0x218 <DIO_INIT+0x186>
			break;
		case INPUT_PULLUP:
			CLR_BIT(*REG_ARR[PORT_STATE], PIN_VALUE);
 138:	8a 81       	ldd	r24, Y+2	; 0x02
 13a:	88 2f       	mov	r24, r24
 13c:	90 e0       	ldi	r25, 0x00	; 0
 13e:	88 0f       	add	r24, r24
 140:	99 1f       	adc	r25, r25
 142:	fc 01       	movw	r30, r24
 144:	e0 5a       	subi	r30, 0xA0	; 160
 146:	ff 4f       	sbci	r31, 0xFF	; 255
 148:	a0 81       	ld	r26, Z
 14a:	b1 81       	ldd	r27, Z+1	; 0x01
 14c:	8a 81       	ldd	r24, Y+2	; 0x02
 14e:	88 2f       	mov	r24, r24
 150:	90 e0       	ldi	r25, 0x00	; 0
 152:	88 0f       	add	r24, r24
 154:	99 1f       	adc	r25, r25
 156:	fc 01       	movw	r30, r24
 158:	e0 5a       	subi	r30, 0xA0	; 160
 15a:	ff 4f       	sbci	r31, 0xFF	; 255
 15c:	01 90       	ld	r0, Z+
 15e:	f0 81       	ld	r31, Z
 160:	e0 2d       	mov	r30, r0
 162:	80 81       	ld	r24, Z
 164:	48 2f       	mov	r20, r24
 166:	8b 81       	ldd	r24, Y+3	; 0x03
 168:	28 2f       	mov	r18, r24
 16a:	30 e0       	ldi	r19, 0x00	; 0
 16c:	81 e0       	ldi	r24, 0x01	; 1
 16e:	90 e0       	ldi	r25, 0x00	; 0
 170:	02 c0       	rjmp	.+4      	; 0x176 <DIO_INIT+0xe4>
 172:	88 0f       	add	r24, r24
 174:	99 1f       	adc	r25, r25
 176:	2a 95       	dec	r18
 178:	e2 f7       	brpl	.-8      	; 0x172 <DIO_INIT+0xe0>
 17a:	80 95       	com	r24
 17c:	84 23       	and	r24, r20
 17e:	8c 93       	st	X, r24
			SET_BIT(*REG_ARR[PORT_STATE + 4], PIN_VALUE);
 180:	8a 81       	ldd	r24, Y+2	; 0x02
 182:	88 2f       	mov	r24, r24
 184:	90 e0       	ldi	r25, 0x00	; 0
 186:	04 96       	adiw	r24, 0x04	; 4
 188:	88 0f       	add	r24, r24
 18a:	99 1f       	adc	r25, r25
 18c:	fc 01       	movw	r30, r24
 18e:	e0 5a       	subi	r30, 0xA0	; 160
 190:	ff 4f       	sbci	r31, 0xFF	; 255
 192:	a0 81       	ld	r26, Z
 194:	b1 81       	ldd	r27, Z+1	; 0x01
 196:	8a 81       	ldd	r24, Y+2	; 0x02
 198:	88 2f       	mov	r24, r24
 19a:	90 e0       	ldi	r25, 0x00	; 0
 19c:	04 96       	adiw	r24, 0x04	; 4
 19e:	88 0f       	add	r24, r24
 1a0:	99 1f       	adc	r25, r25
 1a2:	fc 01       	movw	r30, r24
 1a4:	e0 5a       	subi	r30, 0xA0	; 160
 1a6:	ff 4f       	sbci	r31, 0xFF	; 255
 1a8:	01 90       	ld	r0, Z+
 1aa:	f0 81       	ld	r31, Z
 1ac:	e0 2d       	mov	r30, r0
 1ae:	80 81       	ld	r24, Z
 1b0:	48 2f       	mov	r20, r24
 1b2:	8b 81       	ldd	r24, Y+3	; 0x03
 1b4:	28 2f       	mov	r18, r24
 1b6:	30 e0       	ldi	r19, 0x00	; 0
 1b8:	81 e0       	ldi	r24, 0x01	; 1
 1ba:	90 e0       	ldi	r25, 0x00	; 0
 1bc:	02 2e       	mov	r0, r18
 1be:	02 c0       	rjmp	.+4      	; 0x1c4 <DIO_INIT+0x132>
 1c0:	88 0f       	add	r24, r24
 1c2:	99 1f       	adc	r25, r25
 1c4:	0a 94       	dec	r0
 1c6:	e2 f7       	brpl	.-8      	; 0x1c0 <DIO_INIT+0x12e>
 1c8:	84 2b       	or	r24, r20
 1ca:	8c 93       	st	X, r24
 1cc:	25 c0       	rjmp	.+74     	; 0x218 <DIO_INIT+0x186>
			break;
		case INPUT_FLOATING:
			CLR_BIT(*REG_ARR[PORT_STATE], PIN_VALUE);
 1ce:	8a 81       	ldd	r24, Y+2	; 0x02
 1d0:	88 2f       	mov	r24, r24
 1d2:	90 e0       	ldi	r25, 0x00	; 0
 1d4:	88 0f       	add	r24, r24
 1d6:	99 1f       	adc	r25, r25
 1d8:	fc 01       	movw	r30, r24
 1da:	e0 5a       	subi	r30, 0xA0	; 160
 1dc:	ff 4f       	sbci	r31, 0xFF	; 255
 1de:	a0 81       	ld	r26, Z
 1e0:	b1 81       	ldd	r27, Z+1	; 0x01
 1e2:	8a 81       	ldd	r24, Y+2	; 0x02
 1e4:	88 2f       	mov	r24, r24
 1e6:	90 e0       	ldi	r25, 0x00	; 0
 1e8:	88 0f       	add	r24, r24
 1ea:	99 1f       	adc	r25, r25
 1ec:	fc 01       	movw	r30, r24
 1ee:	e0 5a       	subi	r30, 0xA0	; 160
 1f0:	ff 4f       	sbci	r31, 0xFF	; 255
 1f2:	01 90       	ld	r0, Z+
 1f4:	f0 81       	ld	r31, Z
 1f6:	e0 2d       	mov	r30, r0
 1f8:	80 81       	ld	r24, Z
 1fa:	48 2f       	mov	r20, r24
 1fc:	8b 81       	ldd	r24, Y+3	; 0x03
 1fe:	28 2f       	mov	r18, r24
 200:	30 e0       	ldi	r19, 0x00	; 0
 202:	81 e0       	ldi	r24, 0x01	; 1
 204:	90 e0       	ldi	r25, 0x00	; 0
 206:	02 2e       	mov	r0, r18
 208:	02 c0       	rjmp	.+4      	; 0x20e <DIO_INIT+0x17c>
 20a:	88 0f       	add	r24, r24
 20c:	99 1f       	adc	r25, r25
 20e:	0a 94       	dec	r0
 210:	e2 f7       	brpl	.-8      	; 0x20a <DIO_INIT+0x178>
 212:	80 95       	com	r24
 214:	84 23       	and	r24, r20
 216:	8c 93       	st	X, r24
PINA_Address, PINB_Address, PINC_Address, PIND_Address };

void DIO_INIT(void) {
	uint8 PIN_STATE;
	uint8 PIN_VALUE, PORT_STATE;
	for (uint8 i = 0; i < PIN_Limit; i++) {
 218:	89 81       	ldd	r24, Y+1	; 0x01
 21a:	8f 5f       	subi	r24, 0xFF	; 255
 21c:	89 83       	std	Y+1, r24	; 0x01
 21e:	89 81       	ldd	r24, Y+1	; 0x01
 220:	80 32       	cpi	r24, 0x20	; 32
 222:	08 f4       	brcc	.+2      	; 0x226 <DIO_INIT+0x194>
 224:	3f cf       	rjmp	.-386    	; 0xa4 <DIO_INIT+0x12>
		case INPUT_FLOATING:
			CLR_BIT(*REG_ARR[PORT_STATE], PIN_VALUE);
			break;
		}
	}
}
 226:	26 96       	adiw	r28, 0x06	; 6
 228:	0f b6       	in	r0, 0x3f	; 63
 22a:	f8 94       	cli
 22c:	de bf       	out	0x3e, r29	; 62
 22e:	0f be       	out	0x3f, r0	; 63
 230:	cd bf       	out	0x3d, r28	; 61
 232:	cf 91       	pop	r28
 234:	df 91       	pop	r29
 236:	08 95       	ret

00000238 <DIO_Write_Channel>:


void DIO_Write_Channel(uint8 CHANNEL, uint8 LEVEL) {
 238:	df 93       	push	r29
 23a:	cf 93       	push	r28
 23c:	00 d0       	rcall	.+0      	; 0x23e <DIO_Write_Channel+0x6>
 23e:	00 d0       	rcall	.+0      	; 0x240 <DIO_Write_Channel+0x8>
 240:	00 d0       	rcall	.+0      	; 0x242 <DIO_Write_Channel+0xa>
 242:	cd b7       	in	r28, 0x3d	; 61
 244:	de b7       	in	r29, 0x3e	; 62
 246:	8b 83       	std	Y+3, r24	; 0x03
 248:	6c 83       	std	Y+4, r22	; 0x04
	uint8 PIN_STATE = CHANNEL % 8;
 24a:	8b 81       	ldd	r24, Y+3	; 0x03
 24c:	87 70       	andi	r24, 0x07	; 7
 24e:	8a 83       	std	Y+2, r24	; 0x02
	uint8 PORT_STATE = CHANNEL / 8;
 250:	8b 81       	ldd	r24, Y+3	; 0x03
 252:	86 95       	lsr	r24
 254:	86 95       	lsr	r24
 256:	86 95       	lsr	r24
 258:	89 83       	std	Y+1, r24	; 0x01
	switch (LEVEL) {
 25a:	8c 81       	ldd	r24, Y+4	; 0x04
 25c:	28 2f       	mov	r18, r24
 25e:	30 e0       	ldi	r19, 0x00	; 0
 260:	3e 83       	std	Y+6, r19	; 0x06
 262:	2d 83       	std	Y+5, r18	; 0x05
 264:	8d 81       	ldd	r24, Y+5	; 0x05
 266:	9e 81       	ldd	r25, Y+6	; 0x06
 268:	00 97       	sbiw	r24, 0x00	; 0
 26a:	69 f1       	breq	.+90     	; 0x2c6 <DIO_Write_Channel+0x8e>
 26c:	2d 81       	ldd	r18, Y+5	; 0x05
 26e:	3e 81       	ldd	r19, Y+6	; 0x06
 270:	21 30       	cpi	r18, 0x01	; 1
 272:	31 05       	cpc	r19, r1
 274:	09 f0       	breq	.+2      	; 0x278 <DIO_Write_Channel+0x40>
 276:	4e c0       	rjmp	.+156    	; 0x314 <DIO_Write_Channel+0xdc>
	case HIGH:
		SET_BIT(*REG_ARR[PORT_STATE + 4], PIN_STATE);
 278:	89 81       	ldd	r24, Y+1	; 0x01
 27a:	88 2f       	mov	r24, r24
 27c:	90 e0       	ldi	r25, 0x00	; 0
 27e:	04 96       	adiw	r24, 0x04	; 4
 280:	88 0f       	add	r24, r24
 282:	99 1f       	adc	r25, r25
 284:	fc 01       	movw	r30, r24
 286:	e0 5a       	subi	r30, 0xA0	; 160
 288:	ff 4f       	sbci	r31, 0xFF	; 255
 28a:	a0 81       	ld	r26, Z
 28c:	b1 81       	ldd	r27, Z+1	; 0x01
 28e:	89 81       	ldd	r24, Y+1	; 0x01
 290:	88 2f       	mov	r24, r24
 292:	90 e0       	ldi	r25, 0x00	; 0
 294:	04 96       	adiw	r24, 0x04	; 4
 296:	88 0f       	add	r24, r24
 298:	99 1f       	adc	r25, r25
 29a:	fc 01       	movw	r30, r24
 29c:	e0 5a       	subi	r30, 0xA0	; 160
 29e:	ff 4f       	sbci	r31, 0xFF	; 255
 2a0:	01 90       	ld	r0, Z+
 2a2:	f0 81       	ld	r31, Z
 2a4:	e0 2d       	mov	r30, r0
 2a6:	80 81       	ld	r24, Z
 2a8:	48 2f       	mov	r20, r24
 2aa:	8a 81       	ldd	r24, Y+2	; 0x02
 2ac:	28 2f       	mov	r18, r24
 2ae:	30 e0       	ldi	r19, 0x00	; 0
 2b0:	81 e0       	ldi	r24, 0x01	; 1
 2b2:	90 e0       	ldi	r25, 0x00	; 0
 2b4:	02 2e       	mov	r0, r18
 2b6:	02 c0       	rjmp	.+4      	; 0x2bc <DIO_Write_Channel+0x84>
 2b8:	88 0f       	add	r24, r24
 2ba:	99 1f       	adc	r25, r25
 2bc:	0a 94       	dec	r0
 2be:	e2 f7       	brpl	.-8      	; 0x2b8 <DIO_Write_Channel+0x80>
 2c0:	84 2b       	or	r24, r20
 2c2:	8c 93       	st	X, r24
 2c4:	27 c0       	rjmp	.+78     	; 0x314 <DIO_Write_Channel+0xdc>
		break;
	case LOW:
		CLR_BIT(*REG_ARR[PORT_STATE + 4], PIN_STATE);
 2c6:	89 81       	ldd	r24, Y+1	; 0x01
 2c8:	88 2f       	mov	r24, r24
 2ca:	90 e0       	ldi	r25, 0x00	; 0
 2cc:	04 96       	adiw	r24, 0x04	; 4
 2ce:	88 0f       	add	r24, r24
 2d0:	99 1f       	adc	r25, r25
 2d2:	fc 01       	movw	r30, r24
 2d4:	e0 5a       	subi	r30, 0xA0	; 160
 2d6:	ff 4f       	sbci	r31, 0xFF	; 255
 2d8:	a0 81       	ld	r26, Z
 2da:	b1 81       	ldd	r27, Z+1	; 0x01
 2dc:	89 81       	ldd	r24, Y+1	; 0x01
 2de:	88 2f       	mov	r24, r24
 2e0:	90 e0       	ldi	r25, 0x00	; 0
 2e2:	04 96       	adiw	r24, 0x04	; 4
 2e4:	88 0f       	add	r24, r24
 2e6:	99 1f       	adc	r25, r25
 2e8:	fc 01       	movw	r30, r24
 2ea:	e0 5a       	subi	r30, 0xA0	; 160
 2ec:	ff 4f       	sbci	r31, 0xFF	; 255
 2ee:	01 90       	ld	r0, Z+
 2f0:	f0 81       	ld	r31, Z
 2f2:	e0 2d       	mov	r30, r0
 2f4:	80 81       	ld	r24, Z
 2f6:	48 2f       	mov	r20, r24
 2f8:	8a 81       	ldd	r24, Y+2	; 0x02
 2fa:	28 2f       	mov	r18, r24
 2fc:	30 e0       	ldi	r19, 0x00	; 0
 2fe:	81 e0       	ldi	r24, 0x01	; 1
 300:	90 e0       	ldi	r25, 0x00	; 0
 302:	02 2e       	mov	r0, r18
 304:	02 c0       	rjmp	.+4      	; 0x30a <DIO_Write_Channel+0xd2>
 306:	88 0f       	add	r24, r24
 308:	99 1f       	adc	r25, r25
 30a:	0a 94       	dec	r0
 30c:	e2 f7       	brpl	.-8      	; 0x306 <DIO_Write_Channel+0xce>
 30e:	80 95       	com	r24
 310:	84 23       	and	r24, r20
 312:	8c 93       	st	X, r24
		break;
	}
}
 314:	26 96       	adiw	r28, 0x06	; 6
 316:	0f b6       	in	r0, 0x3f	; 63
 318:	f8 94       	cli
 31a:	de bf       	out	0x3e, r29	; 62
 31c:	0f be       	out	0x3f, r0	; 63
 31e:	cd bf       	out	0x3d, r28	; 61
 320:	cf 91       	pop	r28
 322:	df 91       	pop	r29
 324:	08 95       	ret

00000326 <DIO_Write_Port>:

void DIO_Write_Port(uint8 PORT, uint8 VALUE) {
 326:	df 93       	push	r29
 328:	cf 93       	push	r28
 32a:	00 d0       	rcall	.+0      	; 0x32c <DIO_Write_Port+0x6>
 32c:	cd b7       	in	r28, 0x3d	; 61
 32e:	de b7       	in	r29, 0x3e	; 62
 330:	89 83       	std	Y+1, r24	; 0x01
 332:	6a 83       	std	Y+2, r22	; 0x02

	*REG_ARR[PORT + 4] = VALUE;
 334:	89 81       	ldd	r24, Y+1	; 0x01
 336:	88 2f       	mov	r24, r24
 338:	90 e0       	ldi	r25, 0x00	; 0
 33a:	04 96       	adiw	r24, 0x04	; 4
 33c:	88 0f       	add	r24, r24
 33e:	99 1f       	adc	r25, r25
 340:	fc 01       	movw	r30, r24
 342:	e0 5a       	subi	r30, 0xA0	; 160
 344:	ff 4f       	sbci	r31, 0xFF	; 255
 346:	01 90       	ld	r0, Z+
 348:	f0 81       	ld	r31, Z
 34a:	e0 2d       	mov	r30, r0
 34c:	8a 81       	ldd	r24, Y+2	; 0x02
 34e:	80 83       	st	Z, r24
}
 350:	0f 90       	pop	r0
 352:	0f 90       	pop	r0
 354:	cf 91       	pop	r28
 356:	df 91       	pop	r29
 358:	08 95       	ret

0000035a <DIO_Read_Channel>:

uint8 DIO_Read_Channel(uint8 CHANNEL) {
 35a:	df 93       	push	r29
 35c:	cf 93       	push	r28
 35e:	00 d0       	rcall	.+0      	; 0x360 <DIO_Read_Channel+0x6>
 360:	00 d0       	rcall	.+0      	; 0x362 <DIO_Read_Channel+0x8>
 362:	cd b7       	in	r28, 0x3d	; 61
 364:	de b7       	in	r29, 0x3e	; 62
 366:	8c 83       	std	Y+4, r24	; 0x04
	uint8 PIN_STATE, val;
	uint8 PORT_STATE;

	PIN_STATE = CHANNEL % 8;
 368:	8c 81       	ldd	r24, Y+4	; 0x04
 36a:	87 70       	andi	r24, 0x07	; 7
 36c:	8b 83       	std	Y+3, r24	; 0x03
	PORT_STATE = CHANNEL / 8;
 36e:	8c 81       	ldd	r24, Y+4	; 0x04
 370:	86 95       	lsr	r24
 372:	86 95       	lsr	r24
 374:	86 95       	lsr	r24
 376:	89 83       	std	Y+1, r24	; 0x01
	val = GET_BIT(*REG_ARR[PORT_STATE + 8], PIN_STATE);
 378:	89 81       	ldd	r24, Y+1	; 0x01
 37a:	88 2f       	mov	r24, r24
 37c:	90 e0       	ldi	r25, 0x00	; 0
 37e:	08 96       	adiw	r24, 0x08	; 8
 380:	88 0f       	add	r24, r24
 382:	99 1f       	adc	r25, r25
 384:	fc 01       	movw	r30, r24
 386:	e0 5a       	subi	r30, 0xA0	; 160
 388:	ff 4f       	sbci	r31, 0xFF	; 255
 38a:	01 90       	ld	r0, Z+
 38c:	f0 81       	ld	r31, Z
 38e:	e0 2d       	mov	r30, r0
 390:	80 81       	ld	r24, Z
 392:	28 2f       	mov	r18, r24
 394:	30 e0       	ldi	r19, 0x00	; 0
 396:	8b 81       	ldd	r24, Y+3	; 0x03
 398:	88 2f       	mov	r24, r24
 39a:	90 e0       	ldi	r25, 0x00	; 0
 39c:	a9 01       	movw	r20, r18
 39e:	02 c0       	rjmp	.+4      	; 0x3a4 <DIO_Read_Channel+0x4a>
 3a0:	55 95       	asr	r21
 3a2:	47 95       	ror	r20
 3a4:	8a 95       	dec	r24
 3a6:	e2 f7       	brpl	.-8      	; 0x3a0 <DIO_Read_Channel+0x46>
 3a8:	ca 01       	movw	r24, r20
 3aa:	81 70       	andi	r24, 0x01	; 1
 3ac:	8a 83       	std	Y+2, r24	; 0x02


	return val;
 3ae:	8a 81       	ldd	r24, Y+2	; 0x02
}
 3b0:	0f 90       	pop	r0
 3b2:	0f 90       	pop	r0
 3b4:	0f 90       	pop	r0
 3b6:	0f 90       	pop	r0
 3b8:	cf 91       	pop	r28
 3ba:	df 91       	pop	r29
 3bc:	08 95       	ret

000003be <DIO_Read_Port>:

uint8 DIO_Read_Port(uint8 PORT) {
 3be:	df 93       	push	r29
 3c0:	cf 93       	push	r28
 3c2:	00 d0       	rcall	.+0      	; 0x3c4 <DIO_Read_Port+0x6>
 3c4:	cd b7       	in	r28, 0x3d	; 61
 3c6:	de b7       	in	r29, 0x3e	; 62
 3c8:	8a 83       	std	Y+2, r24	; 0x02
	uint8 val;
	val = *REG_ARR[PORT + 8];
 3ca:	8a 81       	ldd	r24, Y+2	; 0x02
 3cc:	88 2f       	mov	r24, r24
 3ce:	90 e0       	ldi	r25, 0x00	; 0
 3d0:	08 96       	adiw	r24, 0x08	; 8
 3d2:	88 0f       	add	r24, r24
 3d4:	99 1f       	adc	r25, r25
 3d6:	fc 01       	movw	r30, r24
 3d8:	e0 5a       	subi	r30, 0xA0	; 160
 3da:	ff 4f       	sbci	r31, 0xFF	; 255
 3dc:	01 90       	ld	r0, Z+
 3de:	f0 81       	ld	r31, Z
 3e0:	e0 2d       	mov	r30, r0
 3e2:	80 81       	ld	r24, Z
 3e4:	89 83       	std	Y+1, r24	; 0x01
	return val;
 3e6:	89 81       	ldd	r24, Y+1	; 0x01
}
 3e8:	0f 90       	pop	r0
 3ea:	0f 90       	pop	r0
 3ec:	cf 91       	pop	r28
 3ee:	df 91       	pop	r29
 3f0:	08 95       	ret

000003f2 <ADC_INIT>:
#include "MEMMAP.h"
#include "DIO_Confg.h"
#include "DIO.h"
#include "ADC.h"

void ADC_INIT(void) {
 3f2:	df 93       	push	r29
 3f4:	cf 93       	push	r28
 3f6:	cd b7       	in	r28, 0x3d	; 61
 3f8:	de b7       	in	r29, 0x3e	; 62

	//Enable the Vref
	SET_BIT(ADMUX, CH6);
 3fa:	a7 e2       	ldi	r26, 0x27	; 39
 3fc:	b0 e0       	ldi	r27, 0x00	; 0
 3fe:	e7 e2       	ldi	r30, 0x27	; 39
 400:	f0 e0       	ldi	r31, 0x00	; 0
 402:	80 81       	ld	r24, Z
 404:	80 64       	ori	r24, 0x40	; 64
 406:	8c 93       	st	X, r24
	CLR_BIT(ADMUX, CH7);
 408:	a7 e2       	ldi	r26, 0x27	; 39
 40a:	b0 e0       	ldi	r27, 0x00	; 0
 40c:	e7 e2       	ldi	r30, 0x27	; 39
 40e:	f0 e0       	ldi	r31, 0x00	; 0
 410:	80 81       	ld	r24, Z
 412:	8f 77       	andi	r24, 0x7F	; 127
 414:	8c 93       	st	X, r24

	// ADC Pre-scaler
	SET_BIT(ADCSRA, CH0);
 416:	a6 e2       	ldi	r26, 0x26	; 38
 418:	b0 e0       	ldi	r27, 0x00	; 0
 41a:	e6 e2       	ldi	r30, 0x26	; 38
 41c:	f0 e0       	ldi	r31, 0x00	; 0
 41e:	80 81       	ld	r24, Z
 420:	81 60       	ori	r24, 0x01	; 1
 422:	8c 93       	st	X, r24
	SET_BIT(ADCSRA, CH1);
 424:	a6 e2       	ldi	r26, 0x26	; 38
 426:	b0 e0       	ldi	r27, 0x00	; 0
 428:	e6 e2       	ldi	r30, 0x26	; 38
 42a:	f0 e0       	ldi	r31, 0x00	; 0
 42c:	80 81       	ld	r24, Z
 42e:	82 60       	ori	r24, 0x02	; 2
 430:	8c 93       	st	X, r24
	SET_BIT(ADCSRA, CH2);
 432:	a6 e2       	ldi	r26, 0x26	; 38
 434:	b0 e0       	ldi	r27, 0x00	; 0
 436:	e6 e2       	ldi	r30, 0x26	; 38
 438:	f0 e0       	ldi	r31, 0x00	; 0
 43a:	80 81       	ld	r24, Z
 43c:	84 60       	ori	r24, 0x04	; 4
 43e:	8c 93       	st	X, r24

	// Enable ADC
	SET_BIT(ADCSRA, CH7);
 440:	a6 e2       	ldi	r26, 0x26	; 38
 442:	b0 e0       	ldi	r27, 0x00	; 0
 444:	e6 e2       	ldi	r30, 0x26	; 38
 446:	f0 e0       	ldi	r31, 0x00	; 0
 448:	80 81       	ld	r24, Z
 44a:	80 68       	ori	r24, 0x80	; 128
 44c:	8c 93       	st	X, r24

	// Enable ADC Interrupt
	SET_BIT(ADCSRA, CH3);
 44e:	a6 e2       	ldi	r26, 0x26	; 38
 450:	b0 e0       	ldi	r27, 0x00	; 0
 452:	e6 e2       	ldi	r30, 0x26	; 38
 454:	f0 e0       	ldi	r31, 0x00	; 0
 456:	80 81       	ld	r24, Z
 458:	88 60       	ori	r24, 0x08	; 8
 45a:	8c 93       	st	X, r24

	// Enable Global Interrupt
	SET_BIT(SREG,CH7);
 45c:	af e5       	ldi	r26, 0x5F	; 95
 45e:	b0 e0       	ldi	r27, 0x00	; 0
 460:	ef e5       	ldi	r30, 0x5F	; 95
 462:	f0 e0       	ldi	r31, 0x00	; 0
 464:	80 81       	ld	r24, Z
 466:	91 81       	ldd	r25, Z+1	; 0x01
 468:	80 68       	ori	r24, 0x80	; 128
 46a:	11 96       	adiw	r26, 0x01	; 1
 46c:	9c 93       	st	X, r25
 46e:	8e 93       	st	-X, r24
	ADMUX &= 0xf0;
 470:	a7 e2       	ldi	r26, 0x27	; 39
 472:	b0 e0       	ldi	r27, 0x00	; 0
 474:	e7 e2       	ldi	r30, 0x27	; 39
 476:	f0 e0       	ldi	r31, 0x00	; 0
 478:	80 81       	ld	r24, Z
 47a:	80 7f       	andi	r24, 0xF0	; 240
 47c:	8c 93       	st	X, r24
}
 47e:	cf 91       	pop	r28
 480:	df 91       	pop	r29
 482:	08 95       	ret

00000484 <ADC_StartConversion>:

void ADC_StartConversion(void) {
 484:	df 93       	push	r29
 486:	cf 93       	push	r28
 488:	cd b7       	in	r28, 0x3d	; 61
 48a:	de b7       	in	r29, 0x3e	; 62
	//Start Conversion
	SET_BIT(ADCSRA, CH6);
 48c:	a6 e2       	ldi	r26, 0x26	; 38
 48e:	b0 e0       	ldi	r27, 0x00	; 0
 490:	e6 e2       	ldi	r30, 0x26	; 38
 492:	f0 e0       	ldi	r31, 0x00	; 0
 494:	80 81       	ld	r24, Z
 496:	80 64       	ori	r24, 0x40	; 64
 498:	8c 93       	st	X, r24
}
 49a:	cf 91       	pop	r28
 49c:	df 91       	pop	r29
 49e:	08 95       	ret

000004a0 <ADC_Read>:

uint16 ADC_Read(void) {
 4a0:	df 93       	push	r29
 4a2:	cf 93       	push	r28
 4a4:	cd b7       	in	r28, 0x3d	; 61
 4a6:	de b7       	in	r29, 0x3e	; 62
	return ADC;
 4a8:	e4 e2       	ldi	r30, 0x24	; 36
 4aa:	f0 e0       	ldi	r31, 0x00	; 0
 4ac:	80 81       	ld	r24, Z
 4ae:	91 81       	ldd	r25, Z+1	; 0x01
}
 4b0:	cf 91       	pop	r28
 4b2:	df 91       	pop	r29
 4b4:	08 95       	ret

000004b6 <__vector_16>:
#include "ADC.h"


volatile uint32 Global_ADC;

ISR( __vector_16) {
 4b6:	1f 92       	push	r1
 4b8:	0f 92       	push	r0
 4ba:	0f b6       	in	r0, 0x3f	; 63
 4bc:	0f 92       	push	r0
 4be:	11 24       	eor	r1, r1
 4c0:	2f 93       	push	r18
 4c2:	3f 93       	push	r19
 4c4:	4f 93       	push	r20
 4c6:	5f 93       	push	r21
 4c8:	6f 93       	push	r22
 4ca:	7f 93       	push	r23
 4cc:	8f 93       	push	r24
 4ce:	9f 93       	push	r25
 4d0:	af 93       	push	r26
 4d2:	bf 93       	push	r27
 4d4:	ef 93       	push	r30
 4d6:	ff 93       	push	r31
 4d8:	df 93       	push	r29
 4da:	cf 93       	push	r28
 4dc:	cd b7       	in	r28, 0x3d	; 61
 4de:	de b7       	in	r29, 0x3e	; 62
	Global_ADC = ADC_Read();
 4e0:	0e 94 50 02 	call	0x4a0	; 0x4a0 <ADC_Read>
 4e4:	cc 01       	movw	r24, r24
 4e6:	a0 e0       	ldi	r26, 0x00	; 0
 4e8:	b0 e0       	ldi	r27, 0x00	; 0
 4ea:	80 93 98 00 	sts	0x0098, r24
 4ee:	90 93 99 00 	sts	0x0099, r25
 4f2:	a0 93 9a 00 	sts	0x009A, r26
 4f6:	b0 93 9b 00 	sts	0x009B, r27
}
 4fa:	cf 91       	pop	r28
 4fc:	df 91       	pop	r29
 4fe:	ff 91       	pop	r31
 500:	ef 91       	pop	r30
 502:	bf 91       	pop	r27
 504:	af 91       	pop	r26
 506:	9f 91       	pop	r25
 508:	8f 91       	pop	r24
 50a:	7f 91       	pop	r23
 50c:	6f 91       	pop	r22
 50e:	5f 91       	pop	r21
 510:	4f 91       	pop	r20
 512:	3f 91       	pop	r19
 514:	2f 91       	pop	r18
 516:	0f 90       	pop	r0
 518:	0f be       	out	0x3f, r0	; 63
 51a:	0f 90       	pop	r0
 51c:	1f 90       	pop	r1
 51e:	18 95       	reti

00000520 <main>:

uint8 main() {
 520:	df 93       	push	r29
 522:	cf 93       	push	r28
 524:	cd b7       	in	r28, 0x3d	; 61
 526:	de b7       	in	r29, 0x3e	; 62
 528:	28 97       	sbiw	r28, 0x08	; 8
 52a:	0f b6       	in	r0, 0x3f	; 63
 52c:	f8 94       	cli
 52e:	de bf       	out	0x3e, r29	; 62
 530:	0f be       	out	0x3f, r0	; 63
 532:	cd bf       	out	0x3d, r28	; 61
	DIO_INIT();
 534:	0e 94 49 00 	call	0x92	; 0x92 <DIO_INIT>
	ADC_INIT();
 538:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <ADC_INIT>
	while (1) {
		ADC_StartConversion();
 53c:	0e 94 42 02 	call	0x484	; 0x484 <ADC_StartConversion>
		volatile uint32 Analog =  ((uint32)(1000 *(Global_ADC * Vref))) / 1024;
 540:	80 91 98 00 	lds	r24, 0x0098
 544:	90 91 99 00 	lds	r25, 0x0099
 548:	a0 91 9a 00 	lds	r26, 0x009A
 54c:	b0 91 9b 00 	lds	r27, 0x009B
 550:	28 e8       	ldi	r18, 0x88	; 136
 552:	33 e1       	ldi	r19, 0x13	; 19
 554:	40 e0       	ldi	r20, 0x00	; 0
 556:	50 e0       	ldi	r21, 0x00	; 0
 558:	bc 01       	movw	r22, r24
 55a:	cd 01       	movw	r24, r26
 55c:	0e 94 27 03 	call	0x64e	; 0x64e <__mulsi3>
 560:	dc 01       	movw	r26, r24
 562:	cb 01       	movw	r24, r22
 564:	07 2e       	mov	r0, r23
 566:	7a e0       	ldi	r23, 0x0A	; 10
 568:	b6 95       	lsr	r27
 56a:	a7 95       	ror	r26
 56c:	97 95       	ror	r25
 56e:	87 95       	ror	r24
 570:	7a 95       	dec	r23
 572:	d1 f7       	brne	.-12     	; 0x568 <main+0x48>
 574:	70 2d       	mov	r23, r0
 576:	8d 83       	std	Y+5, r24	; 0x05
 578:	9e 83       	std	Y+6, r25	; 0x06
 57a:	af 83       	std	Y+7, r26	; 0x07
 57c:	b8 87       	std	Y+8, r27	; 0x08
		//uint32 ldr=R*(V-Analog)/Analog;
		//printf("%d",ldr);
		uint32 Degree= (Analog/10);
 57e:	8d 81       	ldd	r24, Y+5	; 0x05
 580:	9e 81       	ldd	r25, Y+6	; 0x06
 582:	af 81       	ldd	r26, Y+7	; 0x07
 584:	b8 85       	ldd	r27, Y+8	; 0x08
 586:	2a e0       	ldi	r18, 0x0A	; 10
 588:	30 e0       	ldi	r19, 0x00	; 0
 58a:	40 e0       	ldi	r20, 0x00	; 0
 58c:	50 e0       	ldi	r21, 0x00	; 0
 58e:	bc 01       	movw	r22, r24
 590:	cd 01       	movw	r24, r26
 592:	0e 94 46 03 	call	0x68c	; 0x68c <__udivmodsi4>
 596:	da 01       	movw	r26, r20
 598:	c9 01       	movw	r24, r18
 59a:	89 83       	std	Y+1, r24	; 0x01
 59c:	9a 83       	std	Y+2, r25	; 0x02
 59e:	ab 83       	std	Y+3, r26	; 0x03
 5a0:	bc 83       	std	Y+4, r27	; 0x04


		if (Degree >= 0 && Degree <= 50) {
 5a2:	89 81       	ldd	r24, Y+1	; 0x01
 5a4:	9a 81       	ldd	r25, Y+2	; 0x02
 5a6:	ab 81       	ldd	r26, Y+3	; 0x03
 5a8:	bc 81       	ldd	r27, Y+4	; 0x04
 5aa:	83 33       	cpi	r24, 0x33	; 51
 5ac:	91 05       	cpc	r25, r1
 5ae:	a1 05       	cpc	r26, r1
 5b0:	b1 05       	cpc	r27, r1
 5b2:	68 f4       	brcc	.+26     	; 0x5ce <main+0xae>
			DIO_Write_Channel(LED1, HIGH);
 5b4:	88 e0       	ldi	r24, 0x08	; 8
 5b6:	61 e0       	ldi	r22, 0x01	; 1
 5b8:	0e 94 1c 01 	call	0x238	; 0x238 <DIO_Write_Channel>
			DIO_Write_Channel(LED2, LOW);
 5bc:	89 e0       	ldi	r24, 0x09	; 9
 5be:	60 e0       	ldi	r22, 0x00	; 0
 5c0:	0e 94 1c 01 	call	0x238	; 0x238 <DIO_Write_Channel>
			DIO_Write_Channel(LED3, LOW);
 5c4:	8a e0       	ldi	r24, 0x0A	; 10
 5c6:	60 e0       	ldi	r22, 0x00	; 0
 5c8:	0e 94 1c 01 	call	0x238	; 0x238 <DIO_Write_Channel>
 5cc:	b7 cf       	rjmp	.-146    	; 0x53c <main+0x1c>
		} else if (Degree > 50 && Degree <= 100) {
 5ce:	89 81       	ldd	r24, Y+1	; 0x01
 5d0:	9a 81       	ldd	r25, Y+2	; 0x02
 5d2:	ab 81       	ldd	r26, Y+3	; 0x03
 5d4:	bc 81       	ldd	r27, Y+4	; 0x04
 5d6:	83 33       	cpi	r24, 0x33	; 51
 5d8:	91 05       	cpc	r25, r1
 5da:	a1 05       	cpc	r26, r1
 5dc:	b1 05       	cpc	r27, r1
 5de:	b0 f0       	brcs	.+44     	; 0x60c <main+0xec>
 5e0:	89 81       	ldd	r24, Y+1	; 0x01
 5e2:	9a 81       	ldd	r25, Y+2	; 0x02
 5e4:	ab 81       	ldd	r26, Y+3	; 0x03
 5e6:	bc 81       	ldd	r27, Y+4	; 0x04
 5e8:	85 36       	cpi	r24, 0x65	; 101
 5ea:	91 05       	cpc	r25, r1
 5ec:	a1 05       	cpc	r26, r1
 5ee:	b1 05       	cpc	r27, r1
 5f0:	68 f4       	brcc	.+26     	; 0x60c <main+0xec>
			DIO_Write_Channel(LED1, LOW);
 5f2:	88 e0       	ldi	r24, 0x08	; 8
 5f4:	60 e0       	ldi	r22, 0x00	; 0
 5f6:	0e 94 1c 01 	call	0x238	; 0x238 <DIO_Write_Channel>
			DIO_Write_Channel(LED2, HIGH);
 5fa:	89 e0       	ldi	r24, 0x09	; 9
 5fc:	61 e0       	ldi	r22, 0x01	; 1
 5fe:	0e 94 1c 01 	call	0x238	; 0x238 <DIO_Write_Channel>
			DIO_Write_Channel(LED3, LOW);
 602:	8a e0       	ldi	r24, 0x0A	; 10
 604:	60 e0       	ldi	r22, 0x00	; 0
 606:	0e 94 1c 01 	call	0x238	; 0x238 <DIO_Write_Channel>
 60a:	98 cf       	rjmp	.-208    	; 0x53c <main+0x1c>
		} else if (Degree > 100 && Degree <= 150) {
 60c:	89 81       	ldd	r24, Y+1	; 0x01
 60e:	9a 81       	ldd	r25, Y+2	; 0x02
 610:	ab 81       	ldd	r26, Y+3	; 0x03
 612:	bc 81       	ldd	r27, Y+4	; 0x04
 614:	85 36       	cpi	r24, 0x65	; 101
 616:	91 05       	cpc	r25, r1
 618:	a1 05       	cpc	r26, r1
 61a:	b1 05       	cpc	r27, r1
 61c:	08 f4       	brcc	.+2      	; 0x620 <main+0x100>
 61e:	8e cf       	rjmp	.-228    	; 0x53c <main+0x1c>
 620:	89 81       	ldd	r24, Y+1	; 0x01
 622:	9a 81       	ldd	r25, Y+2	; 0x02
 624:	ab 81       	ldd	r26, Y+3	; 0x03
 626:	bc 81       	ldd	r27, Y+4	; 0x04
 628:	87 39       	cpi	r24, 0x97	; 151
 62a:	91 05       	cpc	r25, r1
 62c:	a1 05       	cpc	r26, r1
 62e:	b1 05       	cpc	r27, r1
 630:	08 f0       	brcs	.+2      	; 0x634 <main+0x114>
 632:	84 cf       	rjmp	.-248    	; 0x53c <main+0x1c>
			DIO_Write_Channel(LED1, LOW);
 634:	88 e0       	ldi	r24, 0x08	; 8
 636:	60 e0       	ldi	r22, 0x00	; 0
 638:	0e 94 1c 01 	call	0x238	; 0x238 <DIO_Write_Channel>
			DIO_Write_Channel(LED2, LOW);
 63c:	89 e0       	ldi	r24, 0x09	; 9
 63e:	60 e0       	ldi	r22, 0x00	; 0
 640:	0e 94 1c 01 	call	0x238	; 0x238 <DIO_Write_Channel>
			DIO_Write_Channel(LED3, HIGH);
 644:	8a e0       	ldi	r24, 0x0A	; 10
 646:	61 e0       	ldi	r22, 0x01	; 1
 648:	0e 94 1c 01 	call	0x238	; 0x238 <DIO_Write_Channel>
 64c:	77 cf       	rjmp	.-274    	; 0x53c <main+0x1c>

0000064e <__mulsi3>:
 64e:	62 9f       	mul	r22, r18
 650:	d0 01       	movw	r26, r0
 652:	73 9f       	mul	r23, r19
 654:	f0 01       	movw	r30, r0
 656:	82 9f       	mul	r24, r18
 658:	e0 0d       	add	r30, r0
 65a:	f1 1d       	adc	r31, r1
 65c:	64 9f       	mul	r22, r20
 65e:	e0 0d       	add	r30, r0
 660:	f1 1d       	adc	r31, r1
 662:	92 9f       	mul	r25, r18
 664:	f0 0d       	add	r31, r0
 666:	83 9f       	mul	r24, r19
 668:	f0 0d       	add	r31, r0
 66a:	74 9f       	mul	r23, r20
 66c:	f0 0d       	add	r31, r0
 66e:	65 9f       	mul	r22, r21
 670:	f0 0d       	add	r31, r0
 672:	99 27       	eor	r25, r25
 674:	72 9f       	mul	r23, r18
 676:	b0 0d       	add	r27, r0
 678:	e1 1d       	adc	r30, r1
 67a:	f9 1f       	adc	r31, r25
 67c:	63 9f       	mul	r22, r19
 67e:	b0 0d       	add	r27, r0
 680:	e1 1d       	adc	r30, r1
 682:	f9 1f       	adc	r31, r25
 684:	bd 01       	movw	r22, r26
 686:	cf 01       	movw	r24, r30
 688:	11 24       	eor	r1, r1
 68a:	08 95       	ret

0000068c <__udivmodsi4>:
 68c:	a1 e2       	ldi	r26, 0x21	; 33
 68e:	1a 2e       	mov	r1, r26
 690:	aa 1b       	sub	r26, r26
 692:	bb 1b       	sub	r27, r27
 694:	fd 01       	movw	r30, r26
 696:	0d c0       	rjmp	.+26     	; 0x6b2 <__udivmodsi4_ep>

00000698 <__udivmodsi4_loop>:
 698:	aa 1f       	adc	r26, r26
 69a:	bb 1f       	adc	r27, r27
 69c:	ee 1f       	adc	r30, r30
 69e:	ff 1f       	adc	r31, r31
 6a0:	a2 17       	cp	r26, r18
 6a2:	b3 07       	cpc	r27, r19
 6a4:	e4 07       	cpc	r30, r20
 6a6:	f5 07       	cpc	r31, r21
 6a8:	20 f0       	brcs	.+8      	; 0x6b2 <__udivmodsi4_ep>
 6aa:	a2 1b       	sub	r26, r18
 6ac:	b3 0b       	sbc	r27, r19
 6ae:	e4 0b       	sbc	r30, r20
 6b0:	f5 0b       	sbc	r31, r21

000006b2 <__udivmodsi4_ep>:
 6b2:	66 1f       	adc	r22, r22
 6b4:	77 1f       	adc	r23, r23
 6b6:	88 1f       	adc	r24, r24
 6b8:	99 1f       	adc	r25, r25
 6ba:	1a 94       	dec	r1
 6bc:	69 f7       	brne	.-38     	; 0x698 <__udivmodsi4_loop>
 6be:	60 95       	com	r22
 6c0:	70 95       	com	r23
 6c2:	80 95       	com	r24
 6c4:	90 95       	com	r25
 6c6:	9b 01       	movw	r18, r22
 6c8:	ac 01       	movw	r20, r24
 6ca:	bd 01       	movw	r22, r26
 6cc:	cf 01       	movw	r24, r30
 6ce:	08 95       	ret

000006d0 <_exit>:
 6d0:	f8 94       	cli

000006d2 <__stop_program>:
 6d2:	ff cf       	rjmp	.-2      	; 0x6d2 <__stop_program>
