<html>
<head>
<TITLE>HTML file for equations </TITLE>
</head>
<body>
<p>
-- Copyright (C) 2018  Intel Corporation. All rights reserved.<br>
-- Your use of Intel Corporation's design tools, logic functions <br>
-- and other software and tools, and its AMPP partner logic <br>
-- functions, and any output files from any of the foregoing <br>
-- (including device programming or simulation files), and any <br>
-- associated documentation or information are expressly subject <br>
-- to the terms and conditions of the Intel Program License <br>
-- Subscription Agreement, the Intel Quartus Prime License Agreement,<br>
-- the Intel FPGA IP License Agreement, or other applicable license<br>
-- agreement, including, without limitation, that your use is for<br>
-- the sole purpose of programming logic devices manufactured by<br>
-- Intel and sold by Intel or its authorized distributors.  Please<br>
-- refer to the applicable agreement for further details.<br>
<P> --ZC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X24_Y7_N52
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A> = DFFEAS(<A HREF="#ZC1L317">ZC1L317</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X24_Y7_N43
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[10]">ZC1_W_alu_result[10]</A> = DFFEAS(<A HREF="#ZC1L323">ZC1L323</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X24_Y7_N4
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[12]">ZC1_W_alu_result[12]</A> = DFFEAS(<A HREF="#ZC1L325">ZC1L325</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X24_Y7_N55
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[9]">ZC1_W_alu_result[9]</A> = DFFEAS(<A HREF="#ZC1L322">ZC1L322</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X24_Y7_N17
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[8]">ZC1_W_alu_result[8]</A> = DFFEAS(<A HREF="#ZC1L321">ZC1L321</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X24_Y7_N14
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[7]">ZC1_W_alu_result[7]</A> = DFFEAS(<A HREF="#ZC1L320">ZC1L320</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X24_Y7_N22
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[5]">ZC1_W_alu_result[5]</A> = DFFEAS(<A HREF="#ZC1L318">ZC1L318</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X23_Y5_N16
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[6]">ZC1_W_alu_result[6]</A> = DFFEAS(<A HREF="#ZC1L319">ZC1L319</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X23_Y6_N40
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[11]">ZC1_W_alu_result[11]</A> = DFFEAS(<A HREF="#ZC1L324">ZC1L324</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X24_Y7_N37
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[13]">ZC1_W_alu_result[13]</A> = DFFEAS(<A HREF="#ZC1L326">ZC1L326</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X24_Y7_N40
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[14]">ZC1_W_alu_result[14]</A> = DFFEAS(<A HREF="#ZC1L327">ZC1L327</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X24_Y7_N32
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[15]">ZC1_W_alu_result[15]</A> = DFFEAS(<A HREF="#ZC1L328">ZC1L328</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X23_Y5_N31
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[16]">ZC1_W_alu_result[16]</A> = DFFEAS(<A HREF="#ZC1L329">ZC1L329</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X23_Y6_N10
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A> = DFFEAS(<A HREF="#ZC1L315">ZC1L315</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X23_Y6_N1
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> = DFFEAS(<A HREF="#ZC1L316">ZC1L316</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X21_Y8_N29
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[8]">ZC1_d_writedata[8]</A> = DFFEAS(<A HREF="#ZC1L1029">ZC1L1029</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[8]">FD2_q_b[8]</A>,  ,  , <A HREF="#ZC1L238">ZC1L238</A>);


<P> --ZC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X21_Y8_N22
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[9]">ZC1_d_writedata[9]</A> = DFFEAS(<A HREF="#ZC1L1031">ZC1L1031</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[9]">FD2_q_b[9]</A>,  ,  , <A HREF="#ZC1L238">ZC1L238</A>);


<P> --DB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X3_Y1_N26
<P> --register power-up is low

<P><A NAME="DB1_td_shift[0]">DB1_td_shift[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L75">DB1L75</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, <A HREF="#DB1L63">DB1L63</A>);


<P> --WD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X1_Y5_N2
<P> --register power-up is low

<P><A NAME="WD1_sr[1]">WD1_sr[1]</A> = DFFEAS(<A HREF="#WD1L58">WD1L58</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L22">WD1L22</A>,  ,  , <A HREF="#WD1L21">WD1L21</A>,  );


<P> --FD2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y8_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[0]">FD2_q_b[0]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[0];

<P> --FD2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[31]">FD2_q_b[31]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[31];

<P> --FD2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[30]">FD2_q_b[30]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[30];

<P> --FD2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[29]">FD2_q_b[29]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[29];

<P> --FD2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[28]">FD2_q_b[28]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[28];

<P> --FD2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[27]">FD2_q_b[27]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[27];

<P> --FD2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[26]">FD2_q_b[26]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[26];

<P> --FD2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[25]">FD2_q_b[25]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[25];

<P> --FD2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[24]">FD2_q_b[24]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[24];

<P> --FD2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[23]">FD2_q_b[23]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[23];

<P> --FD2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[22]">FD2_q_b[22]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[22];

<P> --FD2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[21]">FD2_q_b[21]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[21];

<P> --FD2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[20]">FD2_q_b[20]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[20];

<P> --FD2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[19]">FD2_q_b[19]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[19];

<P> --FD2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[18]">FD2_q_b[18]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[18];

<P> --FD2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[17]">FD2_q_b[17]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[17];

<P> --FD2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[16]">FD2_q_b[16]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[16];

<P> --FD2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[15]">FD2_q_b[15]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[15];

<P> --FD2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[14]">FD2_q_b[14]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[14];

<P> --FD2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[13]">FD2_q_b[13]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[13];

<P> --FD2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[12]">FD2_q_b[12]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[12];

<P> --FD2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[11]">FD2_q_b[11]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[11];

<P> --FD2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[10]">FD2_q_b[10]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[10];

<P> --FD2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[9]">FD2_q_b[9]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[9];

<P> --FD2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[8]">FD2_q_b[8]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[8];

<P> --FD2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[7]">FD2_q_b[7]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[7];

<P> --FD2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[6]">FD2_q_b[6]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[6];

<P> --FD2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[5]">FD2_q_b[5]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[5];

<P> --FD2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[4]">FD2_q_b[4]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[4];

<P> --FD2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[3]">FD2_q_b[3]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[3];

<P> --FD2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[2]">FD2_q_b[2]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[2];

<P> --FD2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y8_N0
<P><A NAME="FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_data_in">FD2_q_b[0]_PORT_A_data_in</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_address">FD2_q_b[0]_PORT_A_address</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>, <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>, <A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>, <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>, <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A>);
<P><A NAME="FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_address">FD2_q_b[0]_PORT_B_address</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_A_write_enable">FD2_q_b[0]_PORT_A_write_enable</A>, FD2_q_b[0]_clock_0, , , );
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD2_q_b[0]_PORT_B_read_enable">FD2_q_b[0]_PORT_B_read_enable</A>, FD2_q_b[0]_clock_1, , , );
<P><A NAME="FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD2_q_b[0]_PORT_A_data_in_reg">FD2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD2_q_b[0]_PORT_A_address_reg">FD2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_B_address_reg">FD2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD2_q_b[0]_PORT_A_write_enable_reg">FD2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_PORT_B_read_enable_reg">FD2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD2_q_b[0]_clock_0">FD2_q_b[0]_clock_0</A>, <A HREF="#FD2_q_b[0]_clock_1">FD2_q_b[0]_clock_1</A>, <A HREF="#FD2_q_b[0]_clock_enable_0">FD2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD2_q_b[1]">FD2_q_b[1]</A> = <A HREF="#FD2_q_b[0]_PORT_B_data_out">FD2_q_b[0]_PORT_B_data_out</A>[1];


<P> --ZC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X19_Y5_N40
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_st">ZC1_R_ctrl_st</A> = DFFEAS(<A HREF="#ZC1L254">ZC1L254</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A>,  );


<P> --UB2_byteen_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|byteen_reg[0] at FF_X19_Y6_N14
<P> --register power-up is low

<P><A NAME="UB2_byteen_reg[0]">UB2_byteen_reg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_byteenable[2]">ZC1_d_byteenable[2]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --UB2_byteen_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|byteen_reg[1] at FF_X19_Y6_N31
<P> --register power-up is low

<P><A NAME="UB2_byteen_reg[1]">UB2_byteen_reg[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_byteenable[3]">ZC1_d_byteenable[3]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --U1_time_out_counter[2] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[2] at FF_X17_Y4_N38
<P> --register power-up is low

<P><A NAME="U1_time_out_counter[2]">U1_time_out_counter[2]</A> = DFFEAS(<A HREF="#U1L2">U1L2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#U1L86">U1L86</A>,  );


<P> --U1_time_out_counter[3] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[3] at FF_X17_Y4_N41
<P> --register power-up is low

<P><A NAME="U1_time_out_counter[3]">U1_time_out_counter[3]</A> = DFFEAS(<A HREF="#U1L6">U1L6</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#U1L86">U1L86</A>,  );


<P> --U1_time_out_counter[7] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[7] at FF_X17_Y4_N53
<P> --register power-up is low

<P><A NAME="U1_time_out_counter[7]">U1_time_out_counter[7]</A> = DFFEAS(<A HREF="#U1L10">U1L10</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#U1L86">U1L86</A>,  );


<P> --U1_time_out_counter[6] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[6] at FF_X17_Y4_N50
<P> --register power-up is low

<P><A NAME="U1_time_out_counter[6]">U1_time_out_counter[6]</A> = DFFEAS(<A HREF="#U1L14">U1L14</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#U1L86">U1L86</A>,  );


<P> --U1_time_out_counter[5] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[5] at FF_X17_Y4_N47
<P> --register power-up is low

<P><A NAME="U1_time_out_counter[5]">U1_time_out_counter[5]</A> = DFFEAS(<A HREF="#U1L18">U1L18</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#U1L86">U1L86</A>,  );


<P> --U1_time_out_counter[4] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[4] at FF_X17_Y4_N44
<P> --register power-up is low

<P><A NAME="U1_time_out_counter[4]">U1_time_out_counter[4]</A> = DFFEAS(<A HREF="#U1L22">U1L22</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#U1L86">U1L86</A>,  );


<P> --U1_time_out_counter[0] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[0] at FF_X17_Y4_N31
<P> --register power-up is low

<P><A NAME="U1_time_out_counter[0]">U1_time_out_counter[0]</A> = DFFEAS(<A HREF="#U1L26">U1L26</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#U1L86">U1L86</A>,  );


<P> --U1_time_out_counter[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[1] at FF_X17_Y4_N35
<P> --register power-up is low

<P><A NAME="U1_time_out_counter[1]">U1_time_out_counter[1]</A> = DFFEAS(<A HREF="#U1L30">U1L30</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#U1L86">U1L86</A>,  );


<P> --NC2_burst_uncompress_address_base[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] at FF_X16_Y4_N31
<P> --register power-up is low

<P><A NAME="NC2_burst_uncompress_address_base[1]">NC2_burst_uncompress_address_base[1]</A> = DFFEAS(<A HREF="#NC2L11">NC2L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2L1">RB2L1</A>, <A HREF="#SB2_mem[0][19]">SB2_mem[0][19]</A>,  ,  , !<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A>);


<P> --NC2_burst_uncompress_address_offset[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] at FF_X16_Y4_N5
<P> --register power-up is low

<P><A NAME="NC2_burst_uncompress_address_offset[1]">NC2_burst_uncompress_address_offset[1]</A> = DFFEAS(<A HREF="#NC2L2">NC2L2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2L1">RB2L1</A>, <A HREF="#A1L109">A1L109</A>,  ,  , !<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A>);


<P> --ZC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X25_Y7_N53
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[4]">ZC1_E_shift_rot_result[4]</A> = DFFEAS(<A HREF="#ZC1L456">ZC1L456</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[4]">ZC1_E_src1[4]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at MLABCELL_X28_Y7_N15
<P><A NAME="ZC1L62_adder_eqn">ZC1L62_adder_eqn</A> = ( <A HREF="#ZC1L491Q">ZC1L491Q</A> ) + ( !<A HREF="#ZC1_E_src2[4]">ZC1_E_src2[4]</A> $ (!<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A>) ) + ( <A HREF="#ZC1L119">ZC1L119</A> );
<P><A NAME="ZC1L62">ZC1L62</A> = SUM(<A HREF="#ZC1L62_adder_eqn">ZC1L62_adder_eqn</A>);

<P> --ZC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at MLABCELL_X28_Y7_N15
<P><A NAME="ZC1L63_adder_eqn">ZC1L63_adder_eqn</A> = ( <A HREF="#ZC1L491Q">ZC1L491Q</A> ) + ( !<A HREF="#ZC1_E_src2[4]">ZC1_E_src2[4]</A> $ (!<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A>) ) + ( <A HREF="#ZC1L119">ZC1L119</A> );
<P><A NAME="ZC1L63">ZC1L63</A> = CARRY(<A HREF="#ZC1L63_adder_eqn">ZC1L63_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X25_Y7_N20
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[10]">ZC1_E_shift_rot_result[10]</A> = DFFEAS(<A HREF="#ZC1L462">ZC1L462</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[10]">ZC1_E_src1[10]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X27_Y7_N5
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[10]">ZC1_E_src2[10]</A> = DFFEAS(<A HREF="#ZC1L551">ZC1L551</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[10]">FD2_q_b[10]</A>,  , <A HREF="#ZC1L561">ZC1L561</A>, !<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>);


<P> --ZC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at MLABCELL_X28_Y7_N33
<P><A NAME="ZC1L66_adder_eqn">ZC1L66_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1L550Q">ZC1L550Q</A>) ) + ( <A HREF="#ZC1_E_src1[10]">ZC1_E_src1[10]</A> ) + ( <A HREF="#ZC1L75">ZC1L75</A> );
<P><A NAME="ZC1L66">ZC1L66</A> = SUM(<A HREF="#ZC1L66_adder_eqn">ZC1L66_adder_eqn</A>);

<P> --ZC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at MLABCELL_X28_Y7_N33
<P><A NAME="ZC1L67_adder_eqn">ZC1L67_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1L550Q">ZC1L550Q</A>) ) + ( <A HREF="#ZC1_E_src1[10]">ZC1_E_src1[10]</A> ) + ( <A HREF="#ZC1L75">ZC1L75</A> );
<P><A NAME="ZC1L67">ZC1L67</A> = CARRY(<A HREF="#ZC1L67_adder_eqn">ZC1L67_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X25_Y7_N13
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[12]">ZC1_E_shift_rot_result[12]</A> = DFFEAS(<A HREF="#ZC1L464">ZC1L464</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[12]">ZC1_E_src1[12]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X25_Y8_N28
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[12]">ZC1_E_src2[12]</A> = DFFEAS(<A HREF="#ZC1L555">ZC1L555</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[12]">FD2_q_b[12]</A>,  , <A HREF="#ZC1L561">ZC1L561</A>, !<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>);


<P> --ZC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at MLABCELL_X28_Y7_N39
<P><A NAME="ZC1L70_adder_eqn">ZC1L70_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[12]">ZC1_E_src1[12]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[12]">ZC1_E_src2[12]</A>) ) + ( <A HREF="#ZC1L95">ZC1L95</A> );
<P><A NAME="ZC1L70">ZC1L70</A> = SUM(<A HREF="#ZC1L70_adder_eqn">ZC1L70_adder_eqn</A>);

<P> --ZC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at MLABCELL_X28_Y7_N39
<P><A NAME="ZC1L71_adder_eqn">ZC1L71_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[12]">ZC1_E_src1[12]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[12]">ZC1_E_src2[12]</A>) ) + ( <A HREF="#ZC1L95">ZC1L95</A> );
<P><A NAME="ZC1L71">ZC1L71</A> = CARRY(<A HREF="#ZC1L71_adder_eqn">ZC1L71_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X25_Y7_N11
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[9]">ZC1_E_shift_rot_result[9]</A> = DFFEAS(<A HREF="#ZC1L461">ZC1L461</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1L501Q">ZC1L501Q</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X27_Y7_N23
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[9]">ZC1_E_src2[9]</A> = DFFEAS(<A HREF="#ZC1L548">ZC1L548</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[9]">FD2_q_b[9]</A>,  , <A HREF="#ZC1L561">ZC1L561</A>, !<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>);


<P> --ZC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at MLABCELL_X28_Y7_N30
<P><A NAME="ZC1L74_adder_eqn">ZC1L74_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1L547Q">ZC1L547Q</A>) ) + ( <A HREF="#ZC1L501Q">ZC1L501Q</A> ) + ( <A HREF="#ZC1L79">ZC1L79</A> );
<P><A NAME="ZC1L74">ZC1L74</A> = SUM(<A HREF="#ZC1L74_adder_eqn">ZC1L74_adder_eqn</A>);

<P> --ZC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at MLABCELL_X28_Y7_N30
<P><A NAME="ZC1L75_adder_eqn">ZC1L75_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1L547Q">ZC1L547Q</A>) ) + ( <A HREF="#ZC1L501Q">ZC1L501Q</A> ) + ( <A HREF="#ZC1L79">ZC1L79</A> );
<P><A NAME="ZC1L75">ZC1L75</A> = CARRY(<A HREF="#ZC1L75_adder_eqn">ZC1L75_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X25_Y7_N4
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[8]">ZC1_E_shift_rot_result[8]</A> = DFFEAS(<A HREF="#ZC1L460">ZC1L460</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1L499Q">ZC1L499Q</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X25_Y8_N43
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[8]">ZC1_E_src2[8]</A> = DFFEAS(<A HREF="#ZC1L545">ZC1L545</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[8]">FD2_q_b[8]</A>,  , <A HREF="#ZC1L561">ZC1L561</A>, !<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>);


<P> --ZC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at MLABCELL_X28_Y7_N27
<P><A NAME="ZC1L78_adder_eqn">ZC1L78_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[8]">ZC1_E_src2[8]</A>) ) + ( <A HREF="#ZC1L499Q">ZC1L499Q</A> ) + ( <A HREF="#ZC1L83">ZC1L83</A> );
<P><A NAME="ZC1L78">ZC1L78</A> = SUM(<A HREF="#ZC1L78_adder_eqn">ZC1L78_adder_eqn</A>);

<P> --ZC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at MLABCELL_X28_Y7_N27
<P><A NAME="ZC1L79_adder_eqn">ZC1L79_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[8]">ZC1_E_src2[8]</A>) ) + ( <A HREF="#ZC1L499Q">ZC1L499Q</A> ) + ( <A HREF="#ZC1L83">ZC1L83</A> );
<P><A NAME="ZC1L79">ZC1L79</A> = CARRY(<A HREF="#ZC1L79_adder_eqn">ZC1L79_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X25_Y7_N2
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[7]">ZC1_E_shift_rot_result[7]</A> = DFFEAS(<A HREF="#ZC1L459">ZC1L459</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1L497Q">ZC1L497Q</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X27_Y7_N53
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[7]">ZC1_E_src2[7]</A> = DFFEAS(<A HREF="#ZC1L543">ZC1L543</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[7]">FD2_q_b[7]</A>,  , <A HREF="#ZC1L561">ZC1L561</A>, !<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>);


<P> --ZC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at MLABCELL_X28_Y7_N24
<P><A NAME="ZC1L82_adder_eqn">ZC1L82_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1L542Q">ZC1L542Q</A>) ) + ( <A HREF="#ZC1L497Q">ZC1L497Q</A> ) + ( <A HREF="#ZC1L91">ZC1L91</A> );
<P><A NAME="ZC1L82">ZC1L82</A> = SUM(<A HREF="#ZC1L82_adder_eqn">ZC1L82_adder_eqn</A>);

<P> --ZC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at MLABCELL_X28_Y7_N24
<P><A NAME="ZC1L83_adder_eqn">ZC1L83_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1L542Q">ZC1L542Q</A>) ) + ( <A HREF="#ZC1L497Q">ZC1L497Q</A> ) + ( <A HREF="#ZC1L91">ZC1L91</A> );
<P><A NAME="ZC1L83">ZC1L83</A> = CARRY(<A HREF="#ZC1L83_adder_eqn">ZC1L83_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X25_Y7_N32
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[5]">ZC1_E_shift_rot_result[5]</A> = DFFEAS(<A HREF="#ZC1L457">ZC1L457</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1L493Q">ZC1L493Q</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X27_Y7_N34
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[5]">ZC1_E_src2[5]</A> = DFFEAS(<A HREF="#ZC1L538">ZC1L538</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[5]">FD2_q_b[5]</A>,  , <A HREF="#ZC1L561">ZC1L561</A>, !<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>);


<P> --ZC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at MLABCELL_X28_Y7_N18
<P><A NAME="ZC1L86_adder_eqn">ZC1L86_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[5]">ZC1_E_src2[5]</A>) ) + ( <A HREF="#ZC1L493Q">ZC1L493Q</A> ) + ( <A HREF="#ZC1L63">ZC1L63</A> );
<P><A NAME="ZC1L86">ZC1L86</A> = SUM(<A HREF="#ZC1L86_adder_eqn">ZC1L86_adder_eqn</A>);

<P> --ZC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at MLABCELL_X28_Y7_N18
<P><A NAME="ZC1L87_adder_eqn">ZC1L87_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[5]">ZC1_E_src2[5]</A>) ) + ( <A HREF="#ZC1L493Q">ZC1L493Q</A> ) + ( <A HREF="#ZC1L63">ZC1L63</A> );
<P><A NAME="ZC1L87">ZC1L87</A> = CARRY(<A HREF="#ZC1L87_adder_eqn">ZC1L87_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X25_Y7_N35
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[6]">ZC1_E_shift_rot_result[6]</A> = DFFEAS(<A HREF="#ZC1L458">ZC1L458</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[6]">ZC1_E_src1[6]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X27_Y7_N41
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[6]">ZC1_E_src2[6]</A> = DFFEAS(<A HREF="#ZC1L540">ZC1L540</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[6]">FD2_q_b[6]</A>,  , <A HREF="#ZC1L561">ZC1L561</A>, !<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>);


<P> --ZC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at MLABCELL_X28_Y7_N21
<P><A NAME="ZC1L90_adder_eqn">ZC1L90_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[6]">ZC1_E_src2[6]</A>) ) + ( <A HREF="#ZC1L495Q">ZC1L495Q</A> ) + ( <A HREF="#ZC1L87">ZC1L87</A> );
<P><A NAME="ZC1L90">ZC1L90</A> = SUM(<A HREF="#ZC1L90_adder_eqn">ZC1L90_adder_eqn</A>);

<P> --ZC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at MLABCELL_X28_Y7_N21
<P><A NAME="ZC1L91_adder_eqn">ZC1L91_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[6]">ZC1_E_src2[6]</A>) ) + ( <A HREF="#ZC1L495Q">ZC1L495Q</A> ) + ( <A HREF="#ZC1L87">ZC1L87</A> );
<P><A NAME="ZC1L91">ZC1L91</A> = CARRY(<A HREF="#ZC1L91_adder_eqn">ZC1L91_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X25_Y7_N23
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[11]">ZC1_E_shift_rot_result[11]</A> = DFFEAS(<A HREF="#ZC1L463">ZC1L463</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[11]">ZC1_E_src1[11]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X25_Y8_N4
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[11]">ZC1_E_src2[11]</A> = DFFEAS(<A HREF="#ZC1L553">ZC1L553</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[11]">FD2_q_b[11]</A>,  , <A HREF="#ZC1L561">ZC1L561</A>, !<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>);


<P> --ZC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at MLABCELL_X28_Y7_N36
<P><A NAME="ZC1L94_adder_eqn">ZC1L94_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[11]">ZC1_E_src2[11]</A>) ) + ( <A HREF="#ZC1L504Q">ZC1L504Q</A> ) + ( <A HREF="#ZC1L67">ZC1L67</A> );
<P><A NAME="ZC1L94">ZC1L94</A> = SUM(<A HREF="#ZC1L94_adder_eqn">ZC1L94_adder_eqn</A>);

<P> --ZC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at MLABCELL_X28_Y7_N36
<P><A NAME="ZC1L95_adder_eqn">ZC1L95_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[11]">ZC1_E_src2[11]</A>) ) + ( <A HREF="#ZC1L504Q">ZC1L504Q</A> ) + ( <A HREF="#ZC1L67">ZC1L67</A> );
<P><A NAME="ZC1L95">ZC1L95</A> = CARRY(<A HREF="#ZC1L95_adder_eqn">ZC1L95_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X25_Y7_N17
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[13]">ZC1_E_shift_rot_result[13]</A> = DFFEAS(<A HREF="#ZC1L465">ZC1L465</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[13]">ZC1_E_src1[13]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X25_Y8_N25
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[13]">ZC1_E_src2[13]</A> = DFFEAS(<A HREF="#ZC1L557">ZC1L557</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[13]">FD2_q_b[13]</A>,  , <A HREF="#ZC1L561">ZC1L561</A>, !<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>);


<P> --ZC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at MLABCELL_X28_Y7_N42
<P><A NAME="ZC1L98_adder_eqn">ZC1L98_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[13]">ZC1_E_src2[13]</A>) ) + ( <A HREF="#ZC1_E_src1[13]">ZC1_E_src1[13]</A> ) + ( <A HREF="#ZC1L71">ZC1L71</A> );
<P><A NAME="ZC1L98">ZC1L98</A> = SUM(<A HREF="#ZC1L98_adder_eqn">ZC1L98_adder_eqn</A>);

<P> --ZC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at MLABCELL_X28_Y7_N42
<P><A NAME="ZC1L99_adder_eqn">ZC1L99_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[13]">ZC1_E_src2[13]</A>) ) + ( <A HREF="#ZC1_E_src1[13]">ZC1_E_src1[13]</A> ) + ( <A HREF="#ZC1L71">ZC1L71</A> );
<P><A NAME="ZC1L99">ZC1L99</A> = CARRY(<A HREF="#ZC1L99_adder_eqn">ZC1L99_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X25_Y7_N25
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[14]">ZC1_E_shift_rot_result[14]</A> = DFFEAS(<A HREF="#ZC1L466">ZC1L466</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[14]">ZC1_E_src1[14]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X25_Y8_N1
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[14]">ZC1_E_src2[14]</A> = DFFEAS(<A HREF="#ZC1L559">ZC1L559</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[14]">FD2_q_b[14]</A>,  , <A HREF="#ZC1L561">ZC1L561</A>, !<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>);


<P> --ZC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at MLABCELL_X28_Y7_N45
<P><A NAME="ZC1L102_adder_eqn">ZC1L102_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[14]">ZC1_E_src2[14]</A>) ) + ( <A HREF="#ZC1_E_src1[14]">ZC1_E_src1[14]</A> ) + ( <A HREF="#ZC1L99">ZC1L99</A> );
<P><A NAME="ZC1L102">ZC1L102</A> = SUM(<A HREF="#ZC1L102_adder_eqn">ZC1L102_adder_eqn</A>);

<P> --ZC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at MLABCELL_X28_Y7_N45
<P><A NAME="ZC1L103_adder_eqn">ZC1L103_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[14]">ZC1_E_src2[14]</A>) ) + ( <A HREF="#ZC1_E_src1[14]">ZC1_E_src1[14]</A> ) + ( <A HREF="#ZC1L99">ZC1L99</A> );
<P><A NAME="ZC1L103">ZC1L103</A> = CARRY(<A HREF="#ZC1L103_adder_eqn">ZC1L103_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X25_Y7_N29
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[15]">ZC1_E_shift_rot_result[15]</A> = DFFEAS(<A HREF="#ZC1L467">ZC1L467</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[15]">ZC1_E_src1[15]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X25_Y8_N46
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[15]">ZC1_E_src2[15]</A> = DFFEAS(<A HREF="#ZC1L562">ZC1L562</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[15]">FD2_q_b[15]</A>,  , <A HREF="#ZC1L561">ZC1L561</A>, !<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>);


<P> --ZC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at MLABCELL_X28_Y7_N48
<P><A NAME="ZC1L106_adder_eqn">ZC1L106_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[15]">ZC1_E_src1[15]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[15]">ZC1_E_src2[15]</A>) ) + ( <A HREF="#ZC1L103">ZC1L103</A> );
<P><A NAME="ZC1L106">ZC1L106</A> = SUM(<A HREF="#ZC1L106_adder_eqn">ZC1L106_adder_eqn</A>);

<P> --ZC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at MLABCELL_X28_Y7_N48
<P><A NAME="ZC1L107_adder_eqn">ZC1L107_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[15]">ZC1_E_src1[15]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[15]">ZC1_E_src2[15]</A>) ) + ( <A HREF="#ZC1L103">ZC1L103</A> );
<P><A NAME="ZC1L107">ZC1L107</A> = CARRY(<A HREF="#ZC1L107_adder_eqn">ZC1L107_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X24_Y5_N52
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[16]">ZC1_E_shift_rot_result[16]</A> = DFFEAS(<A HREF="#ZC1L468">ZC1L468</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[16]">ZC1_E_src1[16]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X27_Y8_N1
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[16]">ZC1_E_src2[16]</A> = DFFEAS(<A HREF="#ZC1L761">ZC1L761</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L777">ZC1L777</A>,  );


<P> --ZC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at MLABCELL_X28_Y7_N51
<P><A NAME="ZC1L110_adder_eqn">ZC1L110_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[16]">ZC1_E_src1[16]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[16]">ZC1_E_src2[16]</A>) ) + ( <A HREF="#ZC1L107">ZC1L107</A> );
<P><A NAME="ZC1L110">ZC1L110</A> = SUM(<A HREF="#ZC1L110_adder_eqn">ZC1L110_adder_eqn</A>);

<P> --ZC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at MLABCELL_X28_Y7_N51
<P><A NAME="ZC1L111_adder_eqn">ZC1L111_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[16]">ZC1_E_src1[16]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[16]">ZC1_E_src2[16]</A>) ) + ( <A HREF="#ZC1L107">ZC1L107</A> );
<P><A NAME="ZC1L111">ZC1L111</A> = CARRY(<A HREF="#ZC1L111_adder_eqn">ZC1L111_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X25_Y7_N7
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[2]">ZC1_E_shift_rot_result[2]</A> = DFFEAS(<A HREF="#ZC1L454">ZC1L454</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[2]">ZC1_E_src1[2]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at MLABCELL_X28_Y7_N9
<P><A NAME="ZC1L114_adder_eqn">ZC1L114_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[2]">ZC1_E_src2[2]</A>) ) + ( <A HREF="#ZC1_E_src1[2]">ZC1_E_src1[2]</A> ) + ( <A HREF="#ZC1L123">ZC1L123</A> );
<P><A NAME="ZC1L114">ZC1L114</A> = SUM(<A HREF="#ZC1L114_adder_eqn">ZC1L114_adder_eqn</A>);

<P> --ZC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at MLABCELL_X28_Y7_N9
<P><A NAME="ZC1L115_adder_eqn">ZC1L115_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[2]">ZC1_E_src2[2]</A>) ) + ( <A HREF="#ZC1_E_src1[2]">ZC1_E_src1[2]</A> ) + ( <A HREF="#ZC1L123">ZC1L123</A> );
<P><A NAME="ZC1L115">ZC1L115</A> = CARRY(<A HREF="#ZC1L115_adder_eqn">ZC1L115_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X25_Y7_N50
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[3]">ZC1_E_shift_rot_result[3]</A> = DFFEAS(<A HREF="#ZC1L455">ZC1L455</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[3]">ZC1_E_src1[3]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at MLABCELL_X28_Y7_N12
<P><A NAME="ZC1L118_adder_eqn">ZC1L118_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[3]">ZC1_E_src2[3]</A>) ) + ( <A HREF="#ZC1_E_src1[3]">ZC1_E_src1[3]</A> ) + ( <A HREF="#ZC1L115">ZC1L115</A> );
<P><A NAME="ZC1L118">ZC1L118</A> = SUM(<A HREF="#ZC1L118_adder_eqn">ZC1L118_adder_eqn</A>);

<P> --ZC1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at MLABCELL_X28_Y7_N12
<P><A NAME="ZC1L119_adder_eqn">ZC1L119_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[3]">ZC1_E_src2[3]</A>) ) + ( <A HREF="#ZC1_E_src1[3]">ZC1_E_src1[3]</A> ) + ( <A HREF="#ZC1L115">ZC1L115</A> );
<P><A NAME="ZC1L119">ZC1L119</A> = CARRY(<A HREF="#ZC1L119_adder_eqn">ZC1L119_adder_eqn</A>);


<P> --ZC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X18_Y8_N49
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[0]">ZC1_D_iw[0]</A> = DFFEAS(<A HREF="#ZC1L637">ZC1L637</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X18_Y8_N23
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[2]">ZC1_D_iw[2]</A> = DFFEAS(<A HREF="#ZC1L639">ZC1L639</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --DB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X3_Y1_N44
<P> --register power-up is low

<P><A NAME="DB1_count[1]">DB1_count[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1_count[0]">DB1_count[0]</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, GND, <A HREF="#DB1L63">DB1L63</A>);


<P> --DB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X4_Y3_N2
<P> --register power-up is low

<P><A NAME="DB1_td_shift[9]">DB1_td_shift[9]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L76">DB1L76</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, <A HREF="#DB1L63">DB1L63</A>);


<P> --WD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X1_Y5_N5
<P> --register power-up is low

<P><A NAME="WD1_sr[2]">WD1_sr[2]</A> = DFFEAS(<A HREF="#WD1L59">WD1L59</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L22">WD1L22</A>,  ,  , <A HREF="#WD1L21">WD1L21</A>,  );


<P> --JD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X2_Y5_N13
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[0]">JD1_break_readreg[0]</A> = DFFEAS(<A HREF="#JD1L3">JD1L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>,  ,  , <A HREF="#JD1L47">JD1L47</A>,  );


<P> --ZC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X18_Y6_N13
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte0_data[0]">ZC1_av_ld_byte0_data[0]</A> = DFFEAS(<A HREF="#LC1L8">LC1L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L908">ZC1L908</A>, <A HREF="#ZC1_av_ld_byte1_data[0]">ZC1_av_ld_byte1_data[0]</A>,  ,  , <A HREF="#ZC1L1005">ZC1L1005</A>);


<P> --ZC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X23_Y6_N43
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[0]">ZC1_W_alu_result[0]</A> = DFFEAS(<A HREF="#ZC1L313">ZC1L313</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X16_Y8_N52
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[22]">ZC1_D_iw[22]</A> = DFFEAS(<A HREF="#ZC1L659">ZC1L659</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X16_Y8_N19
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[23]">ZC1_D_iw[23]</A> = DFFEAS(<A HREF="#ZC1L660">ZC1L660</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X16_Y8_N22
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[24]">ZC1_D_iw[24]</A> = DFFEAS(<A HREF="#ZC1L661">ZC1L661</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X16_Y8_N1
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[25]">ZC1_D_iw[25]</A> = DFFEAS(<A HREF="#ZC1L662">ZC1L662</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X16_Y8_N4
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[26]">ZC1_D_iw[26]</A> = DFFEAS(<A HREF="#ZC1L663">ZC1L663</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at MLABCELL_X28_Y7_N6
<P><A NAME="ZC1L122_adder_eqn">ZC1L122_adder_eqn</A> = ( <A HREF="#ZC1L487Q">ZC1L487Q</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[1]">ZC1_E_src2[1]</A>) ) + ( <A HREF="#ZC1L127">ZC1L127</A> );
<P><A NAME="ZC1L122">ZC1L122</A> = SUM(<A HREF="#ZC1L122_adder_eqn">ZC1L122_adder_eqn</A>);

<P> --ZC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62 at MLABCELL_X28_Y7_N6
<P><A NAME="ZC1L123_adder_eqn">ZC1L123_adder_eqn</A> = ( <A HREF="#ZC1L487Q">ZC1L487Q</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[1]">ZC1_E_src2[1]</A>) ) + ( <A HREF="#ZC1L127">ZC1L127</A> );
<P><A NAME="ZC1L123">ZC1L123</A> = CARRY(<A HREF="#ZC1L123_adder_eqn">ZC1L123_adder_eqn</A>);


<P> --ZC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65 at MLABCELL_X28_Y7_N3
<P><A NAME="ZC1L126_adder_eqn">ZC1L126_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[0]">ZC1_E_src1[0]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[0]">ZC1_E_src2[0]</A>) ) + ( <A HREF="#ZC1L135">ZC1L135</A> );
<P><A NAME="ZC1L126">ZC1L126</A> = SUM(<A HREF="#ZC1L126_adder_eqn">ZC1L126_adder_eqn</A>);

<P> --ZC1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66 at MLABCELL_X28_Y7_N3
<P><A NAME="ZC1L127_adder_eqn">ZC1L127_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[0]">ZC1_E_src1[0]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[0]">ZC1_E_src2[0]</A>) ) + ( <A HREF="#ZC1L135">ZC1L135</A> );
<P><A NAME="ZC1L127">ZC1L127</A> = CARRY(<A HREF="#ZC1L127_adder_eqn">ZC1L127_adder_eqn</A>);


<P> --U1L2 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~1 at LABCELL_X17_Y4_N36
<P><A NAME="U1L2_adder_eqn">U1L2_adder_eqn</A> = ( <A HREF="#U1_time_out_counter[2]">U1_time_out_counter[2]</A> ) + ( GND ) + ( <A HREF="#U1L31">U1L31</A> );
<P><A NAME="U1L2">U1L2</A> = SUM(<A HREF="#U1L2_adder_eqn">U1L2_adder_eqn</A>);

<P> --U1L3 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~2 at LABCELL_X17_Y4_N36
<P><A NAME="U1L3_adder_eqn">U1L3_adder_eqn</A> = ( <A HREF="#U1_time_out_counter[2]">U1_time_out_counter[2]</A> ) + ( GND ) + ( <A HREF="#U1L31">U1L31</A> );
<P><A NAME="U1L3">U1L3</A> = CARRY(<A HREF="#U1L3_adder_eqn">U1L3_adder_eqn</A>);


<P> --U1L6 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~5 at LABCELL_X17_Y4_N39
<P><A NAME="U1L6_adder_eqn">U1L6_adder_eqn</A> = ( <A HREF="#U1_time_out_counter[3]">U1_time_out_counter[3]</A> ) + ( GND ) + ( <A HREF="#U1L3">U1L3</A> );
<P><A NAME="U1L6">U1L6</A> = SUM(<A HREF="#U1L6_adder_eqn">U1L6_adder_eqn</A>);

<P> --U1L7 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~6 at LABCELL_X17_Y4_N39
<P><A NAME="U1L7_adder_eqn">U1L7_adder_eqn</A> = ( <A HREF="#U1_time_out_counter[3]">U1_time_out_counter[3]</A> ) + ( GND ) + ( <A HREF="#U1L3">U1L3</A> );
<P><A NAME="U1L7">U1L7</A> = CARRY(<A HREF="#U1L7_adder_eqn">U1L7_adder_eqn</A>);


<P> --U1L10 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~9 at LABCELL_X17_Y4_N51
<P><A NAME="U1L10_adder_eqn">U1L10_adder_eqn</A> = ( <A HREF="#U1_time_out_counter[7]">U1_time_out_counter[7]</A> ) + ( GND ) + ( <A HREF="#U1L15">U1L15</A> );
<P><A NAME="U1L10">U1L10</A> = SUM(<A HREF="#U1L10_adder_eqn">U1L10_adder_eqn</A>);


<P> --U1L14 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~13 at LABCELL_X17_Y4_N48
<P><A NAME="U1L14_adder_eqn">U1L14_adder_eqn</A> = ( <A HREF="#U1_time_out_counter[6]">U1_time_out_counter[6]</A> ) + ( GND ) + ( <A HREF="#U1L19">U1L19</A> );
<P><A NAME="U1L14">U1L14</A> = SUM(<A HREF="#U1L14_adder_eqn">U1L14_adder_eqn</A>);

<P> --U1L15 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~14 at LABCELL_X17_Y4_N48
<P><A NAME="U1L15_adder_eqn">U1L15_adder_eqn</A> = ( <A HREF="#U1_time_out_counter[6]">U1_time_out_counter[6]</A> ) + ( GND ) + ( <A HREF="#U1L19">U1L19</A> );
<P><A NAME="U1L15">U1L15</A> = CARRY(<A HREF="#U1L15_adder_eqn">U1L15_adder_eqn</A>);


<P> --U1L18 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~17 at LABCELL_X17_Y4_N45
<P><A NAME="U1L18_adder_eqn">U1L18_adder_eqn</A> = ( <A HREF="#U1_time_out_counter[5]">U1_time_out_counter[5]</A> ) + ( GND ) + ( <A HREF="#U1L23">U1L23</A> );
<P><A NAME="U1L18">U1L18</A> = SUM(<A HREF="#U1L18_adder_eqn">U1L18_adder_eqn</A>);

<P> --U1L19 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~18 at LABCELL_X17_Y4_N45
<P><A NAME="U1L19_adder_eqn">U1L19_adder_eqn</A> = ( <A HREF="#U1_time_out_counter[5]">U1_time_out_counter[5]</A> ) + ( GND ) + ( <A HREF="#U1L23">U1L23</A> );
<P><A NAME="U1L19">U1L19</A> = CARRY(<A HREF="#U1L19_adder_eqn">U1L19_adder_eqn</A>);


<P> --U1L22 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~21 at LABCELL_X17_Y4_N42
<P><A NAME="U1L22_adder_eqn">U1L22_adder_eqn</A> = ( <A HREF="#U1_time_out_counter[4]">U1_time_out_counter[4]</A> ) + ( GND ) + ( <A HREF="#U1L7">U1L7</A> );
<P><A NAME="U1L22">U1L22</A> = SUM(<A HREF="#U1L22_adder_eqn">U1L22_adder_eqn</A>);

<P> --U1L23 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~22 at LABCELL_X17_Y4_N42
<P><A NAME="U1L23_adder_eqn">U1L23_adder_eqn</A> = ( <A HREF="#U1_time_out_counter[4]">U1_time_out_counter[4]</A> ) + ( GND ) + ( <A HREF="#U1L7">U1L7</A> );
<P><A NAME="U1L23">U1L23</A> = CARRY(<A HREF="#U1L23_adder_eqn">U1L23_adder_eqn</A>);


<P> --U1L26 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~25 at LABCELL_X17_Y4_N30
<P><A NAME="U1L26_adder_eqn">U1L26_adder_eqn</A> = ( <A HREF="#U1_time_out_counter[0]">U1_time_out_counter[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="U1L26">U1L26</A> = SUM(<A HREF="#U1L26_adder_eqn">U1L26_adder_eqn</A>);

<P> --U1L27 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~26 at LABCELL_X17_Y4_N30
<P><A NAME="U1L27_adder_eqn">U1L27_adder_eqn</A> = ( <A HREF="#U1_time_out_counter[0]">U1_time_out_counter[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="U1L27">U1L27</A> = CARRY(<A HREF="#U1L27_adder_eqn">U1L27_adder_eqn</A>);


<P> --U1L30 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~29 at LABCELL_X17_Y4_N33
<P><A NAME="U1L30_adder_eqn">U1L30_adder_eqn</A> = ( <A HREF="#U1_time_out_counter[1]">U1_time_out_counter[1]</A> ) + ( GND ) + ( <A HREF="#U1L27">U1L27</A> );
<P><A NAME="U1L30">U1L30</A> = SUM(<A HREF="#U1L30_adder_eqn">U1L30_adder_eqn</A>);

<P> --U1L31 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|Add0~30 at LABCELL_X17_Y4_N33
<P><A NAME="U1L31_adder_eqn">U1L31_adder_eqn</A> = ( <A HREF="#U1_time_out_counter[1]">U1_time_out_counter[1]</A> ) + ( GND ) + ( <A HREF="#U1L27">U1L27</A> );
<P><A NAME="U1L31">U1L31</A> = CARRY(<A HREF="#U1L31_adder_eqn">U1L31_adder_eqn</A>);


<P> --ZC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X22_Y7_N17
<P> --register power-up is low

<P><A NAME="ZC1_F_pc[12]">ZC1_F_pc[12]</A> = DFFEAS(<A HREF="#ZC1L694">ZC1L694</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_W_valid">ZC1_W_valid</A>, <A HREF="#ZC1L42">ZC1L42</A>,  , !<A HREF="#ZC1L702">ZC1L702</A>, <A HREF="#ZC1L703">ZC1L703</A>);


<P> --ZC1_F_pc[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14] at FF_X22_Y7_N58
<P> --register power-up is low

<P><A NAME="ZC1_F_pc[14]">ZC1_F_pc[14]</A> = DFFEAS(<A HREF="#ZC1L699">ZC1L699</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_W_valid">ZC1_W_valid</A>, <A HREF="#ZC1L50">ZC1L50</A>,  , !<A HREF="#ZC1L702">ZC1L702</A>, <A HREF="#ZC1L703">ZC1L703</A>);


<P> --ZC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X22_Y7_N38
<P> --register power-up is low

<P><A NAME="ZC1_F_pc[9]">ZC1_F_pc[9]</A> = DFFEAS(<A HREF="#ZC1L688">ZC1L688</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_W_valid">ZC1_W_valid</A>, <A HREF="#ZC1L34">ZC1L34</A>,  , !<A HREF="#ZC1L702">ZC1L702</A>, <A HREF="#ZC1L703">ZC1L703</A>);


<P> --ZC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X22_Y7_N41
<P> --register power-up is low

<P><A NAME="ZC1_F_pc[11]">ZC1_F_pc[11]</A> = DFFEAS(<A HREF="#ZC1L692">ZC1L692</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_W_valid">ZC1_W_valid</A>, <A HREF="#ZC1L38">ZC1L38</A>,  , !<A HREF="#ZC1L702">ZC1L702</A>, <A HREF="#ZC1L703">ZC1L703</A>);


<P> --ZC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13] at FF_X22_Y7_N56
<P> --register power-up is low

<P><A NAME="ZC1_F_pc[13]">ZC1_F_pc[13]</A> = DFFEAS(<A HREF="#ZC1L696">ZC1L696</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_W_valid">ZC1_W_valid</A>, <A HREF="#ZC1L46">ZC1L46</A>,  , !<A HREF="#ZC1L702">ZC1L702</A>, <A HREF="#ZC1L703">ZC1L703</A>);


<P> --UB2_address_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[1] at FF_X15_Y3_N1
<P> --register power-up is low

<P><A NAME="UB2_address_reg[1]">UB2_address_reg[1]</A> = DFFEAS(<A HREF="#UB2L17">UB2L17</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , VCC,  ,  , !<A HREF="#UB2_use_reg">UB2_use_reg</A>);


<P> --NC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1 at LABCELL_X16_Y4_N3
<P><A NAME="NC2L2_adder_eqn">NC2L2_adder_eqn</A> = ( (!<A HREF="#RB2L2">RB2L2</A> & (((<A HREF="#NC2_burst_uncompress_address_offset[1]">NC2_burst_uncompress_address_offset[1]</A>)))) # (<A HREF="#RB2L2">RB2L2</A> & ((!<A HREF="#SB2_mem_used[0]">SB2_mem_used[0]</A> & ((<A HREF="#NC2_burst_uncompress_address_offset[1]">NC2_burst_uncompress_address_offset[1]</A>))) # (<A HREF="#SB2_mem_used[0]">SB2_mem_used[0]</A> & (<A HREF="#SB2_mem[0][19]">SB2_mem[0][19]</A>)))) ) + ( <A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> ) + ( <A HREF="#NC2L7">NC2L7</A> );
<P><A NAME="NC2L2">NC2L2</A> = SUM(<A HREF="#NC2L2_adder_eqn">NC2L2_adder_eqn</A>);


<P> --ZC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X18_Y8_N37
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[12]">ZC1_D_iw[12]</A> = DFFEAS(<A HREF="#ZC1L649">ZC1L649</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X18_Y8_N40
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[14]">ZC1_D_iw[14]</A> = DFFEAS(<A HREF="#ZC1L651">ZC1L651</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X18_Y8_N55
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[8]">ZC1_D_iw[8]</A> = DFFEAS(<A HREF="#ZC1L645">ZC1L645</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at MLABCELL_X21_Y7_N6
<P><A NAME="ZC1L2_adder_eqn">ZC1L2_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[2]">ZC1_F_pc[2]</A> ) + ( GND ) + ( <A HREF="#ZC1L59">ZC1L59</A> );
<P><A NAME="ZC1L2">ZC1L2</A> = SUM(<A HREF="#ZC1L2_adder_eqn">ZC1L2_adder_eqn</A>);

<P> --ZC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2 at MLABCELL_X21_Y7_N6
<P><A NAME="ZC1L3_adder_eqn">ZC1L3_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[2]">ZC1_F_pc[2]</A> ) + ( GND ) + ( <A HREF="#ZC1L59">ZC1L59</A> );
<P><A NAME="ZC1L3">ZC1L3</A> = CARRY(<A HREF="#ZC1L3_adder_eqn">ZC1L3_adder_eqn</A>);


<P> --ZC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X18_Y8_N58
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[10]">ZC1_D_iw[10]</A> = DFFEAS(<A HREF="#ZC1L647">ZC1L647</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at MLABCELL_X21_Y7_N24
<P><A NAME="ZC1L6_adder_eqn">ZC1L6_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[8]">ZC1_F_pc[8]</A> ) + ( GND ) + ( <A HREF="#ZC1L15">ZC1L15</A> );
<P><A NAME="ZC1L6">ZC1L6</A> = SUM(<A HREF="#ZC1L6_adder_eqn">ZC1L6_adder_eqn</A>);

<P> --ZC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at MLABCELL_X21_Y7_N24
<P><A NAME="ZC1L7_adder_eqn">ZC1L7_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[8]">ZC1_F_pc[8]</A> ) + ( GND ) + ( <A HREF="#ZC1L15">ZC1L15</A> );
<P><A NAME="ZC1L7">ZC1L7</A> = CARRY(<A HREF="#ZC1L7_adder_eqn">ZC1L7_adder_eqn</A>);


<P> --ZC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at MLABCELL_X21_Y7_N30
<P><A NAME="ZC1L10_adder_eqn">ZC1L10_adder_eqn</A> = ( !<A HREF="#ZC1L690Q">ZC1L690Q</A> ) + ( GND ) + ( <A HREF="#ZC1L35">ZC1L35</A> );
<P><A NAME="ZC1L10">ZC1L10</A> = SUM(<A HREF="#ZC1L10_adder_eqn">ZC1L10_adder_eqn</A>);

<P> --ZC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10 at MLABCELL_X21_Y7_N30
<P><A NAME="ZC1L11_adder_eqn">ZC1L11_adder_eqn</A> = ( !<A HREF="#ZC1L690Q">ZC1L690Q</A> ) + ( GND ) + ( <A HREF="#ZC1L35">ZC1L35</A> );
<P><A NAME="ZC1L11">ZC1L11</A> = CARRY(<A HREF="#ZC1L11_adder_eqn">ZC1L11_adder_eqn</A>);


<P> --ZC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at MLABCELL_X21_Y7_N21
<P><A NAME="ZC1L14_adder_eqn">ZC1L14_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[7]">ZC1_F_pc[7]</A> ) + ( GND ) + ( <A HREF="#ZC1L19">ZC1L19</A> );
<P><A NAME="ZC1L14">ZC1L14</A> = SUM(<A HREF="#ZC1L14_adder_eqn">ZC1L14_adder_eqn</A>);

<P> --ZC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14 at MLABCELL_X21_Y7_N21
<P><A NAME="ZC1L15_adder_eqn">ZC1L15_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[7]">ZC1_F_pc[7]</A> ) + ( GND ) + ( <A HREF="#ZC1L19">ZC1L19</A> );
<P><A NAME="ZC1L15">ZC1L15</A> = CARRY(<A HREF="#ZC1L15_adder_eqn">ZC1L15_adder_eqn</A>);


<P> --ZC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at MLABCELL_X21_Y7_N18
<P><A NAME="ZC1L18_adder_eqn">ZC1L18_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[6]">ZC1_F_pc[6]</A> ) + ( GND ) + ( <A HREF="#ZC1L23">ZC1L23</A> );
<P><A NAME="ZC1L18">ZC1L18</A> = SUM(<A HREF="#ZC1L18_adder_eqn">ZC1L18_adder_eqn</A>);

<P> --ZC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18 at MLABCELL_X21_Y7_N18
<P><A NAME="ZC1L19_adder_eqn">ZC1L19_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[6]">ZC1_F_pc[6]</A> ) + ( GND ) + ( <A HREF="#ZC1L23">ZC1L23</A> );
<P><A NAME="ZC1L19">ZC1L19</A> = CARRY(<A HREF="#ZC1L19_adder_eqn">ZC1L19_adder_eqn</A>);


<P> --ZC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at MLABCELL_X21_Y7_N15
<P><A NAME="ZC1L22_adder_eqn">ZC1L22_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[5]">ZC1_F_pc[5]</A> ) + ( GND ) + ( <A HREF="#ZC1L31">ZC1L31</A> );
<P><A NAME="ZC1L22">ZC1L22</A> = SUM(<A HREF="#ZC1L22_adder_eqn">ZC1L22_adder_eqn</A>);

<P> --ZC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at MLABCELL_X21_Y7_N15
<P><A NAME="ZC1L23_adder_eqn">ZC1L23_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[5]">ZC1_F_pc[5]</A> ) + ( GND ) + ( <A HREF="#ZC1L31">ZC1L31</A> );
<P><A NAME="ZC1L23">ZC1L23</A> = CARRY(<A HREF="#ZC1L23_adder_eqn">ZC1L23_adder_eqn</A>);


<P> --ZC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X18_Y8_N2
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[9]">ZC1_D_iw[9]</A> = DFFEAS(<A HREF="#ZC1L646">ZC1L646</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at MLABCELL_X21_Y7_N9
<P><A NAME="ZC1L26_adder_eqn">ZC1L26_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[3]">ZC1_F_pc[3]</A> ) + ( GND ) + ( <A HREF="#ZC1L3">ZC1L3</A> );
<P><A NAME="ZC1L26">ZC1L26</A> = SUM(<A HREF="#ZC1L26_adder_eqn">ZC1L26_adder_eqn</A>);

<P> --ZC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at MLABCELL_X21_Y7_N9
<P><A NAME="ZC1L27_adder_eqn">ZC1L27_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[3]">ZC1_F_pc[3]</A> ) + ( GND ) + ( <A HREF="#ZC1L3">ZC1L3</A> );
<P><A NAME="ZC1L27">ZC1L27</A> = CARRY(<A HREF="#ZC1L27_adder_eqn">ZC1L27_adder_eqn</A>);


<P> --ZC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at MLABCELL_X21_Y7_N12
<P><A NAME="ZC1L30_adder_eqn">ZC1L30_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[4]">ZC1_F_pc[4]</A> ) + ( GND ) + ( <A HREF="#ZC1L27">ZC1L27</A> );
<P><A NAME="ZC1L30">ZC1L30</A> = SUM(<A HREF="#ZC1L30_adder_eqn">ZC1L30_adder_eqn</A>);

<P> --ZC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30 at MLABCELL_X21_Y7_N12
<P><A NAME="ZC1L31_adder_eqn">ZC1L31_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[4]">ZC1_F_pc[4]</A> ) + ( GND ) + ( <A HREF="#ZC1L27">ZC1L27</A> );
<P><A NAME="ZC1L31">ZC1L31</A> = CARRY(<A HREF="#ZC1L31_adder_eqn">ZC1L31_adder_eqn</A>);


<P> --ZC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X18_Y8_N46
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[17]">ZC1_D_iw[17]</A> = DFFEAS(<A HREF="#ZC1L654">ZC1L654</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at MLABCELL_X21_Y7_N27
<P><A NAME="ZC1L34_adder_eqn">ZC1L34_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[9]">ZC1_F_pc[9]</A> ) + ( GND ) + ( <A HREF="#ZC1L7">ZC1L7</A> );
<P><A NAME="ZC1L34">ZC1L34</A> = SUM(<A HREF="#ZC1L34_adder_eqn">ZC1L34_adder_eqn</A>);

<P> --ZC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at MLABCELL_X21_Y7_N27
<P><A NAME="ZC1L35_adder_eqn">ZC1L35_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[9]">ZC1_F_pc[9]</A> ) + ( GND ) + ( <A HREF="#ZC1L7">ZC1L7</A> );
<P><A NAME="ZC1L35">ZC1L35</A> = CARRY(<A HREF="#ZC1L35_adder_eqn">ZC1L35_adder_eqn</A>);


<P> --ZC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at MLABCELL_X21_Y7_N33
<P><A NAME="ZC1L38_adder_eqn">ZC1L38_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[11]">ZC1_F_pc[11]</A> ) + ( GND ) + ( <A HREF="#ZC1L11">ZC1L11</A> );
<P><A NAME="ZC1L38">ZC1L38</A> = SUM(<A HREF="#ZC1L38_adder_eqn">ZC1L38_adder_eqn</A>);

<P> --ZC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38 at MLABCELL_X21_Y7_N33
<P><A NAME="ZC1L39_adder_eqn">ZC1L39_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[11]">ZC1_F_pc[11]</A> ) + ( GND ) + ( <A HREF="#ZC1L11">ZC1L11</A> );
<P><A NAME="ZC1L39">ZC1L39</A> = CARRY(<A HREF="#ZC1L39_adder_eqn">ZC1L39_adder_eqn</A>);


<P> --ZC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at MLABCELL_X21_Y7_N36
<P><A NAME="ZC1L42_adder_eqn">ZC1L42_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[12]">ZC1_F_pc[12]</A> ) + ( GND ) + ( <A HREF="#ZC1L39">ZC1L39</A> );
<P><A NAME="ZC1L42">ZC1L42</A> = SUM(<A HREF="#ZC1L42_adder_eqn">ZC1L42_adder_eqn</A>);

<P> --ZC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42 at MLABCELL_X21_Y7_N36
<P><A NAME="ZC1L43_adder_eqn">ZC1L43_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[12]">ZC1_F_pc[12]</A> ) + ( GND ) + ( <A HREF="#ZC1L39">ZC1L39</A> );
<P><A NAME="ZC1L43">ZC1L43</A> = CARRY(<A HREF="#ZC1L43_adder_eqn">ZC1L43_adder_eqn</A>);


<P> --ZC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at MLABCELL_X21_Y7_N39
<P><A NAME="ZC1L46_adder_eqn">ZC1L46_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[13]">ZC1_F_pc[13]</A> ) + ( GND ) + ( <A HREF="#ZC1L43">ZC1L43</A> );
<P><A NAME="ZC1L46">ZC1L46</A> = SUM(<A HREF="#ZC1L46_adder_eqn">ZC1L46_adder_eqn</A>);

<P> --ZC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46 at MLABCELL_X21_Y7_N39
<P><A NAME="ZC1L47_adder_eqn">ZC1L47_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[13]">ZC1_F_pc[13]</A> ) + ( GND ) + ( <A HREF="#ZC1L43">ZC1L43</A> );
<P><A NAME="ZC1L47">ZC1L47</A> = CARRY(<A HREF="#ZC1L47_adder_eqn">ZC1L47_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X25_Y6_N26
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[17]">ZC1_E_shift_rot_result[17]</A> = DFFEAS(<A HREF="#ZC1L469">ZC1L469</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[17]">ZC1_E_src1[17]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at MLABCELL_X21_Y7_N42
<P><A NAME="ZC1L50_adder_eqn">ZC1L50_adder_eqn</A> = ( <A HREF="#ZC1L698Q">ZC1L698Q</A> ) + ( GND ) + ( <A HREF="#ZC1L47">ZC1L47</A> );
<P><A NAME="ZC1L50">ZC1L50</A> = SUM(<A HREF="#ZC1L50_adder_eqn">ZC1L50_adder_eqn</A>);


<P> --ZC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X18_Y8_N43
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[6]">ZC1_D_iw[6]</A> = DFFEAS(<A HREF="#ZC1L643">ZC1L643</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X25_Y6_N28
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[1]">ZC1_E_shift_rot_result[1]</A> = DFFEAS(<A HREF="#ZC1L453">ZC1L453</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[1]">ZC1_E_src1[1]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53 at MLABCELL_X21_Y7_N0
<P><A NAME="ZC1L54_adder_eqn">ZC1L54_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[0]">ZC1_F_pc[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="ZC1L54">ZC1L54</A> = SUM(<A HREF="#ZC1L54_adder_eqn">ZC1L54_adder_eqn</A>);

<P> --ZC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54 at MLABCELL_X21_Y7_N0
<P><A NAME="ZC1L55_adder_eqn">ZC1L55_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[0]">ZC1_F_pc[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="ZC1L55">ZC1L55</A> = CARRY(<A HREF="#ZC1L55_adder_eqn">ZC1L55_adder_eqn</A>);


<P> --ZC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57 at MLABCELL_X21_Y7_N3
<P><A NAME="ZC1L58_adder_eqn">ZC1L58_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[1]">ZC1_F_pc[1]</A> ) + ( GND ) + ( <A HREF="#ZC1L55">ZC1L55</A> );
<P><A NAME="ZC1L58">ZC1L58</A> = SUM(<A HREF="#ZC1L58_adder_eqn">ZC1L58_adder_eqn</A>);

<P> --ZC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58 at MLABCELL_X21_Y7_N3
<P><A NAME="ZC1L59_adder_eqn">ZC1L59_adder_eqn</A> = ( <A HREF="#ZC1_F_pc[1]">ZC1_F_pc[1]</A> ) + ( GND ) + ( <A HREF="#ZC1L55">ZC1L55</A> );
<P><A NAME="ZC1L59">ZC1L59</A> = CARRY(<A HREF="#ZC1L59_adder_eqn">ZC1L59_adder_eqn</A>);


<P> --ZC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X18_Y8_N4
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[7]">ZC1_D_iw[7]</A> = DFFEAS(<A HREF="#ZC1L644">ZC1L644</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X18_Y6_N19
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte0_data[1]">ZC1_av_ld_byte0_data[1]</A> = DFFEAS(<A HREF="#LC1L12">LC1L12</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L908">ZC1L908</A>, <A HREF="#ZC1_av_ld_byte1_data[1]">ZC1_av_ld_byte1_data[1]</A>,  ,  , <A HREF="#ZC1L1005">ZC1L1005</A>);


<P> --ZC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X23_Y6_N50
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[1]">ZC1_W_alu_result[1]</A> = DFFEAS(<A HREF="#ZC1L314">ZC1L314</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X18_Y6_N49
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte0_data[2]">ZC1_av_ld_byte0_data[2]</A> = DFFEAS(<A HREF="#LC1L13">LC1L13</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L908">ZC1L908</A>, <A HREF="#ZC1_av_ld_byte1_data[2]">ZC1_av_ld_byte1_data[2]</A>,  ,  , <A HREF="#ZC1L1005">ZC1L1005</A>);


<P> --ZC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X18_Y6_N8
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte0_data[3]">ZC1_av_ld_byte0_data[3]</A> = DFFEAS(<A HREF="#LC1L16">LC1L16</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L908">ZC1L908</A>, <A HREF="#ZC1_av_ld_byte1_data[3]">ZC1_av_ld_byte1_data[3]</A>,  ,  , <A HREF="#ZC1L1005">ZC1L1005</A>);


<P> --ZC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X18_Y6_N37
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte0_data[4]">ZC1_av_ld_byte0_data[4]</A> = DFFEAS(<A HREF="#LC1L19">LC1L19</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L908">ZC1L908</A>, <A HREF="#ZC1_av_ld_byte1_data[4]">ZC1_av_ld_byte1_data[4]</A>,  ,  , <A HREF="#ZC1L1005">ZC1L1005</A>);


<P> --ZC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X18_Y6_N31
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte0_data[5]">ZC1_av_ld_byte0_data[5]</A> = DFFEAS(<A HREF="#LC1L25">LC1L25</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L908">ZC1L908</A>, <A HREF="#ZC1_av_ld_byte1_data[5]">ZC1_av_ld_byte1_data[5]</A>,  ,  , <A HREF="#ZC1L1005">ZC1L1005</A>);


<P> --ZC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X19_Y8_N37
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte0_data[6]">ZC1_av_ld_byte0_data[6]</A> = DFFEAS(<A HREF="#LC1L26">LC1L26</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L908">ZC1L908</A>, <A HREF="#ZC1_av_ld_byte1_data[6]">ZC1_av_ld_byte1_data[6]</A>,  ,  , <A HREF="#ZC1L1005">ZC1L1005</A>);


<P> --ZC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X18_Y6_N2
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte0_data[7]">ZC1_av_ld_byte0_data[7]</A> = DFFEAS(<A HREF="#LC1L32">LC1L32</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L908">ZC1L908</A>, <A HREF="#ZC1_av_ld_byte1_data[7]">ZC1_av_ld_byte1_data[7]</A>,  ,  , <A HREF="#ZC1L1005">ZC1L1005</A>);


<P> --FE1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[4] at M10K_X38_Y4_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[4]_PORT_A_data_in">FE1_q_a[4]_PORT_A_data_in</A> = <A HREF="#BC2L25">BC2L25</A>;
<P><A NAME="FE1_q_a[4]_PORT_A_data_in_reg">FE1_q_a[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[4]_PORT_A_data_in">FE1_q_a[4]_PORT_A_data_in</A>, FE1_q_a[4]_clock_0, , , FE1_q_a[4]_clock_enable_0);
<P><A NAME="FE1_q_a[4]_PORT_A_address">FE1_q_a[4]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[4]_PORT_A_address_reg">FE1_q_a[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[4]_PORT_A_address">FE1_q_a[4]_PORT_A_address</A>, FE1_q_a[4]_clock_0, , , FE1_q_a[4]_clock_enable_0);
<P><A NAME="FE1_q_a[4]_PORT_A_write_enable">FE1_q_a[4]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[4]_PORT_A_write_enable_reg">FE1_q_a[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[4]_PORT_A_write_enable">FE1_q_a[4]_PORT_A_write_enable</A>, FE1_q_a[4]_clock_0, , , FE1_q_a[4]_clock_enable_0);
<P><A NAME="FE1_q_a[4]_PORT_A_read_enable">FE1_q_a[4]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[4]_PORT_A_read_enable_reg">FE1_q_a[4]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[4]_PORT_A_read_enable">FE1_q_a[4]_PORT_A_read_enable</A>, FE1_q_a[4]_clock_0, , , FE1_q_a[4]_clock_enable_0);
<P><A NAME="FE1_q_a[4]_PORT_A_byte_mask">FE1_q_a[4]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[32]">BC2_src_data[32]</A>;
<P><A NAME="FE1_q_a[4]_PORT_A_byte_mask_reg">FE1_q_a[4]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[4]_PORT_A_byte_mask">FE1_q_a[4]_PORT_A_byte_mask</A>, FE1_q_a[4]_clock_0, , , FE1_q_a[4]_clock_enable_0);
<P><A NAME="FE1_q_a[4]_clock_0">FE1_q_a[4]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[4]_clock_enable_0">FE1_q_a[4]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[4]_PORT_A_data_out">FE1_q_a[4]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[4]_PORT_A_data_in_reg">FE1_q_a[4]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[4]_PORT_A_address_reg">FE1_q_a[4]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[4]_PORT_A_write_enable_reg">FE1_q_a[4]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[4]_PORT_A_read_enable_reg">FE1_q_a[4]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[4]_PORT_A_byte_mask_reg">FE1_q_a[4]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[4]_clock_0">FE1_q_a[4]_clock_0</A>, , <A HREF="#FE1_q_a[4]_clock_enable_0">FE1_q_a[4]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[4]">FE1_q_a[4]</A> = <A HREF="#FE1_q_a[4]_PORT_A_data_out">FE1_q_a[4]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[0] at M10K_X26_Y6_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[0]_PORT_A_data_in">FE1_q_a[0]_PORT_A_data_in</A> = <A HREF="#BC2L26">BC2L26</A>;
<P><A NAME="FE1_q_a[0]_PORT_A_data_in_reg">FE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[0]_PORT_A_data_in">FE1_q_a[0]_PORT_A_data_in</A>, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
<P><A NAME="FE1_q_a[0]_PORT_A_address">FE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[0]_PORT_A_address_reg">FE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[0]_PORT_A_address">FE1_q_a[0]_PORT_A_address</A>, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
<P><A NAME="FE1_q_a[0]_PORT_A_write_enable">FE1_q_a[0]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[0]_PORT_A_write_enable_reg">FE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[0]_PORT_A_write_enable">FE1_q_a[0]_PORT_A_write_enable</A>, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
<P><A NAME="FE1_q_a[0]_PORT_A_read_enable">FE1_q_a[0]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[0]_PORT_A_read_enable_reg">FE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[0]_PORT_A_read_enable">FE1_q_a[0]_PORT_A_read_enable</A>, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
<P><A NAME="FE1_q_a[0]_PORT_A_byte_mask">FE1_q_a[0]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[32]">BC2_src_data[32]</A>;
<P><A NAME="FE1_q_a[0]_PORT_A_byte_mask_reg">FE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[0]_PORT_A_byte_mask">FE1_q_a[0]_PORT_A_byte_mask</A>, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
<P><A NAME="FE1_q_a[0]_clock_0">FE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[0]_clock_enable_0">FE1_q_a[0]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[0]_PORT_A_data_out">FE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[0]_PORT_A_data_in_reg">FE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[0]_PORT_A_address_reg">FE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[0]_PORT_A_write_enable_reg">FE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[0]_PORT_A_read_enable_reg">FE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[0]_PORT_A_byte_mask_reg">FE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[0]_clock_0">FE1_q_a[0]_clock_0</A>, , <A HREF="#FE1_q_a[0]_clock_enable_0">FE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[0]">FE1_q_a[0]</A> = <A HREF="#FE1_q_a[0]_PORT_A_data_out">FE1_q_a[0]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[1] at M10K_X38_Y6_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[1]_PORT_A_data_in">FE1_q_a[1]_PORT_A_data_in</A> = <A HREF="#BC2L27">BC2L27</A>;
<P><A NAME="FE1_q_a[1]_PORT_A_data_in_reg">FE1_q_a[1]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[1]_PORT_A_data_in">FE1_q_a[1]_PORT_A_data_in</A>, FE1_q_a[1]_clock_0, , , FE1_q_a[1]_clock_enable_0);
<P><A NAME="FE1_q_a[1]_PORT_A_address">FE1_q_a[1]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[1]_PORT_A_address_reg">FE1_q_a[1]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[1]_PORT_A_address">FE1_q_a[1]_PORT_A_address</A>, FE1_q_a[1]_clock_0, , , FE1_q_a[1]_clock_enable_0);
<P><A NAME="FE1_q_a[1]_PORT_A_write_enable">FE1_q_a[1]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[1]_PORT_A_write_enable_reg">FE1_q_a[1]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[1]_PORT_A_write_enable">FE1_q_a[1]_PORT_A_write_enable</A>, FE1_q_a[1]_clock_0, , , FE1_q_a[1]_clock_enable_0);
<P><A NAME="FE1_q_a[1]_PORT_A_read_enable">FE1_q_a[1]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[1]_PORT_A_read_enable_reg">FE1_q_a[1]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[1]_PORT_A_read_enable">FE1_q_a[1]_PORT_A_read_enable</A>, FE1_q_a[1]_clock_0, , , FE1_q_a[1]_clock_enable_0);
<P><A NAME="FE1_q_a[1]_PORT_A_byte_mask">FE1_q_a[1]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[32]">BC2_src_data[32]</A>;
<P><A NAME="FE1_q_a[1]_PORT_A_byte_mask_reg">FE1_q_a[1]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[1]_PORT_A_byte_mask">FE1_q_a[1]_PORT_A_byte_mask</A>, FE1_q_a[1]_clock_0, , , FE1_q_a[1]_clock_enable_0);
<P><A NAME="FE1_q_a[1]_clock_0">FE1_q_a[1]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[1]_clock_enable_0">FE1_q_a[1]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[1]_PORT_A_data_out">FE1_q_a[1]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[1]_PORT_A_data_in_reg">FE1_q_a[1]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[1]_PORT_A_address_reg">FE1_q_a[1]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[1]_PORT_A_write_enable_reg">FE1_q_a[1]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[1]_PORT_A_read_enable_reg">FE1_q_a[1]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[1]_PORT_A_byte_mask_reg">FE1_q_a[1]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[1]_clock_0">FE1_q_a[1]_clock_0</A>, , <A HREF="#FE1_q_a[1]_clock_enable_0">FE1_q_a[1]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[1]">FE1_q_a[1]</A> = <A HREF="#FE1_q_a[1]_PORT_A_data_out">FE1_q_a[1]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[2] at M10K_X38_Y5_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[2]_PORT_A_data_in">FE1_q_a[2]_PORT_A_data_in</A> = <A HREF="#BC2L28">BC2L28</A>;
<P><A NAME="FE1_q_a[2]_PORT_A_data_in_reg">FE1_q_a[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[2]_PORT_A_data_in">FE1_q_a[2]_PORT_A_data_in</A>, FE1_q_a[2]_clock_0, , , FE1_q_a[2]_clock_enable_0);
<P><A NAME="FE1_q_a[2]_PORT_A_address">FE1_q_a[2]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[2]_PORT_A_address_reg">FE1_q_a[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[2]_PORT_A_address">FE1_q_a[2]_PORT_A_address</A>, FE1_q_a[2]_clock_0, , , FE1_q_a[2]_clock_enable_0);
<P><A NAME="FE1_q_a[2]_PORT_A_write_enable">FE1_q_a[2]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[2]_PORT_A_write_enable_reg">FE1_q_a[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[2]_PORT_A_write_enable">FE1_q_a[2]_PORT_A_write_enable</A>, FE1_q_a[2]_clock_0, , , FE1_q_a[2]_clock_enable_0);
<P><A NAME="FE1_q_a[2]_PORT_A_read_enable">FE1_q_a[2]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[2]_PORT_A_read_enable_reg">FE1_q_a[2]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[2]_PORT_A_read_enable">FE1_q_a[2]_PORT_A_read_enable</A>, FE1_q_a[2]_clock_0, , , FE1_q_a[2]_clock_enable_0);
<P><A NAME="FE1_q_a[2]_PORT_A_byte_mask">FE1_q_a[2]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[32]">BC2_src_data[32]</A>;
<P><A NAME="FE1_q_a[2]_PORT_A_byte_mask_reg">FE1_q_a[2]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[2]_PORT_A_byte_mask">FE1_q_a[2]_PORT_A_byte_mask</A>, FE1_q_a[2]_clock_0, , , FE1_q_a[2]_clock_enable_0);
<P><A NAME="FE1_q_a[2]_clock_0">FE1_q_a[2]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[2]_clock_enable_0">FE1_q_a[2]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[2]_PORT_A_data_out">FE1_q_a[2]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[2]_PORT_A_data_in_reg">FE1_q_a[2]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[2]_PORT_A_address_reg">FE1_q_a[2]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[2]_PORT_A_write_enable_reg">FE1_q_a[2]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[2]_PORT_A_read_enable_reg">FE1_q_a[2]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[2]_PORT_A_byte_mask_reg">FE1_q_a[2]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[2]_clock_0">FE1_q_a[2]_clock_0</A>, , <A HREF="#FE1_q_a[2]_clock_enable_0">FE1_q_a[2]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[2]">FE1_q_a[2]</A> = <A HREF="#FE1_q_a[2]_PORT_A_data_out">FE1_q_a[2]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[3] at M10K_X26_Y5_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[3]_PORT_A_data_in">FE1_q_a[3]_PORT_A_data_in</A> = <A HREF="#BC2L29">BC2L29</A>;
<P><A NAME="FE1_q_a[3]_PORT_A_data_in_reg">FE1_q_a[3]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[3]_PORT_A_data_in">FE1_q_a[3]_PORT_A_data_in</A>, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
<P><A NAME="FE1_q_a[3]_PORT_A_address">FE1_q_a[3]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[3]_PORT_A_address_reg">FE1_q_a[3]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[3]_PORT_A_address">FE1_q_a[3]_PORT_A_address</A>, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
<P><A NAME="FE1_q_a[3]_PORT_A_write_enable">FE1_q_a[3]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[3]_PORT_A_write_enable_reg">FE1_q_a[3]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[3]_PORT_A_write_enable">FE1_q_a[3]_PORT_A_write_enable</A>, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
<P><A NAME="FE1_q_a[3]_PORT_A_read_enable">FE1_q_a[3]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[3]_PORT_A_read_enable_reg">FE1_q_a[3]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[3]_PORT_A_read_enable">FE1_q_a[3]_PORT_A_read_enable</A>, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
<P><A NAME="FE1_q_a[3]_PORT_A_byte_mask">FE1_q_a[3]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[32]">BC2_src_data[32]</A>;
<P><A NAME="FE1_q_a[3]_PORT_A_byte_mask_reg">FE1_q_a[3]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[3]_PORT_A_byte_mask">FE1_q_a[3]_PORT_A_byte_mask</A>, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
<P><A NAME="FE1_q_a[3]_clock_0">FE1_q_a[3]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[3]_clock_enable_0">FE1_q_a[3]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[3]_PORT_A_data_out">FE1_q_a[3]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[3]_PORT_A_data_in_reg">FE1_q_a[3]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[3]_PORT_A_address_reg">FE1_q_a[3]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[3]_PORT_A_write_enable_reg">FE1_q_a[3]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[3]_PORT_A_read_enable_reg">FE1_q_a[3]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[3]_PORT_A_byte_mask_reg">FE1_q_a[3]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[3]_clock_0">FE1_q_a[3]_clock_0</A>, , <A HREF="#FE1_q_a[3]_clock_enable_0">FE1_q_a[3]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[3]">FE1_q_a[3]</A> = <A HREF="#FE1_q_a[3]_PORT_A_data_out">FE1_q_a[3]_PORT_A_data_out</A>[0];


<P> --DB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X3_Y1_N37
<P> --register power-up is low

<P><A NAME="DB1_count[0]">DB1_count[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L19">DB1L19</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, <A HREF="#DB1L63">DB1L63</A>);


<P> --DB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X3_Y1_N11
<P> --register power-up is low

<P><A NAME="DB1_td_shift[10]">DB1_td_shift[10]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#A1L6">A1L6</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, GND, <A HREF="#DB1L63">DB1L63</A>);


<P> --DB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X3_Y1_N4
<P> --register power-up is low

<P><A NAME="DB1_count[8]">DB1_count[8]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1_count[7]">DB1_count[7]</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, GND, <A HREF="#DB1L63">DB1L63</A>);


<P> --WD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X1_Y5_N56
<P> --register power-up is low

<P><A NAME="WD1_sr[3]">WD1_sr[3]</A> = DFFEAS(<A HREF="#WD1L60">WD1L60</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L22">WD1L22</A>,  ,  , <A HREF="#WD1L21">WD1L21</A>,  );


<P> --JD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X3_Y5_N25
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[1]">JD1_break_readreg[1]</A> = DFFEAS(<A HREF="#JD1L5">JD1L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>,  ,  , <A HREF="#JD1L47">JD1L47</A>,  );


<P> --TD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X4_Y5_N26
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[1]">TD1_MonDReg[1]</A> = DFFEAS(<A HREF="#TD1L52">TD1L52</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[1]">EE1_q_a[1]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --EE1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X5_Y5_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 20
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L160">TD1L160</A>, <A HREF="#TD1L161">TD1L161</A>, <A HREF="#TD1L162">TD1L162</A>, <A HREF="#TD1L163">TD1L163</A>, <A HREF="#TD1L164">TD1L164</A>, <A HREF="#TD1L165">TD1L165</A>, <A HREF="#TD1L166">TD1L166</A>, <A HREF="#TD1L167">TD1L167</A>, , , <A HREF="#TD1L176">TD1L176</A>, <A HREF="#TD1L177">TD1L177</A>, <A HREF="#TD1L178">TD1L178</A>, <A HREF="#TD1L179">TD1L179</A>, <A HREF="#TD1L180">TD1L180</A>, <A HREF="#TD1L181">TD1L181</A>, <A HREF="#TD1L182">TD1L182</A>, <A HREF="#TD1L183">TD1L183</A>, , );
<P><A NAME="EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L155">TD1L155</A>, <A HREF="#TD1L157">TD1L157</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A>, , <A HREF="#EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[0]">EE1_q_a[0]</A> = <A HREF="#EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A>[0];

<P> --EE1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L160">TD1L160</A>, <A HREF="#TD1L161">TD1L161</A>, <A HREF="#TD1L162">TD1L162</A>, <A HREF="#TD1L163">TD1L163</A>, <A HREF="#TD1L164">TD1L164</A>, <A HREF="#TD1L165">TD1L165</A>, <A HREF="#TD1L166">TD1L166</A>, <A HREF="#TD1L167">TD1L167</A>, , , <A HREF="#TD1L176">TD1L176</A>, <A HREF="#TD1L177">TD1L177</A>, <A HREF="#TD1L178">TD1L178</A>, <A HREF="#TD1L179">TD1L179</A>, <A HREF="#TD1L180">TD1L180</A>, <A HREF="#TD1L181">TD1L181</A>, <A HREF="#TD1L182">TD1L182</A>, <A HREF="#TD1L183">TD1L183</A>, , );
<P><A NAME="EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L155">TD1L155</A>, <A HREF="#TD1L157">TD1L157</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A>, , <A HREF="#EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[23]">EE1_q_a[23]</A> = <A HREF="#EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A>[17];

<P> --EE1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L160">TD1L160</A>, <A HREF="#TD1L161">TD1L161</A>, <A HREF="#TD1L162">TD1L162</A>, <A HREF="#TD1L163">TD1L163</A>, <A HREF="#TD1L164">TD1L164</A>, <A HREF="#TD1L165">TD1L165</A>, <A HREF="#TD1L166">TD1L166</A>, <A HREF="#TD1L167">TD1L167</A>, , , <A HREF="#TD1L176">TD1L176</A>, <A HREF="#TD1L177">TD1L177</A>, <A HREF="#TD1L178">TD1L178</A>, <A HREF="#TD1L179">TD1L179</A>, <A HREF="#TD1L180">TD1L180</A>, <A HREF="#TD1L181">TD1L181</A>, <A HREF="#TD1L182">TD1L182</A>, <A HREF="#TD1L183">TD1L183</A>, , );
<P><A NAME="EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L155">TD1L155</A>, <A HREF="#TD1L157">TD1L157</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A>, , <A HREF="#EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[22]">EE1_q_a[22]</A> = <A HREF="#EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A>[16];

<P> --EE1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L160">TD1L160</A>, <A HREF="#TD1L161">TD1L161</A>, <A HREF="#TD1L162">TD1L162</A>, <A HREF="#TD1L163">TD1L163</A>, <A HREF="#TD1L164">TD1L164</A>, <A HREF="#TD1L165">TD1L165</A>, <A HREF="#TD1L166">TD1L166</A>, <A HREF="#TD1L167">TD1L167</A>, , , <A HREF="#TD1L176">TD1L176</A>, <A HREF="#TD1L177">TD1L177</A>, <A HREF="#TD1L178">TD1L178</A>, <A HREF="#TD1L179">TD1L179</A>, <A HREF="#TD1L180">TD1L180</A>, <A HREF="#TD1L181">TD1L181</A>, <A HREF="#TD1L182">TD1L182</A>, <A HREF="#TD1L183">TD1L183</A>, , );
<P><A NAME="EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L155">TD1L155</A>, <A HREF="#TD1L157">TD1L157</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A>, , <A HREF="#EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[21]">EE1_q_a[21]</A> = <A HREF="#EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A>[15];

<P> --EE1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L160">TD1L160</A>, <A HREF="#TD1L161">TD1L161</A>, <A HREF="#TD1L162">TD1L162</A>, <A HREF="#TD1L163">TD1L163</A>, <A HREF="#TD1L164">TD1L164</A>, <A HREF="#TD1L165">TD1L165</A>, <A HREF="#TD1L166">TD1L166</A>, <A HREF="#TD1L167">TD1L167</A>, , , <A HREF="#TD1L176">TD1L176</A>, <A HREF="#TD1L177">TD1L177</A>, <A HREF="#TD1L178">TD1L178</A>, <A HREF="#TD1L179">TD1L179</A>, <A HREF="#TD1L180">TD1L180</A>, <A HREF="#TD1L181">TD1L181</A>, <A HREF="#TD1L182">TD1L182</A>, <A HREF="#TD1L183">TD1L183</A>, , );
<P><A NAME="EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L155">TD1L155</A>, <A HREF="#TD1L157">TD1L157</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A>, , <A HREF="#EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[20]">EE1_q_a[20]</A> = <A HREF="#EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A>[14];

<P> --EE1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L160">TD1L160</A>, <A HREF="#TD1L161">TD1L161</A>, <A HREF="#TD1L162">TD1L162</A>, <A HREF="#TD1L163">TD1L163</A>, <A HREF="#TD1L164">TD1L164</A>, <A HREF="#TD1L165">TD1L165</A>, <A HREF="#TD1L166">TD1L166</A>, <A HREF="#TD1L167">TD1L167</A>, , , <A HREF="#TD1L176">TD1L176</A>, <A HREF="#TD1L177">TD1L177</A>, <A HREF="#TD1L178">TD1L178</A>, <A HREF="#TD1L179">TD1L179</A>, <A HREF="#TD1L180">TD1L180</A>, <A HREF="#TD1L181">TD1L181</A>, <A HREF="#TD1L182">TD1L182</A>, <A HREF="#TD1L183">TD1L183</A>, , );
<P><A NAME="EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L155">TD1L155</A>, <A HREF="#TD1L157">TD1L157</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A>, , <A HREF="#EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[19]">EE1_q_a[19]</A> = <A HREF="#EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A>[13];

<P> --EE1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L160">TD1L160</A>, <A HREF="#TD1L161">TD1L161</A>, <A HREF="#TD1L162">TD1L162</A>, <A HREF="#TD1L163">TD1L163</A>, <A HREF="#TD1L164">TD1L164</A>, <A HREF="#TD1L165">TD1L165</A>, <A HREF="#TD1L166">TD1L166</A>, <A HREF="#TD1L167">TD1L167</A>, , , <A HREF="#TD1L176">TD1L176</A>, <A HREF="#TD1L177">TD1L177</A>, <A HREF="#TD1L178">TD1L178</A>, <A HREF="#TD1L179">TD1L179</A>, <A HREF="#TD1L180">TD1L180</A>, <A HREF="#TD1L181">TD1L181</A>, <A HREF="#TD1L182">TD1L182</A>, <A HREF="#TD1L183">TD1L183</A>, , );
<P><A NAME="EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L155">TD1L155</A>, <A HREF="#TD1L157">TD1L157</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A>, , <A HREF="#EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[18]">EE1_q_a[18]</A> = <A HREF="#EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A>[12];

<P> --EE1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L160">TD1L160</A>, <A HREF="#TD1L161">TD1L161</A>, <A HREF="#TD1L162">TD1L162</A>, <A HREF="#TD1L163">TD1L163</A>, <A HREF="#TD1L164">TD1L164</A>, <A HREF="#TD1L165">TD1L165</A>, <A HREF="#TD1L166">TD1L166</A>, <A HREF="#TD1L167">TD1L167</A>, , , <A HREF="#TD1L176">TD1L176</A>, <A HREF="#TD1L177">TD1L177</A>, <A HREF="#TD1L178">TD1L178</A>, <A HREF="#TD1L179">TD1L179</A>, <A HREF="#TD1L180">TD1L180</A>, <A HREF="#TD1L181">TD1L181</A>, <A HREF="#TD1L182">TD1L182</A>, <A HREF="#TD1L183">TD1L183</A>, , );
<P><A NAME="EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L155">TD1L155</A>, <A HREF="#TD1L157">TD1L157</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A>, , <A HREF="#EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[17]">EE1_q_a[17]</A> = <A HREF="#EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A>[11];

<P> --EE1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L160">TD1L160</A>, <A HREF="#TD1L161">TD1L161</A>, <A HREF="#TD1L162">TD1L162</A>, <A HREF="#TD1L163">TD1L163</A>, <A HREF="#TD1L164">TD1L164</A>, <A HREF="#TD1L165">TD1L165</A>, <A HREF="#TD1L166">TD1L166</A>, <A HREF="#TD1L167">TD1L167</A>, , , <A HREF="#TD1L176">TD1L176</A>, <A HREF="#TD1L177">TD1L177</A>, <A HREF="#TD1L178">TD1L178</A>, <A HREF="#TD1L179">TD1L179</A>, <A HREF="#TD1L180">TD1L180</A>, <A HREF="#TD1L181">TD1L181</A>, <A HREF="#TD1L182">TD1L182</A>, <A HREF="#TD1L183">TD1L183</A>, , );
<P><A NAME="EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L155">TD1L155</A>, <A HREF="#TD1L157">TD1L157</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A>, , <A HREF="#EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[16]">EE1_q_a[16]</A> = <A HREF="#EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A>[10];

<P> --EE1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L160">TD1L160</A>, <A HREF="#TD1L161">TD1L161</A>, <A HREF="#TD1L162">TD1L162</A>, <A HREF="#TD1L163">TD1L163</A>, <A HREF="#TD1L164">TD1L164</A>, <A HREF="#TD1L165">TD1L165</A>, <A HREF="#TD1L166">TD1L166</A>, <A HREF="#TD1L167">TD1L167</A>, , , <A HREF="#TD1L176">TD1L176</A>, <A HREF="#TD1L177">TD1L177</A>, <A HREF="#TD1L178">TD1L178</A>, <A HREF="#TD1L179">TD1L179</A>, <A HREF="#TD1L180">TD1L180</A>, <A HREF="#TD1L181">TD1L181</A>, <A HREF="#TD1L182">TD1L182</A>, <A HREF="#TD1L183">TD1L183</A>, , );
<P><A NAME="EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L155">TD1L155</A>, <A HREF="#TD1L157">TD1L157</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A>, , <A HREF="#EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[7]">EE1_q_a[7]</A> = <A HREF="#EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A>[7];

<P> --EE1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L160">TD1L160</A>, <A HREF="#TD1L161">TD1L161</A>, <A HREF="#TD1L162">TD1L162</A>, <A HREF="#TD1L163">TD1L163</A>, <A HREF="#TD1L164">TD1L164</A>, <A HREF="#TD1L165">TD1L165</A>, <A HREF="#TD1L166">TD1L166</A>, <A HREF="#TD1L167">TD1L167</A>, , , <A HREF="#TD1L176">TD1L176</A>, <A HREF="#TD1L177">TD1L177</A>, <A HREF="#TD1L178">TD1L178</A>, <A HREF="#TD1L179">TD1L179</A>, <A HREF="#TD1L180">TD1L180</A>, <A HREF="#TD1L181">TD1L181</A>, <A HREF="#TD1L182">TD1L182</A>, <A HREF="#TD1L183">TD1L183</A>, , );
<P><A NAME="EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L155">TD1L155</A>, <A HREF="#TD1L157">TD1L157</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A>, , <A HREF="#EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[6]">EE1_q_a[6]</A> = <A HREF="#EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A>[6];

<P> --EE1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L160">TD1L160</A>, <A HREF="#TD1L161">TD1L161</A>, <A HREF="#TD1L162">TD1L162</A>, <A HREF="#TD1L163">TD1L163</A>, <A HREF="#TD1L164">TD1L164</A>, <A HREF="#TD1L165">TD1L165</A>, <A HREF="#TD1L166">TD1L166</A>, <A HREF="#TD1L167">TD1L167</A>, , , <A HREF="#TD1L176">TD1L176</A>, <A HREF="#TD1L177">TD1L177</A>, <A HREF="#TD1L178">TD1L178</A>, <A HREF="#TD1L179">TD1L179</A>, <A HREF="#TD1L180">TD1L180</A>, <A HREF="#TD1L181">TD1L181</A>, <A HREF="#TD1L182">TD1L182</A>, <A HREF="#TD1L183">TD1L183</A>, , );
<P><A NAME="EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L155">TD1L155</A>, <A HREF="#TD1L157">TD1L157</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A>, , <A HREF="#EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[5]">EE1_q_a[5]</A> = <A HREF="#EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A>[5];

<P> --EE1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L160">TD1L160</A>, <A HREF="#TD1L161">TD1L161</A>, <A HREF="#TD1L162">TD1L162</A>, <A HREF="#TD1L163">TD1L163</A>, <A HREF="#TD1L164">TD1L164</A>, <A HREF="#TD1L165">TD1L165</A>, <A HREF="#TD1L166">TD1L166</A>, <A HREF="#TD1L167">TD1L167</A>, , , <A HREF="#TD1L176">TD1L176</A>, <A HREF="#TD1L177">TD1L177</A>, <A HREF="#TD1L178">TD1L178</A>, <A HREF="#TD1L179">TD1L179</A>, <A HREF="#TD1L180">TD1L180</A>, <A HREF="#TD1L181">TD1L181</A>, <A HREF="#TD1L182">TD1L182</A>, <A HREF="#TD1L183">TD1L183</A>, , );
<P><A NAME="EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L155">TD1L155</A>, <A HREF="#TD1L157">TD1L157</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A>, , <A HREF="#EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[4]">EE1_q_a[4]</A> = <A HREF="#EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A>[4];

<P> --EE1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L160">TD1L160</A>, <A HREF="#TD1L161">TD1L161</A>, <A HREF="#TD1L162">TD1L162</A>, <A HREF="#TD1L163">TD1L163</A>, <A HREF="#TD1L164">TD1L164</A>, <A HREF="#TD1L165">TD1L165</A>, <A HREF="#TD1L166">TD1L166</A>, <A HREF="#TD1L167">TD1L167</A>, , , <A HREF="#TD1L176">TD1L176</A>, <A HREF="#TD1L177">TD1L177</A>, <A HREF="#TD1L178">TD1L178</A>, <A HREF="#TD1L179">TD1L179</A>, <A HREF="#TD1L180">TD1L180</A>, <A HREF="#TD1L181">TD1L181</A>, <A HREF="#TD1L182">TD1L182</A>, <A HREF="#TD1L183">TD1L183</A>, , );
<P><A NAME="EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L155">TD1L155</A>, <A HREF="#TD1L157">TD1L157</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A>, , <A HREF="#EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[3]">EE1_q_a[3]</A> = <A HREF="#EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A>[3];

<P> --EE1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L160">TD1L160</A>, <A HREF="#TD1L161">TD1L161</A>, <A HREF="#TD1L162">TD1L162</A>, <A HREF="#TD1L163">TD1L163</A>, <A HREF="#TD1L164">TD1L164</A>, <A HREF="#TD1L165">TD1L165</A>, <A HREF="#TD1L166">TD1L166</A>, <A HREF="#TD1L167">TD1L167</A>, , , <A HREF="#TD1L176">TD1L176</A>, <A HREF="#TD1L177">TD1L177</A>, <A HREF="#TD1L178">TD1L178</A>, <A HREF="#TD1L179">TD1L179</A>, <A HREF="#TD1L180">TD1L180</A>, <A HREF="#TD1L181">TD1L181</A>, <A HREF="#TD1L182">TD1L182</A>, <A HREF="#TD1L183">TD1L183</A>, , );
<P><A NAME="EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L155">TD1L155</A>, <A HREF="#TD1L157">TD1L157</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A>, , <A HREF="#EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[2]">EE1_q_a[2]</A> = <A HREF="#EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A>[2];

<P> --EE1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L160">TD1L160</A>, <A HREF="#TD1L161">TD1L161</A>, <A HREF="#TD1L162">TD1L162</A>, <A HREF="#TD1L163">TD1L163</A>, <A HREF="#TD1L164">TD1L164</A>, <A HREF="#TD1L165">TD1L165</A>, <A HREF="#TD1L166">TD1L166</A>, <A HREF="#TD1L167">TD1L167</A>, , , <A HREF="#TD1L176">TD1L176</A>, <A HREF="#TD1L177">TD1L177</A>, <A HREF="#TD1L178">TD1L178</A>, <A HREF="#TD1L179">TD1L179</A>, <A HREF="#TD1L180">TD1L180</A>, <A HREF="#TD1L181">TD1L181</A>, <A HREF="#TD1L182">TD1L182</A>, <A HREF="#TD1L183">TD1L183</A>, , );
<P><A NAME="EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_data_in">EE1_q_a[0]_PORT_A_data_in</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_address">EE1_q_a[0]_PORT_A_address</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_write_enable">EE1_q_a[0]_PORT_A_write_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_read_enable">EE1_q_a[0]_PORT_A_read_enable</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L155">TD1L155</A>, <A HREF="#TD1L157">TD1L157</A>);
<P><A NAME="EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[0]_PORT_A_byte_mask">EE1_q_a[0]_PORT_A_byte_mask</A>, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
<P><A NAME="EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[0]_PORT_A_data_in_reg">EE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_address_reg">EE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[0]_PORT_A_write_enable_reg">EE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[0]_PORT_A_read_enable_reg">EE1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[0]_PORT_A_byte_mask_reg">EE1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[0]_clock_0">EE1_q_a[0]_clock_0</A>, , <A HREF="#EE1_q_a[0]_clock_enable_0">EE1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[1]">EE1_q_a[1]</A> = <A HREF="#EE1_q_a[0]_PORT_A_data_out">EE1_q_a[0]_PORT_A_data_out</A>[1];


<P> --TD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X7_Y5_N31
<P> --register power-up is low

<P><A NAME="TD1_MonAReg[2]">TD1_MonAReg[2]</A> = DFFEAS(<A HREF="#TD1L7">TD1L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1L63">VD1L63</A>, <A HREF="#VD1_jdo[26]">VD1_jdo[26]</A>,  ,  , <A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A>);


<P> --TD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X7_Y5_N37
<P> --register power-up is low

<P><A NAME="TD1_MonAReg[4]">TD1_MonAReg[4]</A> = DFFEAS(<A HREF="#TD1L11">TD1L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1L63">VD1L63</A>, <A HREF="#VD1_jdo[28]">VD1_jdo[28]</A>,  ,  , <A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A>);


<P> --TD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X7_Y5_N34
<P> --register power-up is low

<P><A NAME="TD1_MonAReg[3]">TD1_MonAReg[3]</A> = DFFEAS(<A HREF="#TD1L15">TD1L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1L63">VD1L63</A>, <A HREF="#VD1_jdo[27]">VD1_jdo[27]</A>,  ,  , <A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A>);


<P> --ZC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X24_Y5_N8
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_cnt[4]">ZC1_E_shift_rot_cnt[4]</A> = DFFEAS(<A HREF="#ZC1L197">ZC1L197</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src2[4]">ZC1_E_src2[4]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X24_Y5_N11
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_cnt[3]">ZC1_E_shift_rot_cnt[3]</A> = DFFEAS(<A HREF="#ZC1L198">ZC1L198</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src2[3]">ZC1_E_src2[3]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X24_Y5_N14
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_cnt[2]">ZC1_E_shift_rot_cnt[2]</A> = DFFEAS(<A HREF="#ZC1L199">ZC1L199</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src2[2]">ZC1_E_src2[2]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X24_Y5_N35
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_cnt[1]">ZC1_E_shift_rot_cnt[1]</A> = DFFEAS(<A HREF="#ZC1L200">ZC1L200</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src2[1]">ZC1_E_src2[1]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X27_Y9_N41
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_cnt[0]">ZC1_E_shift_rot_cnt[0]</A> = DFFEAS(<A HREF="#ZC1L398">ZC1L398</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1L397">ZC1L397</A>,  ,  , !<A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --U1_avalon_readdata[0] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[0] at FF_X16_Y6_N38
<P> --register power-up is low

<P><A NAME="U1_avalon_readdata[0]">U1_avalon_readdata[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>, <A HREF="#HE1_q_a[0]">HE1_q_a[0]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, VCC);


<P> --UB1_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[0] at FF_X15_Y6_N1
<P> --register power-up is low

<P><A NAME="UB1_data_reg[0]">UB1_data_reg[0]</A> = DFFEAS(<A HREF="#UB1L20">UB1L20</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2_rp_valid">RB2_rp_valid</A>,  ,  , <A HREF="#UB1L2">UB1L2</A>,  );


<P> --VB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X9_Y4_N29
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[0]">VB1_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#VB1L3">VB1L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[0]">NB2_q_b[0]</A>,  ,  , <A HREF="#W1_read_0">W1_read_0</A>);


<P> --ZC1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69 at MLABCELL_X28_Y6_N39
<P><A NAME="ZC1L130_adder_eqn">ZC1L130_adder_eqn</A> = ( <A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> ) + ( GND ) + ( <A HREF="#ZC1L139">ZC1L139</A> );
<P><A NAME="ZC1L130">ZC1L130</A> = SUM(<A HREF="#ZC1L130_adder_eqn">ZC1L130_adder_eqn</A>);


<P> --ZC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X27_Y8_N43
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[26]">ZC1_E_src2[26]</A> = DFFEAS(<A HREF="#ZC1L771">ZC1L771</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L777">ZC1L777</A>,  );


<P> --ZC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X27_Y6_N25
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[26]">ZC1_E_src1[26]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD1_q_b[26]">FD1_q_b[26]</A>,  , <A HREF="#ZC1L527">ZC1L527</A>, VCC);


<P> --ZC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X27_Y8_N46
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[25]">ZC1_E_src2[25]</A> = DFFEAS(<A HREF="#ZC1L770">ZC1L770</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L777">ZC1L777</A>,  );


<P> --ZC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X27_Y6_N55
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[25]">ZC1_E_src1[25]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD1_q_b[25]">FD1_q_b[25]</A>,  , <A HREF="#ZC1L527">ZC1L527</A>, VCC);


<P> --ZC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X27_Y8_N49
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[24]">ZC1_E_src2[24]</A> = DFFEAS(<A HREF="#ZC1L769">ZC1L769</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L777">ZC1L777</A>,  );


<P> --ZC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X27_Y6_N14
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[24]">ZC1_E_src1[24]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD1_q_b[24]">FD1_q_b[24]</A>,  , <A HREF="#ZC1L527">ZC1L527</A>, VCC);


<P> --ZC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X27_Y8_N52
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[23]">ZC1_E_src2[23]</A> = DFFEAS(<A HREF="#ZC1L768">ZC1L768</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L777">ZC1L777</A>,  );


<P> --ZC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X28_Y6_N47
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[23]">ZC1_E_src1[23]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD1_q_b[23]">FD1_q_b[23]</A>,  , <A HREF="#ZC1L527">ZC1L527</A>, VCC);


<P> --ZC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X27_Y6_N31
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[31]">ZC1_E_src1[31]</A> = DFFEAS(<A HREF="#ZC1L530">ZC1L530</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L527">ZC1L527</A>,  );


<P> --ZC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X27_Y8_N7
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[30]">ZC1_E_src2[30]</A> = DFFEAS(<A HREF="#ZC1L775">ZC1L775</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L777">ZC1L777</A>,  );


<P> --ZC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X27_Y6_N37
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[30]">ZC1_E_src1[30]</A> = DFFEAS(<A HREF="#ZC1L528">ZC1L528</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L527">ZC1L527</A>,  );


<P> --ZC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X27_Y8_N10
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[29]">ZC1_E_src2[29]</A> = DFFEAS(<A HREF="#ZC1L774">ZC1L774</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L777">ZC1L777</A>,  );


<P> --ZC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X27_Y6_N19
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[29]">ZC1_E_src1[29]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD1_q_b[29]">FD1_q_b[29]</A>,  , <A HREF="#ZC1L527">ZC1L527</A>, VCC);


<P> --ZC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X27_Y8_N37
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[28]">ZC1_E_src2[28]</A> = DFFEAS(<A HREF="#ZC1L773">ZC1L773</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L777">ZC1L777</A>,  );


<P> --ZC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X27_Y6_N41
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[28]">ZC1_E_src1[28]</A> = DFFEAS(<A HREF="#ZC1L524">ZC1L524</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L527">ZC1L527</A>,  );


<P> --ZC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X27_Y8_N41
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[20]">ZC1_E_src2[20]</A> = DFFEAS(<A HREF="#ZC1L765">ZC1L765</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L777">ZC1L777</A>,  );


<P> --ZC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X28_Y6_N50
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[20]">ZC1_E_src1[20]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD1_q_b[20]">FD1_q_b[20]</A>,  , <A HREF="#ZC1L527">ZC1L527</A>, VCC);


<P> --ZC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X27_Y8_N31
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[19]">ZC1_E_src2[19]</A> = DFFEAS(<A HREF="#ZC1L764">ZC1L764</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L777">ZC1L777</A>,  );


<P> --ZC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X28_Y6_N53
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[19]">ZC1_E_src1[19]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD1_q_b[19]">FD1_q_b[19]</A>,  , <A HREF="#ZC1L527">ZC1L527</A>, VCC);


<P> --ZC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X27_Y8_N26
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[18]">ZC1_E_src2[18]</A> = DFFEAS(<A HREF="#ZC1L763">ZC1L763</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L777">ZC1L777</A>,  );


<P> --ZC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X28_Y7_N59
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[18]">ZC1_E_src1[18]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD1_q_b[18]">FD1_q_b[18]</A>,  , <A HREF="#ZC1L527">ZC1L527</A>, VCC);


<P> --ZC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X27_Y8_N28
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[17]">ZC1_E_src2[17]</A> = DFFEAS(<A HREF="#ZC1L762">ZC1L762</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L777">ZC1L777</A>,  );


<P> --ZC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X27_Y6_N2
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[17]">ZC1_E_src1[17]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD1_q_b[17]">FD1_q_b[17]</A>,  , <A HREF="#ZC1L527">ZC1L527</A>, VCC);


<P> --ZC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X27_Y6_N35
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[1]">ZC1_E_src1[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD1_q_b[1]">FD1_q_b[1]</A>,  , <A HREF="#ZC1L527">ZC1L527</A>, VCC);


<P> --ZC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X27_Y8_N34
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[27]">ZC1_E_src2[27]</A> = DFFEAS(<A HREF="#ZC1L772">ZC1L772</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L777">ZC1L777</A>,  );


<P> --ZC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X28_Y6_N59
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[27]">ZC1_E_src1[27]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD1_q_b[27]">FD1_q_b[27]</A>,  , <A HREF="#ZC1L527">ZC1L527</A>, VCC);


<P> --ZC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X28_Y7_N29
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[0]">ZC1_E_src1[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD1_q_b[0]">FD1_q_b[0]</A>,  , <A HREF="#ZC1L527">ZC1L527</A>, VCC);


<P> --ZC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X27_Y8_N19
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[22]">ZC1_E_src2[22]</A> = DFFEAS(<A HREF="#ZC1L767">ZC1L767</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L777">ZC1L777</A>,  );


<P> --ZC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X28_Y6_N56
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[22]">ZC1_E_src1[22]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD1_q_b[22]">FD1_q_b[22]</A>,  , <A HREF="#ZC1L527">ZC1L527</A>, VCC);


<P> --ZC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X27_Y8_N22
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[21]">ZC1_E_src2[21]</A> = DFFEAS(<A HREF="#ZC1L766">ZC1L766</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L777">ZC1L777</A>,  );


<P> --ZC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X28_Y6_N44
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[21]">ZC1_E_src1[21]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD1_q_b[21]">FD1_q_b[21]</A>,  , <A HREF="#ZC1L527">ZC1L527</A>, VCC);


<P> --ZC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X25_Y6_N34
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[0]">ZC1_E_shift_rot_result[0]</A> = DFFEAS(<A HREF="#ZC1L452">ZC1L452</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[0]">ZC1_E_src1[0]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --FE1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[22] at M10K_X14_Y9_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[22]_PORT_A_data_in">FE1_q_a[22]_PORT_A_data_in</A> = <A HREF="#BC2L30">BC2L30</A>;
<P><A NAME="FE1_q_a[22]_PORT_A_data_in_reg">FE1_q_a[22]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[22]_PORT_A_data_in">FE1_q_a[22]_PORT_A_data_in</A>, FE1_q_a[22]_clock_0, , , FE1_q_a[22]_clock_enable_0);
<P><A NAME="FE1_q_a[22]_PORT_A_address">FE1_q_a[22]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[22]_PORT_A_address_reg">FE1_q_a[22]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[22]_PORT_A_address">FE1_q_a[22]_PORT_A_address</A>, FE1_q_a[22]_clock_0, , , FE1_q_a[22]_clock_enable_0);
<P><A NAME="FE1_q_a[22]_PORT_A_write_enable">FE1_q_a[22]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[22]_PORT_A_write_enable_reg">FE1_q_a[22]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[22]_PORT_A_write_enable">FE1_q_a[22]_PORT_A_write_enable</A>, FE1_q_a[22]_clock_0, , , FE1_q_a[22]_clock_enable_0);
<P><A NAME="FE1_q_a[22]_PORT_A_read_enable">FE1_q_a[22]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[22]_PORT_A_read_enable_reg">FE1_q_a[22]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[22]_PORT_A_read_enable">FE1_q_a[22]_PORT_A_read_enable</A>, FE1_q_a[22]_clock_0, , , FE1_q_a[22]_clock_enable_0);
<P><A NAME="FE1_q_a[22]_PORT_A_byte_mask">FE1_q_a[22]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[34]">BC2_src_data[34]</A>;
<P><A NAME="FE1_q_a[22]_PORT_A_byte_mask_reg">FE1_q_a[22]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[22]_PORT_A_byte_mask">FE1_q_a[22]_PORT_A_byte_mask</A>, FE1_q_a[22]_clock_0, , , FE1_q_a[22]_clock_enable_0);
<P><A NAME="FE1_q_a[22]_clock_0">FE1_q_a[22]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[22]_clock_enable_0">FE1_q_a[22]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[22]_PORT_A_data_out">FE1_q_a[22]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[22]_PORT_A_data_in_reg">FE1_q_a[22]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[22]_PORT_A_address_reg">FE1_q_a[22]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[22]_PORT_A_write_enable_reg">FE1_q_a[22]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[22]_PORT_A_read_enable_reg">FE1_q_a[22]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[22]_PORT_A_byte_mask_reg">FE1_q_a[22]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[22]_clock_0">FE1_q_a[22]_clock_0</A>, , <A HREF="#FE1_q_a[22]_clock_enable_0">FE1_q_a[22]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[22]">FE1_q_a[22]</A> = <A HREF="#FE1_q_a[22]_PORT_A_data_out">FE1_q_a[22]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[23] at M10K_X26_Y13_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[23]_PORT_A_data_in">FE1_q_a[23]_PORT_A_data_in</A> = <A HREF="#BC2L31">BC2L31</A>;
<P><A NAME="FE1_q_a[23]_PORT_A_data_in_reg">FE1_q_a[23]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[23]_PORT_A_data_in">FE1_q_a[23]_PORT_A_data_in</A>, FE1_q_a[23]_clock_0, , , FE1_q_a[23]_clock_enable_0);
<P><A NAME="FE1_q_a[23]_PORT_A_address">FE1_q_a[23]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[23]_PORT_A_address_reg">FE1_q_a[23]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[23]_PORT_A_address">FE1_q_a[23]_PORT_A_address</A>, FE1_q_a[23]_clock_0, , , FE1_q_a[23]_clock_enable_0);
<P><A NAME="FE1_q_a[23]_PORT_A_write_enable">FE1_q_a[23]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[23]_PORT_A_write_enable_reg">FE1_q_a[23]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[23]_PORT_A_write_enable">FE1_q_a[23]_PORT_A_write_enable</A>, FE1_q_a[23]_clock_0, , , FE1_q_a[23]_clock_enable_0);
<P><A NAME="FE1_q_a[23]_PORT_A_read_enable">FE1_q_a[23]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[23]_PORT_A_read_enable_reg">FE1_q_a[23]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[23]_PORT_A_read_enable">FE1_q_a[23]_PORT_A_read_enable</A>, FE1_q_a[23]_clock_0, , , FE1_q_a[23]_clock_enable_0);
<P><A NAME="FE1_q_a[23]_PORT_A_byte_mask">FE1_q_a[23]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[34]">BC2_src_data[34]</A>;
<P><A NAME="FE1_q_a[23]_PORT_A_byte_mask_reg">FE1_q_a[23]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[23]_PORT_A_byte_mask">FE1_q_a[23]_PORT_A_byte_mask</A>, FE1_q_a[23]_clock_0, , , FE1_q_a[23]_clock_enable_0);
<P><A NAME="FE1_q_a[23]_clock_0">FE1_q_a[23]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[23]_clock_enable_0">FE1_q_a[23]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[23]_PORT_A_data_out">FE1_q_a[23]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[23]_PORT_A_data_in_reg">FE1_q_a[23]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[23]_PORT_A_address_reg">FE1_q_a[23]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[23]_PORT_A_write_enable_reg">FE1_q_a[23]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[23]_PORT_A_read_enable_reg">FE1_q_a[23]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[23]_PORT_A_byte_mask_reg">FE1_q_a[23]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[23]_clock_0">FE1_q_a[23]_clock_0</A>, , <A HREF="#FE1_q_a[23]_clock_enable_0">FE1_q_a[23]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[23]">FE1_q_a[23]</A> = <A HREF="#FE1_q_a[23]_PORT_A_data_out">FE1_q_a[23]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[24] at M10K_X5_Y8_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[24]_PORT_A_data_in">FE1_q_a[24]_PORT_A_data_in</A> = <A HREF="#BC2L32">BC2L32</A>;
<P><A NAME="FE1_q_a[24]_PORT_A_data_in_reg">FE1_q_a[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[24]_PORT_A_data_in">FE1_q_a[24]_PORT_A_data_in</A>, FE1_q_a[24]_clock_0, , , FE1_q_a[24]_clock_enable_0);
<P><A NAME="FE1_q_a[24]_PORT_A_address">FE1_q_a[24]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[24]_PORT_A_address_reg">FE1_q_a[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[24]_PORT_A_address">FE1_q_a[24]_PORT_A_address</A>, FE1_q_a[24]_clock_0, , , FE1_q_a[24]_clock_enable_0);
<P><A NAME="FE1_q_a[24]_PORT_A_write_enable">FE1_q_a[24]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[24]_PORT_A_write_enable_reg">FE1_q_a[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[24]_PORT_A_write_enable">FE1_q_a[24]_PORT_A_write_enable</A>, FE1_q_a[24]_clock_0, , , FE1_q_a[24]_clock_enable_0);
<P><A NAME="FE1_q_a[24]_PORT_A_read_enable">FE1_q_a[24]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[24]_PORT_A_read_enable_reg">FE1_q_a[24]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[24]_PORT_A_read_enable">FE1_q_a[24]_PORT_A_read_enable</A>, FE1_q_a[24]_clock_0, , , FE1_q_a[24]_clock_enable_0);
<P><A NAME="FE1_q_a[24]_PORT_A_byte_mask">FE1_q_a[24]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[35]">BC2_src_data[35]</A>;
<P><A NAME="FE1_q_a[24]_PORT_A_byte_mask_reg">FE1_q_a[24]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[24]_PORT_A_byte_mask">FE1_q_a[24]_PORT_A_byte_mask</A>, FE1_q_a[24]_clock_0, , , FE1_q_a[24]_clock_enable_0);
<P><A NAME="FE1_q_a[24]_clock_0">FE1_q_a[24]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[24]_clock_enable_0">FE1_q_a[24]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[24]_PORT_A_data_out">FE1_q_a[24]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[24]_PORT_A_data_in_reg">FE1_q_a[24]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[24]_PORT_A_address_reg">FE1_q_a[24]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[24]_PORT_A_write_enable_reg">FE1_q_a[24]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[24]_PORT_A_read_enable_reg">FE1_q_a[24]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[24]_PORT_A_byte_mask_reg">FE1_q_a[24]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[24]_clock_0">FE1_q_a[24]_clock_0</A>, , <A HREF="#FE1_q_a[24]_clock_enable_0">FE1_q_a[24]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[24]">FE1_q_a[24]</A> = <A HREF="#FE1_q_a[24]_PORT_A_data_out">FE1_q_a[24]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[25] at M10K_X5_Y9_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[25]_PORT_A_data_in">FE1_q_a[25]_PORT_A_data_in</A> = <A HREF="#BC2L33">BC2L33</A>;
<P><A NAME="FE1_q_a[25]_PORT_A_data_in_reg">FE1_q_a[25]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[25]_PORT_A_data_in">FE1_q_a[25]_PORT_A_data_in</A>, FE1_q_a[25]_clock_0, , , FE1_q_a[25]_clock_enable_0);
<P><A NAME="FE1_q_a[25]_PORT_A_address">FE1_q_a[25]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[25]_PORT_A_address_reg">FE1_q_a[25]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[25]_PORT_A_address">FE1_q_a[25]_PORT_A_address</A>, FE1_q_a[25]_clock_0, , , FE1_q_a[25]_clock_enable_0);
<P><A NAME="FE1_q_a[25]_PORT_A_write_enable">FE1_q_a[25]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[25]_PORT_A_write_enable_reg">FE1_q_a[25]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[25]_PORT_A_write_enable">FE1_q_a[25]_PORT_A_write_enable</A>, FE1_q_a[25]_clock_0, , , FE1_q_a[25]_clock_enable_0);
<P><A NAME="FE1_q_a[25]_PORT_A_read_enable">FE1_q_a[25]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[25]_PORT_A_read_enable_reg">FE1_q_a[25]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[25]_PORT_A_read_enable">FE1_q_a[25]_PORT_A_read_enable</A>, FE1_q_a[25]_clock_0, , , FE1_q_a[25]_clock_enable_0);
<P><A NAME="FE1_q_a[25]_PORT_A_byte_mask">FE1_q_a[25]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[35]">BC2_src_data[35]</A>;
<P><A NAME="FE1_q_a[25]_PORT_A_byte_mask_reg">FE1_q_a[25]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[25]_PORT_A_byte_mask">FE1_q_a[25]_PORT_A_byte_mask</A>, FE1_q_a[25]_clock_0, , , FE1_q_a[25]_clock_enable_0);
<P><A NAME="FE1_q_a[25]_clock_0">FE1_q_a[25]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[25]_clock_enable_0">FE1_q_a[25]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[25]_PORT_A_data_out">FE1_q_a[25]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[25]_PORT_A_data_in_reg">FE1_q_a[25]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[25]_PORT_A_address_reg">FE1_q_a[25]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[25]_PORT_A_write_enable_reg">FE1_q_a[25]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[25]_PORT_A_read_enable_reg">FE1_q_a[25]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[25]_PORT_A_byte_mask_reg">FE1_q_a[25]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[25]_clock_0">FE1_q_a[25]_clock_0</A>, , <A HREF="#FE1_q_a[25]_clock_enable_0">FE1_q_a[25]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[25]">FE1_q_a[25]</A> = <A HREF="#FE1_q_a[25]_PORT_A_data_out">FE1_q_a[25]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[26] at M10K_X5_Y4_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[26]_PORT_A_data_in">FE1_q_a[26]_PORT_A_data_in</A> = <A HREF="#BC2L34">BC2L34</A>;
<P><A NAME="FE1_q_a[26]_PORT_A_data_in_reg">FE1_q_a[26]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[26]_PORT_A_data_in">FE1_q_a[26]_PORT_A_data_in</A>, FE1_q_a[26]_clock_0, , , FE1_q_a[26]_clock_enable_0);
<P><A NAME="FE1_q_a[26]_PORT_A_address">FE1_q_a[26]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[26]_PORT_A_address_reg">FE1_q_a[26]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[26]_PORT_A_address">FE1_q_a[26]_PORT_A_address</A>, FE1_q_a[26]_clock_0, , , FE1_q_a[26]_clock_enable_0);
<P><A NAME="FE1_q_a[26]_PORT_A_write_enable">FE1_q_a[26]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[26]_PORT_A_write_enable_reg">FE1_q_a[26]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[26]_PORT_A_write_enable">FE1_q_a[26]_PORT_A_write_enable</A>, FE1_q_a[26]_clock_0, , , FE1_q_a[26]_clock_enable_0);
<P><A NAME="FE1_q_a[26]_PORT_A_read_enable">FE1_q_a[26]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[26]_PORT_A_read_enable_reg">FE1_q_a[26]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[26]_PORT_A_read_enable">FE1_q_a[26]_PORT_A_read_enable</A>, FE1_q_a[26]_clock_0, , , FE1_q_a[26]_clock_enable_0);
<P><A NAME="FE1_q_a[26]_PORT_A_byte_mask">FE1_q_a[26]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[35]">BC2_src_data[35]</A>;
<P><A NAME="FE1_q_a[26]_PORT_A_byte_mask_reg">FE1_q_a[26]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[26]_PORT_A_byte_mask">FE1_q_a[26]_PORT_A_byte_mask</A>, FE1_q_a[26]_clock_0, , , FE1_q_a[26]_clock_enable_0);
<P><A NAME="FE1_q_a[26]_clock_0">FE1_q_a[26]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[26]_clock_enable_0">FE1_q_a[26]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[26]_PORT_A_data_out">FE1_q_a[26]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[26]_PORT_A_data_in_reg">FE1_q_a[26]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[26]_PORT_A_address_reg">FE1_q_a[26]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[26]_PORT_A_write_enable_reg">FE1_q_a[26]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[26]_PORT_A_read_enable_reg">FE1_q_a[26]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[26]_PORT_A_byte_mask_reg">FE1_q_a[26]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[26]_clock_0">FE1_q_a[26]_clock_0</A>, , <A HREF="#FE1_q_a[26]_clock_enable_0">FE1_q_a[26]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[26]">FE1_q_a[26]</A> = <A HREF="#FE1_q_a[26]_PORT_A_data_out">FE1_q_a[26]_PORT_A_data_out</A>[0];


<P> --ZC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at MLABCELL_X28_Y7_N0
<P><A NAME="ZC1L135_adder_eqn">ZC1L135_adder_eqn</A> = ( <A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="ZC1L135">ZC1L135</A> = CARRY(<A HREF="#ZC1L135_adder_eqn">ZC1L135_adder_eqn</A>);


<P> --U1_bus_enable is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|bus_enable at FF_X15_Y4_N26
<P> --register power-up is low

<P><A NAME="U1_bus_enable">U1_bus_enable</A> = DFFEAS(<A HREF="#U1_avalon_waitrequest">U1_avalon_waitrequest</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --ZC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X22_Y7_N7
<P> --register power-up is low

<P><A NAME="ZC1_F_pc[8]">ZC1_F_pc[8]</A> = DFFEAS(<A HREF="#ZC1L686">ZC1L686</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_W_valid">ZC1_W_valid</A>, <A HREF="#ZC1L6">ZC1L6</A>,  , !<A HREF="#ZC1L702">ZC1L702</A>, <A HREF="#ZC1L703">ZC1L703</A>);


<P> --TD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at LABCELL_X7_Y5_N54
<P><A NAME="TD1L2_adder_eqn">TD1L2_adder_eqn</A> = ( <A HREF="#TD1_MonAReg[10]">TD1_MonAReg[10]</A> ) + ( VCC ) + ( <A HREF="#TD1L20">TD1L20</A> );
<P><A NAME="TD1L2">TD1L2</A> = SUM(<A HREF="#TD1L2_adder_eqn">TD1L2_adder_eqn</A>);


<P> --NC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5 at LABCELL_X16_Y4_N0
<P><A NAME="NC2L6_adder_eqn">NC2L6_adder_eqn</A> = ( (<A HREF="#NC2_burst_uncompress_address_offset[0]">NC2_burst_uncompress_address_offset[0]</A> & ((!<A HREF="#RB2L2">RB2L2</A>) # (!<A HREF="#SB2_mem_used[0]">SB2_mem_used[0]</A>))) ) + ( !<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> ) + ( !VCC );
<P><A NAME="NC2L6">NC2L6</A> = SUM(<A HREF="#NC2L6_adder_eqn">NC2L6_adder_eqn</A>);

<P> --NC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6 at LABCELL_X16_Y4_N0
<P><A NAME="NC2L7_adder_eqn">NC2L7_adder_eqn</A> = ( (<A HREF="#NC2_burst_uncompress_address_offset[0]">NC2_burst_uncompress_address_offset[0]</A> & ((!<A HREF="#RB2L2">RB2L2</A>) # (!<A HREF="#SB2_mem_used[0]">SB2_mem_used[0]</A>))) ) + ( !<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> ) + ( !VCC );
<P><A NAME="NC2L7">NC2L7</A> = CARRY(<A HREF="#NC2L7_adder_eqn">NC2L7_adder_eqn</A>);


<P> --FE1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[11] at M10K_X26_Y10_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[11]_PORT_A_data_in">FE1_q_a[11]_PORT_A_data_in</A> = <A HREF="#BC2L35">BC2L35</A>;
<P><A NAME="FE1_q_a[11]_PORT_A_data_in_reg">FE1_q_a[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[11]_PORT_A_data_in">FE1_q_a[11]_PORT_A_data_in</A>, FE1_q_a[11]_clock_0, , , FE1_q_a[11]_clock_enable_0);
<P><A NAME="FE1_q_a[11]_PORT_A_address">FE1_q_a[11]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[11]_PORT_A_address_reg">FE1_q_a[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[11]_PORT_A_address">FE1_q_a[11]_PORT_A_address</A>, FE1_q_a[11]_clock_0, , , FE1_q_a[11]_clock_enable_0);
<P><A NAME="FE1_q_a[11]_PORT_A_write_enable">FE1_q_a[11]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[11]_PORT_A_write_enable_reg">FE1_q_a[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[11]_PORT_A_write_enable">FE1_q_a[11]_PORT_A_write_enable</A>, FE1_q_a[11]_clock_0, , , FE1_q_a[11]_clock_enable_0);
<P><A NAME="FE1_q_a[11]_PORT_A_read_enable">FE1_q_a[11]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[11]_PORT_A_read_enable_reg">FE1_q_a[11]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[11]_PORT_A_read_enable">FE1_q_a[11]_PORT_A_read_enable</A>, FE1_q_a[11]_clock_0, , , FE1_q_a[11]_clock_enable_0);
<P><A NAME="FE1_q_a[11]_PORT_A_byte_mask">FE1_q_a[11]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[33]">BC2_src_data[33]</A>;
<P><A NAME="FE1_q_a[11]_PORT_A_byte_mask_reg">FE1_q_a[11]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[11]_PORT_A_byte_mask">FE1_q_a[11]_PORT_A_byte_mask</A>, FE1_q_a[11]_clock_0, , , FE1_q_a[11]_clock_enable_0);
<P><A NAME="FE1_q_a[11]_clock_0">FE1_q_a[11]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[11]_clock_enable_0">FE1_q_a[11]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[11]_PORT_A_data_out">FE1_q_a[11]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[11]_PORT_A_data_in_reg">FE1_q_a[11]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[11]_PORT_A_address_reg">FE1_q_a[11]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[11]_PORT_A_write_enable_reg">FE1_q_a[11]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[11]_PORT_A_read_enable_reg">FE1_q_a[11]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[11]_PORT_A_byte_mask_reg">FE1_q_a[11]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[11]_clock_0">FE1_q_a[11]_clock_0</A>, , <A HREF="#FE1_q_a[11]_clock_enable_0">FE1_q_a[11]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[11]">FE1_q_a[11]</A> = <A HREF="#FE1_q_a[11]_PORT_A_data_out">FE1_q_a[11]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[12] at M10K_X5_Y10_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[12]_PORT_A_data_in">FE1_q_a[12]_PORT_A_data_in</A> = <A HREF="#BC2L36">BC2L36</A>;
<P><A NAME="FE1_q_a[12]_PORT_A_data_in_reg">FE1_q_a[12]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[12]_PORT_A_data_in">FE1_q_a[12]_PORT_A_data_in</A>, FE1_q_a[12]_clock_0, , , FE1_q_a[12]_clock_enable_0);
<P><A NAME="FE1_q_a[12]_PORT_A_address">FE1_q_a[12]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[12]_PORT_A_address_reg">FE1_q_a[12]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[12]_PORT_A_address">FE1_q_a[12]_PORT_A_address</A>, FE1_q_a[12]_clock_0, , , FE1_q_a[12]_clock_enable_0);
<P><A NAME="FE1_q_a[12]_PORT_A_write_enable">FE1_q_a[12]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[12]_PORT_A_write_enable_reg">FE1_q_a[12]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[12]_PORT_A_write_enable">FE1_q_a[12]_PORT_A_write_enable</A>, FE1_q_a[12]_clock_0, , , FE1_q_a[12]_clock_enable_0);
<P><A NAME="FE1_q_a[12]_PORT_A_read_enable">FE1_q_a[12]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[12]_PORT_A_read_enable_reg">FE1_q_a[12]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[12]_PORT_A_read_enable">FE1_q_a[12]_PORT_A_read_enable</A>, FE1_q_a[12]_clock_0, , , FE1_q_a[12]_clock_enable_0);
<P><A NAME="FE1_q_a[12]_PORT_A_byte_mask">FE1_q_a[12]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[33]">BC2_src_data[33]</A>;
<P><A NAME="FE1_q_a[12]_PORT_A_byte_mask_reg">FE1_q_a[12]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[12]_PORT_A_byte_mask">FE1_q_a[12]_PORT_A_byte_mask</A>, FE1_q_a[12]_clock_0, , , FE1_q_a[12]_clock_enable_0);
<P><A NAME="FE1_q_a[12]_clock_0">FE1_q_a[12]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[12]_clock_enable_0">FE1_q_a[12]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[12]_PORT_A_data_out">FE1_q_a[12]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[12]_PORT_A_data_in_reg">FE1_q_a[12]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[12]_PORT_A_address_reg">FE1_q_a[12]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[12]_PORT_A_write_enable_reg">FE1_q_a[12]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[12]_PORT_A_read_enable_reg">FE1_q_a[12]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[12]_PORT_A_byte_mask_reg">FE1_q_a[12]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[12]_clock_0">FE1_q_a[12]_clock_0</A>, , <A HREF="#FE1_q_a[12]_clock_enable_0">FE1_q_a[12]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[12]">FE1_q_a[12]</A> = <A HREF="#FE1_q_a[12]_PORT_A_data_out">FE1_q_a[12]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[13] at M10K_X5_Y14_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[13]_PORT_A_data_in">FE1_q_a[13]_PORT_A_data_in</A> = <A HREF="#BC2L37">BC2L37</A>;
<P><A NAME="FE1_q_a[13]_PORT_A_data_in_reg">FE1_q_a[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[13]_PORT_A_data_in">FE1_q_a[13]_PORT_A_data_in</A>, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
<P><A NAME="FE1_q_a[13]_PORT_A_address">FE1_q_a[13]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[13]_PORT_A_address_reg">FE1_q_a[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[13]_PORT_A_address">FE1_q_a[13]_PORT_A_address</A>, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
<P><A NAME="FE1_q_a[13]_PORT_A_write_enable">FE1_q_a[13]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[13]_PORT_A_write_enable_reg">FE1_q_a[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[13]_PORT_A_write_enable">FE1_q_a[13]_PORT_A_write_enable</A>, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
<P><A NAME="FE1_q_a[13]_PORT_A_read_enable">FE1_q_a[13]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[13]_PORT_A_read_enable_reg">FE1_q_a[13]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[13]_PORT_A_read_enable">FE1_q_a[13]_PORT_A_read_enable</A>, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
<P><A NAME="FE1_q_a[13]_PORT_A_byte_mask">FE1_q_a[13]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[33]">BC2_src_data[33]</A>;
<P><A NAME="FE1_q_a[13]_PORT_A_byte_mask_reg">FE1_q_a[13]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[13]_PORT_A_byte_mask">FE1_q_a[13]_PORT_A_byte_mask</A>, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
<P><A NAME="FE1_q_a[13]_clock_0">FE1_q_a[13]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[13]_clock_enable_0">FE1_q_a[13]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[13]_PORT_A_data_out">FE1_q_a[13]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[13]_PORT_A_data_in_reg">FE1_q_a[13]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[13]_PORT_A_address_reg">FE1_q_a[13]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[13]_PORT_A_write_enable_reg">FE1_q_a[13]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[13]_PORT_A_read_enable_reg">FE1_q_a[13]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[13]_PORT_A_byte_mask_reg">FE1_q_a[13]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[13]_clock_0">FE1_q_a[13]_clock_0</A>, , <A HREF="#FE1_q_a[13]_clock_enable_0">FE1_q_a[13]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[13]">FE1_q_a[13]</A> = <A HREF="#FE1_q_a[13]_PORT_A_data_out">FE1_q_a[13]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[14] at M10K_X14_Y14_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[14]_PORT_A_data_in">FE1_q_a[14]_PORT_A_data_in</A> = <A HREF="#BC2L38">BC2L38</A>;
<P><A NAME="FE1_q_a[14]_PORT_A_data_in_reg">FE1_q_a[14]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[14]_PORT_A_data_in">FE1_q_a[14]_PORT_A_data_in</A>, FE1_q_a[14]_clock_0, , , FE1_q_a[14]_clock_enable_0);
<P><A NAME="FE1_q_a[14]_PORT_A_address">FE1_q_a[14]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[14]_PORT_A_address_reg">FE1_q_a[14]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[14]_PORT_A_address">FE1_q_a[14]_PORT_A_address</A>, FE1_q_a[14]_clock_0, , , FE1_q_a[14]_clock_enable_0);
<P><A NAME="FE1_q_a[14]_PORT_A_write_enable">FE1_q_a[14]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[14]_PORT_A_write_enable_reg">FE1_q_a[14]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[14]_PORT_A_write_enable">FE1_q_a[14]_PORT_A_write_enable</A>, FE1_q_a[14]_clock_0, , , FE1_q_a[14]_clock_enable_0);
<P><A NAME="FE1_q_a[14]_PORT_A_read_enable">FE1_q_a[14]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[14]_PORT_A_read_enable_reg">FE1_q_a[14]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[14]_PORT_A_read_enable">FE1_q_a[14]_PORT_A_read_enable</A>, FE1_q_a[14]_clock_0, , , FE1_q_a[14]_clock_enable_0);
<P><A NAME="FE1_q_a[14]_PORT_A_byte_mask">FE1_q_a[14]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[33]">BC2_src_data[33]</A>;
<P><A NAME="FE1_q_a[14]_PORT_A_byte_mask_reg">FE1_q_a[14]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[14]_PORT_A_byte_mask">FE1_q_a[14]_PORT_A_byte_mask</A>, FE1_q_a[14]_clock_0, , , FE1_q_a[14]_clock_enable_0);
<P><A NAME="FE1_q_a[14]_clock_0">FE1_q_a[14]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[14]_clock_enable_0">FE1_q_a[14]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[14]_PORT_A_data_out">FE1_q_a[14]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[14]_PORT_A_data_in_reg">FE1_q_a[14]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[14]_PORT_A_address_reg">FE1_q_a[14]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[14]_PORT_A_write_enable_reg">FE1_q_a[14]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[14]_PORT_A_read_enable_reg">FE1_q_a[14]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[14]_PORT_A_byte_mask_reg">FE1_q_a[14]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[14]_clock_0">FE1_q_a[14]_clock_0</A>, , <A HREF="#FE1_q_a[14]_clock_enable_0">FE1_q_a[14]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[14]">FE1_q_a[14]</A> = <A HREF="#FE1_q_a[14]_PORT_A_data_out">FE1_q_a[14]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[15] at M10K_X14_Y13_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[15]_PORT_A_data_in">FE1_q_a[15]_PORT_A_data_in</A> = <A HREF="#BC2L39">BC2L39</A>;
<P><A NAME="FE1_q_a[15]_PORT_A_data_in_reg">FE1_q_a[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[15]_PORT_A_data_in">FE1_q_a[15]_PORT_A_data_in</A>, FE1_q_a[15]_clock_0, , , FE1_q_a[15]_clock_enable_0);
<P><A NAME="FE1_q_a[15]_PORT_A_address">FE1_q_a[15]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[15]_PORT_A_address_reg">FE1_q_a[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[15]_PORT_A_address">FE1_q_a[15]_PORT_A_address</A>, FE1_q_a[15]_clock_0, , , FE1_q_a[15]_clock_enable_0);
<P><A NAME="FE1_q_a[15]_PORT_A_write_enable">FE1_q_a[15]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[15]_PORT_A_write_enable_reg">FE1_q_a[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[15]_PORT_A_write_enable">FE1_q_a[15]_PORT_A_write_enable</A>, FE1_q_a[15]_clock_0, , , FE1_q_a[15]_clock_enable_0);
<P><A NAME="FE1_q_a[15]_PORT_A_read_enable">FE1_q_a[15]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[15]_PORT_A_read_enable_reg">FE1_q_a[15]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[15]_PORT_A_read_enable">FE1_q_a[15]_PORT_A_read_enable</A>, FE1_q_a[15]_clock_0, , , FE1_q_a[15]_clock_enable_0);
<P><A NAME="FE1_q_a[15]_PORT_A_byte_mask">FE1_q_a[15]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[33]">BC2_src_data[33]</A>;
<P><A NAME="FE1_q_a[15]_PORT_A_byte_mask_reg">FE1_q_a[15]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[15]_PORT_A_byte_mask">FE1_q_a[15]_PORT_A_byte_mask</A>, FE1_q_a[15]_clock_0, , , FE1_q_a[15]_clock_enable_0);
<P><A NAME="FE1_q_a[15]_clock_0">FE1_q_a[15]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[15]_clock_enable_0">FE1_q_a[15]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[15]_PORT_A_data_out">FE1_q_a[15]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[15]_PORT_A_data_in_reg">FE1_q_a[15]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[15]_PORT_A_address_reg">FE1_q_a[15]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[15]_PORT_A_write_enable_reg">FE1_q_a[15]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[15]_PORT_A_read_enable_reg">FE1_q_a[15]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[15]_PORT_A_byte_mask_reg">FE1_q_a[15]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[15]_clock_0">FE1_q_a[15]_clock_0</A>, , <A HREF="#FE1_q_a[15]_clock_enable_0">FE1_q_a[15]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[15]">FE1_q_a[15]</A> = <A HREF="#FE1_q_a[15]_PORT_A_data_out">FE1_q_a[15]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[16] at M10K_X26_Y14_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[16]_PORT_A_data_in">FE1_q_a[16]_PORT_A_data_in</A> = <A HREF="#BC2L40">BC2L40</A>;
<P><A NAME="FE1_q_a[16]_PORT_A_data_in_reg">FE1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[16]_PORT_A_data_in">FE1_q_a[16]_PORT_A_data_in</A>, FE1_q_a[16]_clock_0, , , FE1_q_a[16]_clock_enable_0);
<P><A NAME="FE1_q_a[16]_PORT_A_address">FE1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[16]_PORT_A_address_reg">FE1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[16]_PORT_A_address">FE1_q_a[16]_PORT_A_address</A>, FE1_q_a[16]_clock_0, , , FE1_q_a[16]_clock_enable_0);
<P><A NAME="FE1_q_a[16]_PORT_A_write_enable">FE1_q_a[16]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[16]_PORT_A_write_enable_reg">FE1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[16]_PORT_A_write_enable">FE1_q_a[16]_PORT_A_write_enable</A>, FE1_q_a[16]_clock_0, , , FE1_q_a[16]_clock_enable_0);
<P><A NAME="FE1_q_a[16]_PORT_A_read_enable">FE1_q_a[16]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[16]_PORT_A_read_enable_reg">FE1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[16]_PORT_A_read_enable">FE1_q_a[16]_PORT_A_read_enable</A>, FE1_q_a[16]_clock_0, , , FE1_q_a[16]_clock_enable_0);
<P><A NAME="FE1_q_a[16]_PORT_A_byte_mask">FE1_q_a[16]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[34]">BC2_src_data[34]</A>;
<P><A NAME="FE1_q_a[16]_PORT_A_byte_mask_reg">FE1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[16]_PORT_A_byte_mask">FE1_q_a[16]_PORT_A_byte_mask</A>, FE1_q_a[16]_clock_0, , , FE1_q_a[16]_clock_enable_0);
<P><A NAME="FE1_q_a[16]_clock_0">FE1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[16]_clock_enable_0">FE1_q_a[16]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[16]_PORT_A_data_out">FE1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[16]_PORT_A_data_in_reg">FE1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[16]_PORT_A_address_reg">FE1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[16]_PORT_A_write_enable_reg">FE1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[16]_PORT_A_read_enable_reg">FE1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[16]_PORT_A_byte_mask_reg">FE1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[16]_clock_0">FE1_q_a[16]_clock_0</A>, , <A HREF="#FE1_q_a[16]_clock_enable_0">FE1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[16]">FE1_q_a[16]</A> = <A HREF="#FE1_q_a[16]_PORT_A_data_out">FE1_q_a[16]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[5] at M10K_X26_Y3_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[5]_PORT_A_data_in">FE1_q_a[5]_PORT_A_data_in</A> = <A HREF="#BC2L41">BC2L41</A>;
<P><A NAME="FE1_q_a[5]_PORT_A_data_in_reg">FE1_q_a[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[5]_PORT_A_data_in">FE1_q_a[5]_PORT_A_data_in</A>, FE1_q_a[5]_clock_0, , , FE1_q_a[5]_clock_enable_0);
<P><A NAME="FE1_q_a[5]_PORT_A_address">FE1_q_a[5]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[5]_PORT_A_address_reg">FE1_q_a[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[5]_PORT_A_address">FE1_q_a[5]_PORT_A_address</A>, FE1_q_a[5]_clock_0, , , FE1_q_a[5]_clock_enable_0);
<P><A NAME="FE1_q_a[5]_PORT_A_write_enable">FE1_q_a[5]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[5]_PORT_A_write_enable_reg">FE1_q_a[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[5]_PORT_A_write_enable">FE1_q_a[5]_PORT_A_write_enable</A>, FE1_q_a[5]_clock_0, , , FE1_q_a[5]_clock_enable_0);
<P><A NAME="FE1_q_a[5]_PORT_A_read_enable">FE1_q_a[5]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[5]_PORT_A_read_enable_reg">FE1_q_a[5]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[5]_PORT_A_read_enable">FE1_q_a[5]_PORT_A_read_enable</A>, FE1_q_a[5]_clock_0, , , FE1_q_a[5]_clock_enable_0);
<P><A NAME="FE1_q_a[5]_PORT_A_byte_mask">FE1_q_a[5]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[32]">BC2_src_data[32]</A>;
<P><A NAME="FE1_q_a[5]_PORT_A_byte_mask_reg">FE1_q_a[5]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[5]_PORT_A_byte_mask">FE1_q_a[5]_PORT_A_byte_mask</A>, FE1_q_a[5]_clock_0, , , FE1_q_a[5]_clock_enable_0);
<P><A NAME="FE1_q_a[5]_clock_0">FE1_q_a[5]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[5]_clock_enable_0">FE1_q_a[5]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[5]_PORT_A_data_out">FE1_q_a[5]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[5]_PORT_A_data_in_reg">FE1_q_a[5]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[5]_PORT_A_address_reg">FE1_q_a[5]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[5]_PORT_A_write_enable_reg">FE1_q_a[5]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[5]_PORT_A_read_enable_reg">FE1_q_a[5]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[5]_PORT_A_byte_mask_reg">FE1_q_a[5]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[5]_clock_0">FE1_q_a[5]_clock_0</A>, , <A HREF="#FE1_q_a[5]_clock_enable_0">FE1_q_a[5]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[5]">FE1_q_a[5]</A> = <A HREF="#FE1_q_a[5]_PORT_A_data_out">FE1_q_a[5]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[8] at M10K_X26_Y11_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[8]_PORT_A_data_in">FE1_q_a[8]_PORT_A_data_in</A> = <A HREF="#BC2L42">BC2L42</A>;
<P><A NAME="FE1_q_a[8]_PORT_A_data_in_reg">FE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[8]_PORT_A_data_in">FE1_q_a[8]_PORT_A_data_in</A>, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
<P><A NAME="FE1_q_a[8]_PORT_A_address">FE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[8]_PORT_A_address_reg">FE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[8]_PORT_A_address">FE1_q_a[8]_PORT_A_address</A>, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
<P><A NAME="FE1_q_a[8]_PORT_A_write_enable">FE1_q_a[8]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[8]_PORT_A_write_enable_reg">FE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[8]_PORT_A_write_enable">FE1_q_a[8]_PORT_A_write_enable</A>, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
<P><A NAME="FE1_q_a[8]_PORT_A_read_enable">FE1_q_a[8]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[8]_PORT_A_read_enable_reg">FE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[8]_PORT_A_read_enable">FE1_q_a[8]_PORT_A_read_enable</A>, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
<P><A NAME="FE1_q_a[8]_PORT_A_byte_mask">FE1_q_a[8]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[33]">BC2_src_data[33]</A>;
<P><A NAME="FE1_q_a[8]_PORT_A_byte_mask_reg">FE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[8]_PORT_A_byte_mask">FE1_q_a[8]_PORT_A_byte_mask</A>, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
<P><A NAME="FE1_q_a[8]_clock_0">FE1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[8]_clock_enable_0">FE1_q_a[8]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[8]_PORT_A_data_out">FE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[8]_PORT_A_data_in_reg">FE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[8]_PORT_A_address_reg">FE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[8]_PORT_A_write_enable_reg">FE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[8]_PORT_A_read_enable_reg">FE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[8]_PORT_A_byte_mask_reg">FE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[8]_clock_0">FE1_q_a[8]_clock_0</A>, , <A HREF="#FE1_q_a[8]_clock_enable_0">FE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[8]">FE1_q_a[8]</A> = <A HREF="#FE1_q_a[8]_PORT_A_data_out">FE1_q_a[8]_PORT_A_data_out</A>[0];


<P> --ZC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X22_Y7_N10
<P> --register power-up is low

<P><A NAME="ZC1_F_pc[2]">ZC1_F_pc[2]</A> = DFFEAS(<A HREF="#ZC1L675">ZC1L675</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_W_valid">ZC1_W_valid</A>, <A HREF="#ZC1L2">ZC1L2</A>,  , !<A HREF="#ZC1L702">ZC1L702</A>, <A HREF="#ZC1L703">ZC1L703</A>);


<P> --ZC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X18_Y8_N13
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[27]">ZC1_D_iw[27]</A> = DFFEAS(<A HREF="#ZC1L664">ZC1L664</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X18_Y8_N16
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[28]">ZC1_D_iw[28]</A> = DFFEAS(<A HREF="#ZC1L665">ZC1L665</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X16_Y8_N46
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[29]">ZC1_D_iw[29]</A> = DFFEAS(<A HREF="#ZC1L666">ZC1L666</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X16_Y8_N49
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[30]">ZC1_D_iw[30]</A> = DFFEAS(<A HREF="#ZC1L667">ZC1L667</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X16_Y8_N43
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[31]">ZC1_D_iw[31]</A> = DFFEAS(<A HREF="#ZC1L668">ZC1L668</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --FE1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[10] at M10K_X5_Y13_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[10]_PORT_A_data_in">FE1_q_a[10]_PORT_A_data_in</A> = <A HREF="#BC2L43">BC2L43</A>;
<P><A NAME="FE1_q_a[10]_PORT_A_data_in_reg">FE1_q_a[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[10]_PORT_A_data_in">FE1_q_a[10]_PORT_A_data_in</A>, FE1_q_a[10]_clock_0, , , FE1_q_a[10]_clock_enable_0);
<P><A NAME="FE1_q_a[10]_PORT_A_address">FE1_q_a[10]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[10]_PORT_A_address_reg">FE1_q_a[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[10]_PORT_A_address">FE1_q_a[10]_PORT_A_address</A>, FE1_q_a[10]_clock_0, , , FE1_q_a[10]_clock_enable_0);
<P><A NAME="FE1_q_a[10]_PORT_A_write_enable">FE1_q_a[10]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[10]_PORT_A_write_enable_reg">FE1_q_a[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[10]_PORT_A_write_enable">FE1_q_a[10]_PORT_A_write_enable</A>, FE1_q_a[10]_clock_0, , , FE1_q_a[10]_clock_enable_0);
<P><A NAME="FE1_q_a[10]_PORT_A_read_enable">FE1_q_a[10]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[10]_PORT_A_read_enable_reg">FE1_q_a[10]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[10]_PORT_A_read_enable">FE1_q_a[10]_PORT_A_read_enable</A>, FE1_q_a[10]_clock_0, , , FE1_q_a[10]_clock_enable_0);
<P><A NAME="FE1_q_a[10]_PORT_A_byte_mask">FE1_q_a[10]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[33]">BC2_src_data[33]</A>;
<P><A NAME="FE1_q_a[10]_PORT_A_byte_mask_reg">FE1_q_a[10]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[10]_PORT_A_byte_mask">FE1_q_a[10]_PORT_A_byte_mask</A>, FE1_q_a[10]_clock_0, , , FE1_q_a[10]_clock_enable_0);
<P><A NAME="FE1_q_a[10]_clock_0">FE1_q_a[10]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[10]_clock_enable_0">FE1_q_a[10]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[10]_PORT_A_data_out">FE1_q_a[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[10]_PORT_A_data_in_reg">FE1_q_a[10]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[10]_PORT_A_address_reg">FE1_q_a[10]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[10]_PORT_A_write_enable_reg">FE1_q_a[10]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[10]_PORT_A_read_enable_reg">FE1_q_a[10]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[10]_PORT_A_byte_mask_reg">FE1_q_a[10]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[10]_clock_0">FE1_q_a[10]_clock_0</A>, , <A HREF="#FE1_q_a[10]_clock_enable_0">FE1_q_a[10]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[10]">FE1_q_a[10]</A> = <A HREF="#FE1_q_a[10]_PORT_A_data_out">FE1_q_a[10]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[18] at M10K_X14_Y3_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[18]_PORT_A_data_in">FE1_q_a[18]_PORT_A_data_in</A> = <A HREF="#BC2L44">BC2L44</A>;
<P><A NAME="FE1_q_a[18]_PORT_A_data_in_reg">FE1_q_a[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[18]_PORT_A_data_in">FE1_q_a[18]_PORT_A_data_in</A>, FE1_q_a[18]_clock_0, , , FE1_q_a[18]_clock_enable_0);
<P><A NAME="FE1_q_a[18]_PORT_A_address">FE1_q_a[18]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[18]_PORT_A_address_reg">FE1_q_a[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[18]_PORT_A_address">FE1_q_a[18]_PORT_A_address</A>, FE1_q_a[18]_clock_0, , , FE1_q_a[18]_clock_enable_0);
<P><A NAME="FE1_q_a[18]_PORT_A_write_enable">FE1_q_a[18]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[18]_PORT_A_write_enable_reg">FE1_q_a[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[18]_PORT_A_write_enable">FE1_q_a[18]_PORT_A_write_enable</A>, FE1_q_a[18]_clock_0, , , FE1_q_a[18]_clock_enable_0);
<P><A NAME="FE1_q_a[18]_PORT_A_read_enable">FE1_q_a[18]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[18]_PORT_A_read_enable_reg">FE1_q_a[18]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[18]_PORT_A_read_enable">FE1_q_a[18]_PORT_A_read_enable</A>, FE1_q_a[18]_clock_0, , , FE1_q_a[18]_clock_enable_0);
<P><A NAME="FE1_q_a[18]_PORT_A_byte_mask">FE1_q_a[18]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[34]">BC2_src_data[34]</A>;
<P><A NAME="FE1_q_a[18]_PORT_A_byte_mask_reg">FE1_q_a[18]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[18]_PORT_A_byte_mask">FE1_q_a[18]_PORT_A_byte_mask</A>, FE1_q_a[18]_clock_0, , , FE1_q_a[18]_clock_enable_0);
<P><A NAME="FE1_q_a[18]_clock_0">FE1_q_a[18]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[18]_clock_enable_0">FE1_q_a[18]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[18]_PORT_A_data_out">FE1_q_a[18]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[18]_PORT_A_data_in_reg">FE1_q_a[18]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[18]_PORT_A_address_reg">FE1_q_a[18]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[18]_PORT_A_write_enable_reg">FE1_q_a[18]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[18]_PORT_A_read_enable_reg">FE1_q_a[18]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[18]_PORT_A_byte_mask_reg">FE1_q_a[18]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[18]_clock_0">FE1_q_a[18]_clock_0</A>, , <A HREF="#FE1_q_a[18]_clock_enable_0">FE1_q_a[18]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[18]">FE1_q_a[18]</A> = <A HREF="#FE1_q_a[18]_PORT_A_data_out">FE1_q_a[18]_PORT_A_data_out</A>[0];


<P> --ZC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X22_Y7_N49
<P> --register power-up is low

<P><A NAME="ZC1_F_pc[7]">ZC1_F_pc[7]</A> = DFFEAS(<A HREF="#ZC1L684">ZC1L684</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_W_valid">ZC1_W_valid</A>, <A HREF="#ZC1L14">ZC1L14</A>,  , !<A HREF="#ZC1L702">ZC1L702</A>, <A HREF="#ZC1L703">ZC1L703</A>);


<P> --ZC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X22_Y7_N52
<P> --register power-up is low

<P><A NAME="ZC1_F_pc[6]">ZC1_F_pc[6]</A> = DFFEAS(<A HREF="#ZC1L682">ZC1L682</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_W_valid">ZC1_W_valid</A>, <A HREF="#ZC1L18">ZC1L18</A>,  , !<A HREF="#ZC1L702">ZC1L702</A>, <A HREF="#ZC1L703">ZC1L703</A>);


<P> --ZC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X22_Y7_N43
<P> --register power-up is low

<P><A NAME="ZC1_F_pc[5]">ZC1_F_pc[5]</A> = DFFEAS(<A HREF="#ZC1L680">ZC1L680</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_W_valid">ZC1_W_valid</A>, <A HREF="#ZC1L22">ZC1L22</A>,  , !<A HREF="#ZC1L702">ZC1L702</A>, <A HREF="#ZC1L703">ZC1L703</A>);


<P> --FE1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[9] at M10K_X26_Y9_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[9]_PORT_A_data_in">FE1_q_a[9]_PORT_A_data_in</A> = <A HREF="#BC2L45">BC2L45</A>;
<P><A NAME="FE1_q_a[9]_PORT_A_data_in_reg">FE1_q_a[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[9]_PORT_A_data_in">FE1_q_a[9]_PORT_A_data_in</A>, FE1_q_a[9]_clock_0, , , FE1_q_a[9]_clock_enable_0);
<P><A NAME="FE1_q_a[9]_PORT_A_address">FE1_q_a[9]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[9]_PORT_A_address_reg">FE1_q_a[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[9]_PORT_A_address">FE1_q_a[9]_PORT_A_address</A>, FE1_q_a[9]_clock_0, , , FE1_q_a[9]_clock_enable_0);
<P><A NAME="FE1_q_a[9]_PORT_A_write_enable">FE1_q_a[9]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[9]_PORT_A_write_enable_reg">FE1_q_a[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[9]_PORT_A_write_enable">FE1_q_a[9]_PORT_A_write_enable</A>, FE1_q_a[9]_clock_0, , , FE1_q_a[9]_clock_enable_0);
<P><A NAME="FE1_q_a[9]_PORT_A_read_enable">FE1_q_a[9]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[9]_PORT_A_read_enable_reg">FE1_q_a[9]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[9]_PORT_A_read_enable">FE1_q_a[9]_PORT_A_read_enable</A>, FE1_q_a[9]_clock_0, , , FE1_q_a[9]_clock_enable_0);
<P><A NAME="FE1_q_a[9]_PORT_A_byte_mask">FE1_q_a[9]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[33]">BC2_src_data[33]</A>;
<P><A NAME="FE1_q_a[9]_PORT_A_byte_mask_reg">FE1_q_a[9]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[9]_PORT_A_byte_mask">FE1_q_a[9]_PORT_A_byte_mask</A>, FE1_q_a[9]_clock_0, , , FE1_q_a[9]_clock_enable_0);
<P><A NAME="FE1_q_a[9]_clock_0">FE1_q_a[9]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[9]_clock_enable_0">FE1_q_a[9]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[9]_PORT_A_data_out">FE1_q_a[9]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[9]_PORT_A_data_in_reg">FE1_q_a[9]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[9]_PORT_A_address_reg">FE1_q_a[9]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[9]_PORT_A_write_enable_reg">FE1_q_a[9]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[9]_PORT_A_read_enable_reg">FE1_q_a[9]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[9]_PORT_A_byte_mask_reg">FE1_q_a[9]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[9]_clock_0">FE1_q_a[9]_clock_0</A>, , <A HREF="#FE1_q_a[9]_clock_enable_0">FE1_q_a[9]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[9]">FE1_q_a[9]</A> = <A HREF="#FE1_q_a[9]_PORT_A_data_out">FE1_q_a[9]_PORT_A_data_out</A>[0];


<P> --ZC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X22_Y7_N25
<P> --register power-up is low

<P><A NAME="ZC1_F_pc[4]">ZC1_F_pc[4]</A> = DFFEAS(<A HREF="#ZC1L678">ZC1L678</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_W_valid">ZC1_W_valid</A>, <A HREF="#ZC1L30">ZC1L30</A>,  , !<A HREF="#ZC1L702">ZC1L702</A>, <A HREF="#ZC1L703">ZC1L703</A>);


<P> --FE1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[17] at M10K_X14_Y12_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[17]_PORT_A_data_in">FE1_q_a[17]_PORT_A_data_in</A> = <A HREF="#BC2L46">BC2L46</A>;
<P><A NAME="FE1_q_a[17]_PORT_A_data_in_reg">FE1_q_a[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[17]_PORT_A_data_in">FE1_q_a[17]_PORT_A_data_in</A>, FE1_q_a[17]_clock_0, , , FE1_q_a[17]_clock_enable_0);
<P><A NAME="FE1_q_a[17]_PORT_A_address">FE1_q_a[17]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[17]_PORT_A_address_reg">FE1_q_a[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[17]_PORT_A_address">FE1_q_a[17]_PORT_A_address</A>, FE1_q_a[17]_clock_0, , , FE1_q_a[17]_clock_enable_0);
<P><A NAME="FE1_q_a[17]_PORT_A_write_enable">FE1_q_a[17]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[17]_PORT_A_write_enable_reg">FE1_q_a[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[17]_PORT_A_write_enable">FE1_q_a[17]_PORT_A_write_enable</A>, FE1_q_a[17]_clock_0, , , FE1_q_a[17]_clock_enable_0);
<P><A NAME="FE1_q_a[17]_PORT_A_read_enable">FE1_q_a[17]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[17]_PORT_A_read_enable_reg">FE1_q_a[17]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[17]_PORT_A_read_enable">FE1_q_a[17]_PORT_A_read_enable</A>, FE1_q_a[17]_clock_0, , , FE1_q_a[17]_clock_enable_0);
<P><A NAME="FE1_q_a[17]_PORT_A_byte_mask">FE1_q_a[17]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[34]">BC2_src_data[34]</A>;
<P><A NAME="FE1_q_a[17]_PORT_A_byte_mask_reg">FE1_q_a[17]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[17]_PORT_A_byte_mask">FE1_q_a[17]_PORT_A_byte_mask</A>, FE1_q_a[17]_clock_0, , , FE1_q_a[17]_clock_enable_0);
<P><A NAME="FE1_q_a[17]_clock_0">FE1_q_a[17]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[17]_clock_enable_0">FE1_q_a[17]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[17]_PORT_A_data_out">FE1_q_a[17]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[17]_PORT_A_data_in_reg">FE1_q_a[17]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[17]_PORT_A_address_reg">FE1_q_a[17]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[17]_PORT_A_write_enable_reg">FE1_q_a[17]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[17]_PORT_A_read_enable_reg">FE1_q_a[17]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[17]_PORT_A_byte_mask_reg">FE1_q_a[17]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[17]_clock_0">FE1_q_a[17]_clock_0</A>, , <A HREF="#FE1_q_a[17]_clock_enable_0">FE1_q_a[17]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[17]">FE1_q_a[17]</A> = <A HREF="#FE1_q_a[17]_PORT_A_data_out">FE1_q_a[17]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[19] at M10K_X5_Y12_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[19]_PORT_A_data_in">FE1_q_a[19]_PORT_A_data_in</A> = <A HREF="#BC2L47">BC2L47</A>;
<P><A NAME="FE1_q_a[19]_PORT_A_data_in_reg">FE1_q_a[19]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[19]_PORT_A_data_in">FE1_q_a[19]_PORT_A_data_in</A>, FE1_q_a[19]_clock_0, , , FE1_q_a[19]_clock_enable_0);
<P><A NAME="FE1_q_a[19]_PORT_A_address">FE1_q_a[19]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[19]_PORT_A_address_reg">FE1_q_a[19]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[19]_PORT_A_address">FE1_q_a[19]_PORT_A_address</A>, FE1_q_a[19]_clock_0, , , FE1_q_a[19]_clock_enable_0);
<P><A NAME="FE1_q_a[19]_PORT_A_write_enable">FE1_q_a[19]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[19]_PORT_A_write_enable_reg">FE1_q_a[19]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[19]_PORT_A_write_enable">FE1_q_a[19]_PORT_A_write_enable</A>, FE1_q_a[19]_clock_0, , , FE1_q_a[19]_clock_enable_0);
<P><A NAME="FE1_q_a[19]_PORT_A_read_enable">FE1_q_a[19]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[19]_PORT_A_read_enable_reg">FE1_q_a[19]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[19]_PORT_A_read_enable">FE1_q_a[19]_PORT_A_read_enable</A>, FE1_q_a[19]_clock_0, , , FE1_q_a[19]_clock_enable_0);
<P><A NAME="FE1_q_a[19]_PORT_A_byte_mask">FE1_q_a[19]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[34]">BC2_src_data[34]</A>;
<P><A NAME="FE1_q_a[19]_PORT_A_byte_mask_reg">FE1_q_a[19]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[19]_PORT_A_byte_mask">FE1_q_a[19]_PORT_A_byte_mask</A>, FE1_q_a[19]_clock_0, , , FE1_q_a[19]_clock_enable_0);
<P><A NAME="FE1_q_a[19]_clock_0">FE1_q_a[19]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[19]_clock_enable_0">FE1_q_a[19]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[19]_PORT_A_data_out">FE1_q_a[19]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[19]_PORT_A_data_in_reg">FE1_q_a[19]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[19]_PORT_A_address_reg">FE1_q_a[19]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[19]_PORT_A_write_enable_reg">FE1_q_a[19]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[19]_PORT_A_read_enable_reg">FE1_q_a[19]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[19]_PORT_A_byte_mask_reg">FE1_q_a[19]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[19]_clock_0">FE1_q_a[19]_clock_0</A>, , <A HREF="#FE1_q_a[19]_clock_enable_0">FE1_q_a[19]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[19]">FE1_q_a[19]</A> = <A HREF="#FE1_q_a[19]_PORT_A_data_out">FE1_q_a[19]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[20] at M10K_X38_Y8_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[20]_PORT_A_data_in">FE1_q_a[20]_PORT_A_data_in</A> = <A HREF="#BC2L48">BC2L48</A>;
<P><A NAME="FE1_q_a[20]_PORT_A_data_in_reg">FE1_q_a[20]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[20]_PORT_A_data_in">FE1_q_a[20]_PORT_A_data_in</A>, FE1_q_a[20]_clock_0, , , FE1_q_a[20]_clock_enable_0);
<P><A NAME="FE1_q_a[20]_PORT_A_address">FE1_q_a[20]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[20]_PORT_A_address_reg">FE1_q_a[20]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[20]_PORT_A_address">FE1_q_a[20]_PORT_A_address</A>, FE1_q_a[20]_clock_0, , , FE1_q_a[20]_clock_enable_0);
<P><A NAME="FE1_q_a[20]_PORT_A_write_enable">FE1_q_a[20]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[20]_PORT_A_write_enable_reg">FE1_q_a[20]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[20]_PORT_A_write_enable">FE1_q_a[20]_PORT_A_write_enable</A>, FE1_q_a[20]_clock_0, , , FE1_q_a[20]_clock_enable_0);
<P><A NAME="FE1_q_a[20]_PORT_A_read_enable">FE1_q_a[20]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[20]_PORT_A_read_enable_reg">FE1_q_a[20]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[20]_PORT_A_read_enable">FE1_q_a[20]_PORT_A_read_enable</A>, FE1_q_a[20]_clock_0, , , FE1_q_a[20]_clock_enable_0);
<P><A NAME="FE1_q_a[20]_PORT_A_byte_mask">FE1_q_a[20]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[34]">BC2_src_data[34]</A>;
<P><A NAME="FE1_q_a[20]_PORT_A_byte_mask_reg">FE1_q_a[20]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[20]_PORT_A_byte_mask">FE1_q_a[20]_PORT_A_byte_mask</A>, FE1_q_a[20]_clock_0, , , FE1_q_a[20]_clock_enable_0);
<P><A NAME="FE1_q_a[20]_clock_0">FE1_q_a[20]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[20]_clock_enable_0">FE1_q_a[20]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[20]_PORT_A_data_out">FE1_q_a[20]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[20]_PORT_A_data_in_reg">FE1_q_a[20]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[20]_PORT_A_address_reg">FE1_q_a[20]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[20]_PORT_A_write_enable_reg">FE1_q_a[20]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[20]_PORT_A_read_enable_reg">FE1_q_a[20]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[20]_PORT_A_byte_mask_reg">FE1_q_a[20]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[20]_clock_0">FE1_q_a[20]_clock_0</A>, , <A HREF="#FE1_q_a[20]_clock_enable_0">FE1_q_a[20]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[20]">FE1_q_a[20]</A> = <A HREF="#FE1_q_a[20]_PORT_A_data_out">FE1_q_a[20]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[21] at M10K_X26_Y12_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[21]_PORT_A_data_in">FE1_q_a[21]_PORT_A_data_in</A> = <A HREF="#BC2L49">BC2L49</A>;
<P><A NAME="FE1_q_a[21]_PORT_A_data_in_reg">FE1_q_a[21]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[21]_PORT_A_data_in">FE1_q_a[21]_PORT_A_data_in</A>, FE1_q_a[21]_clock_0, , , FE1_q_a[21]_clock_enable_0);
<P><A NAME="FE1_q_a[21]_PORT_A_address">FE1_q_a[21]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[21]_PORT_A_address_reg">FE1_q_a[21]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[21]_PORT_A_address">FE1_q_a[21]_PORT_A_address</A>, FE1_q_a[21]_clock_0, , , FE1_q_a[21]_clock_enable_0);
<P><A NAME="FE1_q_a[21]_PORT_A_write_enable">FE1_q_a[21]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[21]_PORT_A_write_enable_reg">FE1_q_a[21]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[21]_PORT_A_write_enable">FE1_q_a[21]_PORT_A_write_enable</A>, FE1_q_a[21]_clock_0, , , FE1_q_a[21]_clock_enable_0);
<P><A NAME="FE1_q_a[21]_PORT_A_read_enable">FE1_q_a[21]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[21]_PORT_A_read_enable_reg">FE1_q_a[21]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[21]_PORT_A_read_enable">FE1_q_a[21]_PORT_A_read_enable</A>, FE1_q_a[21]_clock_0, , , FE1_q_a[21]_clock_enable_0);
<P><A NAME="FE1_q_a[21]_PORT_A_byte_mask">FE1_q_a[21]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[34]">BC2_src_data[34]</A>;
<P><A NAME="FE1_q_a[21]_PORT_A_byte_mask_reg">FE1_q_a[21]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[21]_PORT_A_byte_mask">FE1_q_a[21]_PORT_A_byte_mask</A>, FE1_q_a[21]_clock_0, , , FE1_q_a[21]_clock_enable_0);
<P><A NAME="FE1_q_a[21]_clock_0">FE1_q_a[21]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[21]_clock_enable_0">FE1_q_a[21]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[21]_PORT_A_data_out">FE1_q_a[21]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[21]_PORT_A_data_in_reg">FE1_q_a[21]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[21]_PORT_A_address_reg">FE1_q_a[21]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[21]_PORT_A_write_enable_reg">FE1_q_a[21]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[21]_PORT_A_read_enable_reg">FE1_q_a[21]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[21]_PORT_A_byte_mask_reg">FE1_q_a[21]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[21]_clock_0">FE1_q_a[21]_clock_0</A>, , <A HREF="#FE1_q_a[21]_clock_enable_0">FE1_q_a[21]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[21]">FE1_q_a[21]</A> = <A HREF="#FE1_q_a[21]_PORT_A_data_out">FE1_q_a[21]_PORT_A_data_out</A>[0];


<P> --ZC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X25_Y6_N1
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[18]">ZC1_E_shift_rot_result[18]</A> = DFFEAS(<A HREF="#ZC1L470">ZC1L470</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[18]">ZC1_E_src1[18]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --FE1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[6] at M10K_X38_Y9_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[6]_PORT_A_data_in">FE1_q_a[6]_PORT_A_data_in</A> = <A HREF="#BC2L50">BC2L50</A>;
<P><A NAME="FE1_q_a[6]_PORT_A_data_in_reg">FE1_q_a[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[6]_PORT_A_data_in">FE1_q_a[6]_PORT_A_data_in</A>, FE1_q_a[6]_clock_0, , , FE1_q_a[6]_clock_enable_0);
<P><A NAME="FE1_q_a[6]_PORT_A_address">FE1_q_a[6]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[6]_PORT_A_address_reg">FE1_q_a[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[6]_PORT_A_address">FE1_q_a[6]_PORT_A_address</A>, FE1_q_a[6]_clock_0, , , FE1_q_a[6]_clock_enable_0);
<P><A NAME="FE1_q_a[6]_PORT_A_write_enable">FE1_q_a[6]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[6]_PORT_A_write_enable_reg">FE1_q_a[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[6]_PORT_A_write_enable">FE1_q_a[6]_PORT_A_write_enable</A>, FE1_q_a[6]_clock_0, , , FE1_q_a[6]_clock_enable_0);
<P><A NAME="FE1_q_a[6]_PORT_A_read_enable">FE1_q_a[6]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[6]_PORT_A_read_enable_reg">FE1_q_a[6]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[6]_PORT_A_read_enable">FE1_q_a[6]_PORT_A_read_enable</A>, FE1_q_a[6]_clock_0, , , FE1_q_a[6]_clock_enable_0);
<P><A NAME="FE1_q_a[6]_PORT_A_byte_mask">FE1_q_a[6]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[32]">BC2_src_data[32]</A>;
<P><A NAME="FE1_q_a[6]_PORT_A_byte_mask_reg">FE1_q_a[6]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[6]_PORT_A_byte_mask">FE1_q_a[6]_PORT_A_byte_mask</A>, FE1_q_a[6]_clock_0, , , FE1_q_a[6]_clock_enable_0);
<P><A NAME="FE1_q_a[6]_clock_0">FE1_q_a[6]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[6]_clock_enable_0">FE1_q_a[6]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[6]_PORT_A_data_out">FE1_q_a[6]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[6]_PORT_A_data_in_reg">FE1_q_a[6]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[6]_PORT_A_address_reg">FE1_q_a[6]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[6]_PORT_A_write_enable_reg">FE1_q_a[6]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[6]_PORT_A_read_enable_reg">FE1_q_a[6]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[6]_PORT_A_byte_mask_reg">FE1_q_a[6]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[6]_clock_0">FE1_q_a[6]_clock_0</A>, , <A HREF="#FE1_q_a[6]_clock_enable_0">FE1_q_a[6]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[6]">FE1_q_a[6]</A> = <A HREF="#FE1_q_a[6]_PORT_A_data_out">FE1_q_a[6]_PORT_A_data_out</A>[0];


<P> --ZC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X22_Y7_N46
<P> --register power-up is low

<P><A NAME="ZC1_F_pc[0]">ZC1_F_pc[0]</A> = DFFEAS(<A HREF="#ZC1L671">ZC1L671</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_W_valid">ZC1_W_valid</A>, <A HREF="#ZC1L54">ZC1L54</A>,  , !<A HREF="#ZC1L702">ZC1L702</A>, <A HREF="#ZC1L703">ZC1L703</A>);


<P> --ZC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X22_Y7_N22
<P> --register power-up is low

<P><A NAME="ZC1_F_pc[1]">ZC1_F_pc[1]</A> = DFFEAS(<A HREF="#ZC1L673">ZC1L673</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_W_valid">ZC1_W_valid</A>, <A HREF="#ZC1L58">ZC1L58</A>,  , !<A HREF="#ZC1L702">ZC1L702</A>, <A HREF="#ZC1L703">ZC1L703</A>);


<P> --FE1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[7] at M10K_X26_Y4_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[7]_PORT_A_data_in">FE1_q_a[7]_PORT_A_data_in</A> = <A HREF="#BC2L51">BC2L51</A>;
<P><A NAME="FE1_q_a[7]_PORT_A_data_in_reg">FE1_q_a[7]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[7]_PORT_A_data_in">FE1_q_a[7]_PORT_A_data_in</A>, FE1_q_a[7]_clock_0, , , FE1_q_a[7]_clock_enable_0);
<P><A NAME="FE1_q_a[7]_PORT_A_address">FE1_q_a[7]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[7]_PORT_A_address_reg">FE1_q_a[7]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[7]_PORT_A_address">FE1_q_a[7]_PORT_A_address</A>, FE1_q_a[7]_clock_0, , , FE1_q_a[7]_clock_enable_0);
<P><A NAME="FE1_q_a[7]_PORT_A_write_enable">FE1_q_a[7]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[7]_PORT_A_write_enable_reg">FE1_q_a[7]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[7]_PORT_A_write_enable">FE1_q_a[7]_PORT_A_write_enable</A>, FE1_q_a[7]_clock_0, , , FE1_q_a[7]_clock_enable_0);
<P><A NAME="FE1_q_a[7]_PORT_A_read_enable">FE1_q_a[7]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[7]_PORT_A_read_enable_reg">FE1_q_a[7]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[7]_PORT_A_read_enable">FE1_q_a[7]_PORT_A_read_enable</A>, FE1_q_a[7]_clock_0, , , FE1_q_a[7]_clock_enable_0);
<P><A NAME="FE1_q_a[7]_PORT_A_byte_mask">FE1_q_a[7]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[32]">BC2_src_data[32]</A>;
<P><A NAME="FE1_q_a[7]_PORT_A_byte_mask_reg">FE1_q_a[7]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[7]_PORT_A_byte_mask">FE1_q_a[7]_PORT_A_byte_mask</A>, FE1_q_a[7]_clock_0, , , FE1_q_a[7]_clock_enable_0);
<P><A NAME="FE1_q_a[7]_clock_0">FE1_q_a[7]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[7]_clock_enable_0">FE1_q_a[7]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[7]_PORT_A_data_out">FE1_q_a[7]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[7]_PORT_A_data_in_reg">FE1_q_a[7]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[7]_PORT_A_address_reg">FE1_q_a[7]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[7]_PORT_A_write_enable_reg">FE1_q_a[7]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[7]_PORT_A_read_enable_reg">FE1_q_a[7]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[7]_PORT_A_byte_mask_reg">FE1_q_a[7]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[7]_clock_0">FE1_q_a[7]_clock_0</A>, , <A HREF="#FE1_q_a[7]_clock_enable_0">FE1_q_a[7]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[7]">FE1_q_a[7]</A> = <A HREF="#FE1_q_a[7]_PORT_A_data_out">FE1_q_a[7]_PORT_A_data_out</A>[0];


<P> --U1_avalon_readdata[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[1] at FF_X17_Y6_N2
<P> --register power-up is low

<P><A NAME="U1_avalon_readdata[1]">U1_avalon_readdata[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>, <A HREF="#HE1_q_a[1]">HE1_q_a[1]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, VCC);


<P> --UB1_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[1] at FF_X15_Y6_N22
<P> --register power-up is low

<P><A NAME="UB1_data_reg[1]">UB1_data_reg[1]</A> = DFFEAS(<A HREF="#UB1L21">UB1L21</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2_rp_valid">RB2_rp_valid</A>,  ,  , <A HREF="#UB1L2">UB1L2</A>,  );


<P> --VB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X11_Y6_N14
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[1]">VB1_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#VB1L5">VB1L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[1]">NB2_q_b[1]</A>,  ,  , <A HREF="#W1_read_0">W1_read_0</A>);


<P> --U1_avalon_readdata[2] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[2] at FF_X16_Y6_N8
<P> --register power-up is low

<P><A NAME="U1_avalon_readdata[2]">U1_avalon_readdata[2]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>, <A HREF="#HE1_q_a[2]">HE1_q_a[2]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, VCC);


<P> --UB1_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[2] at FF_X15_Y6_N25
<P> --register power-up is low

<P><A NAME="UB1_data_reg[2]">UB1_data_reg[2]</A> = DFFEAS(<A HREF="#UB1L22">UB1L22</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2_rp_valid">RB2_rp_valid</A>,  ,  , <A HREF="#UB1L2">UB1L2</A>,  );


<P> --VB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X9_Y6_N37
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[2]">VB1_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#VB1L7">VB1L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[2]">NB2_q_b[2]</A>,  ,  , <A HREF="#W1_read_0">W1_read_0</A>);


<P> --U1_avalon_readdata[3] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[3] at FF_X16_Y6_N14
<P> --register power-up is low

<P><A NAME="U1_avalon_readdata[3]">U1_avalon_readdata[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>, <A HREF="#HE1_q_a[3]">HE1_q_a[3]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, VCC);


<P> --UB1_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[3] at FF_X15_Y6_N28
<P> --register power-up is low

<P><A NAME="UB1_data_reg[3]">UB1_data_reg[3]</A> = DFFEAS(<A HREF="#UB1L23">UB1L23</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2_rp_valid">RB2_rp_valid</A>,  ,  , <A HREF="#UB1L2">UB1L2</A>,  );


<P> --VB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X9_Y6_N8
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[3]">VB1_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#VB1L9">VB1L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[3]">NB2_q_b[3]</A>,  ,  , <A HREF="#W1_read_0">W1_read_0</A>);


<P> --U1_avalon_readdata[4] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[4] at FF_X16_Y6_N55
<P> --register power-up is low

<P><A NAME="U1_avalon_readdata[4]">U1_avalon_readdata[4]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>, <A HREF="#HE1_q_a[4]">HE1_q_a[4]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, VCC);


<P> --UB1_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[4] at FF_X15_Y6_N56
<P> --register power-up is low

<P><A NAME="UB1_data_reg[4]">UB1_data_reg[4]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2_rp_valid">RB2_rp_valid</A>, <A HREF="#UB1L24">UB1L24</A>,  , <A HREF="#UB1L2">UB1L2</A>, VCC);


<P> --VB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X9_Y6_N26
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[4]">VB1_av_readdata_pre[4]</A> = DFFEAS(<A HREF="#VB1L11">VB1L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[4]">NB2_q_b[4]</A>,  ,  , <A HREF="#W1_read_0">W1_read_0</A>);


<P> --U1_avalon_readdata[5] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[5] at FF_X17_Y6_N43
<P> --register power-up is low

<P><A NAME="U1_avalon_readdata[5]">U1_avalon_readdata[5]</A> = DFFEAS(<A HREF="#U1L56">U1L56</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --UB1_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[5] at FF_X15_Y6_N58
<P> --register power-up is low

<P><A NAME="UB1_data_reg[5]">UB1_data_reg[5]</A> = DFFEAS(<A HREF="#UB1L25">UB1L25</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2_rp_valid">RB2_rp_valid</A>,  ,  , <A HREF="#UB1L2">UB1L2</A>,  );


<P> --VB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X11_Y6_N23
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[5]">VB1_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#VB1L13">VB1L13</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[5]">NB2_q_b[5]</A>,  ,  , <A HREF="#W1_read_0">W1_read_0</A>);


<P> --U1_avalon_readdata[6] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[6] at FF_X16_Y6_N50
<P> --register power-up is low

<P><A NAME="U1_avalon_readdata[6]">U1_avalon_readdata[6]</A> = DFFEAS(<A HREF="#U1L58">U1L58</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --UB1_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[6] at FF_X15_Y6_N5
<P> --register power-up is low

<P><A NAME="UB1_data_reg[6]">UB1_data_reg[6]</A> = DFFEAS(<A HREF="#UB1L26">UB1L26</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2_rp_valid">RB2_rp_valid</A>,  ,  , <A HREF="#UB1L2">UB1L2</A>,  );


<P> --VB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X9_Y6_N47
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[6]">VB1_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#VB1L15">VB1L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[6]">NB2_q_b[6]</A>,  ,  , <A HREF="#W1_read_0">W1_read_0</A>);


<P> --U1_avalon_readdata[7] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[7] at FF_X16_Y6_N40
<P> --register power-up is low

<P><A NAME="U1_avalon_readdata[7]">U1_avalon_readdata[7]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>, <A HREF="#HE1_q_a[7]">HE1_q_a[7]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, VCC);


<P> --UB1_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[7] at FF_X15_Y6_N19
<P> --register power-up is low

<P><A NAME="UB1_data_reg[7]">UB1_data_reg[7]</A> = DFFEAS(<A HREF="#UB1L27">UB1L27</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2_rp_valid">RB2_rp_valid</A>,  ,  , <A HREF="#UB1L2">UB1L2</A>,  );


<P> --VB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X11_Y6_N49
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[7]">VB1_av_readdata_pre[7]</A> = DFFEAS(<A HREF="#VB1L17">VB1L17</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[7]">NB2_q_b[7]</A>,  ,  , <A HREF="#W1_read_0">W1_read_0</A>);


<P> --U1_avalon_readdata[8] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[8] at FF_X15_Y8_N5
<P> --register power-up is low

<P><A NAME="U1_avalon_readdata[8]">U1_avalon_readdata[8]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>, <A HREF="#HE1_q_a[8]">HE1_q_a[8]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, VCC);


<P> --UB1_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[8] at FF_X15_Y6_N52
<P> --register power-up is low

<P><A NAME="UB1_data_reg[8]">UB1_data_reg[8]</A> = DFFEAS(<A HREF="#UB1L28">UB1L28</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2_rp_valid">RB2_rp_valid</A>,  ,  , <A HREF="#UB1L2">UB1L2</A>,  );


<P> --CD1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X8_Y6_N49
<P> --register power-up is low

<P><A NAME="CD1_readdata[4]">CD1_readdata[4]</A> = DFFEAS(<A HREF="#CD1L25">CD1L25</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[4]">EE1_q_a[4]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --CD1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X9_Y5_N53
<P> --register power-up is low

<P><A NAME="CD1_readdata[2]">CD1_readdata[2]</A> = DFFEAS(<A HREF="#CD1L82">CD1L82</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[2]">EE1_q_a[2]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --CD1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X9_Y5_N49
<P> --register power-up is low

<P><A NAME="CD1_readdata[3]">CD1_readdata[3]</A> = DFFEAS(<A HREF="#CD1L83">CD1L83</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[3]">EE1_q_a[3]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --U1_avalon_readdata[9] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[9] at FF_X17_Y6_N25
<P> --register power-up is low

<P><A NAME="U1_avalon_readdata[9]">U1_avalon_readdata[9]</A> = DFFEAS(<A HREF="#U1L62">U1L62</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --UB1_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[9] at FF_X15_Y6_N7
<P> --register power-up is low

<P><A NAME="UB1_data_reg[9]">UB1_data_reg[9]</A> = DFFEAS(<A HREF="#UB1L29">UB1L29</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2_rp_valid">RB2_rp_valid</A>,  ,  , <A HREF="#UB1L2">UB1L2</A>,  );


<P> --DB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X3_Y1_N19
<P> --register power-up is low

<P><A NAME="DB1_count[7]">DB1_count[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L15">DB1L15</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, <A HREF="#DB1L63">DB1L63</A>);


<P> --WD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X1_Y5_N59
<P> --register power-up is low

<P><A NAME="WD1_sr[4]">WD1_sr[4]</A> = DFFEAS(<A HREF="#WD1L61">WD1L61</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L22">WD1L22</A>,  ,  , <A HREF="#WD1L21">WD1L21</A>,  );


<P> --JD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X2_Y5_N46
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[2]">JD1_break_readreg[2]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[2]">VD1_jdo[2]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --TD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X4_Y5_N47
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[2]">TD1_MonDReg[2]</A> = DFFEAS(<A HREF="#TD1L54">TD1L54</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[2]">EE1_q_a[2]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --TD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X7_Y5_N40
<P> --register power-up is low

<P><A NAME="TD1_MonAReg[5]">TD1_MonAReg[5]</A> = DFFEAS(<A HREF="#TD1L23">TD1L23</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1L63">VD1L63</A>, <A HREF="#VD1_jdo[29]">VD1_jdo[29]</A>,  ,  , <A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A>);


<P> --TD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X7_Y5_N43
<P> --register power-up is low

<P><A NAME="TD1_MonAReg[6]">TD1_MonAReg[6]</A> = DFFEAS(<A HREF="#TD1L27">TD1L27</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1L63">VD1L63</A>, <A HREF="#VD1_jdo[30]">VD1_jdo[30]</A>,  ,  , <A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A>);


<P> --TD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X7_Y5_N46
<P> --register power-up is low

<P><A NAME="TD1_MonAReg[7]">TD1_MonAReg[7]</A> = DFFEAS(<A HREF="#TD1L31">TD1L31</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1L63">VD1L63</A>, <A HREF="#VD1_jdo[31]">VD1_jdo[31]</A>,  ,  , <A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A>);


<P> --TD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X7_Y5_N49
<P> --register power-up is low

<P><A NAME="TD1_MonAReg[8]">TD1_MonAReg[8]</A> = DFFEAS(<A HREF="#TD1L35">TD1L35</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1L63">VD1L63</A>, <A HREF="#VD1_jdo[32]">VD1_jdo[32]</A>,  ,  , <A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A>);


<P> --TD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X7_Y5_N52
<P> --register power-up is low

<P><A NAME="TD1_MonAReg[9]">TD1_MonAReg[9]</A> = DFFEAS(<A HREF="#TD1L19">TD1L19</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1L63">VD1L63</A>, <A HREF="#VD1_jdo[33]">VD1_jdo[33]</A>,  ,  , <A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A>);


<P> --TD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at LABCELL_X7_Y5_N30
<P><A NAME="TD1L7_adder_eqn">TD1L7_adder_eqn</A> = ( <A HREF="#TD1_MonAReg[2]">TD1_MonAReg[2]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TD1L7">TD1L7</A> = SUM(<A HREF="#TD1L7_adder_eqn">TD1L7_adder_eqn</A>);

<P> --TD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at LABCELL_X7_Y5_N30
<P><A NAME="TD1L8_adder_eqn">TD1L8_adder_eqn</A> = ( <A HREF="#TD1_MonAReg[2]">TD1_MonAReg[2]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="TD1L8">TD1L8</A> = CARRY(<A HREF="#TD1L8_adder_eqn">TD1L8_adder_eqn</A>);


<P> --TD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at LABCELL_X7_Y5_N36
<P><A NAME="TD1L11_adder_eqn">TD1L11_adder_eqn</A> = ( <A HREF="#TD1_MonAReg[4]">TD1_MonAReg[4]</A> ) + ( GND ) + ( <A HREF="#TD1L16">TD1L16</A> );
<P><A NAME="TD1L11">TD1L11</A> = SUM(<A HREF="#TD1L11_adder_eqn">TD1L11_adder_eqn</A>);

<P> --TD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at LABCELL_X7_Y5_N36
<P><A NAME="TD1L12_adder_eqn">TD1L12_adder_eqn</A> = ( <A HREF="#TD1_MonAReg[4]">TD1_MonAReg[4]</A> ) + ( GND ) + ( <A HREF="#TD1L16">TD1L16</A> );
<P><A NAME="TD1L12">TD1L12</A> = CARRY(<A HREF="#TD1L12_adder_eqn">TD1L12_adder_eqn</A>);


<P> --TD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at LABCELL_X7_Y5_N33
<P><A NAME="TD1L15_adder_eqn">TD1L15_adder_eqn</A> = ( <A HREF="#TD1_MonAReg[3]">TD1_MonAReg[3]</A> ) + ( GND ) + ( <A HREF="#TD1L8">TD1L8</A> );
<P><A NAME="TD1L15">TD1L15</A> = SUM(<A HREF="#TD1L15_adder_eqn">TD1L15_adder_eqn</A>);

<P> --TD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at LABCELL_X7_Y5_N33
<P><A NAME="TD1L16_adder_eqn">TD1L16_adder_eqn</A> = ( <A HREF="#TD1_MonAReg[3]">TD1_MonAReg[3]</A> ) + ( GND ) + ( <A HREF="#TD1L8">TD1L8</A> );
<P><A NAME="TD1L16">TD1L16</A> = CARRY(<A HREF="#TD1L16_adder_eqn">TD1L16_adder_eqn</A>);


<P> --HE1_q_a[0] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[0] at M10K_X14_Y4_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 5
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="HE1_q_a[0]_PORT_A_data_in">HE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#U1_write_data[0]">U1_write_data[0]</A>, <A HREF="#U1_write_data[1]">U1_write_data[1]</A>, <A HREF="#U1_write_data[2]">U1_write_data[2]</A>, <A HREF="#U1_write_data[3]">U1_write_data[3]</A>, <A HREF="#U1_write_data[4]">U1_write_data[4]</A>);
<P><A NAME="HE1_q_a[0]_PORT_A_data_in_reg">HE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_data_in">HE1_q_a[0]_PORT_A_data_in</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_PORT_A_address">HE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#U1_byte_enable[1]">U1_byte_enable[1]</A>, <A HREF="#U1_address[1]">U1_address[1]</A>, <A HREF="#U1_address[2]">U1_address[2]</A>, <A HREF="#U1_address[3]">U1_address[3]</A>, <A HREF="#U1_address[4]">U1_address[4]</A>, <A HREF="#U1_address[5]">U1_address[5]</A>, <A HREF="#U1_address[6]">U1_address[6]</A>, <A HREF="#U1_address[7]">U1_address[7]</A>, <A HREF="#U1_address[8]">U1_address[8]</A>, <A HREF="#U1_address[9]">U1_address[9]</A>, <A HREF="#U1_address[10]">U1_address[10]</A>);
<P><A NAME="HE1_q_a[0]_PORT_A_address_reg">HE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_address">HE1_q_a[0]_PORT_A_address</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_PORT_A_write_enable">HE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#E1_ram_wren">E1_ram_wren</A>;
<P><A NAME="HE1_q_a[0]_PORT_A_write_enable_reg">HE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_write_enable">HE1_q_a[0]_PORT_A_write_enable</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_PORT_A_read_enable">HE1_q_a[0]_PORT_A_read_enable</A> = VCC;
<P><A NAME="HE1_q_a[0]_PORT_A_read_enable_reg">HE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_read_enable">HE1_q_a[0]_PORT_A_read_enable</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_clock_0">HE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="HE1_q_a[0]_PORT_A_data_out">HE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#HE1_q_a[0]_PORT_A_data_in_reg">HE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#HE1_q_a[0]_PORT_A_address_reg">HE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#HE1_q_a[0]_PORT_A_write_enable_reg">HE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#HE1_q_a[0]_PORT_A_read_enable_reg">HE1_q_a[0]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#HE1_q_a[0]_clock_0">HE1_q_a[0]_clock_0</A>, , , , , , , );
<P><A NAME="HE1_q_a[0]_PORT_A_data_out_reg">HE1_q_a[0]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_data_out">HE1_q_a[0]_PORT_A_data_out</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]">HE1_q_a[0]</A> = <A HREF="#HE1_q_a[0]_PORT_A_data_out_reg">HE1_q_a[0]_PORT_A_data_out_reg</A>[0];

<P> --HE1_q_a[4] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[4] at M10K_X14_Y4_N0
<P><A NAME="HE1_q_a[0]_PORT_A_data_in">HE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#U1_write_data[0]">U1_write_data[0]</A>, <A HREF="#U1_write_data[1]">U1_write_data[1]</A>, <A HREF="#U1_write_data[2]">U1_write_data[2]</A>, <A HREF="#U1_write_data[3]">U1_write_data[3]</A>, <A HREF="#U1_write_data[4]">U1_write_data[4]</A>);
<P><A NAME="HE1_q_a[0]_PORT_A_data_in_reg">HE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_data_in">HE1_q_a[0]_PORT_A_data_in</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_PORT_A_address">HE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#U1_byte_enable[1]">U1_byte_enable[1]</A>, <A HREF="#U1_address[1]">U1_address[1]</A>, <A HREF="#U1_address[2]">U1_address[2]</A>, <A HREF="#U1_address[3]">U1_address[3]</A>, <A HREF="#U1_address[4]">U1_address[4]</A>, <A HREF="#U1_address[5]">U1_address[5]</A>, <A HREF="#U1_address[6]">U1_address[6]</A>, <A HREF="#U1_address[7]">U1_address[7]</A>, <A HREF="#U1_address[8]">U1_address[8]</A>, <A HREF="#U1_address[9]">U1_address[9]</A>, <A HREF="#U1_address[10]">U1_address[10]</A>);
<P><A NAME="HE1_q_a[0]_PORT_A_address_reg">HE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_address">HE1_q_a[0]_PORT_A_address</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_PORT_A_write_enable">HE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#E1_ram_wren">E1_ram_wren</A>;
<P><A NAME="HE1_q_a[0]_PORT_A_write_enable_reg">HE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_write_enable">HE1_q_a[0]_PORT_A_write_enable</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_PORT_A_read_enable">HE1_q_a[0]_PORT_A_read_enable</A> = VCC;
<P><A NAME="HE1_q_a[0]_PORT_A_read_enable_reg">HE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_read_enable">HE1_q_a[0]_PORT_A_read_enable</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_clock_0">HE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="HE1_q_a[0]_PORT_A_data_out">HE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#HE1_q_a[0]_PORT_A_data_in_reg">HE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#HE1_q_a[0]_PORT_A_address_reg">HE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#HE1_q_a[0]_PORT_A_write_enable_reg">HE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#HE1_q_a[0]_PORT_A_read_enable_reg">HE1_q_a[0]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#HE1_q_a[0]_clock_0">HE1_q_a[0]_clock_0</A>, , , , , , , );
<P><A NAME="HE1_q_a[0]_PORT_A_data_out_reg">HE1_q_a[0]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_data_out">HE1_q_a[0]_PORT_A_data_out</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[4]">HE1_q_a[4]</A> = <A HREF="#HE1_q_a[0]_PORT_A_data_out_reg">HE1_q_a[0]_PORT_A_data_out_reg</A>[4];

<P> --HE1_q_a[3] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[3] at M10K_X14_Y4_N0
<P><A NAME="HE1_q_a[0]_PORT_A_data_in">HE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#U1_write_data[0]">U1_write_data[0]</A>, <A HREF="#U1_write_data[1]">U1_write_data[1]</A>, <A HREF="#U1_write_data[2]">U1_write_data[2]</A>, <A HREF="#U1_write_data[3]">U1_write_data[3]</A>, <A HREF="#U1_write_data[4]">U1_write_data[4]</A>);
<P><A NAME="HE1_q_a[0]_PORT_A_data_in_reg">HE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_data_in">HE1_q_a[0]_PORT_A_data_in</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_PORT_A_address">HE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#U1_byte_enable[1]">U1_byte_enable[1]</A>, <A HREF="#U1_address[1]">U1_address[1]</A>, <A HREF="#U1_address[2]">U1_address[2]</A>, <A HREF="#U1_address[3]">U1_address[3]</A>, <A HREF="#U1_address[4]">U1_address[4]</A>, <A HREF="#U1_address[5]">U1_address[5]</A>, <A HREF="#U1_address[6]">U1_address[6]</A>, <A HREF="#U1_address[7]">U1_address[7]</A>, <A HREF="#U1_address[8]">U1_address[8]</A>, <A HREF="#U1_address[9]">U1_address[9]</A>, <A HREF="#U1_address[10]">U1_address[10]</A>);
<P><A NAME="HE1_q_a[0]_PORT_A_address_reg">HE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_address">HE1_q_a[0]_PORT_A_address</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_PORT_A_write_enable">HE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#E1_ram_wren">E1_ram_wren</A>;
<P><A NAME="HE1_q_a[0]_PORT_A_write_enable_reg">HE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_write_enable">HE1_q_a[0]_PORT_A_write_enable</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_PORT_A_read_enable">HE1_q_a[0]_PORT_A_read_enable</A> = VCC;
<P><A NAME="HE1_q_a[0]_PORT_A_read_enable_reg">HE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_read_enable">HE1_q_a[0]_PORT_A_read_enable</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_clock_0">HE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="HE1_q_a[0]_PORT_A_data_out">HE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#HE1_q_a[0]_PORT_A_data_in_reg">HE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#HE1_q_a[0]_PORT_A_address_reg">HE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#HE1_q_a[0]_PORT_A_write_enable_reg">HE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#HE1_q_a[0]_PORT_A_read_enable_reg">HE1_q_a[0]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#HE1_q_a[0]_clock_0">HE1_q_a[0]_clock_0</A>, , , , , , , );
<P><A NAME="HE1_q_a[0]_PORT_A_data_out_reg">HE1_q_a[0]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_data_out">HE1_q_a[0]_PORT_A_data_out</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[3]">HE1_q_a[3]</A> = <A HREF="#HE1_q_a[0]_PORT_A_data_out_reg">HE1_q_a[0]_PORT_A_data_out_reg</A>[3];

<P> --HE1_q_a[2] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[2] at M10K_X14_Y4_N0
<P><A NAME="HE1_q_a[0]_PORT_A_data_in">HE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#U1_write_data[0]">U1_write_data[0]</A>, <A HREF="#U1_write_data[1]">U1_write_data[1]</A>, <A HREF="#U1_write_data[2]">U1_write_data[2]</A>, <A HREF="#U1_write_data[3]">U1_write_data[3]</A>, <A HREF="#U1_write_data[4]">U1_write_data[4]</A>);
<P><A NAME="HE1_q_a[0]_PORT_A_data_in_reg">HE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_data_in">HE1_q_a[0]_PORT_A_data_in</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_PORT_A_address">HE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#U1_byte_enable[1]">U1_byte_enable[1]</A>, <A HREF="#U1_address[1]">U1_address[1]</A>, <A HREF="#U1_address[2]">U1_address[2]</A>, <A HREF="#U1_address[3]">U1_address[3]</A>, <A HREF="#U1_address[4]">U1_address[4]</A>, <A HREF="#U1_address[5]">U1_address[5]</A>, <A HREF="#U1_address[6]">U1_address[6]</A>, <A HREF="#U1_address[7]">U1_address[7]</A>, <A HREF="#U1_address[8]">U1_address[8]</A>, <A HREF="#U1_address[9]">U1_address[9]</A>, <A HREF="#U1_address[10]">U1_address[10]</A>);
<P><A NAME="HE1_q_a[0]_PORT_A_address_reg">HE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_address">HE1_q_a[0]_PORT_A_address</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_PORT_A_write_enable">HE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#E1_ram_wren">E1_ram_wren</A>;
<P><A NAME="HE1_q_a[0]_PORT_A_write_enable_reg">HE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_write_enable">HE1_q_a[0]_PORT_A_write_enable</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_PORT_A_read_enable">HE1_q_a[0]_PORT_A_read_enable</A> = VCC;
<P><A NAME="HE1_q_a[0]_PORT_A_read_enable_reg">HE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_read_enable">HE1_q_a[0]_PORT_A_read_enable</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_clock_0">HE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="HE1_q_a[0]_PORT_A_data_out">HE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#HE1_q_a[0]_PORT_A_data_in_reg">HE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#HE1_q_a[0]_PORT_A_address_reg">HE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#HE1_q_a[0]_PORT_A_write_enable_reg">HE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#HE1_q_a[0]_PORT_A_read_enable_reg">HE1_q_a[0]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#HE1_q_a[0]_clock_0">HE1_q_a[0]_clock_0</A>, , , , , , , );
<P><A NAME="HE1_q_a[0]_PORT_A_data_out_reg">HE1_q_a[0]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_data_out">HE1_q_a[0]_PORT_A_data_out</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[2]">HE1_q_a[2]</A> = <A HREF="#HE1_q_a[0]_PORT_A_data_out_reg">HE1_q_a[0]_PORT_A_data_out_reg</A>[2];

<P> --HE1_q_a[1] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[1] at M10K_X14_Y4_N0
<P><A NAME="HE1_q_a[0]_PORT_A_data_in">HE1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#U1_write_data[0]">U1_write_data[0]</A>, <A HREF="#U1_write_data[1]">U1_write_data[1]</A>, <A HREF="#U1_write_data[2]">U1_write_data[2]</A>, <A HREF="#U1_write_data[3]">U1_write_data[3]</A>, <A HREF="#U1_write_data[4]">U1_write_data[4]</A>);
<P><A NAME="HE1_q_a[0]_PORT_A_data_in_reg">HE1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_data_in">HE1_q_a[0]_PORT_A_data_in</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_PORT_A_address">HE1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#U1_byte_enable[1]">U1_byte_enable[1]</A>, <A HREF="#U1_address[1]">U1_address[1]</A>, <A HREF="#U1_address[2]">U1_address[2]</A>, <A HREF="#U1_address[3]">U1_address[3]</A>, <A HREF="#U1_address[4]">U1_address[4]</A>, <A HREF="#U1_address[5]">U1_address[5]</A>, <A HREF="#U1_address[6]">U1_address[6]</A>, <A HREF="#U1_address[7]">U1_address[7]</A>, <A HREF="#U1_address[8]">U1_address[8]</A>, <A HREF="#U1_address[9]">U1_address[9]</A>, <A HREF="#U1_address[10]">U1_address[10]</A>);
<P><A NAME="HE1_q_a[0]_PORT_A_address_reg">HE1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_address">HE1_q_a[0]_PORT_A_address</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_PORT_A_write_enable">HE1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#E1_ram_wren">E1_ram_wren</A>;
<P><A NAME="HE1_q_a[0]_PORT_A_write_enable_reg">HE1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_write_enable">HE1_q_a[0]_PORT_A_write_enable</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_PORT_A_read_enable">HE1_q_a[0]_PORT_A_read_enable</A> = VCC;
<P><A NAME="HE1_q_a[0]_PORT_A_read_enable_reg">HE1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_read_enable">HE1_q_a[0]_PORT_A_read_enable</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[0]_clock_0">HE1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="HE1_q_a[0]_PORT_A_data_out">HE1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#HE1_q_a[0]_PORT_A_data_in_reg">HE1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#HE1_q_a[0]_PORT_A_address_reg">HE1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#HE1_q_a[0]_PORT_A_write_enable_reg">HE1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#HE1_q_a[0]_PORT_A_read_enable_reg">HE1_q_a[0]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#HE1_q_a[0]_clock_0">HE1_q_a[0]_clock_0</A>, , , , , , , );
<P><A NAME="HE1_q_a[0]_PORT_A_data_out_reg">HE1_q_a[0]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#HE1_q_a[0]_PORT_A_data_out">HE1_q_a[0]_PORT_A_data_out</A>, HE1_q_a[0]_clock_0, , , );
<P><A NAME="HE1_q_a[1]">HE1_q_a[1]</A> = <A HREF="#HE1_q_a[0]_PORT_A_data_out_reg">HE1_q_a[0]_PORT_A_data_out_reg</A>[1];


<P> --NB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X5_Y6_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#DB1_wdata[0]">DB1_wdata[0]</A>, <A HREF="#DB1_wdata[1]">DB1_wdata[1]</A>, <A HREF="#DB1_wdata[2]">DB1_wdata[2]</A>, <A HREF="#DB1_wdata[3]">DB1_wdata[3]</A>, <A HREF="#DB1_wdata[4]">DB1_wdata[4]</A>, <A HREF="#DB1_wdata[5]">DB1_wdata[5]</A>, <A HREF="#DB1_wdata[6]">DB1_wdata[6]</A>, <A HREF="#DB1_wdata[7]">DB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A> = <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A> = <A HREF="#W1L72">W1L72</A>;
<P><A NAME="NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A>, <A HREF="#NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A>, <A HREF="#NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A>, <A HREF="#NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[0]">NB2_q_b[0]</A> = <A HREF="#NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A>[0];

<P> --NB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X5_Y6_N0
<P><A NAME="NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#DB1_wdata[0]">DB1_wdata[0]</A>, <A HREF="#DB1_wdata[1]">DB1_wdata[1]</A>, <A HREF="#DB1_wdata[2]">DB1_wdata[2]</A>, <A HREF="#DB1_wdata[3]">DB1_wdata[3]</A>, <A HREF="#DB1_wdata[4]">DB1_wdata[4]</A>, <A HREF="#DB1_wdata[5]">DB1_wdata[5]</A>, <A HREF="#DB1_wdata[6]">DB1_wdata[6]</A>, <A HREF="#DB1_wdata[7]">DB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A> = <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A> = <A HREF="#W1L72">W1L72</A>;
<P><A NAME="NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A>, <A HREF="#NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A>, <A HREF="#NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A>, <A HREF="#NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[7]">NB2_q_b[7]</A> = <A HREF="#NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A>[7];

<P> --NB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X5_Y6_N0
<P><A NAME="NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#DB1_wdata[0]">DB1_wdata[0]</A>, <A HREF="#DB1_wdata[1]">DB1_wdata[1]</A>, <A HREF="#DB1_wdata[2]">DB1_wdata[2]</A>, <A HREF="#DB1_wdata[3]">DB1_wdata[3]</A>, <A HREF="#DB1_wdata[4]">DB1_wdata[4]</A>, <A HREF="#DB1_wdata[5]">DB1_wdata[5]</A>, <A HREF="#DB1_wdata[6]">DB1_wdata[6]</A>, <A HREF="#DB1_wdata[7]">DB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A> = <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A> = <A HREF="#W1L72">W1L72</A>;
<P><A NAME="NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A>, <A HREF="#NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A>, <A HREF="#NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A>, <A HREF="#NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[6]">NB2_q_b[6]</A> = <A HREF="#NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A>[6];

<P> --NB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X5_Y6_N0
<P><A NAME="NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#DB1_wdata[0]">DB1_wdata[0]</A>, <A HREF="#DB1_wdata[1]">DB1_wdata[1]</A>, <A HREF="#DB1_wdata[2]">DB1_wdata[2]</A>, <A HREF="#DB1_wdata[3]">DB1_wdata[3]</A>, <A HREF="#DB1_wdata[4]">DB1_wdata[4]</A>, <A HREF="#DB1_wdata[5]">DB1_wdata[5]</A>, <A HREF="#DB1_wdata[6]">DB1_wdata[6]</A>, <A HREF="#DB1_wdata[7]">DB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A> = <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A> = <A HREF="#W1L72">W1L72</A>;
<P><A NAME="NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A>, <A HREF="#NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A>, <A HREF="#NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A>, <A HREF="#NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[5]">NB2_q_b[5]</A> = <A HREF="#NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A>[5];

<P> --NB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X5_Y6_N0
<P><A NAME="NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#DB1_wdata[0]">DB1_wdata[0]</A>, <A HREF="#DB1_wdata[1]">DB1_wdata[1]</A>, <A HREF="#DB1_wdata[2]">DB1_wdata[2]</A>, <A HREF="#DB1_wdata[3]">DB1_wdata[3]</A>, <A HREF="#DB1_wdata[4]">DB1_wdata[4]</A>, <A HREF="#DB1_wdata[5]">DB1_wdata[5]</A>, <A HREF="#DB1_wdata[6]">DB1_wdata[6]</A>, <A HREF="#DB1_wdata[7]">DB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A> = <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A> = <A HREF="#W1L72">W1L72</A>;
<P><A NAME="NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A>, <A HREF="#NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A>, <A HREF="#NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A>, <A HREF="#NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[4]">NB2_q_b[4]</A> = <A HREF="#NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A>[4];

<P> --NB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X5_Y6_N0
<P><A NAME="NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#DB1_wdata[0]">DB1_wdata[0]</A>, <A HREF="#DB1_wdata[1]">DB1_wdata[1]</A>, <A HREF="#DB1_wdata[2]">DB1_wdata[2]</A>, <A HREF="#DB1_wdata[3]">DB1_wdata[3]</A>, <A HREF="#DB1_wdata[4]">DB1_wdata[4]</A>, <A HREF="#DB1_wdata[5]">DB1_wdata[5]</A>, <A HREF="#DB1_wdata[6]">DB1_wdata[6]</A>, <A HREF="#DB1_wdata[7]">DB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A> = <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A> = <A HREF="#W1L72">W1L72</A>;
<P><A NAME="NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A>, <A HREF="#NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A>, <A HREF="#NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A>, <A HREF="#NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[3]">NB2_q_b[3]</A> = <A HREF="#NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A>[3];

<P> --NB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X5_Y6_N0
<P><A NAME="NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#DB1_wdata[0]">DB1_wdata[0]</A>, <A HREF="#DB1_wdata[1]">DB1_wdata[1]</A>, <A HREF="#DB1_wdata[2]">DB1_wdata[2]</A>, <A HREF="#DB1_wdata[3]">DB1_wdata[3]</A>, <A HREF="#DB1_wdata[4]">DB1_wdata[4]</A>, <A HREF="#DB1_wdata[5]">DB1_wdata[5]</A>, <A HREF="#DB1_wdata[6]">DB1_wdata[6]</A>, <A HREF="#DB1_wdata[7]">DB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A> = <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A> = <A HREF="#W1L72">W1L72</A>;
<P><A NAME="NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A>, <A HREF="#NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A>, <A HREF="#NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A>, <A HREF="#NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[2]">NB2_q_b[2]</A> = <A HREF="#NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A>[2];

<P> --NB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X5_Y6_N0
<P><A NAME="NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#DB1_wdata[0]">DB1_wdata[0]</A>, <A HREF="#DB1_wdata[1]">DB1_wdata[1]</A>, <A HREF="#DB1_wdata[2]">DB1_wdata[2]</A>, <A HREF="#DB1_wdata[3]">DB1_wdata[3]</A>, <A HREF="#DB1_wdata[4]">DB1_wdata[4]</A>, <A HREF="#DB1_wdata[5]">DB1_wdata[5]</A>, <A HREF="#DB1_wdata[6]">DB1_wdata[6]</A>, <A HREF="#DB1_wdata[7]">DB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A> = <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A> = <A HREF="#W1L72">W1L72</A>;
<P><A NAME="NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A>, <A HREF="#NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A>, <A HREF="#NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A>, <A HREF="#NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[1]">NB2_q_b[1]</A> = <A HREF="#NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A>[1];


<P> --ZC1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77 at MLABCELL_X28_Y6_N36
<P><A NAME="ZC1L138_adder_eqn">ZC1L138_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_invert_arith_src_msb">ZC1_E_invert_arith_src_msb</A> $ (<A HREF="#ZC1_E_src2[31]">ZC1_E_src2[31]</A>)) ) + ( !<A HREF="#ZC1_E_invert_arith_src_msb">ZC1_E_invert_arith_src_msb</A> $ (!<A HREF="#ZC1_E_src1[31]">ZC1_E_src1[31]</A>) ) + ( <A HREF="#ZC1L143">ZC1L143</A> );
<P><A NAME="ZC1L138">ZC1L138</A> = SUM(<A HREF="#ZC1L138_adder_eqn">ZC1L138_adder_eqn</A>);

<P> --ZC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at MLABCELL_X28_Y6_N36
<P><A NAME="ZC1L139_adder_eqn">ZC1L139_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_invert_arith_src_msb">ZC1_E_invert_arith_src_msb</A> $ (<A HREF="#ZC1_E_src2[31]">ZC1_E_src2[31]</A>)) ) + ( !<A HREF="#ZC1_E_invert_arith_src_msb">ZC1_E_invert_arith_src_msb</A> $ (!<A HREF="#ZC1_E_src1[31]">ZC1_E_src1[31]</A>) ) + ( <A HREF="#ZC1L143">ZC1L143</A> );
<P><A NAME="ZC1L139">ZC1L139</A> = CARRY(<A HREF="#ZC1L139_adder_eqn">ZC1L139_adder_eqn</A>);


<P> --FD1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y7_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[0]">FD1_q_b[0]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[0];

<P> --FD1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[31]">FD1_q_b[31]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[31];

<P> --FD1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[30]">FD1_q_b[30]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[30];

<P> --FD1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[29]">FD1_q_b[29]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[29];

<P> --FD1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[28]">FD1_q_b[28]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[28];

<P> --FD1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[27]">FD1_q_b[27]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[27];

<P> --FD1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[26]">FD1_q_b[26]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[26];

<P> --FD1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[25]">FD1_q_b[25]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[25];

<P> --FD1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[24]">FD1_q_b[24]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[24];

<P> --FD1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[23]">FD1_q_b[23]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[23];

<P> --FD1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[22]">FD1_q_b[22]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[22];

<P> --FD1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[21]">FD1_q_b[21]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[21];

<P> --FD1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[20]">FD1_q_b[20]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[20];

<P> --FD1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[19]">FD1_q_b[19]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[19];

<P> --FD1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[18]">FD1_q_b[18]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[18];

<P> --FD1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[17]">FD1_q_b[17]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[17];

<P> --FD1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[16]">FD1_q_b[16]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[16];

<P> --FD1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[15]">FD1_q_b[15]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[15];

<P> --FD1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[14]">FD1_q_b[14]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[14];

<P> --FD1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[13]">FD1_q_b[13]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[13];

<P> --FD1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[12]">FD1_q_b[12]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[12];

<P> --FD1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[11]">FD1_q_b[11]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[11];

<P> --FD1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[10]">FD1_q_b[10]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[10];

<P> --FD1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[9]">FD1_q_b[9]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[9];

<P> --FD1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[8]">FD1_q_b[8]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[8];

<P> --FD1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[7]">FD1_q_b[7]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[7];

<P> --FD1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[6]">FD1_q_b[6]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[6];

<P> --FD1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[5]">FD1_q_b[5]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[5];

<P> --FD1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[4]">FD1_q_b[4]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[4];

<P> --FD1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[3]">FD1_q_b[3]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[3];

<P> --FD1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[2]">FD1_q_b[2]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[2];

<P> --FD1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y7_N0
<P><A NAME="FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#ZC1L848">ZC1L848</A>, <A HREF="#ZC1L852">ZC1L852</A>, <A HREF="#ZC1L853">ZC1L853</A>, <A HREF="#ZC1L854">ZC1L854</A>, <A HREF="#ZC1L855">ZC1L855</A>, <A HREF="#ZC1L856">ZC1L856</A>, <A HREF="#ZC1L857">ZC1L857</A>, <A HREF="#ZC1L858">ZC1L858</A>, <A HREF="#ZC1L859">ZC1L859</A>, <A HREF="#ZC1L860">ZC1L860</A>, <A HREF="#ZC1L861">ZC1L861</A>, <A HREF="#ZC1L862">ZC1L862</A>, <A HREF="#ZC1L863">ZC1L863</A>, <A HREF="#ZC1L864">ZC1L864</A>, <A HREF="#ZC1L865">ZC1L865</A>, <A HREF="#ZC1L866">ZC1L866</A>, <A HREF="#ZC1L867">ZC1L867</A>, <A HREF="#ZC1L868">ZC1L868</A>, <A HREF="#ZC1L869">ZC1L869</A>, <A HREF="#ZC1L870">ZC1L870</A>, <A HREF="#ZC1L871">ZC1L871</A>, <A HREF="#ZC1L872">ZC1L872</A>, <A HREF="#ZC1L873">ZC1L873</A>, <A HREF="#ZC1L874">ZC1L874</A>, <A HREF="#ZC1L875">ZC1L875</A>, <A HREF="#ZC1L876">ZC1L876</A>, <A HREF="#ZC1L877">ZC1L877</A>, <A HREF="#ZC1L878">ZC1L878</A>, <A HREF="#ZC1L879">ZC1L879</A>, <A HREF="#ZC1L880">ZC1L880</A>, <A HREF="#ZC1L881">ZC1L881</A>, <A HREF="#ZC1L882">ZC1L882</A>, , , , , , , , );
<P><A NAME="FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_data_in">FD1_q_b[0]_PORT_A_data_in</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A>, <A HREF="#ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A>, <A HREF="#ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A>, <A HREF="#ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A>, <A HREF="#ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A>);
<P><A NAME="FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_address">FD1_q_b[0]_PORT_A_address</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#ZC1_D_iw[27]">ZC1_D_iw[27]</A>, <A HREF="#ZC1_D_iw[28]">ZC1_D_iw[28]</A>, <A HREF="#ZC1_D_iw[29]">ZC1_D_iw[29]</A>, <A HREF="#ZC1_D_iw[30]">ZC1_D_iw[30]</A>, <A HREF="#ZC1_D_iw[31]">ZC1_D_iw[31]</A>);
<P><A NAME="FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_address">FD1_q_b[0]_PORT_B_address</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_A_write_enable">FD1_q_b[0]_PORT_A_write_enable</A>, FD1_q_b[0]_clock_0, , , );
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#FD1_q_b[0]_PORT_B_read_enable">FD1_q_b[0]_PORT_B_read_enable</A>, FD1_q_b[0]_clock_1, , , );
<P><A NAME="FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A> = <A HREF="#ZC1_W_rf_wren">ZC1_W_rf_wren</A>;
<P><A NAME="FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#FD1_q_b[0]_PORT_A_data_in_reg">FD1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#FD1_q_b[0]_PORT_A_address_reg">FD1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_B_address_reg">FD1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#FD1_q_b[0]_PORT_A_write_enable_reg">FD1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_PORT_B_read_enable_reg">FD1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#FD1_q_b[0]_clock_0">FD1_q_b[0]_clock_0</A>, <A HREF="#FD1_q_b[0]_clock_1">FD1_q_b[0]_clock_1</A>, <A HREF="#FD1_q_b[0]_clock_enable_0">FD1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="FD1_q_b[1]">FD1_q_b[1]</A> = <A HREF="#FD1_q_b[0]_PORT_B_data_out">FD1_q_b[0]_PORT_B_data_out</A>[1];


<P> --ZC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X25_Y6_N47
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[31]">ZC1_E_shift_rot_result[31]</A> = DFFEAS(<A HREF="#ZC1L483">ZC1L483</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[31]">ZC1_E_src1[31]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --CD1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X10_Y5_N52
<P> --register power-up is low

<P><A NAME="CD1_readdata[22]">CD1_readdata[22]</A> = DFFEAS(<A HREF="#CD1L61">CD1L61</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[22]">EE1_q_a[22]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --ZC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X23_Y8_N26
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[22]">ZC1_d_writedata[22]</A> = DFFEAS(<A HREF="#ZC1L1057">ZC1L1057</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[22]">FD2_q_b[22]</A>,  ,  , <A HREF="#ZC1L579">ZC1L579</A>);


<P> --CD1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X10_Y5_N31
<P> --register power-up is low

<P><A NAME="CD1_readdata[23]">CD1_readdata[23]</A> = DFFEAS(<A HREF="#CD1L63">CD1L63</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[23]">EE1_q_a[23]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --ZC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X23_Y8_N55
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[23]">ZC1_d_writedata[23]</A> = DFFEAS(<A HREF="#ZC1L1059">ZC1L1059</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[23]">FD2_q_b[23]</A>,  ,  , <A HREF="#ZC1L579">ZC1L579</A>);


<P> --CD1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X10_Y5_N34
<P> --register power-up is low

<P><A NAME="CD1_readdata[24]">CD1_readdata[24]</A> = DFFEAS(<A HREF="#CD1L65">CD1L65</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[24]">EE1_q_a[24]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --CD1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X10_Y5_N1
<P> --register power-up is low

<P><A NAME="CD1_readdata[25]">CD1_readdata[25]</A> = DFFEAS(<A HREF="#CD1L67">CD1L67</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[25]">EE1_q_a[25]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --CD1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X10_Y5_N4
<P> --register power-up is low

<P><A NAME="CD1_readdata[26]">CD1_readdata[26]</A> = DFFEAS(<A HREF="#CD1L69">CD1L69</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[26]">EE1_q_a[26]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --WD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X1_Y4_N29
<P> --register power-up is low

<P><A NAME="WD1_sr[17]">WD1_sr[17]</A> = DFFEAS(<A HREF="#WD1L66">WD1L66</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>,  ,  , <A HREF="#WD1L35">WD1L35</A>,  );


<P> --TD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X7_Y5_N2
<P> --register power-up is low

<P><A NAME="TD1_MonAReg[10]">TD1_MonAReg[10]</A> = DFFEAS(<A HREF="#TD1L3">TD1L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1L63">VD1L63</A>, <A HREF="#VD1_jdo[17]">VD1_jdo[17]</A>,  ,  , <A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A>);


<P> --TD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at LABCELL_X7_Y5_N51
<P><A NAME="TD1L19_adder_eqn">TD1L19_adder_eqn</A> = ( <A HREF="#TD1_MonAReg[9]">TD1_MonAReg[9]</A> ) + ( GND ) + ( <A HREF="#TD1L36">TD1L36</A> );
<P><A NAME="TD1L19">TD1L19</A> = SUM(<A HREF="#TD1L19_adder_eqn">TD1L19_adder_eqn</A>);

<P> --TD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at LABCELL_X7_Y5_N51
<P><A NAME="TD1L20_adder_eqn">TD1L20_adder_eqn</A> = ( <A HREF="#TD1_MonAReg[9]">TD1_MonAReg[9]</A> ) + ( GND ) + ( <A HREF="#TD1L36">TD1L36</A> );
<P><A NAME="TD1L20">TD1L20</A> = CARRY(<A HREF="#TD1L20_adder_eqn">TD1L20_adder_eqn</A>);


<P> --NC2_burst_uncompress_address_offset[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] at FF_X16_Y4_N2
<P> --register power-up is low

<P><A NAME="NC2_burst_uncompress_address_offset[0]">NC2_burst_uncompress_address_offset[0]</A> = DFFEAS(<A HREF="#NC2L6">NC2L6</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2L1">RB2L1</A>, <A HREF="#A1L109">A1L109</A>,  ,  , !<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A>);


<P> --CD1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X10_Y5_N19
<P> --register power-up is low

<P><A NAME="CD1_readdata[11]">CD1_readdata[11]</A> = DFFEAS(<A HREF="#CD1L39">CD1L39</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[11]">EE1_q_a[11]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --ZC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X21_Y8_N16
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[11]">ZC1_d_writedata[11]</A> = DFFEAS(<A HREF="#ZC1L1035">ZC1L1035</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[11]">FD2_q_b[11]</A>,  ,  , <A HREF="#ZC1L238">ZC1L238</A>);


<P> --CD1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X8_Y5_N25
<P> --register power-up is low

<P><A NAME="CD1_readdata[12]">CD1_readdata[12]</A> = DFFEAS(<A HREF="#CD1L41">CD1L41</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[12]">EE1_q_a[12]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --ZC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X21_Y8_N10
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[12]">ZC1_d_writedata[12]</A> = DFFEAS(<A HREF="#ZC1L1037">ZC1L1037</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[12]">FD2_q_b[12]</A>,  ,  , <A HREF="#ZC1L238">ZC1L238</A>);


<P> --CD1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X10_Y5_N22
<P> --register power-up is low

<P><A NAME="CD1_readdata[13]">CD1_readdata[13]</A> = DFFEAS(<A HREF="#CD1L43">CD1L43</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[13]">EE1_q_a[13]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --ZC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X21_Y8_N5
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[13]">ZC1_d_writedata[13]</A> = DFFEAS(<A HREF="#ZC1L1039">ZC1L1039</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[13]">FD2_q_b[13]</A>,  ,  , <A HREF="#ZC1L238">ZC1L238</A>);


<P> --CD1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X10_Y5_N13
<P> --register power-up is low

<P><A NAME="CD1_readdata[14]">CD1_readdata[14]</A> = DFFEAS(<A HREF="#CD1L45">CD1L45</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[14]">EE1_q_a[14]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --ZC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X21_Y8_N58
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[14]">ZC1_d_writedata[14]</A> = DFFEAS(<A HREF="#ZC1L1041">ZC1L1041</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[14]">FD2_q_b[14]</A>,  ,  , <A HREF="#ZC1L238">ZC1L238</A>);


<P> --CD1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X10_Y5_N16
<P> --register power-up is low

<P><A NAME="CD1_readdata[15]">CD1_readdata[15]</A> = DFFEAS(<A HREF="#CD1L47">CD1L47</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[15]">EE1_q_a[15]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --ZC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X21_Y8_N41
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[15]">ZC1_d_writedata[15]</A> = DFFEAS(<A HREF="#ZC1L1043">ZC1L1043</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[15]">FD2_q_b[15]</A>,  ,  , <A HREF="#ZC1L238">ZC1L238</A>);


<P> --CD1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X10_Y5_N43
<P> --register power-up is low

<P><A NAME="CD1_readdata[16]">CD1_readdata[16]</A> = DFFEAS(<A HREF="#CD1L49">CD1L49</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[16]">EE1_q_a[16]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --ZC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X23_Y8_N28
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[16]">ZC1_d_writedata[16]</A> = DFFEAS(<A HREF="#ZC1L1045">ZC1L1045</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[16]">FD2_q_b[16]</A>,  ,  , <A HREF="#ZC1L579">ZC1L579</A>);


<P> --CD1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X12_Y5_N52
<P> --register power-up is low

<P><A NAME="CD1_readdata[5]">CD1_readdata[5]</A> = DFFEAS(<A HREF="#CD1L27">CD1L27</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[5]">EE1_q_a[5]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --CD1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X8_Y5_N10
<P> --register power-up is low

<P><A NAME="CD1_readdata[8]">CD1_readdata[8]</A> = DFFEAS(<A HREF="#CD1L33">CD1L33</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[8]">EE1_q_a[8]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --FE1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[27] at M10K_X5_Y11_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[27]_PORT_A_data_in">FE1_q_a[27]_PORT_A_data_in</A> = <A HREF="#BC2L52">BC2L52</A>;
<P><A NAME="FE1_q_a[27]_PORT_A_data_in_reg">FE1_q_a[27]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[27]_PORT_A_data_in">FE1_q_a[27]_PORT_A_data_in</A>, FE1_q_a[27]_clock_0, , , FE1_q_a[27]_clock_enable_0);
<P><A NAME="FE1_q_a[27]_PORT_A_address">FE1_q_a[27]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[27]_PORT_A_address_reg">FE1_q_a[27]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[27]_PORT_A_address">FE1_q_a[27]_PORT_A_address</A>, FE1_q_a[27]_clock_0, , , FE1_q_a[27]_clock_enable_0);
<P><A NAME="FE1_q_a[27]_PORT_A_write_enable">FE1_q_a[27]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[27]_PORT_A_write_enable_reg">FE1_q_a[27]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[27]_PORT_A_write_enable">FE1_q_a[27]_PORT_A_write_enable</A>, FE1_q_a[27]_clock_0, , , FE1_q_a[27]_clock_enable_0);
<P><A NAME="FE1_q_a[27]_PORT_A_read_enable">FE1_q_a[27]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[27]_PORT_A_read_enable_reg">FE1_q_a[27]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[27]_PORT_A_read_enable">FE1_q_a[27]_PORT_A_read_enable</A>, FE1_q_a[27]_clock_0, , , FE1_q_a[27]_clock_enable_0);
<P><A NAME="FE1_q_a[27]_PORT_A_byte_mask">FE1_q_a[27]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[35]">BC2_src_data[35]</A>;
<P><A NAME="FE1_q_a[27]_PORT_A_byte_mask_reg">FE1_q_a[27]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[27]_PORT_A_byte_mask">FE1_q_a[27]_PORT_A_byte_mask</A>, FE1_q_a[27]_clock_0, , , FE1_q_a[27]_clock_enable_0);
<P><A NAME="FE1_q_a[27]_clock_0">FE1_q_a[27]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[27]_clock_enable_0">FE1_q_a[27]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[27]_PORT_A_data_out">FE1_q_a[27]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[27]_PORT_A_data_in_reg">FE1_q_a[27]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[27]_PORT_A_address_reg">FE1_q_a[27]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[27]_PORT_A_write_enable_reg">FE1_q_a[27]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[27]_PORT_A_read_enable_reg">FE1_q_a[27]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[27]_PORT_A_byte_mask_reg">FE1_q_a[27]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[27]_clock_0">FE1_q_a[27]_clock_0</A>, , <A HREF="#FE1_q_a[27]_clock_enable_0">FE1_q_a[27]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[27]">FE1_q_a[27]</A> = <A HREF="#FE1_q_a[27]_PORT_A_data_out">FE1_q_a[27]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[28] at M10K_X5_Y7_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[28]_PORT_A_data_in">FE1_q_a[28]_PORT_A_data_in</A> = <A HREF="#BC2L53">BC2L53</A>;
<P><A NAME="FE1_q_a[28]_PORT_A_data_in_reg">FE1_q_a[28]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[28]_PORT_A_data_in">FE1_q_a[28]_PORT_A_data_in</A>, FE1_q_a[28]_clock_0, , , FE1_q_a[28]_clock_enable_0);
<P><A NAME="FE1_q_a[28]_PORT_A_address">FE1_q_a[28]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[28]_PORT_A_address_reg">FE1_q_a[28]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[28]_PORT_A_address">FE1_q_a[28]_PORT_A_address</A>, FE1_q_a[28]_clock_0, , , FE1_q_a[28]_clock_enable_0);
<P><A NAME="FE1_q_a[28]_PORT_A_write_enable">FE1_q_a[28]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[28]_PORT_A_write_enable_reg">FE1_q_a[28]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[28]_PORT_A_write_enable">FE1_q_a[28]_PORT_A_write_enable</A>, FE1_q_a[28]_clock_0, , , FE1_q_a[28]_clock_enable_0);
<P><A NAME="FE1_q_a[28]_PORT_A_read_enable">FE1_q_a[28]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[28]_PORT_A_read_enable_reg">FE1_q_a[28]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[28]_PORT_A_read_enable">FE1_q_a[28]_PORT_A_read_enable</A>, FE1_q_a[28]_clock_0, , , FE1_q_a[28]_clock_enable_0);
<P><A NAME="FE1_q_a[28]_PORT_A_byte_mask">FE1_q_a[28]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[35]">BC2_src_data[35]</A>;
<P><A NAME="FE1_q_a[28]_PORT_A_byte_mask_reg">FE1_q_a[28]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[28]_PORT_A_byte_mask">FE1_q_a[28]_PORT_A_byte_mask</A>, FE1_q_a[28]_clock_0, , , FE1_q_a[28]_clock_enable_0);
<P><A NAME="FE1_q_a[28]_clock_0">FE1_q_a[28]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[28]_clock_enable_0">FE1_q_a[28]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[28]_PORT_A_data_out">FE1_q_a[28]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[28]_PORT_A_data_in_reg">FE1_q_a[28]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[28]_PORT_A_address_reg">FE1_q_a[28]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[28]_PORT_A_write_enable_reg">FE1_q_a[28]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[28]_PORT_A_read_enable_reg">FE1_q_a[28]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[28]_PORT_A_byte_mask_reg">FE1_q_a[28]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[28]_clock_0">FE1_q_a[28]_clock_0</A>, , <A HREF="#FE1_q_a[28]_clock_enable_0">FE1_q_a[28]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[28]">FE1_q_a[28]</A> = <A HREF="#FE1_q_a[28]_PORT_A_data_out">FE1_q_a[28]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[29] at M10K_X14_Y8_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[29]_PORT_A_data_in">FE1_q_a[29]_PORT_A_data_in</A> = <A HREF="#BC2L54">BC2L54</A>;
<P><A NAME="FE1_q_a[29]_PORT_A_data_in_reg">FE1_q_a[29]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[29]_PORT_A_data_in">FE1_q_a[29]_PORT_A_data_in</A>, FE1_q_a[29]_clock_0, , , FE1_q_a[29]_clock_enable_0);
<P><A NAME="FE1_q_a[29]_PORT_A_address">FE1_q_a[29]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[29]_PORT_A_address_reg">FE1_q_a[29]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[29]_PORT_A_address">FE1_q_a[29]_PORT_A_address</A>, FE1_q_a[29]_clock_0, , , FE1_q_a[29]_clock_enable_0);
<P><A NAME="FE1_q_a[29]_PORT_A_write_enable">FE1_q_a[29]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[29]_PORT_A_write_enable_reg">FE1_q_a[29]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[29]_PORT_A_write_enable">FE1_q_a[29]_PORT_A_write_enable</A>, FE1_q_a[29]_clock_0, , , FE1_q_a[29]_clock_enable_0);
<P><A NAME="FE1_q_a[29]_PORT_A_read_enable">FE1_q_a[29]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[29]_PORT_A_read_enable_reg">FE1_q_a[29]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[29]_PORT_A_read_enable">FE1_q_a[29]_PORT_A_read_enable</A>, FE1_q_a[29]_clock_0, , , FE1_q_a[29]_clock_enable_0);
<P><A NAME="FE1_q_a[29]_PORT_A_byte_mask">FE1_q_a[29]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[35]">BC2_src_data[35]</A>;
<P><A NAME="FE1_q_a[29]_PORT_A_byte_mask_reg">FE1_q_a[29]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[29]_PORT_A_byte_mask">FE1_q_a[29]_PORT_A_byte_mask</A>, FE1_q_a[29]_clock_0, , , FE1_q_a[29]_clock_enable_0);
<P><A NAME="FE1_q_a[29]_clock_0">FE1_q_a[29]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[29]_clock_enable_0">FE1_q_a[29]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[29]_PORT_A_data_out">FE1_q_a[29]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[29]_PORT_A_data_in_reg">FE1_q_a[29]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[29]_PORT_A_address_reg">FE1_q_a[29]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[29]_PORT_A_write_enable_reg">FE1_q_a[29]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[29]_PORT_A_read_enable_reg">FE1_q_a[29]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[29]_PORT_A_byte_mask_reg">FE1_q_a[29]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[29]_clock_0">FE1_q_a[29]_clock_0</A>, , <A HREF="#FE1_q_a[29]_clock_enable_0">FE1_q_a[29]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[29]">FE1_q_a[29]</A> = <A HREF="#FE1_q_a[29]_PORT_A_data_out">FE1_q_a[29]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[30] at M10K_X14_Y10_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[30]_PORT_A_data_in">FE1_q_a[30]_PORT_A_data_in</A> = <A HREF="#BC2L55">BC2L55</A>;
<P><A NAME="FE1_q_a[30]_PORT_A_data_in_reg">FE1_q_a[30]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[30]_PORT_A_data_in">FE1_q_a[30]_PORT_A_data_in</A>, FE1_q_a[30]_clock_0, , , FE1_q_a[30]_clock_enable_0);
<P><A NAME="FE1_q_a[30]_PORT_A_address">FE1_q_a[30]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[30]_PORT_A_address_reg">FE1_q_a[30]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[30]_PORT_A_address">FE1_q_a[30]_PORT_A_address</A>, FE1_q_a[30]_clock_0, , , FE1_q_a[30]_clock_enable_0);
<P><A NAME="FE1_q_a[30]_PORT_A_write_enable">FE1_q_a[30]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[30]_PORT_A_write_enable_reg">FE1_q_a[30]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[30]_PORT_A_write_enable">FE1_q_a[30]_PORT_A_write_enable</A>, FE1_q_a[30]_clock_0, , , FE1_q_a[30]_clock_enable_0);
<P><A NAME="FE1_q_a[30]_PORT_A_read_enable">FE1_q_a[30]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[30]_PORT_A_read_enable_reg">FE1_q_a[30]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[30]_PORT_A_read_enable">FE1_q_a[30]_PORT_A_read_enable</A>, FE1_q_a[30]_clock_0, , , FE1_q_a[30]_clock_enable_0);
<P><A NAME="FE1_q_a[30]_PORT_A_byte_mask">FE1_q_a[30]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[35]">BC2_src_data[35]</A>;
<P><A NAME="FE1_q_a[30]_PORT_A_byte_mask_reg">FE1_q_a[30]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[30]_PORT_A_byte_mask">FE1_q_a[30]_PORT_A_byte_mask</A>, FE1_q_a[30]_clock_0, , , FE1_q_a[30]_clock_enable_0);
<P><A NAME="FE1_q_a[30]_clock_0">FE1_q_a[30]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[30]_clock_enable_0">FE1_q_a[30]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[30]_PORT_A_data_out">FE1_q_a[30]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[30]_PORT_A_data_in_reg">FE1_q_a[30]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[30]_PORT_A_address_reg">FE1_q_a[30]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[30]_PORT_A_write_enable_reg">FE1_q_a[30]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[30]_PORT_A_read_enable_reg">FE1_q_a[30]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[30]_PORT_A_byte_mask_reg">FE1_q_a[30]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[30]_clock_0">FE1_q_a[30]_clock_0</A>, , <A HREF="#FE1_q_a[30]_clock_enable_0">FE1_q_a[30]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[30]">FE1_q_a[30]</A> = <A HREF="#FE1_q_a[30]_PORT_A_data_out">FE1_q_a[30]_PORT_A_data_out</A>[0];


<P> --FE1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[31] at M10K_X14_Y11_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 8192, Port A Width: 1
<P> --Port A Logical Depth: 8192, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="FE1_q_a[31]_PORT_A_data_in">FE1_q_a[31]_PORT_A_data_in</A> = <A HREF="#BC2L56">BC2L56</A>;
<P><A NAME="FE1_q_a[31]_PORT_A_data_in_reg">FE1_q_a[31]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#FE1_q_a[31]_PORT_A_data_in">FE1_q_a[31]_PORT_A_data_in</A>, FE1_q_a[31]_clock_0, , , FE1_q_a[31]_clock_enable_0);
<P><A NAME="FE1_q_a[31]_PORT_A_address">FE1_q_a[31]_PORT_A_address</A> = BUS(<A HREF="#BC2_src_data[38]">BC2_src_data[38]</A>, <A HREF="#BC2_src_data[39]">BC2_src_data[39]</A>, <A HREF="#BC2_src_data[40]">BC2_src_data[40]</A>, <A HREF="#BC2_src_data[41]">BC2_src_data[41]</A>, <A HREF="#BC2_src_data[42]">BC2_src_data[42]</A>, <A HREF="#BC2_src_data[43]">BC2_src_data[43]</A>, <A HREF="#BC2_src_data[44]">BC2_src_data[44]</A>, <A HREF="#BC2_src_data[45]">BC2_src_data[45]</A>, <A HREF="#BC2_src_data[46]">BC2_src_data[46]</A>, <A HREF="#BC2_src_data[47]">BC2_src_data[47]</A>, <A HREF="#BC2_src_data[48]">BC2_src_data[48]</A>, <A HREF="#BC2_src_data[49]">BC2_src_data[49]</A>, <A HREF="#BC2_src_data[50]">BC2_src_data[50]</A>);
<P><A NAME="FE1_q_a[31]_PORT_A_address_reg">FE1_q_a[31]_PORT_A_address_reg</A> = DFFE(<A HREF="#FE1_q_a[31]_PORT_A_address">FE1_q_a[31]_PORT_A_address</A>, FE1_q_a[31]_clock_0, , , FE1_q_a[31]_clock_enable_0);
<P><A NAME="FE1_q_a[31]_PORT_A_write_enable">FE1_q_a[31]_PORT_A_write_enable</A> = !<A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[31]_PORT_A_write_enable_reg">FE1_q_a[31]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[31]_PORT_A_write_enable">FE1_q_a[31]_PORT_A_write_enable</A>, FE1_q_a[31]_clock_0, , , FE1_q_a[31]_clock_enable_0);
<P><A NAME="FE1_q_a[31]_PORT_A_read_enable">FE1_q_a[31]_PORT_A_read_enable</A> = <A HREF="#AB1L2">AB1L2</A>;
<P><A NAME="FE1_q_a[31]_PORT_A_read_enable_reg">FE1_q_a[31]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#FE1_q_a[31]_PORT_A_read_enable">FE1_q_a[31]_PORT_A_read_enable</A>, FE1_q_a[31]_clock_0, , , FE1_q_a[31]_clock_enable_0);
<P><A NAME="FE1_q_a[31]_PORT_A_byte_mask">FE1_q_a[31]_PORT_A_byte_mask</A> = <A HREF="#BC2_src_data[35]">BC2_src_data[35]</A>;
<P><A NAME="FE1_q_a[31]_PORT_A_byte_mask_reg">FE1_q_a[31]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#FE1_q_a[31]_PORT_A_byte_mask">FE1_q_a[31]_PORT_A_byte_mask</A>, FE1_q_a[31]_clock_0, , , FE1_q_a[31]_clock_enable_0);
<P><A NAME="FE1_q_a[31]_clock_0">FE1_q_a[31]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="FE1_q_a[31]_clock_enable_0">FE1_q_a[31]_clock_enable_0</A> = !<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>;
<P><A NAME="FE1_q_a[31]_PORT_A_data_out">FE1_q_a[31]_PORT_A_data_out</A> = MEMORY(<A HREF="#FE1_q_a[31]_PORT_A_data_in_reg">FE1_q_a[31]_PORT_A_data_in_reg</A>, , <A HREF="#FE1_q_a[31]_PORT_A_address_reg">FE1_q_a[31]_PORT_A_address_reg</A>, , <A HREF="#FE1_q_a[31]_PORT_A_write_enable_reg">FE1_q_a[31]_PORT_A_write_enable_reg</A>, <A HREF="#FE1_q_a[31]_PORT_A_read_enable_reg">FE1_q_a[31]_PORT_A_read_enable_reg</A>, , , <A HREF="#FE1_q_a[31]_PORT_A_byte_mask_reg">FE1_q_a[31]_PORT_A_byte_mask_reg</A>, , <A HREF="#FE1_q_a[31]_clock_0">FE1_q_a[31]_clock_0</A>, , <A HREF="#FE1_q_a[31]_clock_enable_0">FE1_q_a[31]_clock_enable_0</A>, , , , , );
<P><A NAME="FE1_q_a[31]">FE1_q_a[31]</A> = <A HREF="#FE1_q_a[31]_PORT_A_data_out">FE1_q_a[31]_PORT_A_data_out</A>[0];


<P> --CD1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X10_Y5_N46
<P> --register power-up is low

<P><A NAME="CD1_readdata[10]">CD1_readdata[10]</A> = DFFEAS(<A HREF="#CD1L37">CD1L37</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[10]">EE1_q_a[10]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --ZC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X21_Y8_N34
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[10]">ZC1_d_writedata[10]</A> = DFFEAS(<A HREF="#ZC1L1033">ZC1L1033</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[10]">FD2_q_b[10]</A>,  ,  , <A HREF="#ZC1L238">ZC1L238</A>);


<P> --U1_avalon_readdata[10] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[10] at FF_X16_Y6_N23
<P> --register power-up is low

<P><A NAME="U1_avalon_readdata[10]">U1_avalon_readdata[10]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>, <A HREF="#HE1_q_a[10]">HE1_q_a[10]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, VCC);


<P> --UB1_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[10] at FF_X15_Y6_N11
<P> --register power-up is low

<P><A NAME="UB1_data_reg[10]">UB1_data_reg[10]</A> = DFFEAS(<A HREF="#UB1L30">UB1L30</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2_rp_valid">RB2_rp_valid</A>,  ,  , <A HREF="#UB1L2">UB1L2</A>,  );


<P> --U1_avalon_readdata[12] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[12] at FF_X15_Y8_N47
<P> --register power-up is low

<P><A NAME="U1_avalon_readdata[12]">U1_avalon_readdata[12]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>, <A HREF="#HE1_q_a[12]">HE1_q_a[12]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, VCC);


<P> --UB1_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[12] at FF_X15_Y6_N37
<P> --register power-up is low

<P><A NAME="UB1_data_reg[12]">UB1_data_reg[12]</A> = DFFEAS(<A HREF="#UB1L31">UB1L31</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2_rp_valid">RB2_rp_valid</A>,  ,  , <A HREF="#UB1L2">UB1L2</A>,  );


<P> --CD1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X10_Y5_N37
<P> --register power-up is low

<P><A NAME="CD1_readdata[18]">CD1_readdata[18]</A> = DFFEAS(<A HREF="#CD1L53">CD1L53</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[18]">EE1_q_a[18]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --ZC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X23_Y8_N58
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[18]">ZC1_d_writedata[18]</A> = DFFEAS(<A HREF="#ZC1L1049">ZC1L1049</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[18]">FD2_q_b[18]</A>,  ,  , <A HREF="#ZC1L579">ZC1L579</A>);


<P> --CD1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X10_Y5_N40
<P> --register power-up is low

<P><A NAME="CD1_readdata[9]">CD1_readdata[9]</A> = DFFEAS(<A HREF="#CD1L35">CD1L35</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[9]">EE1_q_a[9]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --CD1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X10_Y5_N7
<P> --register power-up is low

<P><A NAME="CD1_readdata[17]">CD1_readdata[17]</A> = DFFEAS(<A HREF="#CD1L51">CD1L51</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[17]">EE1_q_a[17]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --ZC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X23_Y8_N49
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[17]">ZC1_d_writedata[17]</A> = DFFEAS(<A HREF="#ZC1L1047">ZC1L1047</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[17]">FD2_q_b[17]</A>,  ,  , <A HREF="#ZC1L579">ZC1L579</A>);


<P> --U1_avalon_readdata[11] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[11] at FF_X17_Y6_N55
<P> --register power-up is low

<P><A NAME="U1_avalon_readdata[11]">U1_avalon_readdata[11]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>, <A HREF="#HE1_q_a[11]">HE1_q_a[11]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, VCC);


<P> --UB1_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[11] at FF_X15_Y6_N40
<P> --register power-up is low

<P><A NAME="UB1_data_reg[11]">UB1_data_reg[11]</A> = DFFEAS(<A HREF="#UB1L32">UB1L32</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2_rp_valid">RB2_rp_valid</A>,  ,  , <A HREF="#UB1L2">UB1L2</A>,  );


<P> --U1_avalon_readdata[13] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[13] at FF_X16_Y6_N4
<P> --register power-up is low

<P><A NAME="U1_avalon_readdata[13]">U1_avalon_readdata[13]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>, <A HREF="#HE1_q_a[13]">HE1_q_a[13]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, VCC);


<P> --UB1_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[13] at FF_X15_Y6_N43
<P> --register power-up is low

<P><A NAME="UB1_data_reg[13]">UB1_data_reg[13]</A> = DFFEAS(<A HREF="#UB1L33">UB1L33</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2_rp_valid">RB2_rp_valid</A>,  ,  , <A HREF="#UB1L2">UB1L2</A>,  );


<P> --CD1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X10_Y5_N11
<P> --register power-up is low

<P><A NAME="CD1_readdata[19]">CD1_readdata[19]</A> = DFFEAS(<A HREF="#CD1L55">CD1L55</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[19]">EE1_q_a[19]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --ZC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X23_Y8_N52
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[19]">ZC1_d_writedata[19]</A> = DFFEAS(<A HREF="#ZC1L1051">ZC1L1051</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[19]">FD2_q_b[19]</A>,  ,  , <A HREF="#ZC1L579">ZC1L579</A>);


<P> --U1_avalon_readdata[14] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[14] at FF_X16_Y6_N20
<P> --register power-up is low

<P><A NAME="U1_avalon_readdata[14]">U1_avalon_readdata[14]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>, <A HREF="#HE1_q_a[14]">HE1_q_a[14]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, VCC);


<P> --UB1_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[14] at FF_X15_Y6_N50
<P> --register power-up is low

<P><A NAME="UB1_data_reg[14]">UB1_data_reg[14]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2_rp_valid">RB2_rp_valid</A>, <A HREF="#UB1L34">UB1L34</A>,  , <A HREF="#UB1L2">UB1L2</A>, VCC);


<P> --CD1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X10_Y5_N25
<P> --register power-up is low

<P><A NAME="CD1_readdata[20]">CD1_readdata[20]</A> = DFFEAS(<A HREF="#CD1L57">CD1L57</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[20]">EE1_q_a[20]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --ZC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X23_Y8_N8
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[20]">ZC1_d_writedata[20]</A> = DFFEAS(<A HREF="#ZC1L1053">ZC1L1053</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[20]">FD2_q_b[20]</A>,  ,  , <A HREF="#ZC1L579">ZC1L579</A>);


<P> --U1_avalon_readdata[15] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[15] at FF_X13_Y7_N1
<P> --register power-up is low

<P><A NAME="U1_avalon_readdata[15]">U1_avalon_readdata[15]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>, <A HREF="#HE1_q_a[15]">HE1_q_a[15]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, VCC);


<P> --UB1_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg[15] at FF_X15_Y6_N46
<P> --register power-up is low

<P><A NAME="UB1_data_reg[15]">UB1_data_reg[15]</A> = DFFEAS(<A HREF="#UB1L35">UB1L35</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#RB2_rp_valid">RB2_rp_valid</A>,  ,  , <A HREF="#UB1L2">UB1L2</A>,  );


<P> --CD1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X10_Y5_N28
<P> --register power-up is low

<P><A NAME="CD1_readdata[21]">CD1_readdata[21]</A> = DFFEAS(<A HREF="#CD1L59">CD1L59</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[21]">EE1_q_a[21]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --ZC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X23_Y8_N10
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[21]">ZC1_d_writedata[21]</A> = DFFEAS(<A HREF="#ZC1L1055">ZC1L1055</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[21]">FD2_q_b[21]</A>,  ,  , <A HREF="#ZC1L579">ZC1L579</A>);


<P> --ZC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X25_Y6_N13
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[19]">ZC1_E_shift_rot_result[19]</A> = DFFEAS(<A HREF="#ZC1L471">ZC1L471</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[19]">ZC1_E_src1[19]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --VB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X10_Y8_N31
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[16]">VB1_av_readdata_pre[16]</A> = DFFEAS(<A HREF="#W1L30">W1L30</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A>,  ,  , <A HREF="#W1_read_0">W1_read_0</A>);


<P> --ZC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X12_Y8_N25
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte3_data[0]">ZC1_av_ld_byte3_data[0]</A> = DFFEAS(<A HREF="#LC1L36">LC1L36</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , !<A HREF="#ZC1L1005">ZC1L1005</A>, <A HREF="#ZC1L892">ZC1L892</A>,  ,  , <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>);


<P> --CD1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X10_Y5_N55
<P> --register power-up is low

<P><A NAME="CD1_readdata[6]">CD1_readdata[6]</A> = DFFEAS(<A HREF="#CD1L29">CD1L29</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[6]">EE1_q_a[6]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --CD1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X8_Y6_N58
<P> --register power-up is low

<P><A NAME="CD1_readdata[7]">CD1_readdata[7]</A> = DFFEAS(<A HREF="#CD1L31">CD1L31</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[7]">EE1_q_a[7]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --HE1_q_a[5] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[5] at M10K_X14_Y6_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 5
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="HE1_q_a[5]_PORT_A_data_in">HE1_q_a[5]_PORT_A_data_in</A> = BUS(<A HREF="#U1_write_data[5]">U1_write_data[5]</A>, <A HREF="#U1_write_data[6]">U1_write_data[6]</A>, <A HREF="#U1_write_data[7]">U1_write_data[7]</A>, <A HREF="#U1_write_data[8]">U1_write_data[8]</A>, <A HREF="#U1_write_data[9]">U1_write_data[9]</A>);
<P><A NAME="HE1_q_a[5]_PORT_A_data_in_reg">HE1_q_a[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_data_in">HE1_q_a[5]_PORT_A_data_in</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_PORT_A_address">HE1_q_a[5]_PORT_A_address</A> = BUS(<A HREF="#U1_byte_enable[1]">U1_byte_enable[1]</A>, <A HREF="#U1_address[1]">U1_address[1]</A>, <A HREF="#U1_address[2]">U1_address[2]</A>, <A HREF="#U1_address[3]">U1_address[3]</A>, <A HREF="#U1_address[4]">U1_address[4]</A>, <A HREF="#U1_address[5]">U1_address[5]</A>, <A HREF="#U1_address[6]">U1_address[6]</A>, <A HREF="#U1_address[7]">U1_address[7]</A>, <A HREF="#U1_address[8]">U1_address[8]</A>, <A HREF="#U1_address[9]">U1_address[9]</A>, <A HREF="#U1_address[10]">U1_address[10]</A>);
<P><A NAME="HE1_q_a[5]_PORT_A_address_reg">HE1_q_a[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_address">HE1_q_a[5]_PORT_A_address</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_PORT_A_write_enable">HE1_q_a[5]_PORT_A_write_enable</A> = <A HREF="#E1_ram_wren">E1_ram_wren</A>;
<P><A NAME="HE1_q_a[5]_PORT_A_write_enable_reg">HE1_q_a[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_write_enable">HE1_q_a[5]_PORT_A_write_enable</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_PORT_A_read_enable">HE1_q_a[5]_PORT_A_read_enable</A> = VCC;
<P><A NAME="HE1_q_a[5]_PORT_A_read_enable_reg">HE1_q_a[5]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_read_enable">HE1_q_a[5]_PORT_A_read_enable</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_clock_0">HE1_q_a[5]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="HE1_q_a[5]_PORT_A_data_out">HE1_q_a[5]_PORT_A_data_out</A> = MEMORY(<A HREF="#HE1_q_a[5]_PORT_A_data_in_reg">HE1_q_a[5]_PORT_A_data_in_reg</A>, , <A HREF="#HE1_q_a[5]_PORT_A_address_reg">HE1_q_a[5]_PORT_A_address_reg</A>, , <A HREF="#HE1_q_a[5]_PORT_A_write_enable_reg">HE1_q_a[5]_PORT_A_write_enable_reg</A>, <A HREF="#HE1_q_a[5]_PORT_A_read_enable_reg">HE1_q_a[5]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#HE1_q_a[5]_clock_0">HE1_q_a[5]_clock_0</A>, , , , , , , );
<P><A NAME="HE1_q_a[5]_PORT_A_data_out_reg">HE1_q_a[5]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_data_out">HE1_q_a[5]_PORT_A_data_out</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]">HE1_q_a[5]</A> = <A HREF="#HE1_q_a[5]_PORT_A_data_out_reg">HE1_q_a[5]_PORT_A_data_out_reg</A>[0];

<P> --HE1_q_a[9] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[9] at M10K_X14_Y6_N0
<P><A NAME="HE1_q_a[5]_PORT_A_data_in">HE1_q_a[5]_PORT_A_data_in</A> = BUS(<A HREF="#U1_write_data[5]">U1_write_data[5]</A>, <A HREF="#U1_write_data[6]">U1_write_data[6]</A>, <A HREF="#U1_write_data[7]">U1_write_data[7]</A>, <A HREF="#U1_write_data[8]">U1_write_data[8]</A>, <A HREF="#U1_write_data[9]">U1_write_data[9]</A>);
<P><A NAME="HE1_q_a[5]_PORT_A_data_in_reg">HE1_q_a[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_data_in">HE1_q_a[5]_PORT_A_data_in</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_PORT_A_address">HE1_q_a[5]_PORT_A_address</A> = BUS(<A HREF="#U1_byte_enable[1]">U1_byte_enable[1]</A>, <A HREF="#U1_address[1]">U1_address[1]</A>, <A HREF="#U1_address[2]">U1_address[2]</A>, <A HREF="#U1_address[3]">U1_address[3]</A>, <A HREF="#U1_address[4]">U1_address[4]</A>, <A HREF="#U1_address[5]">U1_address[5]</A>, <A HREF="#U1_address[6]">U1_address[6]</A>, <A HREF="#U1_address[7]">U1_address[7]</A>, <A HREF="#U1_address[8]">U1_address[8]</A>, <A HREF="#U1_address[9]">U1_address[9]</A>, <A HREF="#U1_address[10]">U1_address[10]</A>);
<P><A NAME="HE1_q_a[5]_PORT_A_address_reg">HE1_q_a[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_address">HE1_q_a[5]_PORT_A_address</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_PORT_A_write_enable">HE1_q_a[5]_PORT_A_write_enable</A> = <A HREF="#E1_ram_wren">E1_ram_wren</A>;
<P><A NAME="HE1_q_a[5]_PORT_A_write_enable_reg">HE1_q_a[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_write_enable">HE1_q_a[5]_PORT_A_write_enable</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_PORT_A_read_enable">HE1_q_a[5]_PORT_A_read_enable</A> = VCC;
<P><A NAME="HE1_q_a[5]_PORT_A_read_enable_reg">HE1_q_a[5]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_read_enable">HE1_q_a[5]_PORT_A_read_enable</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_clock_0">HE1_q_a[5]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="HE1_q_a[5]_PORT_A_data_out">HE1_q_a[5]_PORT_A_data_out</A> = MEMORY(<A HREF="#HE1_q_a[5]_PORT_A_data_in_reg">HE1_q_a[5]_PORT_A_data_in_reg</A>, , <A HREF="#HE1_q_a[5]_PORT_A_address_reg">HE1_q_a[5]_PORT_A_address_reg</A>, , <A HREF="#HE1_q_a[5]_PORT_A_write_enable_reg">HE1_q_a[5]_PORT_A_write_enable_reg</A>, <A HREF="#HE1_q_a[5]_PORT_A_read_enable_reg">HE1_q_a[5]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#HE1_q_a[5]_clock_0">HE1_q_a[5]_clock_0</A>, , , , , , , );
<P><A NAME="HE1_q_a[5]_PORT_A_data_out_reg">HE1_q_a[5]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_data_out">HE1_q_a[5]_PORT_A_data_out</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[9]">HE1_q_a[9]</A> = <A HREF="#HE1_q_a[5]_PORT_A_data_out_reg">HE1_q_a[5]_PORT_A_data_out_reg</A>[4];

<P> --HE1_q_a[8] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[8] at M10K_X14_Y6_N0
<P><A NAME="HE1_q_a[5]_PORT_A_data_in">HE1_q_a[5]_PORT_A_data_in</A> = BUS(<A HREF="#U1_write_data[5]">U1_write_data[5]</A>, <A HREF="#U1_write_data[6]">U1_write_data[6]</A>, <A HREF="#U1_write_data[7]">U1_write_data[7]</A>, <A HREF="#U1_write_data[8]">U1_write_data[8]</A>, <A HREF="#U1_write_data[9]">U1_write_data[9]</A>);
<P><A NAME="HE1_q_a[5]_PORT_A_data_in_reg">HE1_q_a[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_data_in">HE1_q_a[5]_PORT_A_data_in</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_PORT_A_address">HE1_q_a[5]_PORT_A_address</A> = BUS(<A HREF="#U1_byte_enable[1]">U1_byte_enable[1]</A>, <A HREF="#U1_address[1]">U1_address[1]</A>, <A HREF="#U1_address[2]">U1_address[2]</A>, <A HREF="#U1_address[3]">U1_address[3]</A>, <A HREF="#U1_address[4]">U1_address[4]</A>, <A HREF="#U1_address[5]">U1_address[5]</A>, <A HREF="#U1_address[6]">U1_address[6]</A>, <A HREF="#U1_address[7]">U1_address[7]</A>, <A HREF="#U1_address[8]">U1_address[8]</A>, <A HREF="#U1_address[9]">U1_address[9]</A>, <A HREF="#U1_address[10]">U1_address[10]</A>);
<P><A NAME="HE1_q_a[5]_PORT_A_address_reg">HE1_q_a[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_address">HE1_q_a[5]_PORT_A_address</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_PORT_A_write_enable">HE1_q_a[5]_PORT_A_write_enable</A> = <A HREF="#E1_ram_wren">E1_ram_wren</A>;
<P><A NAME="HE1_q_a[5]_PORT_A_write_enable_reg">HE1_q_a[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_write_enable">HE1_q_a[5]_PORT_A_write_enable</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_PORT_A_read_enable">HE1_q_a[5]_PORT_A_read_enable</A> = VCC;
<P><A NAME="HE1_q_a[5]_PORT_A_read_enable_reg">HE1_q_a[5]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_read_enable">HE1_q_a[5]_PORT_A_read_enable</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_clock_0">HE1_q_a[5]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="HE1_q_a[5]_PORT_A_data_out">HE1_q_a[5]_PORT_A_data_out</A> = MEMORY(<A HREF="#HE1_q_a[5]_PORT_A_data_in_reg">HE1_q_a[5]_PORT_A_data_in_reg</A>, , <A HREF="#HE1_q_a[5]_PORT_A_address_reg">HE1_q_a[5]_PORT_A_address_reg</A>, , <A HREF="#HE1_q_a[5]_PORT_A_write_enable_reg">HE1_q_a[5]_PORT_A_write_enable_reg</A>, <A HREF="#HE1_q_a[5]_PORT_A_read_enable_reg">HE1_q_a[5]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#HE1_q_a[5]_clock_0">HE1_q_a[5]_clock_0</A>, , , , , , , );
<P><A NAME="HE1_q_a[5]_PORT_A_data_out_reg">HE1_q_a[5]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_data_out">HE1_q_a[5]_PORT_A_data_out</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[8]">HE1_q_a[8]</A> = <A HREF="#HE1_q_a[5]_PORT_A_data_out_reg">HE1_q_a[5]_PORT_A_data_out_reg</A>[3];

<P> --HE1_q_a[7] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[7] at M10K_X14_Y6_N0
<P><A NAME="HE1_q_a[5]_PORT_A_data_in">HE1_q_a[5]_PORT_A_data_in</A> = BUS(<A HREF="#U1_write_data[5]">U1_write_data[5]</A>, <A HREF="#U1_write_data[6]">U1_write_data[6]</A>, <A HREF="#U1_write_data[7]">U1_write_data[7]</A>, <A HREF="#U1_write_data[8]">U1_write_data[8]</A>, <A HREF="#U1_write_data[9]">U1_write_data[9]</A>);
<P><A NAME="HE1_q_a[5]_PORT_A_data_in_reg">HE1_q_a[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_data_in">HE1_q_a[5]_PORT_A_data_in</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_PORT_A_address">HE1_q_a[5]_PORT_A_address</A> = BUS(<A HREF="#U1_byte_enable[1]">U1_byte_enable[1]</A>, <A HREF="#U1_address[1]">U1_address[1]</A>, <A HREF="#U1_address[2]">U1_address[2]</A>, <A HREF="#U1_address[3]">U1_address[3]</A>, <A HREF="#U1_address[4]">U1_address[4]</A>, <A HREF="#U1_address[5]">U1_address[5]</A>, <A HREF="#U1_address[6]">U1_address[6]</A>, <A HREF="#U1_address[7]">U1_address[7]</A>, <A HREF="#U1_address[8]">U1_address[8]</A>, <A HREF="#U1_address[9]">U1_address[9]</A>, <A HREF="#U1_address[10]">U1_address[10]</A>);
<P><A NAME="HE1_q_a[5]_PORT_A_address_reg">HE1_q_a[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_address">HE1_q_a[5]_PORT_A_address</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_PORT_A_write_enable">HE1_q_a[5]_PORT_A_write_enable</A> = <A HREF="#E1_ram_wren">E1_ram_wren</A>;
<P><A NAME="HE1_q_a[5]_PORT_A_write_enable_reg">HE1_q_a[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_write_enable">HE1_q_a[5]_PORT_A_write_enable</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_PORT_A_read_enable">HE1_q_a[5]_PORT_A_read_enable</A> = VCC;
<P><A NAME="HE1_q_a[5]_PORT_A_read_enable_reg">HE1_q_a[5]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_read_enable">HE1_q_a[5]_PORT_A_read_enable</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_clock_0">HE1_q_a[5]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="HE1_q_a[5]_PORT_A_data_out">HE1_q_a[5]_PORT_A_data_out</A> = MEMORY(<A HREF="#HE1_q_a[5]_PORT_A_data_in_reg">HE1_q_a[5]_PORT_A_data_in_reg</A>, , <A HREF="#HE1_q_a[5]_PORT_A_address_reg">HE1_q_a[5]_PORT_A_address_reg</A>, , <A HREF="#HE1_q_a[5]_PORT_A_write_enable_reg">HE1_q_a[5]_PORT_A_write_enable_reg</A>, <A HREF="#HE1_q_a[5]_PORT_A_read_enable_reg">HE1_q_a[5]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#HE1_q_a[5]_clock_0">HE1_q_a[5]_clock_0</A>, , , , , , , );
<P><A NAME="HE1_q_a[5]_PORT_A_data_out_reg">HE1_q_a[5]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_data_out">HE1_q_a[5]_PORT_A_data_out</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[7]">HE1_q_a[7]</A> = <A HREF="#HE1_q_a[5]_PORT_A_data_out_reg">HE1_q_a[5]_PORT_A_data_out_reg</A>[2];

<P> --HE1_q_a[6] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[6] at M10K_X14_Y6_N0
<P><A NAME="HE1_q_a[5]_PORT_A_data_in">HE1_q_a[5]_PORT_A_data_in</A> = BUS(<A HREF="#U1_write_data[5]">U1_write_data[5]</A>, <A HREF="#U1_write_data[6]">U1_write_data[6]</A>, <A HREF="#U1_write_data[7]">U1_write_data[7]</A>, <A HREF="#U1_write_data[8]">U1_write_data[8]</A>, <A HREF="#U1_write_data[9]">U1_write_data[9]</A>);
<P><A NAME="HE1_q_a[5]_PORT_A_data_in_reg">HE1_q_a[5]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_data_in">HE1_q_a[5]_PORT_A_data_in</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_PORT_A_address">HE1_q_a[5]_PORT_A_address</A> = BUS(<A HREF="#U1_byte_enable[1]">U1_byte_enable[1]</A>, <A HREF="#U1_address[1]">U1_address[1]</A>, <A HREF="#U1_address[2]">U1_address[2]</A>, <A HREF="#U1_address[3]">U1_address[3]</A>, <A HREF="#U1_address[4]">U1_address[4]</A>, <A HREF="#U1_address[5]">U1_address[5]</A>, <A HREF="#U1_address[6]">U1_address[6]</A>, <A HREF="#U1_address[7]">U1_address[7]</A>, <A HREF="#U1_address[8]">U1_address[8]</A>, <A HREF="#U1_address[9]">U1_address[9]</A>, <A HREF="#U1_address[10]">U1_address[10]</A>);
<P><A NAME="HE1_q_a[5]_PORT_A_address_reg">HE1_q_a[5]_PORT_A_address_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_address">HE1_q_a[5]_PORT_A_address</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_PORT_A_write_enable">HE1_q_a[5]_PORT_A_write_enable</A> = <A HREF="#E1_ram_wren">E1_ram_wren</A>;
<P><A NAME="HE1_q_a[5]_PORT_A_write_enable_reg">HE1_q_a[5]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_write_enable">HE1_q_a[5]_PORT_A_write_enable</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_PORT_A_read_enable">HE1_q_a[5]_PORT_A_read_enable</A> = VCC;
<P><A NAME="HE1_q_a[5]_PORT_A_read_enable_reg">HE1_q_a[5]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_read_enable">HE1_q_a[5]_PORT_A_read_enable</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[5]_clock_0">HE1_q_a[5]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="HE1_q_a[5]_PORT_A_data_out">HE1_q_a[5]_PORT_A_data_out</A> = MEMORY(<A HREF="#HE1_q_a[5]_PORT_A_data_in_reg">HE1_q_a[5]_PORT_A_data_in_reg</A>, , <A HREF="#HE1_q_a[5]_PORT_A_address_reg">HE1_q_a[5]_PORT_A_address_reg</A>, , <A HREF="#HE1_q_a[5]_PORT_A_write_enable_reg">HE1_q_a[5]_PORT_A_write_enable_reg</A>, <A HREF="#HE1_q_a[5]_PORT_A_read_enable_reg">HE1_q_a[5]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#HE1_q_a[5]_clock_0">HE1_q_a[5]_clock_0</A>, , , , , , , );
<P><A NAME="HE1_q_a[5]_PORT_A_data_out_reg">HE1_q_a[5]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#HE1_q_a[5]_PORT_A_data_out">HE1_q_a[5]_PORT_A_data_out</A>, HE1_q_a[5]_clock_0, , , );
<P><A NAME="HE1_q_a[6]">HE1_q_a[6]</A> = <A HREF="#HE1_q_a[5]_PORT_A_data_out_reg">HE1_q_a[5]_PORT_A_data_out_reg</A>[1];


<P> --W1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at LABCELL_X11_Y8_N39
<P><A NAME="W1L2_adder_eqn">W1L2_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#W1L19">W1L19</A> );
<P><A NAME="W1L2">W1L2</A> = SUM(<A HREF="#W1L2_adder_eqn">W1L2_adder_eqn</A>);

<P> --W1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at LABCELL_X11_Y8_N39
<P><A NAME="W1L3_adder_eqn">W1L3_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#W1L19">W1L19</A> );
<P><A NAME="W1L3">W1L3</A> = CARRY(<A HREF="#W1L3_adder_eqn">W1L3_adder_eqn</A>);


<P> --W1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at LABCELL_X11_Y8_N42
<P><A NAME="W1L6_adder_eqn">W1L6_adder_eqn</A> = ( !<A HREF="#QB2L33Q">QB2L33Q</A> ) + ( GND ) + ( <A HREF="#W1L3">W1L3</A> );
<P><A NAME="W1L6">W1L6</A> = SUM(<A HREF="#W1L6_adder_eqn">W1L6_adder_eqn</A>);

<P> --W1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at LABCELL_X11_Y8_N42
<P><A NAME="W1L7_adder_eqn">W1L7_adder_eqn</A> = ( !<A HREF="#QB2L33Q">QB2L33Q</A> ) + ( GND ) + ( <A HREF="#W1L3">W1L3</A> );
<P><A NAME="W1L7">W1L7</A> = CARRY(<A HREF="#W1L7_adder_eqn">W1L7_adder_eqn</A>);


<P> --W1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at LABCELL_X11_Y8_N45
<P><A NAME="W1L10_adder_eqn">W1L10_adder_eqn</A> = ( !<A HREF="#MB2_b_full">MB2_b_full</A> ) + ( VCC ) + ( <A HREF="#W1L7">W1L7</A> );
<P><A NAME="W1L10">W1L10</A> = SUM(<A HREF="#W1L10_adder_eqn">W1L10_adder_eqn</A>);

<P> --W1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at LABCELL_X11_Y8_N45
<P><A NAME="W1L11_adder_eqn">W1L11_adder_eqn</A> = ( !<A HREF="#MB2_b_full">MB2_b_full</A> ) + ( VCC ) + ( <A HREF="#W1L7">W1L7</A> );
<P><A NAME="W1L11">W1L11</A> = CARRY(<A HREF="#W1L11_adder_eqn">W1L11_adder_eqn</A>);


<P> --W1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at LABCELL_X11_Y8_N48
<P><A NAME="W1L14_adder_eqn">W1L14_adder_eqn</A> = ( VCC ) + ( GND ) + ( <A HREF="#W1L11">W1L11</A> );
<P><A NAME="W1L14">W1L14</A> = SUM(<A HREF="#W1L14_adder_eqn">W1L14_adder_eqn</A>);


<P> --W1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at LABCELL_X11_Y8_N36
<P><A NAME="W1L18_adder_eqn">W1L18_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#W1L27">W1L27</A> );
<P><A NAME="W1L18">W1L18</A> = SUM(<A HREF="#W1L18_adder_eqn">W1L18_adder_eqn</A>);

<P> --W1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at LABCELL_X11_Y8_N36
<P><A NAME="W1L19_adder_eqn">W1L19_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#W1L27">W1L27</A> );
<P><A NAME="W1L19">W1L19</A> = CARRY(<A HREF="#W1L19_adder_eqn">W1L19_adder_eqn</A>);


<P> --W1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at LABCELL_X11_Y8_N30
<P><A NAME="W1L22_adder_eqn">W1L22_adder_eqn</A> = ( !<A HREF="#QB2L27Q">QB2L27Q</A> ) + ( !<A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> ) + ( !VCC );
<P><A NAME="W1L22">W1L22</A> = SUM(<A HREF="#W1L22_adder_eqn">W1L22_adder_eqn</A>);

<P> --W1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at LABCELL_X11_Y8_N30
<P><A NAME="W1L23_adder_eqn">W1L23_adder_eqn</A> = ( !<A HREF="#QB2L27Q">QB2L27Q</A> ) + ( !<A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> ) + ( !VCC );
<P><A NAME="W1L23">W1L23</A> = CARRY(<A HREF="#W1L23_adder_eqn">W1L23_adder_eqn</A>);


<P> --W1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at LABCELL_X11_Y8_N33
<P><A NAME="W1L26_adder_eqn">W1L26_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#W1L23">W1L23</A> );
<P><A NAME="W1L26">W1L26</A> = SUM(<A HREF="#W1L26_adder_eqn">W1L26_adder_eqn</A>);

<P> --W1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at LABCELL_X11_Y8_N33
<P><A NAME="W1L27_adder_eqn">W1L27_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#W1L23">W1L23</A> );
<P><A NAME="W1L27">W1L27</A> = CARRY(<A HREF="#W1L27_adder_eqn">W1L27_adder_eqn</A>);


<P> --WD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X3_Y4_N53
<P> --register power-up is low

<P><A NAME="WD1_sr[21]">WD1_sr[21]</A> = DFFEAS(<A HREF="#WD1L67">WD1L67</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>,  ,  , <A HREF="#WD1L35">WD1L35</A>,  );


<P> --WD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X3_Y4_N20
<P> --register power-up is low

<P><A NAME="WD1_sr[20]">WD1_sr[20]</A> = DFFEAS(<A HREF="#WD1L68">WD1L68</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>,  ,  , <A HREF="#WD1L35">WD1L35</A>,  );


<P> --VB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X10_Y8_N34
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[17]">VB1_av_readdata_pre[17]</A> = DFFEAS(<A HREF="#W1L34">W1L34</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A>,  ,  , <A HREF="#W1_read_0">W1_read_0</A>);


<P> --ZC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X16_Y7_N13
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte3_data[1]">ZC1_av_ld_byte3_data[1]</A> = DFFEAS(<A HREF="#LC1L38">LC1L38</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , !<A HREF="#ZC1L1005">ZC1L1005</A>, <A HREF="#ZC1L892">ZC1L892</A>,  ,  , <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>);


<P> --DB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X5_Y3_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
<P><A NAME="DB1_rdata[0]">DB1_rdata[0]</A> = AMPP_FUNCTION(<A HREF="#W1_fifo_wr">W1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L26">DB1L26</A>, <A HREF="#W1L83">W1L83</A>, <A HREF="#W1_fifo_wr">W1_fifo_wr</A>, <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, <A HREF="#ZC1_d_writedata[0]">ZC1_d_writedata[0]</A>, <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>, <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#ZC1_d_writedata[1]">ZC1_d_writedata[1]</A>, <A HREF="#ZC1_d_writedata[2]">ZC1_d_writedata[2]</A>, <A HREF="#ZC1_d_writedata[3]">ZC1_d_writedata[3]</A>, <A HREF="#ZC1_d_writedata[4]">ZC1_d_writedata[4]</A>, <A HREF="#ZC1_d_writedata[5]">ZC1_d_writedata[5]</A>, <A HREF="#ZC1_d_writedata[6]">ZC1_d_writedata[6]</A>, <A HREF="#ZC1_d_writedata[7]">ZC1_d_writedata[7]</A>);

<P> --DB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X5_Y3_N0
<P><A NAME="DB1_rdata[7]">DB1_rdata[7]</A> = AMPP_FUNCTION(<A HREF="#W1_fifo_wr">W1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L26">DB1L26</A>, <A HREF="#W1L83">W1L83</A>, <A HREF="#W1_fifo_wr">W1_fifo_wr</A>, <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, <A HREF="#ZC1_d_writedata[0]">ZC1_d_writedata[0]</A>, <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>, <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#ZC1_d_writedata[1]">ZC1_d_writedata[1]</A>, <A HREF="#ZC1_d_writedata[2]">ZC1_d_writedata[2]</A>, <A HREF="#ZC1_d_writedata[3]">ZC1_d_writedata[3]</A>, <A HREF="#ZC1_d_writedata[4]">ZC1_d_writedata[4]</A>, <A HREF="#ZC1_d_writedata[5]">ZC1_d_writedata[5]</A>, <A HREF="#ZC1_d_writedata[6]">ZC1_d_writedata[6]</A>, <A HREF="#ZC1_d_writedata[7]">ZC1_d_writedata[7]</A>);

<P> --DB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X5_Y3_N0
<P><A NAME="DB1_rdata[6]">DB1_rdata[6]</A> = AMPP_FUNCTION(<A HREF="#W1_fifo_wr">W1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L26">DB1L26</A>, <A HREF="#W1L83">W1L83</A>, <A HREF="#W1_fifo_wr">W1_fifo_wr</A>, <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, <A HREF="#ZC1_d_writedata[0]">ZC1_d_writedata[0]</A>, <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>, <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#ZC1_d_writedata[1]">ZC1_d_writedata[1]</A>, <A HREF="#ZC1_d_writedata[2]">ZC1_d_writedata[2]</A>, <A HREF="#ZC1_d_writedata[3]">ZC1_d_writedata[3]</A>, <A HREF="#ZC1_d_writedata[4]">ZC1_d_writedata[4]</A>, <A HREF="#ZC1_d_writedata[5]">ZC1_d_writedata[5]</A>, <A HREF="#ZC1_d_writedata[6]">ZC1_d_writedata[6]</A>, <A HREF="#ZC1_d_writedata[7]">ZC1_d_writedata[7]</A>);

<P> --DB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X5_Y3_N0
<P><A NAME="DB1_rdata[5]">DB1_rdata[5]</A> = AMPP_FUNCTION(<A HREF="#W1_fifo_wr">W1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L26">DB1L26</A>, <A HREF="#W1L83">W1L83</A>, <A HREF="#W1_fifo_wr">W1_fifo_wr</A>, <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, <A HREF="#ZC1_d_writedata[0]">ZC1_d_writedata[0]</A>, <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>, <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#ZC1_d_writedata[1]">ZC1_d_writedata[1]</A>, <A HREF="#ZC1_d_writedata[2]">ZC1_d_writedata[2]</A>, <A HREF="#ZC1_d_writedata[3]">ZC1_d_writedata[3]</A>, <A HREF="#ZC1_d_writedata[4]">ZC1_d_writedata[4]</A>, <A HREF="#ZC1_d_writedata[5]">ZC1_d_writedata[5]</A>, <A HREF="#ZC1_d_writedata[6]">ZC1_d_writedata[6]</A>, <A HREF="#ZC1_d_writedata[7]">ZC1_d_writedata[7]</A>);

<P> --DB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X5_Y3_N0
<P><A NAME="DB1_rdata[4]">DB1_rdata[4]</A> = AMPP_FUNCTION(<A HREF="#W1_fifo_wr">W1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L26">DB1L26</A>, <A HREF="#W1L83">W1L83</A>, <A HREF="#W1_fifo_wr">W1_fifo_wr</A>, <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, <A HREF="#ZC1_d_writedata[0]">ZC1_d_writedata[0]</A>, <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>, <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#ZC1_d_writedata[1]">ZC1_d_writedata[1]</A>, <A HREF="#ZC1_d_writedata[2]">ZC1_d_writedata[2]</A>, <A HREF="#ZC1_d_writedata[3]">ZC1_d_writedata[3]</A>, <A HREF="#ZC1_d_writedata[4]">ZC1_d_writedata[4]</A>, <A HREF="#ZC1_d_writedata[5]">ZC1_d_writedata[5]</A>, <A HREF="#ZC1_d_writedata[6]">ZC1_d_writedata[6]</A>, <A HREF="#ZC1_d_writedata[7]">ZC1_d_writedata[7]</A>);

<P> --DB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X5_Y3_N0
<P><A NAME="DB1_rdata[3]">DB1_rdata[3]</A> = AMPP_FUNCTION(<A HREF="#W1_fifo_wr">W1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L26">DB1L26</A>, <A HREF="#W1L83">W1L83</A>, <A HREF="#W1_fifo_wr">W1_fifo_wr</A>, <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, <A HREF="#ZC1_d_writedata[0]">ZC1_d_writedata[0]</A>, <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>, <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#ZC1_d_writedata[1]">ZC1_d_writedata[1]</A>, <A HREF="#ZC1_d_writedata[2]">ZC1_d_writedata[2]</A>, <A HREF="#ZC1_d_writedata[3]">ZC1_d_writedata[3]</A>, <A HREF="#ZC1_d_writedata[4]">ZC1_d_writedata[4]</A>, <A HREF="#ZC1_d_writedata[5]">ZC1_d_writedata[5]</A>, <A HREF="#ZC1_d_writedata[6]">ZC1_d_writedata[6]</A>, <A HREF="#ZC1_d_writedata[7]">ZC1_d_writedata[7]</A>);

<P> --DB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X5_Y3_N0
<P><A NAME="DB1_rdata[2]">DB1_rdata[2]</A> = AMPP_FUNCTION(<A HREF="#W1_fifo_wr">W1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L26">DB1L26</A>, <A HREF="#W1L83">W1L83</A>, <A HREF="#W1_fifo_wr">W1_fifo_wr</A>, <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, <A HREF="#ZC1_d_writedata[0]">ZC1_d_writedata[0]</A>, <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>, <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#ZC1_d_writedata[1]">ZC1_d_writedata[1]</A>, <A HREF="#ZC1_d_writedata[2]">ZC1_d_writedata[2]</A>, <A HREF="#ZC1_d_writedata[3]">ZC1_d_writedata[3]</A>, <A HREF="#ZC1_d_writedata[4]">ZC1_d_writedata[4]</A>, <A HREF="#ZC1_d_writedata[5]">ZC1_d_writedata[5]</A>, <A HREF="#ZC1_d_writedata[6]">ZC1_d_writedata[6]</A>, <A HREF="#ZC1_d_writedata[7]">ZC1_d_writedata[7]</A>);

<P> --DB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X5_Y3_N0
<P><A NAME="DB1_rdata[1]">DB1_rdata[1]</A> = AMPP_FUNCTION(<A HREF="#W1_fifo_wr">W1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L26">DB1L26</A>, <A HREF="#W1L83">W1L83</A>, <A HREF="#W1_fifo_wr">W1_fifo_wr</A>, <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, <A HREF="#ZC1_d_writedata[0]">ZC1_d_writedata[0]</A>, <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>, <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#ZC1_d_writedata[1]">ZC1_d_writedata[1]</A>, <A HREF="#ZC1_d_writedata[2]">ZC1_d_writedata[2]</A>, <A HREF="#ZC1_d_writedata[3]">ZC1_d_writedata[3]</A>, <A HREF="#ZC1_d_writedata[4]">ZC1_d_writedata[4]</A>, <A HREF="#ZC1_d_writedata[5]">ZC1_d_writedata[5]</A>, <A HREF="#ZC1_d_writedata[6]">ZC1_d_writedata[6]</A>, <A HREF="#ZC1_d_writedata[7]">ZC1_d_writedata[7]</A>);


<P> --DB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X3_Y1_N23
<P> --register power-up is low

<P><A NAME="DB1_count[6]">DB1_count[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L13">DB1L13</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, <A HREF="#DB1L63">DB1L63</A>);


<P> --WD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X3_Y4_N29
<P> --register power-up is low

<P><A NAME="WD1_sr[25]">WD1_sr[25]</A> = DFFEAS(<A HREF="#WD1L69">WD1L69</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>,  ,  , <A HREF="#WD1L35">WD1L35</A>,  );


<P> --WD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X1_Y5_N53
<P> --register power-up is low

<P><A NAME="WD1_sr[5]">WD1_sr[5]</A> = DFFEAS(<A HREF="#WD1L70">WD1L70</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L22">WD1L22</A>,  ,  , <A HREF="#WD1L21">WD1L21</A>,  );


<P> --JD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X2_Y5_N29
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[3]">JD1_break_readreg[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[3]">VD1_jdo[3]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --TD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X4_Y5_N49
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[3]">TD1_MonDReg[3]</A> = DFFEAS(<A HREF="#TD1L56">TD1L56</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[3]">EE1_q_a[3]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --TD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at LABCELL_X7_Y5_N39
<P><A NAME="TD1L23_adder_eqn">TD1L23_adder_eqn</A> = ( <A HREF="#TD1_MonAReg[5]">TD1_MonAReg[5]</A> ) + ( GND ) + ( <A HREF="#TD1L12">TD1L12</A> );
<P><A NAME="TD1L23">TD1L23</A> = SUM(<A HREF="#TD1L23_adder_eqn">TD1L23_adder_eqn</A>);

<P> --TD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at LABCELL_X7_Y5_N39
<P><A NAME="TD1L24_adder_eqn">TD1L24_adder_eqn</A> = ( <A HREF="#TD1_MonAReg[5]">TD1_MonAReg[5]</A> ) + ( GND ) + ( <A HREF="#TD1L12">TD1L12</A> );
<P><A NAME="TD1L24">TD1L24</A> = CARRY(<A HREF="#TD1L24_adder_eqn">TD1L24_adder_eqn</A>);


<P> --TD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at LABCELL_X7_Y5_N42
<P><A NAME="TD1L27_adder_eqn">TD1L27_adder_eqn</A> = ( <A HREF="#TD1_MonAReg[6]">TD1_MonAReg[6]</A> ) + ( GND ) + ( <A HREF="#TD1L24">TD1L24</A> );
<P><A NAME="TD1L27">TD1L27</A> = SUM(<A HREF="#TD1L27_adder_eqn">TD1L27_adder_eqn</A>);

<P> --TD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at LABCELL_X7_Y5_N42
<P><A NAME="TD1L28_adder_eqn">TD1L28_adder_eqn</A> = ( <A HREF="#TD1_MonAReg[6]">TD1_MonAReg[6]</A> ) + ( GND ) + ( <A HREF="#TD1L24">TD1L24</A> );
<P><A NAME="TD1L28">TD1L28</A> = CARRY(<A HREF="#TD1L28_adder_eqn">TD1L28_adder_eqn</A>);


<P> --TD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at LABCELL_X7_Y5_N45
<P><A NAME="TD1L31_adder_eqn">TD1L31_adder_eqn</A> = ( <A HREF="#TD1_MonAReg[7]">TD1_MonAReg[7]</A> ) + ( GND ) + ( <A HREF="#TD1L28">TD1L28</A> );
<P><A NAME="TD1L31">TD1L31</A> = SUM(<A HREF="#TD1L31_adder_eqn">TD1L31_adder_eqn</A>);

<P> --TD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at LABCELL_X7_Y5_N45
<P><A NAME="TD1L32_adder_eqn">TD1L32_adder_eqn</A> = ( <A HREF="#TD1_MonAReg[7]">TD1_MonAReg[7]</A> ) + ( GND ) + ( <A HREF="#TD1L28">TD1L28</A> );
<P><A NAME="TD1L32">TD1L32</A> = CARRY(<A HREF="#TD1L32_adder_eqn">TD1L32_adder_eqn</A>);


<P> --TD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at LABCELL_X7_Y5_N48
<P><A NAME="TD1L35_adder_eqn">TD1L35_adder_eqn</A> = ( <A HREF="#TD1_MonAReg[8]">TD1_MonAReg[8]</A> ) + ( GND ) + ( <A HREF="#TD1L32">TD1L32</A> );
<P><A NAME="TD1L35">TD1L35</A> = SUM(<A HREF="#TD1L35_adder_eqn">TD1L35_adder_eqn</A>);

<P> --TD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at LABCELL_X7_Y5_N48
<P><A NAME="TD1L36_adder_eqn">TD1L36_adder_eqn</A> = ( <A HREF="#TD1_MonAReg[8]">TD1_MonAReg[8]</A> ) + ( GND ) + ( <A HREF="#TD1L32">TD1L32</A> );
<P><A NAME="TD1L36">TD1L36</A> = CARRY(<A HREF="#TD1L36_adder_eqn">TD1L36_adder_eqn</A>);


<P> --WD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X3_Y4_N44
<P> --register power-up is low

<P><A NAME="WD1_sr[26]">WD1_sr[26]</A> = DFFEAS(<A HREF="#WD1L71">WD1L71</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>,  ,  , <A HREF="#WD1L35">WD1L35</A>,  );


<P> --WD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X3_Y4_N2
<P> --register power-up is low

<P><A NAME="WD1_sr[28]">WD1_sr[28]</A> = DFFEAS(<A HREF="#WD1L72">WD1L72</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>,  ,  , <A HREF="#WD1L35">WD1L35</A>,  );


<P> --WD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X1_Y4_N47
<P> --register power-up is low

<P><A NAME="WD1_sr[27]">WD1_sr[27]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>, <A HREF="#WD1L73">WD1L73</A>,  , <A HREF="#WD1L35">WD1L35</A>, VCC);


<P> --U1_rw is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|rw at FF_X16_Y3_N37
<P> --register power-up is low

<P><A NAME="U1_rw">U1_rw</A> = DFFEAS(<A HREF="#U1L77">U1L77</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , VCC,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --U1_write_data[0] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[0] at FF_X21_Y4_N50
<P> --register power-up is low

<P><A NAME="U1_write_data[0]">U1_write_data[0]</A> = DFFEAS(<A HREF="#U1L90">U1L90</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZC1_d_writedata[0]">ZC1_d_writedata[0]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, !<A HREF="#UB2_use_reg">UB2_use_reg</A>);


<P> --U1_byte_enable[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|byte_enable[1] at FF_X15_Y5_N40
<P> --register power-up is low

<P><A NAME="U1_byte_enable[1]">U1_byte_enable[1]</A> = DFFEAS(<A HREF="#UB2L44">UB2L44</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --U1_address[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[1] at FF_X15_Y5_N44
<P> --register power-up is low

<P><A NAME="U1_address[1]">U1_address[1]</A> = DFFEAS(<A HREF="#UB2L45">UB2L45</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --U1_address[2] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[2] at FF_X15_Y5_N28
<P> --register power-up is low

<P><A NAME="U1_address[2]">U1_address[2]</A> = DFFEAS(<A HREF="#UB2L46">UB2L46</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --U1_address[3] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[3] at FF_X15_Y5_N37
<P> --register power-up is low

<P><A NAME="U1_address[3]">U1_address[3]</A> = DFFEAS(<A HREF="#UB2L47">UB2L47</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --U1_address[4] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[4] at FF_X15_Y5_N22
<P> --register power-up is low

<P><A NAME="U1_address[4]">U1_address[4]</A> = DFFEAS(<A HREF="#UB2L48">UB2L48</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --U1_address[5] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[5] at FF_X15_Y5_N2
<P> --register power-up is low

<P><A NAME="U1_address[5]">U1_address[5]</A> = DFFEAS(<A HREF="#UB2L49">UB2L49</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --U1_address[6] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[6] at FF_X15_Y5_N4
<P> --register power-up is low

<P><A NAME="U1_address[6]">U1_address[6]</A> = DFFEAS(<A HREF="#UB2L50">UB2L50</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --U1_address[7] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[7] at FF_X15_Y5_N55
<P> --register power-up is low

<P><A NAME="U1_address[7]">U1_address[7]</A> = DFFEAS(<A HREF="#UB2L51">UB2L51</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --U1_address[8] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[8] at FF_X15_Y5_N59
<P> --register power-up is low

<P><A NAME="U1_address[8]">U1_address[8]</A> = DFFEAS(<A HREF="#UB2L52">UB2L52</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --U1_address[9] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[9] at FF_X15_Y5_N25
<P> --register power-up is low

<P><A NAME="U1_address[9]">U1_address[9]</A> = DFFEAS(<A HREF="#UB2L53">UB2L53</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --U1_address[10] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|address[10] at FF_X15_Y5_N19
<P> --register power-up is low

<P><A NAME="U1_address[10]">U1_address[10]</A> = DFFEAS(<A HREF="#UB2L54">UB2L54</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  );


<P> --ZC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at MLABCELL_X28_Y6_N33
<P><A NAME="ZC1L142_adder_eqn">ZC1L142_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[30]">ZC1_E_src2[30]</A>) ) + ( <A HREF="#ZC1_E_src1[30]">ZC1_E_src1[30]</A> ) + ( <A HREF="#ZC1L147">ZC1L147</A> );
<P><A NAME="ZC1L142">ZC1L142</A> = SUM(<A HREF="#ZC1L142_adder_eqn">ZC1L142_adder_eqn</A>);

<P> --ZC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at MLABCELL_X28_Y6_N33
<P><A NAME="ZC1L143_adder_eqn">ZC1L143_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[30]">ZC1_E_src2[30]</A>) ) + ( <A HREF="#ZC1_E_src1[30]">ZC1_E_src1[30]</A> ) + ( <A HREF="#ZC1L147">ZC1L147</A> );
<P><A NAME="ZC1L143">ZC1L143</A> = CARRY(<A HREF="#ZC1L143_adder_eqn">ZC1L143_adder_eqn</A>);


<P> --ZC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X16_Y7_N55
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte3_data[2]">ZC1_av_ld_byte3_data[2]</A> = DFFEAS(<A HREF="#LC1L40">LC1L40</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , !<A HREF="#ZC1L1005">ZC1L1005</A>, <A HREF="#ZC1L892">ZC1L892</A>,  ,  , <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>);


<P> --ZC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X24_Y6_N16
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[26]">ZC1_W_alu_result[26]</A> = DFFEAS(<A HREF="#ZC1L339">ZC1L339</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X24_Y6_N19
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[25]">ZC1_W_alu_result[25]</A> = DFFEAS(<A HREF="#ZC1L338">ZC1L338</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X24_Y6_N1
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[24]">ZC1_W_alu_result[24]</A> = DFFEAS(<A HREF="#ZC1L337">ZC1L337</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X24_Y6_N34
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[23]">ZC1_W_alu_result[23]</A> = DFFEAS(<A HREF="#ZC1L336">ZC1L336</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X16_Y7_N37
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte3_data[7]">ZC1_av_ld_byte3_data[7]</A> = DFFEAS(<A HREF="#LC1L41">LC1L41</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , !<A HREF="#ZC1L1005">ZC1L1005</A>, <A HREF="#ZC1L892">ZC1L892</A>,  ,  , <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>);


<P> --ZC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X24_Y6_N40
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[31]">ZC1_W_alu_result[31]</A> = DFFEAS(<A HREF="#ZC1L344">ZC1L344</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X16_Y7_N31
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte3_data[6]">ZC1_av_ld_byte3_data[6]</A> = DFFEAS(<A HREF="#LC1L43">LC1L43</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , !<A HREF="#ZC1L1005">ZC1L1005</A>, <A HREF="#ZC1L892">ZC1L892</A>,  ,  , <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>);


<P> --ZC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X24_Y6_N43
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[30]">ZC1_W_alu_result[30]</A> = DFFEAS(<A HREF="#ZC1L343">ZC1L343</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X16_Y7_N1
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte3_data[5]">ZC1_av_ld_byte3_data[5]</A> = DFFEAS(<A HREF="#LC1L45">LC1L45</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , !<A HREF="#ZC1L1005">ZC1L1005</A>, <A HREF="#ZC1L892">ZC1L892</A>,  ,  , <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>);


<P> --ZC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X24_Y6_N28
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[29]">ZC1_W_alu_result[29]</A> = DFFEAS(<A HREF="#ZC1L342">ZC1L342</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X16_Y7_N19
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte3_data[4]">ZC1_av_ld_byte3_data[4]</A> = DFFEAS(<A HREF="#LC1L46">LC1L46</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , !<A HREF="#ZC1L1005">ZC1L1005</A>, <A HREF="#ZC1L892">ZC1L892</A>,  ,  , <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>);


<P> --ZC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X24_Y6_N46
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[28]">ZC1_W_alu_result[28]</A> = DFFEAS(<A HREF="#ZC1L341">ZC1L341</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X23_Y6_N34
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[20]">ZC1_W_alu_result[20]</A> = DFFEAS(<A HREF="#ZC1L333">ZC1L333</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X23_Y6_N32
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[19]">ZC1_W_alu_result[19]</A> = DFFEAS(<A HREF="#ZC1L332">ZC1L332</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X23_Y6_N47
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[18]">ZC1_W_alu_result[18]</A> = DFFEAS(<A HREF="#ZC1L331">ZC1L331</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X24_Y6_N31
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[17]">ZC1_W_alu_result[17]</A> = DFFEAS(<A HREF="#ZC1L330">ZC1L330</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X12_Y8_N43
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte3_data[3]">ZC1_av_ld_byte3_data[3]</A> = DFFEAS(<A HREF="#LC1L47">LC1L47</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , !<A HREF="#ZC1L1005">ZC1L1005</A>, <A HREF="#ZC1L892">ZC1L892</A>,  ,  , <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>);


<P> --ZC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X23_Y6_N25
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[27]">ZC1_W_alu_result[27]</A> = DFFEAS(<A HREF="#ZC1L340">ZC1L340</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X23_Y6_N28
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[22]">ZC1_W_alu_result[22]</A> = DFFEAS(<A HREF="#ZC1L335">ZC1L335</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X23_Y6_N58
<P> --register power-up is low

<P><A NAME="ZC1_W_alu_result[21]">ZC1_W_alu_result[21]</A> = DFFEAS(<A HREF="#ZC1L334">ZC1L334</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X25_Y6_N44
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[30]">ZC1_E_shift_rot_result[30]</A> = DFFEAS(<A HREF="#ZC1L482">ZC1L482</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[30]">ZC1_E_src1[30]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --WD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X3_Y4_N23
<P> --register power-up is low

<P><A NAME="WD1_sr[18]">WD1_sr[18]</A> = DFFEAS(<A HREF="#WD1L74">WD1L74</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>,  ,  , <A HREF="#WD1L35">WD1L35</A>,  );


<P> --JD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X2_Y5_N16
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[16]">JD1_break_readreg[16]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[16]">VD1_jdo[16]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --TD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X4_Y5_N19
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[16]">TD1_MonDReg[16]</A> = DFFEAS(<A HREF="#TD1L89">TD1L89</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[16]">EE1_q_a[16]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --EE1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X5_Y5_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 20
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L168">TD1L168</A>, <A HREF="#TD1L169">TD1L169</A>, <A HREF="#TD1L170">TD1L170</A>, <A HREF="#TD1L171">TD1L171</A>, <A HREF="#TD1L172">TD1L172</A>, <A HREF="#TD1L173">TD1L173</A>, <A HREF="#TD1L174">TD1L174</A>, <A HREF="#TD1L175">TD1L175</A>, , , <A HREF="#TD1L184">TD1L184</A>, <A HREF="#TD1L185">TD1L185</A>, <A HREF="#TD1L186">TD1L186</A>, <A HREF="#TD1L187">TD1L187</A>, <A HREF="#TD1L188">TD1L188</A>, <A HREF="#TD1L189">TD1L189</A>, <A HREF="#TD1L190">TD1L190</A>, <A HREF="#TD1L191">TD1L191</A>, , );
<P><A NAME="EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L156">TD1L156</A>, <A HREF="#TD1L158">TD1L158</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A>, , <A HREF="#EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[8]">EE1_q_a[8]</A> = <A HREF="#EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A>[0];

<P> --EE1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L168">TD1L168</A>, <A HREF="#TD1L169">TD1L169</A>, <A HREF="#TD1L170">TD1L170</A>, <A HREF="#TD1L171">TD1L171</A>, <A HREF="#TD1L172">TD1L172</A>, <A HREF="#TD1L173">TD1L173</A>, <A HREF="#TD1L174">TD1L174</A>, <A HREF="#TD1L175">TD1L175</A>, , , <A HREF="#TD1L184">TD1L184</A>, <A HREF="#TD1L185">TD1L185</A>, <A HREF="#TD1L186">TD1L186</A>, <A HREF="#TD1L187">TD1L187</A>, <A HREF="#TD1L188">TD1L188</A>, <A HREF="#TD1L189">TD1L189</A>, <A HREF="#TD1L190">TD1L190</A>, <A HREF="#TD1L191">TD1L191</A>, , );
<P><A NAME="EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L156">TD1L156</A>, <A HREF="#TD1L158">TD1L158</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A>, , <A HREF="#EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[31]">EE1_q_a[31]</A> = <A HREF="#EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A>[17];

<P> --EE1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L168">TD1L168</A>, <A HREF="#TD1L169">TD1L169</A>, <A HREF="#TD1L170">TD1L170</A>, <A HREF="#TD1L171">TD1L171</A>, <A HREF="#TD1L172">TD1L172</A>, <A HREF="#TD1L173">TD1L173</A>, <A HREF="#TD1L174">TD1L174</A>, <A HREF="#TD1L175">TD1L175</A>, , , <A HREF="#TD1L184">TD1L184</A>, <A HREF="#TD1L185">TD1L185</A>, <A HREF="#TD1L186">TD1L186</A>, <A HREF="#TD1L187">TD1L187</A>, <A HREF="#TD1L188">TD1L188</A>, <A HREF="#TD1L189">TD1L189</A>, <A HREF="#TD1L190">TD1L190</A>, <A HREF="#TD1L191">TD1L191</A>, , );
<P><A NAME="EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L156">TD1L156</A>, <A HREF="#TD1L158">TD1L158</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A>, , <A HREF="#EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[30]">EE1_q_a[30]</A> = <A HREF="#EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A>[16];

<P> --EE1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L168">TD1L168</A>, <A HREF="#TD1L169">TD1L169</A>, <A HREF="#TD1L170">TD1L170</A>, <A HREF="#TD1L171">TD1L171</A>, <A HREF="#TD1L172">TD1L172</A>, <A HREF="#TD1L173">TD1L173</A>, <A HREF="#TD1L174">TD1L174</A>, <A HREF="#TD1L175">TD1L175</A>, , , <A HREF="#TD1L184">TD1L184</A>, <A HREF="#TD1L185">TD1L185</A>, <A HREF="#TD1L186">TD1L186</A>, <A HREF="#TD1L187">TD1L187</A>, <A HREF="#TD1L188">TD1L188</A>, <A HREF="#TD1L189">TD1L189</A>, <A HREF="#TD1L190">TD1L190</A>, <A HREF="#TD1L191">TD1L191</A>, , );
<P><A NAME="EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L156">TD1L156</A>, <A HREF="#TD1L158">TD1L158</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A>, , <A HREF="#EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[29]">EE1_q_a[29]</A> = <A HREF="#EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A>[15];

<P> --EE1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L168">TD1L168</A>, <A HREF="#TD1L169">TD1L169</A>, <A HREF="#TD1L170">TD1L170</A>, <A HREF="#TD1L171">TD1L171</A>, <A HREF="#TD1L172">TD1L172</A>, <A HREF="#TD1L173">TD1L173</A>, <A HREF="#TD1L174">TD1L174</A>, <A HREF="#TD1L175">TD1L175</A>, , , <A HREF="#TD1L184">TD1L184</A>, <A HREF="#TD1L185">TD1L185</A>, <A HREF="#TD1L186">TD1L186</A>, <A HREF="#TD1L187">TD1L187</A>, <A HREF="#TD1L188">TD1L188</A>, <A HREF="#TD1L189">TD1L189</A>, <A HREF="#TD1L190">TD1L190</A>, <A HREF="#TD1L191">TD1L191</A>, , );
<P><A NAME="EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L156">TD1L156</A>, <A HREF="#TD1L158">TD1L158</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A>, , <A HREF="#EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[28]">EE1_q_a[28]</A> = <A HREF="#EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A>[14];

<P> --EE1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L168">TD1L168</A>, <A HREF="#TD1L169">TD1L169</A>, <A HREF="#TD1L170">TD1L170</A>, <A HREF="#TD1L171">TD1L171</A>, <A HREF="#TD1L172">TD1L172</A>, <A HREF="#TD1L173">TD1L173</A>, <A HREF="#TD1L174">TD1L174</A>, <A HREF="#TD1L175">TD1L175</A>, , , <A HREF="#TD1L184">TD1L184</A>, <A HREF="#TD1L185">TD1L185</A>, <A HREF="#TD1L186">TD1L186</A>, <A HREF="#TD1L187">TD1L187</A>, <A HREF="#TD1L188">TD1L188</A>, <A HREF="#TD1L189">TD1L189</A>, <A HREF="#TD1L190">TD1L190</A>, <A HREF="#TD1L191">TD1L191</A>, , );
<P><A NAME="EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L156">TD1L156</A>, <A HREF="#TD1L158">TD1L158</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A>, , <A HREF="#EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[27]">EE1_q_a[27]</A> = <A HREF="#EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A>[13];

<P> --EE1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L168">TD1L168</A>, <A HREF="#TD1L169">TD1L169</A>, <A HREF="#TD1L170">TD1L170</A>, <A HREF="#TD1L171">TD1L171</A>, <A HREF="#TD1L172">TD1L172</A>, <A HREF="#TD1L173">TD1L173</A>, <A HREF="#TD1L174">TD1L174</A>, <A HREF="#TD1L175">TD1L175</A>, , , <A HREF="#TD1L184">TD1L184</A>, <A HREF="#TD1L185">TD1L185</A>, <A HREF="#TD1L186">TD1L186</A>, <A HREF="#TD1L187">TD1L187</A>, <A HREF="#TD1L188">TD1L188</A>, <A HREF="#TD1L189">TD1L189</A>, <A HREF="#TD1L190">TD1L190</A>, <A HREF="#TD1L191">TD1L191</A>, , );
<P><A NAME="EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L156">TD1L156</A>, <A HREF="#TD1L158">TD1L158</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A>, , <A HREF="#EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[26]">EE1_q_a[26]</A> = <A HREF="#EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A>[12];

<P> --EE1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L168">TD1L168</A>, <A HREF="#TD1L169">TD1L169</A>, <A HREF="#TD1L170">TD1L170</A>, <A HREF="#TD1L171">TD1L171</A>, <A HREF="#TD1L172">TD1L172</A>, <A HREF="#TD1L173">TD1L173</A>, <A HREF="#TD1L174">TD1L174</A>, <A HREF="#TD1L175">TD1L175</A>, , , <A HREF="#TD1L184">TD1L184</A>, <A HREF="#TD1L185">TD1L185</A>, <A HREF="#TD1L186">TD1L186</A>, <A HREF="#TD1L187">TD1L187</A>, <A HREF="#TD1L188">TD1L188</A>, <A HREF="#TD1L189">TD1L189</A>, <A HREF="#TD1L190">TD1L190</A>, <A HREF="#TD1L191">TD1L191</A>, , );
<P><A NAME="EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L156">TD1L156</A>, <A HREF="#TD1L158">TD1L158</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A>, , <A HREF="#EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[25]">EE1_q_a[25]</A> = <A HREF="#EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A>[11];

<P> --EE1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L168">TD1L168</A>, <A HREF="#TD1L169">TD1L169</A>, <A HREF="#TD1L170">TD1L170</A>, <A HREF="#TD1L171">TD1L171</A>, <A HREF="#TD1L172">TD1L172</A>, <A HREF="#TD1L173">TD1L173</A>, <A HREF="#TD1L174">TD1L174</A>, <A HREF="#TD1L175">TD1L175</A>, , , <A HREF="#TD1L184">TD1L184</A>, <A HREF="#TD1L185">TD1L185</A>, <A HREF="#TD1L186">TD1L186</A>, <A HREF="#TD1L187">TD1L187</A>, <A HREF="#TD1L188">TD1L188</A>, <A HREF="#TD1L189">TD1L189</A>, <A HREF="#TD1L190">TD1L190</A>, <A HREF="#TD1L191">TD1L191</A>, , );
<P><A NAME="EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L156">TD1L156</A>, <A HREF="#TD1L158">TD1L158</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A>, , <A HREF="#EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[24]">EE1_q_a[24]</A> = <A HREF="#EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A>[10];

<P> --EE1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L168">TD1L168</A>, <A HREF="#TD1L169">TD1L169</A>, <A HREF="#TD1L170">TD1L170</A>, <A HREF="#TD1L171">TD1L171</A>, <A HREF="#TD1L172">TD1L172</A>, <A HREF="#TD1L173">TD1L173</A>, <A HREF="#TD1L174">TD1L174</A>, <A HREF="#TD1L175">TD1L175</A>, , , <A HREF="#TD1L184">TD1L184</A>, <A HREF="#TD1L185">TD1L185</A>, <A HREF="#TD1L186">TD1L186</A>, <A HREF="#TD1L187">TD1L187</A>, <A HREF="#TD1L188">TD1L188</A>, <A HREF="#TD1L189">TD1L189</A>, <A HREF="#TD1L190">TD1L190</A>, <A HREF="#TD1L191">TD1L191</A>, , );
<P><A NAME="EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L156">TD1L156</A>, <A HREF="#TD1L158">TD1L158</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A>, , <A HREF="#EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[15]">EE1_q_a[15]</A> = <A HREF="#EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A>[7];

<P> --EE1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L168">TD1L168</A>, <A HREF="#TD1L169">TD1L169</A>, <A HREF="#TD1L170">TD1L170</A>, <A HREF="#TD1L171">TD1L171</A>, <A HREF="#TD1L172">TD1L172</A>, <A HREF="#TD1L173">TD1L173</A>, <A HREF="#TD1L174">TD1L174</A>, <A HREF="#TD1L175">TD1L175</A>, , , <A HREF="#TD1L184">TD1L184</A>, <A HREF="#TD1L185">TD1L185</A>, <A HREF="#TD1L186">TD1L186</A>, <A HREF="#TD1L187">TD1L187</A>, <A HREF="#TD1L188">TD1L188</A>, <A HREF="#TD1L189">TD1L189</A>, <A HREF="#TD1L190">TD1L190</A>, <A HREF="#TD1L191">TD1L191</A>, , );
<P><A NAME="EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L156">TD1L156</A>, <A HREF="#TD1L158">TD1L158</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A>, , <A HREF="#EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[14]">EE1_q_a[14]</A> = <A HREF="#EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A>[6];

<P> --EE1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L168">TD1L168</A>, <A HREF="#TD1L169">TD1L169</A>, <A HREF="#TD1L170">TD1L170</A>, <A HREF="#TD1L171">TD1L171</A>, <A HREF="#TD1L172">TD1L172</A>, <A HREF="#TD1L173">TD1L173</A>, <A HREF="#TD1L174">TD1L174</A>, <A HREF="#TD1L175">TD1L175</A>, , , <A HREF="#TD1L184">TD1L184</A>, <A HREF="#TD1L185">TD1L185</A>, <A HREF="#TD1L186">TD1L186</A>, <A HREF="#TD1L187">TD1L187</A>, <A HREF="#TD1L188">TD1L188</A>, <A HREF="#TD1L189">TD1L189</A>, <A HREF="#TD1L190">TD1L190</A>, <A HREF="#TD1L191">TD1L191</A>, , );
<P><A NAME="EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L156">TD1L156</A>, <A HREF="#TD1L158">TD1L158</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A>, , <A HREF="#EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[13]">EE1_q_a[13]</A> = <A HREF="#EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A>[5];

<P> --EE1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L168">TD1L168</A>, <A HREF="#TD1L169">TD1L169</A>, <A HREF="#TD1L170">TD1L170</A>, <A HREF="#TD1L171">TD1L171</A>, <A HREF="#TD1L172">TD1L172</A>, <A HREF="#TD1L173">TD1L173</A>, <A HREF="#TD1L174">TD1L174</A>, <A HREF="#TD1L175">TD1L175</A>, , , <A HREF="#TD1L184">TD1L184</A>, <A HREF="#TD1L185">TD1L185</A>, <A HREF="#TD1L186">TD1L186</A>, <A HREF="#TD1L187">TD1L187</A>, <A HREF="#TD1L188">TD1L188</A>, <A HREF="#TD1L189">TD1L189</A>, <A HREF="#TD1L190">TD1L190</A>, <A HREF="#TD1L191">TD1L191</A>, , );
<P><A NAME="EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L156">TD1L156</A>, <A HREF="#TD1L158">TD1L158</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A>, , <A HREF="#EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[12]">EE1_q_a[12]</A> = <A HREF="#EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A>[4];

<P> --EE1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L168">TD1L168</A>, <A HREF="#TD1L169">TD1L169</A>, <A HREF="#TD1L170">TD1L170</A>, <A HREF="#TD1L171">TD1L171</A>, <A HREF="#TD1L172">TD1L172</A>, <A HREF="#TD1L173">TD1L173</A>, <A HREF="#TD1L174">TD1L174</A>, <A HREF="#TD1L175">TD1L175</A>, , , <A HREF="#TD1L184">TD1L184</A>, <A HREF="#TD1L185">TD1L185</A>, <A HREF="#TD1L186">TD1L186</A>, <A HREF="#TD1L187">TD1L187</A>, <A HREF="#TD1L188">TD1L188</A>, <A HREF="#TD1L189">TD1L189</A>, <A HREF="#TD1L190">TD1L190</A>, <A HREF="#TD1L191">TD1L191</A>, , );
<P><A NAME="EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L156">TD1L156</A>, <A HREF="#TD1L158">TD1L158</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A>, , <A HREF="#EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[11]">EE1_q_a[11]</A> = <A HREF="#EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A>[3];

<P> --EE1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L168">TD1L168</A>, <A HREF="#TD1L169">TD1L169</A>, <A HREF="#TD1L170">TD1L170</A>, <A HREF="#TD1L171">TD1L171</A>, <A HREF="#TD1L172">TD1L172</A>, <A HREF="#TD1L173">TD1L173</A>, <A HREF="#TD1L174">TD1L174</A>, <A HREF="#TD1L175">TD1L175</A>, , , <A HREF="#TD1L184">TD1L184</A>, <A HREF="#TD1L185">TD1L185</A>, <A HREF="#TD1L186">TD1L186</A>, <A HREF="#TD1L187">TD1L187</A>, <A HREF="#TD1L188">TD1L188</A>, <A HREF="#TD1L189">TD1L189</A>, <A HREF="#TD1L190">TD1L190</A>, <A HREF="#TD1L191">TD1L191</A>, , );
<P><A NAME="EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L156">TD1L156</A>, <A HREF="#TD1L158">TD1L158</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A>, , <A HREF="#EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[10]">EE1_q_a[10]</A> = <A HREF="#EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A>[2];

<P> --EE1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X5_Y5_N0
<P><A NAME="EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#TD1L168">TD1L168</A>, <A HREF="#TD1L169">TD1L169</A>, <A HREF="#TD1L170">TD1L170</A>, <A HREF="#TD1L171">TD1L171</A>, <A HREF="#TD1L172">TD1L172</A>, <A HREF="#TD1L173">TD1L173</A>, <A HREF="#TD1L174">TD1L174</A>, <A HREF="#TD1L175">TD1L175</A>, , , <A HREF="#TD1L184">TD1L184</A>, <A HREF="#TD1L185">TD1L185</A>, <A HREF="#TD1L186">TD1L186</A>, <A HREF="#TD1L187">TD1L187</A>, <A HREF="#TD1L188">TD1L188</A>, <A HREF="#TD1L189">TD1L189</A>, <A HREF="#TD1L190">TD1L190</A>, <A HREF="#TD1L191">TD1L191</A>, , );
<P><A NAME="EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_data_in">EE1_q_a[8]_PORT_A_data_in</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#TD1L147">TD1L147</A>, <A HREF="#TD1L148">TD1L148</A>, <A HREF="#TD1L149">TD1L149</A>, <A HREF="#TD1L150">TD1L150</A>, <A HREF="#TD1L151">TD1L151</A>, <A HREF="#TD1L152">TD1L152</A>, <A HREF="#TD1L153">TD1L153</A>, <A HREF="#TD1L154">TD1L154</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_address">EE1_q_a[8]_PORT_A_address</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_write_enable">EE1_q_a[8]_PORT_A_write_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#TD1L193">TD1L193</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_read_enable">EE1_q_a[8]_PORT_A_read_enable</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#TD1L156">TD1L156</A>, <A HREF="#TD1L158">TD1L158</A>);
<P><A NAME="EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#EE1_q_a[8]_PORT_A_byte_mask">EE1_q_a[8]_PORT_A_byte_mask</A>, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
<P><A NAME="EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A> = <A HREF="#TD1_ociram_reset_req">TD1_ociram_reset_req</A>;
<P><A NAME="EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#EE1_q_a[8]_PORT_A_data_in_reg">EE1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_address_reg">EE1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#EE1_q_a[8]_PORT_A_write_enable_reg">EE1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#EE1_q_a[8]_PORT_A_read_enable_reg">EE1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#EE1_q_a[8]_PORT_A_byte_mask_reg">EE1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#EE1_q_a[8]_clock_0">EE1_q_a[8]_clock_0</A>, , <A HREF="#EE1_q_a[8]_clock_enable_0">EE1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="EE1_q_a[9]">EE1_q_a[9]</A> = <A HREF="#EE1_q_a[8]_PORT_A_data_out">EE1_q_a[8]_PORT_A_data_out</A>[1];


<P> --CD1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X9_Y5_N46
<P> --register power-up is low

<P><A NAME="CD1_readdata[27]">CD1_readdata[27]</A> = DFFEAS(<A HREF="#CD1L71">CD1L71</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[27]">EE1_q_a[27]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --CD1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X10_Y5_N58
<P> --register power-up is low

<P><A NAME="CD1_readdata[28]">CD1_readdata[28]</A> = DFFEAS(<A HREF="#CD1L73">CD1L73</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[28]">EE1_q_a[28]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --CD1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X10_Y5_N49
<P> --register power-up is low

<P><A NAME="CD1_readdata[29]">CD1_readdata[29]</A> = DFFEAS(<A HREF="#CD1L75">CD1L75</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[29]">EE1_q_a[29]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --CD1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X8_Y6_N40
<P> --register power-up is low

<P><A NAME="CD1_readdata[30]">CD1_readdata[30]</A> = DFFEAS(<A HREF="#CD1L77">CD1L77</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[30]">EE1_q_a[30]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --CD1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X9_Y5_N4
<P> --register power-up is low

<P><A NAME="CD1_readdata[31]">CD1_readdata[31]</A> = DFFEAS(<A HREF="#CD1L79">CD1L79</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE1_q_a[31]">EE1_q_a[31]</A>,  ,  , !<A HREF="#CD1_address[8]">CD1_address[8]</A>);


<P> --HE1_q_a[10] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[10] at M10K_X14_Y5_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 5
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="HE1_q_a[10]_PORT_A_data_in">HE1_q_a[10]_PORT_A_data_in</A> = BUS(<A HREF="#U1_write_data[10]">U1_write_data[10]</A>, <A HREF="#U1_write_data[11]">U1_write_data[11]</A>, <A HREF="#U1_write_data[12]">U1_write_data[12]</A>, <A HREF="#U1_write_data[13]">U1_write_data[13]</A>, <A HREF="#U1_write_data[14]">U1_write_data[14]</A>);
<P><A NAME="HE1_q_a[10]_PORT_A_data_in_reg">HE1_q_a[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_data_in">HE1_q_a[10]_PORT_A_data_in</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_PORT_A_address">HE1_q_a[10]_PORT_A_address</A> = BUS(<A HREF="#U1_byte_enable[1]">U1_byte_enable[1]</A>, <A HREF="#U1_address[1]">U1_address[1]</A>, <A HREF="#U1_address[2]">U1_address[2]</A>, <A HREF="#U1_address[3]">U1_address[3]</A>, <A HREF="#U1_address[4]">U1_address[4]</A>, <A HREF="#U1_address[5]">U1_address[5]</A>, <A HREF="#U1_address[6]">U1_address[6]</A>, <A HREF="#U1_address[7]">U1_address[7]</A>, <A HREF="#U1_address[8]">U1_address[8]</A>, <A HREF="#U1_address[9]">U1_address[9]</A>, <A HREF="#U1_address[10]">U1_address[10]</A>);
<P><A NAME="HE1_q_a[10]_PORT_A_address_reg">HE1_q_a[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_address">HE1_q_a[10]_PORT_A_address</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_PORT_A_write_enable">HE1_q_a[10]_PORT_A_write_enable</A> = <A HREF="#E1_ram_wren">E1_ram_wren</A>;
<P><A NAME="HE1_q_a[10]_PORT_A_write_enable_reg">HE1_q_a[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_write_enable">HE1_q_a[10]_PORT_A_write_enable</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_PORT_A_read_enable">HE1_q_a[10]_PORT_A_read_enable</A> = VCC;
<P><A NAME="HE1_q_a[10]_PORT_A_read_enable_reg">HE1_q_a[10]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_read_enable">HE1_q_a[10]_PORT_A_read_enable</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_clock_0">HE1_q_a[10]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="HE1_q_a[10]_PORT_A_data_out">HE1_q_a[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#HE1_q_a[10]_PORT_A_data_in_reg">HE1_q_a[10]_PORT_A_data_in_reg</A>, , <A HREF="#HE1_q_a[10]_PORT_A_address_reg">HE1_q_a[10]_PORT_A_address_reg</A>, , <A HREF="#HE1_q_a[10]_PORT_A_write_enable_reg">HE1_q_a[10]_PORT_A_write_enable_reg</A>, <A HREF="#HE1_q_a[10]_PORT_A_read_enable_reg">HE1_q_a[10]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#HE1_q_a[10]_clock_0">HE1_q_a[10]_clock_0</A>, , , , , , , );
<P><A NAME="HE1_q_a[10]_PORT_A_data_out_reg">HE1_q_a[10]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_data_out">HE1_q_a[10]_PORT_A_data_out</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]">HE1_q_a[10]</A> = <A HREF="#HE1_q_a[10]_PORT_A_data_out_reg">HE1_q_a[10]_PORT_A_data_out_reg</A>[0];

<P> --HE1_q_a[14] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[14] at M10K_X14_Y5_N0
<P><A NAME="HE1_q_a[10]_PORT_A_data_in">HE1_q_a[10]_PORT_A_data_in</A> = BUS(<A HREF="#U1_write_data[10]">U1_write_data[10]</A>, <A HREF="#U1_write_data[11]">U1_write_data[11]</A>, <A HREF="#U1_write_data[12]">U1_write_data[12]</A>, <A HREF="#U1_write_data[13]">U1_write_data[13]</A>, <A HREF="#U1_write_data[14]">U1_write_data[14]</A>);
<P><A NAME="HE1_q_a[10]_PORT_A_data_in_reg">HE1_q_a[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_data_in">HE1_q_a[10]_PORT_A_data_in</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_PORT_A_address">HE1_q_a[10]_PORT_A_address</A> = BUS(<A HREF="#U1_byte_enable[1]">U1_byte_enable[1]</A>, <A HREF="#U1_address[1]">U1_address[1]</A>, <A HREF="#U1_address[2]">U1_address[2]</A>, <A HREF="#U1_address[3]">U1_address[3]</A>, <A HREF="#U1_address[4]">U1_address[4]</A>, <A HREF="#U1_address[5]">U1_address[5]</A>, <A HREF="#U1_address[6]">U1_address[6]</A>, <A HREF="#U1_address[7]">U1_address[7]</A>, <A HREF="#U1_address[8]">U1_address[8]</A>, <A HREF="#U1_address[9]">U1_address[9]</A>, <A HREF="#U1_address[10]">U1_address[10]</A>);
<P><A NAME="HE1_q_a[10]_PORT_A_address_reg">HE1_q_a[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_address">HE1_q_a[10]_PORT_A_address</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_PORT_A_write_enable">HE1_q_a[10]_PORT_A_write_enable</A> = <A HREF="#E1_ram_wren">E1_ram_wren</A>;
<P><A NAME="HE1_q_a[10]_PORT_A_write_enable_reg">HE1_q_a[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_write_enable">HE1_q_a[10]_PORT_A_write_enable</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_PORT_A_read_enable">HE1_q_a[10]_PORT_A_read_enable</A> = VCC;
<P><A NAME="HE1_q_a[10]_PORT_A_read_enable_reg">HE1_q_a[10]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_read_enable">HE1_q_a[10]_PORT_A_read_enable</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_clock_0">HE1_q_a[10]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="HE1_q_a[10]_PORT_A_data_out">HE1_q_a[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#HE1_q_a[10]_PORT_A_data_in_reg">HE1_q_a[10]_PORT_A_data_in_reg</A>, , <A HREF="#HE1_q_a[10]_PORT_A_address_reg">HE1_q_a[10]_PORT_A_address_reg</A>, , <A HREF="#HE1_q_a[10]_PORT_A_write_enable_reg">HE1_q_a[10]_PORT_A_write_enable_reg</A>, <A HREF="#HE1_q_a[10]_PORT_A_read_enable_reg">HE1_q_a[10]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#HE1_q_a[10]_clock_0">HE1_q_a[10]_clock_0</A>, , , , , , , );
<P><A NAME="HE1_q_a[10]_PORT_A_data_out_reg">HE1_q_a[10]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_data_out">HE1_q_a[10]_PORT_A_data_out</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[14]">HE1_q_a[14]</A> = <A HREF="#HE1_q_a[10]_PORT_A_data_out_reg">HE1_q_a[10]_PORT_A_data_out_reg</A>[4];

<P> --HE1_q_a[13] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[13] at M10K_X14_Y5_N0
<P><A NAME="HE1_q_a[10]_PORT_A_data_in">HE1_q_a[10]_PORT_A_data_in</A> = BUS(<A HREF="#U1_write_data[10]">U1_write_data[10]</A>, <A HREF="#U1_write_data[11]">U1_write_data[11]</A>, <A HREF="#U1_write_data[12]">U1_write_data[12]</A>, <A HREF="#U1_write_data[13]">U1_write_data[13]</A>, <A HREF="#U1_write_data[14]">U1_write_data[14]</A>);
<P><A NAME="HE1_q_a[10]_PORT_A_data_in_reg">HE1_q_a[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_data_in">HE1_q_a[10]_PORT_A_data_in</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_PORT_A_address">HE1_q_a[10]_PORT_A_address</A> = BUS(<A HREF="#U1_byte_enable[1]">U1_byte_enable[1]</A>, <A HREF="#U1_address[1]">U1_address[1]</A>, <A HREF="#U1_address[2]">U1_address[2]</A>, <A HREF="#U1_address[3]">U1_address[3]</A>, <A HREF="#U1_address[4]">U1_address[4]</A>, <A HREF="#U1_address[5]">U1_address[5]</A>, <A HREF="#U1_address[6]">U1_address[6]</A>, <A HREF="#U1_address[7]">U1_address[7]</A>, <A HREF="#U1_address[8]">U1_address[8]</A>, <A HREF="#U1_address[9]">U1_address[9]</A>, <A HREF="#U1_address[10]">U1_address[10]</A>);
<P><A NAME="HE1_q_a[10]_PORT_A_address_reg">HE1_q_a[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_address">HE1_q_a[10]_PORT_A_address</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_PORT_A_write_enable">HE1_q_a[10]_PORT_A_write_enable</A> = <A HREF="#E1_ram_wren">E1_ram_wren</A>;
<P><A NAME="HE1_q_a[10]_PORT_A_write_enable_reg">HE1_q_a[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_write_enable">HE1_q_a[10]_PORT_A_write_enable</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_PORT_A_read_enable">HE1_q_a[10]_PORT_A_read_enable</A> = VCC;
<P><A NAME="HE1_q_a[10]_PORT_A_read_enable_reg">HE1_q_a[10]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_read_enable">HE1_q_a[10]_PORT_A_read_enable</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_clock_0">HE1_q_a[10]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="HE1_q_a[10]_PORT_A_data_out">HE1_q_a[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#HE1_q_a[10]_PORT_A_data_in_reg">HE1_q_a[10]_PORT_A_data_in_reg</A>, , <A HREF="#HE1_q_a[10]_PORT_A_address_reg">HE1_q_a[10]_PORT_A_address_reg</A>, , <A HREF="#HE1_q_a[10]_PORT_A_write_enable_reg">HE1_q_a[10]_PORT_A_write_enable_reg</A>, <A HREF="#HE1_q_a[10]_PORT_A_read_enable_reg">HE1_q_a[10]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#HE1_q_a[10]_clock_0">HE1_q_a[10]_clock_0</A>, , , , , , , );
<P><A NAME="HE1_q_a[10]_PORT_A_data_out_reg">HE1_q_a[10]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_data_out">HE1_q_a[10]_PORT_A_data_out</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[13]">HE1_q_a[13]</A> = <A HREF="#HE1_q_a[10]_PORT_A_data_out_reg">HE1_q_a[10]_PORT_A_data_out_reg</A>[3];

<P> --HE1_q_a[12] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[12] at M10K_X14_Y5_N0
<P><A NAME="HE1_q_a[10]_PORT_A_data_in">HE1_q_a[10]_PORT_A_data_in</A> = BUS(<A HREF="#U1_write_data[10]">U1_write_data[10]</A>, <A HREF="#U1_write_data[11]">U1_write_data[11]</A>, <A HREF="#U1_write_data[12]">U1_write_data[12]</A>, <A HREF="#U1_write_data[13]">U1_write_data[13]</A>, <A HREF="#U1_write_data[14]">U1_write_data[14]</A>);
<P><A NAME="HE1_q_a[10]_PORT_A_data_in_reg">HE1_q_a[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_data_in">HE1_q_a[10]_PORT_A_data_in</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_PORT_A_address">HE1_q_a[10]_PORT_A_address</A> = BUS(<A HREF="#U1_byte_enable[1]">U1_byte_enable[1]</A>, <A HREF="#U1_address[1]">U1_address[1]</A>, <A HREF="#U1_address[2]">U1_address[2]</A>, <A HREF="#U1_address[3]">U1_address[3]</A>, <A HREF="#U1_address[4]">U1_address[4]</A>, <A HREF="#U1_address[5]">U1_address[5]</A>, <A HREF="#U1_address[6]">U1_address[6]</A>, <A HREF="#U1_address[7]">U1_address[7]</A>, <A HREF="#U1_address[8]">U1_address[8]</A>, <A HREF="#U1_address[9]">U1_address[9]</A>, <A HREF="#U1_address[10]">U1_address[10]</A>);
<P><A NAME="HE1_q_a[10]_PORT_A_address_reg">HE1_q_a[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_address">HE1_q_a[10]_PORT_A_address</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_PORT_A_write_enable">HE1_q_a[10]_PORT_A_write_enable</A> = <A HREF="#E1_ram_wren">E1_ram_wren</A>;
<P><A NAME="HE1_q_a[10]_PORT_A_write_enable_reg">HE1_q_a[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_write_enable">HE1_q_a[10]_PORT_A_write_enable</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_PORT_A_read_enable">HE1_q_a[10]_PORT_A_read_enable</A> = VCC;
<P><A NAME="HE1_q_a[10]_PORT_A_read_enable_reg">HE1_q_a[10]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_read_enable">HE1_q_a[10]_PORT_A_read_enable</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_clock_0">HE1_q_a[10]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="HE1_q_a[10]_PORT_A_data_out">HE1_q_a[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#HE1_q_a[10]_PORT_A_data_in_reg">HE1_q_a[10]_PORT_A_data_in_reg</A>, , <A HREF="#HE1_q_a[10]_PORT_A_address_reg">HE1_q_a[10]_PORT_A_address_reg</A>, , <A HREF="#HE1_q_a[10]_PORT_A_write_enable_reg">HE1_q_a[10]_PORT_A_write_enable_reg</A>, <A HREF="#HE1_q_a[10]_PORT_A_read_enable_reg">HE1_q_a[10]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#HE1_q_a[10]_clock_0">HE1_q_a[10]_clock_0</A>, , , , , , , );
<P><A NAME="HE1_q_a[10]_PORT_A_data_out_reg">HE1_q_a[10]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_data_out">HE1_q_a[10]_PORT_A_data_out</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[12]">HE1_q_a[12]</A> = <A HREF="#HE1_q_a[10]_PORT_A_data_out_reg">HE1_q_a[10]_PORT_A_data_out_reg</A>[2];

<P> --HE1_q_a[11] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[11] at M10K_X14_Y5_N0
<P><A NAME="HE1_q_a[10]_PORT_A_data_in">HE1_q_a[10]_PORT_A_data_in</A> = BUS(<A HREF="#U1_write_data[10]">U1_write_data[10]</A>, <A HREF="#U1_write_data[11]">U1_write_data[11]</A>, <A HREF="#U1_write_data[12]">U1_write_data[12]</A>, <A HREF="#U1_write_data[13]">U1_write_data[13]</A>, <A HREF="#U1_write_data[14]">U1_write_data[14]</A>);
<P><A NAME="HE1_q_a[10]_PORT_A_data_in_reg">HE1_q_a[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_data_in">HE1_q_a[10]_PORT_A_data_in</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_PORT_A_address">HE1_q_a[10]_PORT_A_address</A> = BUS(<A HREF="#U1_byte_enable[1]">U1_byte_enable[1]</A>, <A HREF="#U1_address[1]">U1_address[1]</A>, <A HREF="#U1_address[2]">U1_address[2]</A>, <A HREF="#U1_address[3]">U1_address[3]</A>, <A HREF="#U1_address[4]">U1_address[4]</A>, <A HREF="#U1_address[5]">U1_address[5]</A>, <A HREF="#U1_address[6]">U1_address[6]</A>, <A HREF="#U1_address[7]">U1_address[7]</A>, <A HREF="#U1_address[8]">U1_address[8]</A>, <A HREF="#U1_address[9]">U1_address[9]</A>, <A HREF="#U1_address[10]">U1_address[10]</A>);
<P><A NAME="HE1_q_a[10]_PORT_A_address_reg">HE1_q_a[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_address">HE1_q_a[10]_PORT_A_address</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_PORT_A_write_enable">HE1_q_a[10]_PORT_A_write_enable</A> = <A HREF="#E1_ram_wren">E1_ram_wren</A>;
<P><A NAME="HE1_q_a[10]_PORT_A_write_enable_reg">HE1_q_a[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_write_enable">HE1_q_a[10]_PORT_A_write_enable</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_PORT_A_read_enable">HE1_q_a[10]_PORT_A_read_enable</A> = VCC;
<P><A NAME="HE1_q_a[10]_PORT_A_read_enable_reg">HE1_q_a[10]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_read_enable">HE1_q_a[10]_PORT_A_read_enable</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[10]_clock_0">HE1_q_a[10]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="HE1_q_a[10]_PORT_A_data_out">HE1_q_a[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#HE1_q_a[10]_PORT_A_data_in_reg">HE1_q_a[10]_PORT_A_data_in_reg</A>, , <A HREF="#HE1_q_a[10]_PORT_A_address_reg">HE1_q_a[10]_PORT_A_address_reg</A>, , <A HREF="#HE1_q_a[10]_PORT_A_write_enable_reg">HE1_q_a[10]_PORT_A_write_enable_reg</A>, <A HREF="#HE1_q_a[10]_PORT_A_read_enable_reg">HE1_q_a[10]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#HE1_q_a[10]_clock_0">HE1_q_a[10]_clock_0</A>, , , , , , , );
<P><A NAME="HE1_q_a[10]_PORT_A_data_out_reg">HE1_q_a[10]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#HE1_q_a[10]_PORT_A_data_out">HE1_q_a[10]_PORT_A_data_out</A>, HE1_q_a[10]_clock_0, , , );
<P><A NAME="HE1_q_a[11]">HE1_q_a[11]</A> = <A HREF="#HE1_q_a[10]_PORT_A_data_out_reg">HE1_q_a[10]_PORT_A_data_out_reg</A>[1];


<P> --VB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X10_Y8_N37
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[18]">VB1_av_readdata_pre[18]</A> = DFFEAS(<A HREF="#W1L38">W1L38</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A>,  ,  , <A HREF="#W1_read_0">W1_read_0</A>);


<P> --VB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X10_Y8_N43
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[20]">VB1_av_readdata_pre[20]</A> = DFFEAS(<A HREF="#W1L42">W1L42</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A>,  ,  , <A HREF="#W1_read_0">W1_read_0</A>);


<P> --VB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X10_Y8_N40
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[19]">VB1_av_readdata_pre[19]</A> = DFFEAS(<A HREF="#W1L46">W1L46</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A>,  ,  , <A HREF="#W1_read_0">W1_read_0</A>);


<P> --VB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X10_Y8_N46
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[21]">VB1_av_readdata_pre[21]</A> = DFFEAS(<A HREF="#W1L50">W1L50</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#QB2L33Q">QB2L33Q</A>,  ,  , <A HREF="#W1_read_0">W1_read_0</A>);


<P> --VB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X10_Y8_N49
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[22]">VB1_av_readdata_pre[22]</A> = DFFEAS(<A HREF="#W1L54">W1L54</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#MB2_b_full">MB2_b_full</A>,  ,  , <A HREF="#W1_read_0">W1_read_0</A>);


<P> --HE1_q_a[15] is external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[15] at M10K_X14_Y7_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 2048, Port A Width: 5
<P> --Port A Logical Depth: 2048, Port A Logical Width: 16
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="HE1_q_a[15]_PORT_A_data_in">HE1_q_a[15]_PORT_A_data_in</A> = BUS(<A HREF="#U1_write_data[15]">U1_write_data[15]</A>, , , , );
<P><A NAME="HE1_q_a[15]_PORT_A_data_in_reg">HE1_q_a[15]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#HE1_q_a[15]_PORT_A_data_in">HE1_q_a[15]_PORT_A_data_in</A>, HE1_q_a[15]_clock_0, , , );
<P><A NAME="HE1_q_a[15]_PORT_A_address">HE1_q_a[15]_PORT_A_address</A> = BUS(<A HREF="#U1_byte_enable[1]">U1_byte_enable[1]</A>, <A HREF="#U1_address[1]">U1_address[1]</A>, <A HREF="#U1_address[2]">U1_address[2]</A>, <A HREF="#U1_address[3]">U1_address[3]</A>, <A HREF="#U1_address[4]">U1_address[4]</A>, <A HREF="#U1_address[5]">U1_address[5]</A>, <A HREF="#U1_address[6]">U1_address[6]</A>, <A HREF="#U1_address[7]">U1_address[7]</A>, <A HREF="#U1_address[8]">U1_address[8]</A>, <A HREF="#U1_address[9]">U1_address[9]</A>, <A HREF="#U1_address[10]">U1_address[10]</A>);
<P><A NAME="HE1_q_a[15]_PORT_A_address_reg">HE1_q_a[15]_PORT_A_address_reg</A> = DFFE(<A HREF="#HE1_q_a[15]_PORT_A_address">HE1_q_a[15]_PORT_A_address</A>, HE1_q_a[15]_clock_0, , , );
<P><A NAME="HE1_q_a[15]_PORT_A_write_enable">HE1_q_a[15]_PORT_A_write_enable</A> = <A HREF="#E1_ram_wren">E1_ram_wren</A>;
<P><A NAME="HE1_q_a[15]_PORT_A_write_enable_reg">HE1_q_a[15]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[15]_PORT_A_write_enable">HE1_q_a[15]_PORT_A_write_enable</A>, HE1_q_a[15]_clock_0, , , );
<P><A NAME="HE1_q_a[15]_PORT_A_read_enable">HE1_q_a[15]_PORT_A_read_enable</A> = VCC;
<P><A NAME="HE1_q_a[15]_PORT_A_read_enable_reg">HE1_q_a[15]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#HE1_q_a[15]_PORT_A_read_enable">HE1_q_a[15]_PORT_A_read_enable</A>, HE1_q_a[15]_clock_0, , , );
<P><A NAME="HE1_q_a[15]_clock_0">HE1_q_a[15]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="HE1_q_a[15]_PORT_A_data_out">HE1_q_a[15]_PORT_A_data_out</A> = MEMORY(<A HREF="#HE1_q_a[15]_PORT_A_data_in_reg">HE1_q_a[15]_PORT_A_data_in_reg</A>, , <A HREF="#HE1_q_a[15]_PORT_A_address_reg">HE1_q_a[15]_PORT_A_address_reg</A>, , <A HREF="#HE1_q_a[15]_PORT_A_write_enable_reg">HE1_q_a[15]_PORT_A_write_enable_reg</A>, <A HREF="#HE1_q_a[15]_PORT_A_read_enable_reg">HE1_q_a[15]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#HE1_q_a[15]_clock_0">HE1_q_a[15]_clock_0</A>, , , , , , , );
<P><A NAME="HE1_q_a[15]_PORT_A_data_out_reg">HE1_q_a[15]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#HE1_q_a[15]_PORT_A_data_out">HE1_q_a[15]_PORT_A_data_out</A>, HE1_q_a[15]_clock_0, , , );
<P><A NAME="HE1_q_a[15]">HE1_q_a[15]</A> = <A HREF="#HE1_q_a[15]_PORT_A_data_out_reg">HE1_q_a[15]_PORT_A_data_out_reg</A>[0];


<P> --ZC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X25_Y6_N58
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[20]">ZC1_E_shift_rot_result[20]</A> = DFFEAS(<A HREF="#ZC1L472">ZC1L472</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[20]">ZC1_E_src1[20]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --W1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at LABCELL_X10_Y8_N30
<P><A NAME="W1L30_adder_eqn">W1L30_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="W1L30">W1L30</A> = SUM(<A HREF="#W1L30_adder_eqn">W1L30_adder_eqn</A>);

<P> --W1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2 at LABCELL_X10_Y8_N30
<P><A NAME="W1L31_adder_eqn">W1L31_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="W1L31">W1L31</A> = CARRY(<A HREF="#W1L31_adder_eqn">W1L31_adder_eqn</A>);


<P> --U1_write_data[1] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[1] at FF_X21_Y4_N56
<P> --register power-up is low

<P><A NAME="U1_write_data[1]">U1_write_data[1]</A> = DFFEAS(<A HREF="#U1L92">U1L92</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZC1_d_writedata[1]">ZC1_d_writedata[1]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, !<A HREF="#UB2_use_reg">UB2_use_reg</A>);


<P> --U1_write_data[2] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[2] at FF_X13_Y4_N26
<P> --register power-up is low

<P><A NAME="U1_write_data[2]">U1_write_data[2]</A> = DFFEAS(<A HREF="#U1L94">U1L94</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZC1_d_writedata[2]">ZC1_d_writedata[2]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, !<A HREF="#UB2_use_reg">UB2_use_reg</A>);


<P> --U1_write_data[3] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[3] at FF_X21_Y4_N38
<P> --register power-up is low

<P><A NAME="U1_write_data[3]">U1_write_data[3]</A> = DFFEAS(<A HREF="#U1L96">U1L96</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZC1_d_writedata[3]">ZC1_d_writedata[3]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, !<A HREF="#UB2_use_reg">UB2_use_reg</A>);


<P> --U1_write_data[4] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[4] at FF_X21_Y4_N47
<P> --register power-up is low

<P><A NAME="U1_write_data[4]">U1_write_data[4]</A> = DFFEAS(<A HREF="#U1L98">U1L98</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZC1_d_writedata[4]">ZC1_d_writedata[4]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, !<A HREF="#UB2_use_reg">UB2_use_reg</A>);


<P> --U1_write_data[5] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[5] at FF_X16_Y5_N5
<P> --register power-up is low

<P><A NAME="U1_write_data[5]">U1_write_data[5]</A> = DFFEAS(<A HREF="#U1L100">U1L100</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZC1_d_writedata[5]">ZC1_d_writedata[5]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, !<A HREF="#UB2_use_reg">UB2_use_reg</A>);


<P> --U1_write_data[6] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[6] at FF_X21_Y4_N29
<P> --register power-up is low

<P><A NAME="U1_write_data[6]">U1_write_data[6]</A> = DFFEAS(<A HREF="#U1L102">U1L102</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZC1_d_writedata[6]">ZC1_d_writedata[6]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, !<A HREF="#UB2_use_reg">UB2_use_reg</A>);


<P> --U1_write_data[7] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[7] at FF_X16_Y5_N35
<P> --register power-up is low

<P><A NAME="U1_write_data[7]">U1_write_data[7]</A> = DFFEAS(<A HREF="#U1L104">U1L104</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZC1_d_writedata[7]">ZC1_d_writedata[7]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, !<A HREF="#UB2_use_reg">UB2_use_reg</A>);


<P> --U1_write_data[8] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[8] at FF_X16_Y5_N53
<P> --register power-up is low

<P><A NAME="U1_write_data[8]">U1_write_data[8]</A> = DFFEAS(<A HREF="#U1L106">U1L106</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZC1_d_writedata[8]">ZC1_d_writedata[8]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, !<A HREF="#UB2_use_reg">UB2_use_reg</A>);


<P> --QB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X9_Y8_N39
<P><A NAME="QB1_counter_comb_bita3_adder_eqn">QB1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> ) + ( !<A HREF="#W1_fifo_wr">W1_fifo_wr</A> ) + ( <A HREF="#QB1L11">QB1L11</A> );
<P><A NAME="QB1_counter_comb_bita3">QB1_counter_comb_bita3</A> = SUM(<A HREF="#QB1_counter_comb_bita3_adder_eqn">QB1_counter_comb_bita3_adder_eqn</A>);

<P> --QB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X9_Y8_N39
<P><A NAME="QB1L15_adder_eqn">QB1L15_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> ) + ( !<A HREF="#W1_fifo_wr">W1_fifo_wr</A> ) + ( <A HREF="#QB1L11">QB1L11</A> );
<P><A NAME="QB1L15">QB1L15</A> = CARRY(<A HREF="#QB1L15_adder_eqn">QB1L15_adder_eqn</A>);


<P> --QB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X9_Y8_N30
<P><A NAME="QB1_counter_comb_bita0_adder_eqn">QB1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB1_counter_comb_bita0">QB1_counter_comb_bita0</A> = SUM(<A HREF="#QB1_counter_comb_bita0_adder_eqn">QB1_counter_comb_bita0_adder_eqn</A>);

<P> --QB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X9_Y8_N30
<P><A NAME="QB1L3_adder_eqn">QB1L3_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB1L3">QB1L3</A> = CARRY(<A HREF="#QB1L3_adder_eqn">QB1L3_adder_eqn</A>);


<P> --QB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X9_Y8_N36
<P><A NAME="QB1_counter_comb_bita2_adder_eqn">QB1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> ) + ( !<A HREF="#W1_fifo_wr">W1_fifo_wr</A> ) + ( <A HREF="#QB1L7">QB1L7</A> );
<P><A NAME="QB1_counter_comb_bita2">QB1_counter_comb_bita2</A> = SUM(<A HREF="#QB1_counter_comb_bita2_adder_eqn">QB1_counter_comb_bita2_adder_eqn</A>);

<P> --QB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X9_Y8_N36
<P><A NAME="QB1L11_adder_eqn">QB1L11_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> ) + ( !<A HREF="#W1_fifo_wr">W1_fifo_wr</A> ) + ( <A HREF="#QB1L7">QB1L7</A> );
<P><A NAME="QB1L11">QB1L11</A> = CARRY(<A HREF="#QB1L11_adder_eqn">QB1L11_adder_eqn</A>);


<P> --QB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X9_Y8_N33
<P><A NAME="QB1_counter_comb_bita1_adder_eqn">QB1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> ) + ( !<A HREF="#W1_fifo_wr">W1_fifo_wr</A> ) + ( <A HREF="#QB1L3">QB1L3</A> );
<P><A NAME="QB1_counter_comb_bita1">QB1_counter_comb_bita1</A> = SUM(<A HREF="#QB1_counter_comb_bita1_adder_eqn">QB1_counter_comb_bita1_adder_eqn</A>);

<P> --QB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X9_Y8_N33
<P><A NAME="QB1L7_adder_eqn">QB1L7_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> ) + ( !<A HREF="#W1_fifo_wr">W1_fifo_wr</A> ) + ( <A HREF="#QB1L3">QB1L3</A> );
<P><A NAME="QB1L7">QB1L7</A> = CARRY(<A HREF="#QB1L7_adder_eqn">QB1L7_adder_eqn</A>);


<P> --QB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X9_Y8_N45
<P><A NAME="QB1_counter_comb_bita5_adder_eqn">QB1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> ) + ( !<A HREF="#W1_fifo_wr">W1_fifo_wr</A> ) + ( <A HREF="#QB1L19">QB1L19</A> );
<P><A NAME="QB1_counter_comb_bita5">QB1_counter_comb_bita5</A> = SUM(<A HREF="#QB1_counter_comb_bita5_adder_eqn">QB1_counter_comb_bita5_adder_eqn</A>);


<P> --QB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X9_Y8_N42
<P><A NAME="QB1_counter_comb_bita4_adder_eqn">QB1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> ) + ( !<A HREF="#W1_fifo_wr">W1_fifo_wr</A> ) + ( <A HREF="#QB1L15">QB1L15</A> );
<P><A NAME="QB1_counter_comb_bita4">QB1_counter_comb_bita4</A> = SUM(<A HREF="#QB1_counter_comb_bita4_adder_eqn">QB1_counter_comb_bita4_adder_eqn</A>);

<P> --QB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X9_Y8_N42
<P><A NAME="QB1L19_adder_eqn">QB1L19_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> ) + ( !<A HREF="#W1_fifo_wr">W1_fifo_wr</A> ) + ( <A HREF="#QB1L15">QB1L15</A> );
<P><A NAME="QB1L19">QB1L19</A> = CARRY(<A HREF="#QB1L19_adder_eqn">QB1L19_adder_eqn</A>);


<P> --QB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X11_Y8_N0
<P><A NAME="QB2_counter_comb_bita0_adder_eqn">QB2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB2_counter_comb_bita0">QB2_counter_comb_bita0</A> = SUM(<A HREF="#QB2_counter_comb_bita0_adder_eqn">QB2_counter_comb_bita0_adder_eqn</A>);

<P> --QB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X11_Y8_N0
<P><A NAME="QB2L3_adder_eqn">QB2L3_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB2L3">QB2L3</A> = CARRY(<A HREF="#QB2L3_adder_eqn">QB2L3_adder_eqn</A>);


<P> --WD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X3_Y4_N32
<P> --register power-up is low

<P><A NAME="WD1_sr[22]">WD1_sr[22]</A> = DFFEAS(<A HREF="#WD1L75">WD1L75</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>,  ,  , <A HREF="#WD1L35">WD1L35</A>,  );


<P> --JD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X2_Y5_N19
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[20]">JD1_break_readreg[20]</A> = DFFEAS(<A HREF="#JD1L32">JD1L32</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>,  ,  , <A HREF="#JD1L47">JD1L47</A>,  );


<P> --TD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X4_Y5_N22
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[20]">TD1_MonDReg[20]</A> = DFFEAS(<A HREF="#TD1L96">TD1L96</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[20]">EE1_q_a[20]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --JD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X3_Y5_N31
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[19]">JD1_break_readreg[19]</A> = DFFEAS(<A HREF="#JD1L30">JD1L30</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>,  ,  , <A HREF="#JD1L47">JD1L47</A>,  );


<P> --TD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X4_Y5_N43
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[19]">TD1_MonDReg[19]</A> = DFFEAS(<A HREF="#TD1L94">TD1L94</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[19]">EE1_q_a[19]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --WD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X3_Y4_N14
<P> --register power-up is low

<P><A NAME="WD1_sr[19]">WD1_sr[19]</A> = DFFEAS(<A HREF="#WD1L76">WD1L76</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>,  ,  , <A HREF="#WD1L35">WD1L35</A>,  );


<P> --U1_write_data[9] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[9] at FF_X16_Y5_N56
<P> --register power-up is low

<P><A NAME="U1_write_data[9]">U1_write_data[9]</A> = DFFEAS(<A HREF="#U1L108">U1L108</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZC1_d_writedata[9]">ZC1_d_writedata[9]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, !<A HREF="#UB2_use_reg">UB2_use_reg</A>);


<P> --W1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at LABCELL_X10_Y8_N33
<P><A NAME="W1L34_adder_eqn">W1L34_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#W1L31">W1L31</A> );
<P><A NAME="W1L34">W1L34</A> = SUM(<A HREF="#W1L34_adder_eqn">W1L34_adder_eqn</A>);

<P> --W1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6 at LABCELL_X10_Y8_N33
<P><A NAME="W1L35_adder_eqn">W1L35_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#W1L31">W1L31</A> );
<P><A NAME="W1L35">W1L35</A> = CARRY(<A HREF="#W1L35_adder_eqn">W1L35_adder_eqn</A>);


<P> --PB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X6_Y3_N30
<P><A NAME="PB2_counter_comb_bita0_adder_eqn">PB2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB2_counter_comb_bita0">PB2_counter_comb_bita0</A> = SUM(<A HREF="#PB2_counter_comb_bita0_adder_eqn">PB2_counter_comb_bita0_adder_eqn</A>);

<P> --PB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X6_Y3_N30
<P><A NAME="PB2L3_adder_eqn">PB2L3_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB2L3">PB2L3</A> = CARRY(<A HREF="#PB2L3_adder_eqn">PB2L3_adder_eqn</A>);


<P> --PB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X6_Y3_N33
<P><A NAME="PB2_counter_comb_bita1_adder_eqn">PB2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB2L3">PB2L3</A> );
<P><A NAME="PB2_counter_comb_bita1">PB2_counter_comb_bita1</A> = SUM(<A HREF="#PB2_counter_comb_bita1_adder_eqn">PB2_counter_comb_bita1_adder_eqn</A>);

<P> --PB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X6_Y3_N33
<P><A NAME="PB2L7_adder_eqn">PB2L7_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB2L3">PB2L3</A> );
<P><A NAME="PB2L7">PB2L7</A> = CARRY(<A HREF="#PB2L7_adder_eqn">PB2L7_adder_eqn</A>);


<P> --PB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X6_Y3_N36
<P><A NAME="PB2_counter_comb_bita2_adder_eqn">PB2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB2L7">PB2L7</A> );
<P><A NAME="PB2_counter_comb_bita2">PB2_counter_comb_bita2</A> = SUM(<A HREF="#PB2_counter_comb_bita2_adder_eqn">PB2_counter_comb_bita2_adder_eqn</A>);

<P> --PB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X6_Y3_N36
<P><A NAME="PB2L11_adder_eqn">PB2L11_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB2L7">PB2L7</A> );
<P><A NAME="PB2L11">PB2L11</A> = CARRY(<A HREF="#PB2L11_adder_eqn">PB2L11_adder_eqn</A>);


<P> --PB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X6_Y3_N39
<P><A NAME="PB2_counter_comb_bita3_adder_eqn">PB2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB2L11">PB2L11</A> );
<P><A NAME="PB2_counter_comb_bita3">PB2_counter_comb_bita3</A> = SUM(<A HREF="#PB2_counter_comb_bita3_adder_eqn">PB2_counter_comb_bita3_adder_eqn</A>);

<P> --PB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X6_Y3_N39
<P><A NAME="PB2L15_adder_eqn">PB2L15_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB2L11">PB2L11</A> );
<P><A NAME="PB2L15">PB2L15</A> = CARRY(<A HREF="#PB2L15_adder_eqn">PB2L15_adder_eqn</A>);


<P> --PB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X6_Y3_N42
<P><A NAME="PB2_counter_comb_bita4_adder_eqn">PB2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB2L15">PB2L15</A> );
<P><A NAME="PB2_counter_comb_bita4">PB2_counter_comb_bita4</A> = SUM(<A HREF="#PB2_counter_comb_bita4_adder_eqn">PB2_counter_comb_bita4_adder_eqn</A>);

<P> --PB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X6_Y3_N42
<P><A NAME="PB2L19_adder_eqn">PB2L19_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB2L15">PB2L15</A> );
<P><A NAME="PB2L19">PB2L19</A> = CARRY(<A HREF="#PB2L19_adder_eqn">PB2L19_adder_eqn</A>);


<P> --PB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X6_Y3_N45
<P><A NAME="PB2_counter_comb_bita5_adder_eqn">PB2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#PB2L19">PB2L19</A> );
<P><A NAME="PB2_counter_comb_bita5">PB2_counter_comb_bita5</A> = SUM(<A HREF="#PB2_counter_comb_bita5_adder_eqn">PB2_counter_comb_bita5_adder_eqn</A>);


<P> --PB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X6_Y3_N0
<P><A NAME="PB1_counter_comb_bita0_adder_eqn">PB1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB1_counter_comb_bita0">PB1_counter_comb_bita0</A> = SUM(<A HREF="#PB1_counter_comb_bita0_adder_eqn">PB1_counter_comb_bita0_adder_eqn</A>);

<P> --PB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X6_Y3_N0
<P><A NAME="PB1L3_adder_eqn">PB1L3_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB1L3">PB1L3</A> = CARRY(<A HREF="#PB1L3_adder_eqn">PB1L3_adder_eqn</A>);


<P> --PB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X6_Y3_N3
<P><A NAME="PB1_counter_comb_bita1_adder_eqn">PB1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB1L3">PB1L3</A> );
<P><A NAME="PB1_counter_comb_bita1">PB1_counter_comb_bita1</A> = SUM(<A HREF="#PB1_counter_comb_bita1_adder_eqn">PB1_counter_comb_bita1_adder_eqn</A>);

<P> --PB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X6_Y3_N3
<P><A NAME="PB1L7_adder_eqn">PB1L7_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB1L3">PB1L3</A> );
<P><A NAME="PB1L7">PB1L7</A> = CARRY(<A HREF="#PB1L7_adder_eqn">PB1L7_adder_eqn</A>);


<P> --PB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X6_Y3_N6
<P><A NAME="PB1_counter_comb_bita2_adder_eqn">PB1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB1L7">PB1L7</A> );
<P><A NAME="PB1_counter_comb_bita2">PB1_counter_comb_bita2</A> = SUM(<A HREF="#PB1_counter_comb_bita2_adder_eqn">PB1_counter_comb_bita2_adder_eqn</A>);

<P> --PB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X6_Y3_N6
<P><A NAME="PB1L11_adder_eqn">PB1L11_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB1L7">PB1L7</A> );
<P><A NAME="PB1L11">PB1L11</A> = CARRY(<A HREF="#PB1L11_adder_eqn">PB1L11_adder_eqn</A>);


<P> --PB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X6_Y3_N9
<P><A NAME="PB1_counter_comb_bita3_adder_eqn">PB1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB1L11">PB1L11</A> );
<P><A NAME="PB1_counter_comb_bita3">PB1_counter_comb_bita3</A> = SUM(<A HREF="#PB1_counter_comb_bita3_adder_eqn">PB1_counter_comb_bita3_adder_eqn</A>);

<P> --PB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X6_Y3_N9
<P><A NAME="PB1L15_adder_eqn">PB1L15_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB1L11">PB1L11</A> );
<P><A NAME="PB1L15">PB1L15</A> = CARRY(<A HREF="#PB1L15_adder_eqn">PB1L15_adder_eqn</A>);


<P> --PB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X6_Y3_N12
<P><A NAME="PB1_counter_comb_bita4_adder_eqn">PB1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB1L15">PB1L15</A> );
<P><A NAME="PB1_counter_comb_bita4">PB1_counter_comb_bita4</A> = SUM(<A HREF="#PB1_counter_comb_bita4_adder_eqn">PB1_counter_comb_bita4_adder_eqn</A>);

<P> --PB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X6_Y3_N12
<P><A NAME="PB1L19_adder_eqn">PB1L19_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB1L15">PB1L15</A> );
<P><A NAME="PB1L19">PB1L19</A> = CARRY(<A HREF="#PB1L19_adder_eqn">PB1L19_adder_eqn</A>);


<P> --PB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X6_Y3_N15
<P><A NAME="PB1_counter_comb_bita5_adder_eqn">PB1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#PB1L19">PB1L19</A> );
<P><A NAME="PB1_counter_comb_bita5">PB1_counter_comb_bita5</A> = SUM(<A HREF="#PB1_counter_comb_bita5_adder_eqn">PB1_counter_comb_bita5_adder_eqn</A>);


<P> --QB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X11_Y8_N3
<P><A NAME="QB2_counter_comb_bita1_adder_eqn">QB2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> ) + ( !<A HREF="#W1_wr_rfifo">W1_wr_rfifo</A> ) + ( <A HREF="#QB2L3">QB2L3</A> );
<P><A NAME="QB2_counter_comb_bita1">QB2_counter_comb_bita1</A> = SUM(<A HREF="#QB2_counter_comb_bita1_adder_eqn">QB2_counter_comb_bita1_adder_eqn</A>);

<P> --QB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X11_Y8_N3
<P><A NAME="QB2L7_adder_eqn">QB2L7_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> ) + ( !<A HREF="#W1_wr_rfifo">W1_wr_rfifo</A> ) + ( <A HREF="#QB2L3">QB2L3</A> );
<P><A NAME="QB2L7">QB2L7</A> = CARRY(<A HREF="#QB2L7_adder_eqn">QB2L7_adder_eqn</A>);


<P> --QB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X11_Y8_N12
<P><A NAME="QB2_counter_comb_bita4_adder_eqn">QB2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> ) + ( !<A HREF="#W1_wr_rfifo">W1_wr_rfifo</A> ) + ( <A HREF="#QB2L15">QB2L15</A> );
<P><A NAME="QB2_counter_comb_bita4">QB2_counter_comb_bita4</A> = SUM(<A HREF="#QB2_counter_comb_bita4_adder_eqn">QB2_counter_comb_bita4_adder_eqn</A>);

<P> --QB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X11_Y8_N12
<P><A NAME="QB2L19_adder_eqn">QB2L19_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> ) + ( !<A HREF="#W1_wr_rfifo">W1_wr_rfifo</A> ) + ( <A HREF="#QB2L15">QB2L15</A> );
<P><A NAME="QB2L19">QB2L19</A> = CARRY(<A HREF="#QB2L19_adder_eqn">QB2L19_adder_eqn</A>);


<P> --QB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X11_Y8_N9
<P><A NAME="QB2_counter_comb_bita3_adder_eqn">QB2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> ) + ( !<A HREF="#W1_wr_rfifo">W1_wr_rfifo</A> ) + ( <A HREF="#QB2L11">QB2L11</A> );
<P><A NAME="QB2_counter_comb_bita3">QB2_counter_comb_bita3</A> = SUM(<A HREF="#QB2_counter_comb_bita3_adder_eqn">QB2_counter_comb_bita3_adder_eqn</A>);

<P> --QB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X11_Y8_N9
<P><A NAME="QB2L15_adder_eqn">QB2L15_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> ) + ( !<A HREF="#W1_wr_rfifo">W1_wr_rfifo</A> ) + ( <A HREF="#QB2L11">QB2L11</A> );
<P><A NAME="QB2L15">QB2L15</A> = CARRY(<A HREF="#QB2L15_adder_eqn">QB2L15_adder_eqn</A>);


<P> --QB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X11_Y8_N6
<P><A NAME="QB2_counter_comb_bita2_adder_eqn">QB2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> ) + ( !<A HREF="#W1_wr_rfifo">W1_wr_rfifo</A> ) + ( <A HREF="#QB2L7">QB2L7</A> );
<P><A NAME="QB2_counter_comb_bita2">QB2_counter_comb_bita2</A> = SUM(<A HREF="#QB2_counter_comb_bita2_adder_eqn">QB2_counter_comb_bita2_adder_eqn</A>);

<P> --QB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X11_Y8_N6
<P><A NAME="QB2L11_adder_eqn">QB2L11_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> ) + ( !<A HREF="#W1_wr_rfifo">W1_wr_rfifo</A> ) + ( <A HREF="#QB2L7">QB2L7</A> );
<P><A NAME="QB2L11">QB2L11</A> = CARRY(<A HREF="#QB2L11_adder_eqn">QB2L11_adder_eqn</A>);


<P> --QB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X11_Y8_N15
<P><A NAME="QB2_counter_comb_bita5_adder_eqn">QB2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A> ) + ( !<A HREF="#W1_wr_rfifo">W1_wr_rfifo</A> ) + ( <A HREF="#QB2L19">QB2L19</A> );
<P><A NAME="QB2_counter_comb_bita5">QB2_counter_comb_bita5</A> = SUM(<A HREF="#QB2_counter_comb_bita5_adder_eqn">QB2_counter_comb_bita5_adder_eqn</A>);


<P> --DB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X3_Y1_N8
<P> --register power-up is low

<P><A NAME="DB1_count[5]">DB1_count[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1_count[4]">DB1_count[4]</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, GND, <A HREF="#DB1L63">DB1L63</A>);


<P> --JD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X3_Y5_N13
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[24]">JD1_break_readreg[24]</A> = DFFEAS(<A HREF="#JD1L38">JD1L38</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>,  ,  , <A HREF="#JD1L47">JD1L47</A>,  );


<P> --TD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X6_Y5_N16
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[24]">TD1_MonDReg[24]</A> = DFFEAS(<A HREF="#TD1L104">TD1L104</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[24]">EE1_q_a[24]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --WD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X1_Y5_N50
<P> --register power-up is low

<P><A NAME="WD1_sr[6]">WD1_sr[6]</A> = DFFEAS(<A HREF="#WD1L77">WD1L77</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L22">WD1L22</A>,  ,  , <A HREF="#WD1L21">WD1L21</A>,  );


<P> --JD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X2_Y5_N23
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[4]">JD1_break_readreg[4]</A> = DFFEAS(<A HREF="#JD1L9">JD1L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>,  ,  , <A HREF="#JD1L47">JD1L47</A>,  );


<P> --WD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X3_Y4_N5
<P> --register power-up is low

<P><A NAME="WD1_sr[29]">WD1_sr[29]</A> = DFFEAS(<A HREF="#WD1L78">WD1L78</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>,  ,  , <A HREF="#WD1L35">WD1L35</A>,  );


<P> --WD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X3_Y4_N50
<P> --register power-up is low

<P><A NAME="WD1_sr[30]">WD1_sr[30]</A> = DFFEAS(<A HREF="#WD1L79">WD1L79</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>,  ,  , <A HREF="#WD1L35">WD1L35</A>,  );


<P> --WD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X1_Y4_N26
<P> --register power-up is low

<P><A NAME="WD1_sr[32]">WD1_sr[32]</A> = DFFEAS(<A HREF="#WD1L83">WD1L83</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>,  ,  , <A HREF="#WD1L35">WD1L35</A>,  );


<P> --JD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X2_Y5_N4
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[25]">JD1_break_readreg[25]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[25]">VD1_jdo[25]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --TD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X6_Y5_N13
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[25]">TD1_MonDReg[25]</A> = DFFEAS(<A HREF="#TD1L106">TD1L106</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[25]">EE1_q_a[25]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --JD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X2_Y5_N10
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[27]">JD1_break_readreg[27]</A> = DFFEAS(<A HREF="#JD1L42">JD1L42</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>,  ,  , <A HREF="#JD1L47">JD1L47</A>,  );


<P> --TD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X4_Y5_N37
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[27]">TD1_MonDReg[27]</A> = DFFEAS(<A HREF="#TD1L110">TD1L110</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[27]">EE1_q_a[27]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --JD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X2_Y5_N52
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[26]">JD1_break_readreg[26]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[26]">VD1_jdo[26]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --TD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X6_Y5_N46
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[26]">TD1_MonDReg[26]</A> = DFFEAS(<A HREF="#TD1L108">TD1L108</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[26]">EE1_q_a[26]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --UB2_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[0] at FF_X22_Y4_N5
<P> --register power-up is low

<P><A NAME="UB2_data_reg[0]">UB2_data_reg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_writedata[16]">ZC1_d_writedata[16]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --PB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at LABCELL_X4_Y6_N30
<P><A NAME="PB4_counter_comb_bita0_adder_eqn">PB4_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB4_counter_comb_bita0">PB4_counter_comb_bita0</A> = SUM(<A HREF="#PB4_counter_comb_bita0_adder_eqn">PB4_counter_comb_bita0_adder_eqn</A>);

<P> --PB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at LABCELL_X4_Y6_N30
<P><A NAME="PB4L3_adder_eqn">PB4L3_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB4L3">PB4L3</A> = CARRY(<A HREF="#PB4L3_adder_eqn">PB4L3_adder_eqn</A>);


<P> --PB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at LABCELL_X4_Y6_N33
<P><A NAME="PB4_counter_comb_bita1_adder_eqn">PB4_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB4L3">PB4L3</A> );
<P><A NAME="PB4_counter_comb_bita1">PB4_counter_comb_bita1</A> = SUM(<A HREF="#PB4_counter_comb_bita1_adder_eqn">PB4_counter_comb_bita1_adder_eqn</A>);

<P> --PB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at LABCELL_X4_Y6_N33
<P><A NAME="PB4L7_adder_eqn">PB4L7_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB4L3">PB4L3</A> );
<P><A NAME="PB4L7">PB4L7</A> = CARRY(<A HREF="#PB4L7_adder_eqn">PB4L7_adder_eqn</A>);


<P> --PB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at LABCELL_X4_Y6_N36
<P><A NAME="PB4_counter_comb_bita2_adder_eqn">PB4_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB4L7">PB4L7</A> );
<P><A NAME="PB4_counter_comb_bita2">PB4_counter_comb_bita2</A> = SUM(<A HREF="#PB4_counter_comb_bita2_adder_eqn">PB4_counter_comb_bita2_adder_eqn</A>);

<P> --PB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at LABCELL_X4_Y6_N36
<P><A NAME="PB4L11_adder_eqn">PB4L11_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB4L7">PB4L7</A> );
<P><A NAME="PB4L11">PB4L11</A> = CARRY(<A HREF="#PB4L11_adder_eqn">PB4L11_adder_eqn</A>);


<P> --PB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at LABCELL_X4_Y6_N39
<P><A NAME="PB4_counter_comb_bita3_adder_eqn">PB4_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB4L11">PB4L11</A> );
<P><A NAME="PB4_counter_comb_bita3">PB4_counter_comb_bita3</A> = SUM(<A HREF="#PB4_counter_comb_bita3_adder_eqn">PB4_counter_comb_bita3_adder_eqn</A>);

<P> --PB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at LABCELL_X4_Y6_N39
<P><A NAME="PB4L15_adder_eqn">PB4L15_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB4L11">PB4L11</A> );
<P><A NAME="PB4L15">PB4L15</A> = CARRY(<A HREF="#PB4L15_adder_eqn">PB4L15_adder_eqn</A>);


<P> --PB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at LABCELL_X4_Y6_N42
<P><A NAME="PB4_counter_comb_bita4_adder_eqn">PB4_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB4L15">PB4L15</A> );
<P><A NAME="PB4_counter_comb_bita4">PB4_counter_comb_bita4</A> = SUM(<A HREF="#PB4_counter_comb_bita4_adder_eqn">PB4_counter_comb_bita4_adder_eqn</A>);

<P> --PB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at LABCELL_X4_Y6_N42
<P><A NAME="PB4L19_adder_eqn">PB4L19_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB4L15">PB4L15</A> );
<P><A NAME="PB4L19">PB4L19</A> = CARRY(<A HREF="#PB4L19_adder_eqn">PB4L19_adder_eqn</A>);


<P> --PB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at LABCELL_X4_Y6_N45
<P><A NAME="PB4_counter_comb_bita5_adder_eqn">PB4_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#PB4L19">PB4L19</A> );
<P><A NAME="PB4_counter_comb_bita5">PB4_counter_comb_bita5</A> = SUM(<A HREF="#PB4_counter_comb_bita5_adder_eqn">PB4_counter_comb_bita5_adder_eqn</A>);


<P> --PB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at LABCELL_X4_Y6_N0
<P><A NAME="PB3_counter_comb_bita0_adder_eqn">PB3_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB3_counter_comb_bita0">PB3_counter_comb_bita0</A> = SUM(<A HREF="#PB3_counter_comb_bita0_adder_eqn">PB3_counter_comb_bita0_adder_eqn</A>);

<P> --PB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at LABCELL_X4_Y6_N0
<P><A NAME="PB3L3_adder_eqn">PB3L3_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB3L3">PB3L3</A> = CARRY(<A HREF="#PB3L3_adder_eqn">PB3L3_adder_eqn</A>);


<P> --PB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at LABCELL_X4_Y6_N3
<P><A NAME="PB3_counter_comb_bita1_adder_eqn">PB3_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB3L3">PB3L3</A> );
<P><A NAME="PB3_counter_comb_bita1">PB3_counter_comb_bita1</A> = SUM(<A HREF="#PB3_counter_comb_bita1_adder_eqn">PB3_counter_comb_bita1_adder_eqn</A>);

<P> --PB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at LABCELL_X4_Y6_N3
<P><A NAME="PB3L7_adder_eqn">PB3L7_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB3L3">PB3L3</A> );
<P><A NAME="PB3L7">PB3L7</A> = CARRY(<A HREF="#PB3L7_adder_eqn">PB3L7_adder_eqn</A>);


<P> --PB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at LABCELL_X4_Y6_N6
<P><A NAME="PB3_counter_comb_bita2_adder_eqn">PB3_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB3L7">PB3L7</A> );
<P><A NAME="PB3_counter_comb_bita2">PB3_counter_comb_bita2</A> = SUM(<A HREF="#PB3_counter_comb_bita2_adder_eqn">PB3_counter_comb_bita2_adder_eqn</A>);

<P> --PB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at LABCELL_X4_Y6_N6
<P><A NAME="PB3L11_adder_eqn">PB3L11_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB3L7">PB3L7</A> );
<P><A NAME="PB3L11">PB3L11</A> = CARRY(<A HREF="#PB3L11_adder_eqn">PB3L11_adder_eqn</A>);


<P> --PB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at LABCELL_X4_Y6_N9
<P><A NAME="PB3_counter_comb_bita3_adder_eqn">PB3_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB3L11">PB3L11</A> );
<P><A NAME="PB3_counter_comb_bita3">PB3_counter_comb_bita3</A> = SUM(<A HREF="#PB3_counter_comb_bita3_adder_eqn">PB3_counter_comb_bita3_adder_eqn</A>);

<P> --PB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at LABCELL_X4_Y6_N9
<P><A NAME="PB3L15_adder_eqn">PB3L15_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB3L11">PB3L11</A> );
<P><A NAME="PB3L15">PB3L15</A> = CARRY(<A HREF="#PB3L15_adder_eqn">PB3L15_adder_eqn</A>);


<P> --PB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at LABCELL_X4_Y6_N12
<P><A NAME="PB3_counter_comb_bita4_adder_eqn">PB3_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB3L15">PB3L15</A> );
<P><A NAME="PB3_counter_comb_bita4">PB3_counter_comb_bita4</A> = SUM(<A HREF="#PB3_counter_comb_bita4_adder_eqn">PB3_counter_comb_bita4_adder_eqn</A>);

<P> --PB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at LABCELL_X4_Y6_N12
<P><A NAME="PB3L19_adder_eqn">PB3L19_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB3L15">PB3L15</A> );
<P><A NAME="PB3L19">PB3L19</A> = CARRY(<A HREF="#PB3L19_adder_eqn">PB3L19_adder_eqn</A>);


<P> --PB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at LABCELL_X4_Y6_N15
<P><A NAME="PB3_counter_comb_bita5_adder_eqn">PB3_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#PB3L19">PB3L19</A> );
<P><A NAME="PB3_counter_comb_bita5">PB3_counter_comb_bita5</A> = SUM(<A HREF="#PB3_counter_comb_bita5_adder_eqn">PB3_counter_comb_bita5_adder_eqn</A>);


<P> --ZC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at MLABCELL_X28_Y6_N30
<P><A NAME="ZC1L146_adder_eqn">ZC1L146_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[29]">ZC1_E_src2[29]</A>) ) + ( <A HREF="#ZC1_E_src1[29]">ZC1_E_src1[29]</A> ) + ( <A HREF="#ZC1L167">ZC1L167</A> );
<P><A NAME="ZC1L146">ZC1L146</A> = SUM(<A HREF="#ZC1L146_adder_eqn">ZC1L146_adder_eqn</A>);

<P> --ZC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at MLABCELL_X28_Y6_N30
<P><A NAME="ZC1L147_adder_eqn">ZC1L147_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[29]">ZC1_E_src2[29]</A>) ) + ( <A HREF="#ZC1_E_src1[29]">ZC1_E_src1[29]</A> ) + ( <A HREF="#ZC1L167">ZC1L167</A> );
<P><A NAME="ZC1L147">ZC1L147</A> = CARRY(<A HREF="#ZC1L147_adder_eqn">ZC1L147_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X25_Y6_N16
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[26]">ZC1_E_shift_rot_result[26]</A> = DFFEAS(<A HREF="#ZC1L478">ZC1L478</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[26]">ZC1_E_src1[26]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at MLABCELL_X28_Y6_N21
<P><A NAME="ZC1L150_adder_eqn">ZC1L150_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[26]">ZC1_E_src2[26]</A>) ) + ( <A HREF="#ZC1_E_src1[26]">ZC1_E_src1[26]</A> ) + ( <A HREF="#ZC1L155">ZC1L155</A> );
<P><A NAME="ZC1L150">ZC1L150</A> = SUM(<A HREF="#ZC1L150_adder_eqn">ZC1L150_adder_eqn</A>);

<P> --ZC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at MLABCELL_X28_Y6_N21
<P><A NAME="ZC1L151_adder_eqn">ZC1L151_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[26]">ZC1_E_src2[26]</A>) ) + ( <A HREF="#ZC1_E_src1[26]">ZC1_E_src1[26]</A> ) + ( <A HREF="#ZC1L155">ZC1L155</A> );
<P><A NAME="ZC1L151">ZC1L151</A> = CARRY(<A HREF="#ZC1L151_adder_eqn">ZC1L151_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X25_Y6_N53
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[25]">ZC1_E_shift_rot_result[25]</A> = DFFEAS(<A HREF="#ZC1L477">ZC1L477</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[25]">ZC1_E_src1[25]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at MLABCELL_X28_Y6_N18
<P><A NAME="ZC1L154_adder_eqn">ZC1L154_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[25]">ZC1_E_src2[25]</A>) ) + ( <A HREF="#ZC1_E_src1[25]">ZC1_E_src1[25]</A> ) + ( <A HREF="#ZC1L159">ZC1L159</A> );
<P><A NAME="ZC1L154">ZC1L154</A> = SUM(<A HREF="#ZC1L154_adder_eqn">ZC1L154_adder_eqn</A>);

<P> --ZC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at MLABCELL_X28_Y6_N18
<P><A NAME="ZC1L155_adder_eqn">ZC1L155_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[25]">ZC1_E_src2[25]</A>) ) + ( <A HREF="#ZC1_E_src1[25]">ZC1_E_src1[25]</A> ) + ( <A HREF="#ZC1L159">ZC1L159</A> );
<P><A NAME="ZC1L155">ZC1L155</A> = CARRY(<A HREF="#ZC1L155_adder_eqn">ZC1L155_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X25_Y6_N49
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[24]">ZC1_E_shift_rot_result[24]</A> = DFFEAS(<A HREF="#ZC1L476">ZC1L476</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[24]">ZC1_E_src1[24]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at MLABCELL_X28_Y6_N15
<P><A NAME="ZC1L158_adder_eqn">ZC1L158_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[24]">ZC1_E_src2[24]</A>) ) + ( <A HREF="#ZC1_E_src1[24]">ZC1_E_src1[24]</A> ) + ( <A HREF="#ZC1L163">ZC1L163</A> );
<P><A NAME="ZC1L158">ZC1L158</A> = SUM(<A HREF="#ZC1L158_adder_eqn">ZC1L158_adder_eqn</A>);

<P> --ZC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at MLABCELL_X28_Y6_N15
<P><A NAME="ZC1L159_adder_eqn">ZC1L159_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[24]">ZC1_E_src2[24]</A>) ) + ( <A HREF="#ZC1_E_src1[24]">ZC1_E_src1[24]</A> ) + ( <A HREF="#ZC1L163">ZC1L163</A> );
<P><A NAME="ZC1L159">ZC1L159</A> = CARRY(<A HREF="#ZC1L159_adder_eqn">ZC1L159_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X25_Y6_N10
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[23]">ZC1_E_shift_rot_result[23]</A> = DFFEAS(<A HREF="#ZC1L475">ZC1L475</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[23]">ZC1_E_src1[23]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at MLABCELL_X28_Y6_N12
<P><A NAME="ZC1L162_adder_eqn">ZC1L162_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[23]">ZC1_E_src1[23]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[23]">ZC1_E_src2[23]</A>) ) + ( <A HREF="#ZC1L191">ZC1L191</A> );
<P><A NAME="ZC1L162">ZC1L162</A> = SUM(<A HREF="#ZC1L162_adder_eqn">ZC1L162_adder_eqn</A>);

<P> --ZC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at MLABCELL_X28_Y6_N12
<P><A NAME="ZC1L163_adder_eqn">ZC1L163_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[23]">ZC1_E_src1[23]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[23]">ZC1_E_src2[23]</A>) ) + ( <A HREF="#ZC1L191">ZC1L191</A> );
<P><A NAME="ZC1L163">ZC1L163</A> = CARRY(<A HREF="#ZC1L163_adder_eqn">ZC1L163_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X25_Y6_N5
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[29]">ZC1_E_shift_rot_result[29]</A> = DFFEAS(<A HREF="#ZC1L481">ZC1L481</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[29]">ZC1_E_src1[29]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X25_Y6_N40
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[28]">ZC1_E_shift_rot_result[28]</A> = DFFEAS(<A HREF="#ZC1L480">ZC1L480</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1L523Q">ZC1L523Q</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at MLABCELL_X28_Y6_N27
<P><A NAME="ZC1L166_adder_eqn">ZC1L166_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[28]">ZC1_E_src2[28]</A>) ) + ( <A HREF="#ZC1L523Q">ZC1L523Q</A> ) + ( <A HREF="#ZC1L187">ZC1L187</A> );
<P><A NAME="ZC1L166">ZC1L166</A> = SUM(<A HREF="#ZC1L166_adder_eqn">ZC1L166_adder_eqn</A>);

<P> --ZC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at MLABCELL_X28_Y6_N27
<P><A NAME="ZC1L167_adder_eqn">ZC1L167_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[28]">ZC1_E_src2[28]</A>) ) + ( <A HREF="#ZC1L523Q">ZC1L523Q</A> ) + ( <A HREF="#ZC1L187">ZC1L187</A> );
<P><A NAME="ZC1L167">ZC1L167</A> = CARRY(<A HREF="#ZC1L167_adder_eqn">ZC1L167_adder_eqn</A>);


<P> --ZC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109 at MLABCELL_X28_Y6_N3
<P><A NAME="ZC1L170_adder_eqn">ZC1L170_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[20]">ZC1_E_src1[20]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[20]">ZC1_E_src2[20]</A>) ) + ( <A HREF="#ZC1L175">ZC1L175</A> );
<P><A NAME="ZC1L170">ZC1L170</A> = SUM(<A HREF="#ZC1L170_adder_eqn">ZC1L170_adder_eqn</A>);

<P> --ZC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at MLABCELL_X28_Y6_N3
<P><A NAME="ZC1L171_adder_eqn">ZC1L171_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[20]">ZC1_E_src1[20]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[20]">ZC1_E_src2[20]</A>) ) + ( <A HREF="#ZC1L175">ZC1L175</A> );
<P><A NAME="ZC1L171">ZC1L171</A> = CARRY(<A HREF="#ZC1L171_adder_eqn">ZC1L171_adder_eqn</A>);


<P> --ZC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at MLABCELL_X28_Y6_N0
<P><A NAME="ZC1L174_adder_eqn">ZC1L174_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[19]">ZC1_E_src1[19]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[19]">ZC1_E_src2[19]</A>) ) + ( <A HREF="#ZC1L179">ZC1L179</A> );
<P><A NAME="ZC1L174">ZC1L174</A> = SUM(<A HREF="#ZC1L174_adder_eqn">ZC1L174_adder_eqn</A>);

<P> --ZC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114 at MLABCELL_X28_Y6_N0
<P><A NAME="ZC1L175_adder_eqn">ZC1L175_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[19]">ZC1_E_src1[19]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[19]">ZC1_E_src2[19]</A>) ) + ( <A HREF="#ZC1L179">ZC1L179</A> );
<P><A NAME="ZC1L175">ZC1L175</A> = CARRY(<A HREF="#ZC1L175_adder_eqn">ZC1L175_adder_eqn</A>);


<P> --ZC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at MLABCELL_X28_Y7_N57
<P><A NAME="ZC1L178_adder_eqn">ZC1L178_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[18]">ZC1_E_src1[18]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[18]">ZC1_E_src2[18]</A>) ) + ( <A HREF="#ZC1L183">ZC1L183</A> );
<P><A NAME="ZC1L178">ZC1L178</A> = SUM(<A HREF="#ZC1L178_adder_eqn">ZC1L178_adder_eqn</A>);

<P> --ZC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at MLABCELL_X28_Y7_N57
<P><A NAME="ZC1L179_adder_eqn">ZC1L179_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[18]">ZC1_E_src1[18]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[18]">ZC1_E_src2[18]</A>) ) + ( <A HREF="#ZC1L183">ZC1L183</A> );
<P><A NAME="ZC1L179">ZC1L179</A> = CARRY(<A HREF="#ZC1L179_adder_eqn">ZC1L179_adder_eqn</A>);


<P> --ZC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at MLABCELL_X28_Y7_N54
<P><A NAME="ZC1L182_adder_eqn">ZC1L182_adder_eqn</A> = ( <A HREF="#ZC1L511Q">ZC1L511Q</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[17]">ZC1_E_src2[17]</A>) ) + ( <A HREF="#ZC1L111">ZC1L111</A> );
<P><A NAME="ZC1L182">ZC1L182</A> = SUM(<A HREF="#ZC1L182_adder_eqn">ZC1L182_adder_eqn</A>);

<P> --ZC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at MLABCELL_X28_Y7_N54
<P><A NAME="ZC1L183_adder_eqn">ZC1L183_adder_eqn</A> = ( <A HREF="#ZC1L511Q">ZC1L511Q</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[17]">ZC1_E_src2[17]</A>) ) + ( <A HREF="#ZC1L111">ZC1L111</A> );
<P><A NAME="ZC1L183">ZC1L183</A> = CARRY(<A HREF="#ZC1L183_adder_eqn">ZC1L183_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X25_Y6_N37
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[27]">ZC1_E_shift_rot_result[27]</A> = DFFEAS(<A HREF="#ZC1L479">ZC1L479</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[27]">ZC1_E_src1[27]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at MLABCELL_X28_Y6_N24
<P><A NAME="ZC1L186_adder_eqn">ZC1L186_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[27]">ZC1_E_src1[27]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[27]">ZC1_E_src2[27]</A>) ) + ( <A HREF="#ZC1L151">ZC1L151</A> );
<P><A NAME="ZC1L186">ZC1L186</A> = SUM(<A HREF="#ZC1L186_adder_eqn">ZC1L186_adder_eqn</A>);

<P> --ZC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at MLABCELL_X28_Y6_N24
<P><A NAME="ZC1L187_adder_eqn">ZC1L187_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[27]">ZC1_E_src1[27]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[27]">ZC1_E_src2[27]</A>) ) + ( <A HREF="#ZC1L151">ZC1L151</A> );
<P><A NAME="ZC1L187">ZC1L187</A> = CARRY(<A HREF="#ZC1L187_adder_eqn">ZC1L187_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X25_Y6_N56
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[22]">ZC1_E_shift_rot_result[22]</A> = DFFEAS(<A HREF="#ZC1L474">ZC1L474</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[22]">ZC1_E_src1[22]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at MLABCELL_X28_Y6_N9
<P><A NAME="ZC1L190_adder_eqn">ZC1L190_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[22]">ZC1_E_src1[22]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[22]">ZC1_E_src2[22]</A>) ) + ( <A HREF="#ZC1L195">ZC1L195</A> );
<P><A NAME="ZC1L190">ZC1L190</A> = SUM(<A HREF="#ZC1L190_adder_eqn">ZC1L190_adder_eqn</A>);

<P> --ZC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at MLABCELL_X28_Y6_N9
<P><A NAME="ZC1L191_adder_eqn">ZC1L191_adder_eqn</A> = ( <A HREF="#ZC1_E_src1[22]">ZC1_E_src1[22]</A> ) + ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[22]">ZC1_E_src2[22]</A>) ) + ( <A HREF="#ZC1L195">ZC1L195</A> );
<P><A NAME="ZC1L191">ZC1L191</A> = CARRY(<A HREF="#ZC1L191_adder_eqn">ZC1L191_adder_eqn</A>);


<P> --ZC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X25_Y6_N7
<P> --register power-up is low

<P><A NAME="ZC1_E_shift_rot_result[21]">ZC1_E_shift_rot_result[21]</A> = DFFEAS(<A HREF="#ZC1L473">ZC1L473</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[21]">ZC1_E_src1[21]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133 at MLABCELL_X28_Y6_N6
<P><A NAME="ZC1L194_adder_eqn">ZC1L194_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[21]">ZC1_E_src2[21]</A>) ) + ( <A HREF="#ZC1_E_src1[21]">ZC1_E_src1[21]</A> ) + ( <A HREF="#ZC1L171">ZC1L171</A> );
<P><A NAME="ZC1L194">ZC1L194</A> = SUM(<A HREF="#ZC1L194_adder_eqn">ZC1L194_adder_eqn</A>);

<P> --ZC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at MLABCELL_X28_Y6_N6
<P><A NAME="ZC1L195_adder_eqn">ZC1L195_adder_eqn</A> = ( !<A HREF="#ZC1_E_alu_sub">ZC1_E_alu_sub</A> $ (!<A HREF="#ZC1_E_src2[21]">ZC1_E_src2[21]</A>) ) + ( <A HREF="#ZC1_E_src1[21]">ZC1_E_src1[21]</A> ) + ( <A HREF="#ZC1L171">ZC1L171</A> );
<P><A NAME="ZC1L195">ZC1L195</A> = CARRY(<A HREF="#ZC1L195_adder_eqn">ZC1L195_adder_eqn</A>);


<P> --TD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X4_Y5_N52
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[22]">TD1_MonDReg[22]</A> = DFFEAS(<A HREF="#TD1L100">TD1L100</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[22]">EE1_q_a[22]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --TD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X6_Y5_N29
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[23]">TD1_MonDReg[23]</A> = DFFEAS(<A HREF="#TD1L102">TD1L102</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[23]">EE1_q_a[23]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --JD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X3_Y5_N22
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[17]">JD1_break_readreg[17]</A> = DFFEAS(<A HREF="#JD1L27">JD1L27</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>,  ,  , <A HREF="#JD1L47">JD1L47</A>,  );


<P> --TD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X6_Y5_N58
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[17]">TD1_MonDReg[17]</A> = DFFEAS(<A HREF="#TD1L91">TD1L91</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[17]">EE1_q_a[17]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --TD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X6_Y5_N44
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[11]">TD1_MonDReg[11]</A> = DFFEAS(<A HREF="#TD1L74">TD1L74</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[11]">EE1_q_a[11]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --TD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X4_Y5_N40
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[13]">TD1_MonDReg[13]</A> = DFFEAS(<A HREF="#TD1L82">TD1L82</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[13]">EE1_q_a[13]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --TD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X6_Y5_N49
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[14]">TD1_MonDReg[14]</A> = DFFEAS(<A HREF="#TD1L84">TD1L84</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[14]">EE1_q_a[14]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --TD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X6_Y5_N52
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[15]">TD1_MonDReg[15]</A> = DFFEAS(<A HREF="#TD1L86">TD1L86</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[15]">EE1_q_a[15]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --TD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X4_Y5_N31
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[10]">TD1_MonDReg[10]</A> = DFFEAS(<A HREF="#TD1L71">TD1L71</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[10]">EE1_q_a[10]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --U1_write_data[10] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[10] at FF_X16_Y5_N29
<P> --register power-up is low

<P><A NAME="U1_write_data[10]">U1_write_data[10]</A> = DFFEAS(<A HREF="#U1L110">U1L110</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZC1_d_writedata[10]">ZC1_d_writedata[10]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, !<A HREF="#UB2_use_reg">UB2_use_reg</A>);


<P> --W1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at LABCELL_X10_Y8_N36
<P><A NAME="W1L38_adder_eqn">W1L38_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#W1L35">W1L35</A> );
<P><A NAME="W1L38">W1L38</A> = SUM(<A HREF="#W1L38_adder_eqn">W1L38_adder_eqn</A>);

<P> --W1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10 at LABCELL_X10_Y8_N36
<P><A NAME="W1L39_adder_eqn">W1L39_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#W1L35">W1L35</A> );
<P><A NAME="W1L39">W1L39</A> = CARRY(<A HREF="#W1L39_adder_eqn">W1L39_adder_eqn</A>);


<P> --U1_write_data[12] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[12] at FF_X16_Y5_N44
<P> --register power-up is low

<P><A NAME="U1_write_data[12]">U1_write_data[12]</A> = DFFEAS(<A HREF="#U1L114">U1L114</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZC1_d_writedata[12]">ZC1_d_writedata[12]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, !<A HREF="#UB2_use_reg">UB2_use_reg</A>);


<P> --W1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at LABCELL_X10_Y8_N42
<P><A NAME="W1L42_adder_eqn">W1L42_adder_eqn</A> = ( !<A HREF="#QB1L31Q">QB1L31Q</A> ) + ( GND ) + ( <A HREF="#W1L47">W1L47</A> );
<P><A NAME="W1L42">W1L42</A> = SUM(<A HREF="#W1L42_adder_eqn">W1L42_adder_eqn</A>);

<P> --W1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at LABCELL_X10_Y8_N42
<P><A NAME="W1L43_adder_eqn">W1L43_adder_eqn</A> = ( !<A HREF="#QB1L31Q">QB1L31Q</A> ) + ( GND ) + ( <A HREF="#W1L47">W1L47</A> );
<P><A NAME="W1L43">W1L43</A> = CARRY(<A HREF="#W1L43_adder_eqn">W1L43_adder_eqn</A>);


<P> --TD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X4_Y5_N35
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[9]">TD1_MonDReg[9]</A> = DFFEAS(<A HREF="#TD1L69">TD1L69</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[9]">EE1_q_a[9]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --U1_write_data[11] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[11] at FF_X16_Y5_N41
<P> --register power-up is low

<P><A NAME="U1_write_data[11]">U1_write_data[11]</A> = DFFEAS(<A HREF="#U1L112">U1L112</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZC1_d_writedata[11]">ZC1_d_writedata[11]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, !<A HREF="#UB2_use_reg">UB2_use_reg</A>);


<P> --W1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at LABCELL_X10_Y8_N39
<P><A NAME="W1L46_adder_eqn">W1L46_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#W1L39">W1L39</A> );
<P><A NAME="W1L46">W1L46</A> = SUM(<A HREF="#W1L46_adder_eqn">W1L46_adder_eqn</A>);

<P> --W1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18 at LABCELL_X10_Y8_N39
<P><A NAME="W1L47_adder_eqn">W1L47_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#W1L39">W1L39</A> );
<P><A NAME="W1L47">W1L47</A> = CARRY(<A HREF="#W1L47_adder_eqn">W1L47_adder_eqn</A>);


<P> --U1_write_data[13] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[13] at FF_X16_Y5_N20
<P> --register power-up is low

<P><A NAME="U1_write_data[13]">U1_write_data[13]</A> = DFFEAS(<A HREF="#U1L116">U1L116</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZC1_d_writedata[13]">ZC1_d_writedata[13]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, !<A HREF="#UB2_use_reg">UB2_use_reg</A>);


<P> --W1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at LABCELL_X10_Y8_N45
<P><A NAME="W1L50_adder_eqn">W1L50_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#W1L43">W1L43</A> );
<P><A NAME="W1L50">W1L50</A> = SUM(<A HREF="#W1L50_adder_eqn">W1L50_adder_eqn</A>);

<P> --W1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22 at LABCELL_X10_Y8_N45
<P><A NAME="W1L51_adder_eqn">W1L51_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#W1L43">W1L43</A> );
<P><A NAME="W1L51">W1L51</A> = CARRY(<A HREF="#W1L51_adder_eqn">W1L51_adder_eqn</A>);


<P> --U1_write_data[14] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[14] at FF_X16_Y5_N17
<P> --register power-up is low

<P><A NAME="U1_write_data[14]">U1_write_data[14]</A> = DFFEAS(<A HREF="#U1L118">U1L118</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZC1_d_writedata[14]">ZC1_d_writedata[14]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, !<A HREF="#UB2_use_reg">UB2_use_reg</A>);


<P> --W1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at LABCELL_X10_Y8_N48
<P><A NAME="W1L54_adder_eqn">W1L54_adder_eqn</A> = ( !<A HREF="#MB1_b_full">MB1_b_full</A> ) + ( VCC ) + ( <A HREF="#W1L51">W1L51</A> );
<P><A NAME="W1L54">W1L54</A> = SUM(<A HREF="#W1L54_adder_eqn">W1L54_adder_eqn</A>);


<P> --U1_write_data[15] is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[15] at FF_X16_Y5_N8
<P> --register power-up is low

<P><A NAME="U1_write_data[15]">U1_write_data[15]</A> = DFFEAS(<A HREF="#U1L120">U1L120</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ZC1_d_writedata[15]">ZC1_d_writedata[15]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, !<A HREF="#UB2_use_reg">UB2_use_reg</A>);


<P> --TD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X6_Y5_N56
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[21]">TD1_MonDReg[21]</A> = DFFEAS(<A HREF="#TD1L98">TD1L98</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[21]">EE1_q_a[21]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --TD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X4_Y5_N4
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[6]">TD1_MonDReg[6]</A> = DFFEAS(<A HREF="#TD1L62">TD1L62</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[6]">EE1_q_a[6]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --TD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X4_Y5_N55
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[7]">TD1_MonDReg[7]</A> = DFFEAS(<A HREF="#TD1L64">TD1L64</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[7]">EE1_q_a[7]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --UB2_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[1] at FF_X18_Y7_N5
<P> --register power-up is low

<P><A NAME="UB2_data_reg[1]">UB2_data_reg[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_writedata[17]">ZC1_d_writedata[17]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --UB2_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[2] at FF_X22_Y4_N22
<P> --register power-up is low

<P><A NAME="UB2_data_reg[2]">UB2_data_reg[2]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_writedata[18]">ZC1_d_writedata[18]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --UB2_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[3] at FF_X22_Y4_N17
<P> --register power-up is low

<P><A NAME="UB2_data_reg[3]">UB2_data_reg[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_writedata[19]">ZC1_d_writedata[19]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --UB2_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[4] at FF_X22_Y4_N35
<P> --register power-up is low

<P><A NAME="UB2_data_reg[4]">UB2_data_reg[4]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_writedata[20]">ZC1_d_writedata[20]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --DB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X4_Y3_N23
<P> --register power-up is low

<P><A NAME="DB1_td_shift[8]">DB1_td_shift[8]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L85">DB1L85</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, <A HREF="#DB1L63">DB1L63</A>);


<P> --UB2_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[5] at FF_X21_Y5_N4
<P> --register power-up is low

<P><A NAME="UB2_data_reg[5]">UB2_data_reg[5]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_writedata[21]">ZC1_d_writedata[21]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --UB2_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[6] at FF_X21_Y6_N40
<P> --register power-up is low

<P><A NAME="UB2_data_reg[6]">UB2_data_reg[6]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_writedata[22]">ZC1_d_writedata[22]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --UB2_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[7] at FF_X18_Y7_N46
<P> --register power-up is low

<P><A NAME="UB2_data_reg[7]">UB2_data_reg[7]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_writedata[23]">ZC1_d_writedata[23]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --UB2_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[8] at FF_X18_Y5_N40
<P> --register power-up is low

<P><A NAME="UB2_data_reg[8]">UB2_data_reg[8]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_writedata[24]">ZC1_d_writedata[24]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --WD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X3_Y4_N35
<P> --register power-up is low

<P><A NAME="WD1_sr[23]">WD1_sr[23]</A> = DFFEAS(<A HREF="#WD1L85">WD1L85</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>,  ,  , <A HREF="#WD1L35">WD1L35</A>,  );


<P> --JD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X3_Y5_N28
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[21]">JD1_break_readreg[21]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[21]">VD1_jdo[21]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --JD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X2_Y5_N1
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[18]">JD1_break_readreg[18]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[18]">VD1_jdo[18]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --UB2_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[9] at FF_X18_Y7_N52
<P> --register power-up is low

<P><A NAME="UB2_data_reg[9]">UB2_data_reg[9]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_writedata[25]">ZC1_d_writedata[25]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --DB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X3_Y1_N52
<P> --register power-up is low

<P><A NAME="DB1_count[4]">DB1_count[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1_count[3]">DB1_count[3]</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, GND, <A HREF="#DB1L63">DB1L63</A>);


<P> --JD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X2_Y5_N35
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[5]">JD1_break_readreg[5]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[5]">VD1_jdo[5]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --JD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X2_Y5_N25
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[28]">JD1_break_readreg[28]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[28]">VD1_jdo[28]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --TD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X4_Y5_N13
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[28]">TD1_MonDReg[28]</A> = DFFEAS(<A HREF="#TD1L112">TD1L112</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[28]">EE1_q_a[28]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --JD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X3_Y5_N4
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[29]">JD1_break_readreg[29]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[29]">VD1_jdo[29]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --TD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X6_Y5_N32
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[30]">TD1_MonDReg[30]</A> = DFFEAS(<A HREF="#TD1L116">TD1L116</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[30]">EE1_q_a[30]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --JD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X2_Y5_N32
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[30]">JD1_break_readreg[30]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[30]">VD1_jdo[30]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --JD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X3_Y5_N19
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[31]">JD1_break_readreg[31]</A> = DFFEAS(<A HREF="#JD1L49">JD1L49</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>,  ,  , <A HREF="#JD1L47">JD1L47</A>,  );


<P> --TD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X6_Y5_N34
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[31]">TD1_MonDReg[31]</A> = DFFEAS(<A HREF="#TD1L118">TD1L118</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[31]">EE1_q_a[31]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --WD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X1_Y4_N14
<P> --register power-up is low

<P><A NAME="WD1_sr[16]">WD1_sr[16]</A> = DFFEAS(<A HREF="#WD1L88">WD1L88</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>,  ,  , <A HREF="#WD1L35">WD1L35</A>,  );


<P> --UB2_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[10] at FF_X18_Y7_N10
<P> --register power-up is low

<P><A NAME="UB2_data_reg[10]">UB2_data_reg[10]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_writedata[26]">ZC1_d_writedata[26]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --UB2_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[12] at FF_X18_Y7_N16
<P> --register power-up is low

<P><A NAME="UB2_data_reg[12]">UB2_data_reg[12]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_writedata[28]">ZC1_d_writedata[28]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --UB2_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[11] at FF_X18_Y5_N58
<P> --register power-up is low

<P><A NAME="UB2_data_reg[11]">UB2_data_reg[11]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_writedata[27]">ZC1_d_writedata[27]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --UB2_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[13] at FF_X19_Y6_N40
<P> --register power-up is low

<P><A NAME="UB2_data_reg[13]">UB2_data_reg[13]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_writedata[29]">ZC1_d_writedata[29]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --UB2_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[14] at FF_X19_Y6_N46
<P> --register power-up is low

<P><A NAME="UB2_data_reg[14]">UB2_data_reg[14]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_writedata[30]">ZC1_d_writedata[30]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --UB2_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[15] at FF_X19_Y6_N49
<P> --register power-up is low

<P><A NAME="UB2_data_reg[15]">UB2_data_reg[15]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_d_writedata[31]">ZC1_d_writedata[31]</A>,  , <A HREF="#UB2_use_reg">UB2_use_reg</A>, VCC);


<P> --WD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X3_Y4_N26
<P> --register power-up is low

<P><A NAME="WD1_sr[24]">WD1_sr[24]</A> = DFFEAS(<A HREF="#WD1L89">WD1L89</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>,  ,  , <A HREF="#WD1L35">WD1L35</A>,  );


<P> --JD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X3_Y5_N7
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[22]">JD1_break_readreg[22]</A> = DFFEAS(<A HREF="#JD1L35">JD1L35</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>,  ,  , <A HREF="#JD1L47">JD1L47</A>,  );


<P> --DB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X3_Y1_N47
<P> --register power-up is low

<P><A NAME="DB1_count[3]">DB1_count[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1_count[2]">DB1_count[2]</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, GND, <A HREF="#DB1L63">DB1L63</A>);


<P> --WD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X1_Y5_N8
<P> --register power-up is low

<P><A NAME="WD1_sr[8]">WD1_sr[8]</A> = DFFEAS(<A HREF="#WD1L90">WD1L90</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L22">WD1L22</A>,  ,  , <A HREF="#WD1L21">WD1L21</A>,  );


<P> --JD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X2_Y5_N37
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[6]">JD1_break_readreg[6]</A> = DFFEAS(<A HREF="#JD1L12">JD1L12</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>,  ,  , <A HREF="#JD1L47">JD1L47</A>,  );


<P> --JD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X3_Y5_N1
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[15]">JD1_break_readreg[15]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[15]">VD1_jdo[15]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --WD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X1_Y5_N38
<P> --register power-up is low

<P><A NAME="WD1_sr[14]">WD1_sr[14]</A> = DFFEAS(<A HREF="#WD1L91">WD1L91</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L22">WD1L22</A>,  ,  , <A HREF="#WD1L21">WD1L21</A>,  );


<P> --WD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X1_Y5_N35
<P> --register power-up is low

<P><A NAME="WD1_sr[11]">WD1_sr[11]</A> = DFFEAS(<A HREF="#WD1L94">WD1L94</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L22">WD1L22</A>,  ,  , <A HREF="#WD1L21">WD1L21</A>,  );


<P> --WD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X1_Y5_N29
<P> --register power-up is low

<P><A NAME="WD1_sr[13]">WD1_sr[13]</A> = DFFEAS(<A HREF="#WD1L95">WD1L95</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L22">WD1L22</A>,  ,  , <A HREF="#WD1L21">WD1L21</A>,  );


<P> --WD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X1_Y5_N26
<P> --register power-up is low

<P><A NAME="WD1_sr[12]">WD1_sr[12]</A> = DFFEAS(<A HREF="#WD1L96">WD1L96</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L22">WD1L22</A>,  ,  , <A HREF="#WD1L21">WD1L21</A>,  );


<P> --WD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X1_Y5_N11
<P> --register power-up is low

<P><A NAME="WD1_sr[9]">WD1_sr[9]</A> = DFFEAS(<A HREF="#WD1L97">WD1L97</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L22">WD1L22</A>,  ,  , <A HREF="#WD1L21">WD1L21</A>,  );


<P> --WD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X1_Y5_N32
<P> --register power-up is low

<P><A NAME="WD1_sr[10]">WD1_sr[10]</A> = DFFEAS(<A HREF="#WD1L98">WD1L98</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L22">WD1L22</A>,  ,  , <A HREF="#WD1L21">WD1L21</A>,  );


<P> --JD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X2_Y5_N59
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[23]">JD1_break_readreg[23]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[23]">VD1_jdo[23]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --DB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X3_Y1_N28
<P> --register power-up is low

<P><A NAME="DB1_count[2]">DB1_count[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1_count[1]">DB1_count[1]</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, GND, <A HREF="#DB1L63">DB1L63</A>);


<P> --JD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X3_Y5_N16
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[7]">JD1_break_readreg[7]</A> = DFFEAS(<A HREF="#JD1L14">JD1L14</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>,  ,  , <A HREF="#JD1L47">JD1L47</A>,  );


<P> --JD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X2_Y5_N7
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[13]">JD1_break_readreg[13]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[13]">VD1_jdo[13]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --JD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X2_Y5_N44
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[14]">JD1_break_readreg[14]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[14]">VD1_jdo[14]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --JD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X2_Y5_N49
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[10]">JD1_break_readreg[10]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[10]">VD1_jdo[10]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --JD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X2_Y5_N55
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[12]">JD1_break_readreg[12]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[12]">VD1_jdo[12]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --JD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X3_Y5_N34
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[11]">JD1_break_readreg[11]</A> = DFFEAS(<A HREF="#JD1L20">JD1L20</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>,  ,  , <A HREF="#JD1L47">JD1L47</A>,  );


<P> --JD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X3_Y5_N10
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[8]">JD1_break_readreg[8]</A> = DFFEAS(<A HREF="#JD1L16">JD1L16</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>,  ,  , <A HREF="#JD1L47">JD1L47</A>,  );


<P> --JD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X2_Y5_N40
<P> --register power-up is low

<P><A NAME="JD1_break_readreg[9]">JD1_break_readreg[9]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#JD1L46">JD1L46</A>, <A HREF="#VD1_jdo[9]">VD1_jdo[9]</A>,  , <A HREF="#JD1L47">JD1L47</A>, VCC);


<P> --TD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 at MLABCELL_X8_Y5_N48
<P><A NAME="TD1L122">TD1L122</A> = ( !<A HREF="#TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & (<A HREF="#TD1_MonAReg[4]">TD1_MonAReg[4]</A> & (!<A HREF="#TD1_MonAReg[3]">TD1_MonAReg[3]</A> & (!<A HREF="#TD1_MonAReg[2]">TD1_MonAReg[2]</A>)))) # (<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & ((((<A HREF="#VD1_jdo[32]">VD1_jdo[32]</A>))))) ) ) # ( <A HREF="#TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A> & ( (((!<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & (<A HREF="#EE1_q_a[29]">EE1_q_a[29]</A>)) # (<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & ((<A HREF="#VD1_jdo[32]">VD1_jdo[32]</A>))))) ) );


<P> --TD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 at MLABCELL_X8_Y5_N30
<P><A NAME="TD1L126">TD1L126</A> = ( !<A HREF="#TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & (!<A HREF="#TD1_MonAReg[4]">TD1_MonAReg[4]</A> & (<A HREF="#TD1_MonAReg[3]">TD1_MonAReg[3]</A> & (!<A HREF="#TD1_MonAReg[2]">TD1_MonAReg[2]</A>)))) # (<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & ((((<A HREF="#VD1_jdo[21]">VD1_jdo[21]</A>))))) ) ) # ( <A HREF="#TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A> & ( (((!<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & (<A HREF="#EE1_q_a[18]">EE1_q_a[18]</A>)) # (<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & ((<A HREF="#VD1_jdo[21]">VD1_jdo[21]</A>))))) ) );


<P> --TD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 at MLABCELL_X8_Y5_N0
<P><A NAME="TD1L130">TD1L130</A> = ( !<A HREF="#TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & (!<A HREF="#TD1_MonAReg[4]">TD1_MonAReg[4]</A> & (!<A HREF="#TD1_MonAReg[3]">TD1_MonAReg[3]</A> & (!<A HREF="#TD1_MonAReg[2]">TD1_MonAReg[2]</A>)))) # (<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & ((((<A HREF="#VD1_jdo[8]">VD1_jdo[8]</A>))))) ) ) # ( <A HREF="#TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A> & ( (((!<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & (<A HREF="#EE1_q_a[5]">EE1_q_a[5]</A>)) # (<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & ((<A HREF="#VD1_jdo[8]">VD1_jdo[8]</A>))))) ) );


<P> --TD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~19 at MLABCELL_X8_Y5_N18
<P><A NAME="TD1L77">TD1L77</A> = ( !<A HREF="#TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & (((!<A HREF="#TD1_MonAReg[3]">TD1_MonAReg[3]</A> & ((!<A HREF="#TD1_MonAReg[4]">TD1_MonAReg[4]</A>) # (<A HREF="#TD1_MonAReg[2]">TD1_MonAReg[2]</A>)))))) # (<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & (<A HREF="#VD1_jdo[15]">VD1_jdo[15]</A>)) ) ) # ( <A HREF="#TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A> & ( ((!<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & (((<A HREF="#EE1_q_a[12]">EE1_q_a[12]</A>)))) # (<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & (<A HREF="#VD1_jdo[15]">VD1_jdo[15]</A>))) ) );


<P> --ZC1L992 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~22 at LABCELL_X17_Y8_N12
<P><A NAME="ZC1L992">ZC1L992</A> = ( !<A HREF="#ZC1L706">ZC1L706</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((((<A HREF="#ZB3L1">ZB3L1</A> & <A HREF="#FE1_q_a[23]">FE1_q_a[23]</A>)) # (<A HREF="#ZC1L991">ZC1L991</A>)))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((<A HREF="#ZC1L892">ZC1L892</A>)))) ) ) # ( <A HREF="#ZC1L706">ZC1L706</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((((<A HREF="#ZB3L1">ZB3L1</A> & <A HREF="#FE1_q_a[23]">FE1_q_a[23]</A>)) # (<A HREF="#ZC1L991">ZC1L991</A>)))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((<A HREF="#ZC1_av_ld_byte3_data[7]">ZC1_av_ld_byte3_data[7]</A>)))) ) );


<P> --ZC1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at LABCELL_X22_Y8_N0
<P><A NAME="ZC1L829">ZC1L829</A> = ( !<A HREF="#ZC1_R_ctrl_break">ZC1_R_ctrl_break</A> & ( (!<A HREF="#ZC1L636">ZC1L636</A> & (<A HREF="#ZC1_W_bstatus_reg">ZC1_W_bstatus_reg</A>)) # (<A HREF="#ZC1L636">ZC1L636</A> & ((!<A HREF="#ZC1_R_ctrl_wrctl_inst">ZC1_R_ctrl_wrctl_inst</A> & (<A HREF="#ZC1_W_bstatus_reg">ZC1_W_bstatus_reg</A>)) # (<A HREF="#ZC1_R_ctrl_wrctl_inst">ZC1_R_ctrl_wrctl_inst</A> & ((!<A HREF="#ZC1_D_iw[6]">ZC1_D_iw[6]</A> & ((<A HREF="#ZC1_E_src1[0]">ZC1_E_src1[0]</A>))) # (<A HREF="#ZC1_D_iw[6]">ZC1_D_iw[6]</A> & (<A HREF="#ZC1_W_bstatus_reg">ZC1_W_bstatus_reg</A>)))))) ) ) # ( <A HREF="#ZC1_R_ctrl_break">ZC1_R_ctrl_break</A> & ( (((<A HREF="#ZC1_W_status_reg_pie">ZC1_W_status_reg_pie</A>))) ) );


<P> --ZC1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at LABCELL_X22_Y8_N18
<P><A NAME="ZC1L886">ZC1L886</A> = ( !<A HREF="#ZC1L623">ZC1L623</A> & ( (<A HREF="#ZC1L702">ZC1L702</A> & ((!<A HREF="#ZC1L624">ZC1L624</A> & (((<A HREF="#ZC1L885">ZC1L885</A>)))) # (<A HREF="#ZC1L624">ZC1L624</A> & ((!<A HREF="#ZC1L594">ZC1L594</A> & ((<A HREF="#ZC1L885">ZC1L885</A>))) # (<A HREF="#ZC1L594">ZC1L594</A> & (<A HREF="#ZC1_W_bstatus_reg">ZC1_W_bstatus_reg</A>)))))) ) ) # ( <A HREF="#ZC1L623">ZC1L623</A> & ( ((<A HREF="#ZC1L702">ZC1L702</A> & ((!<A HREF="#ZC1L594">ZC1L594</A> & ((<A HREF="#ZC1L885">ZC1L885</A>))) # (<A HREF="#ZC1L594">ZC1L594</A> & (<A HREF="#ZC1_W_estatus_reg">ZC1_W_estatus_reg</A>))))) ) );


<P> --ZC1L786 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at MLABCELL_X21_Y6_N6
<P><A NAME="ZC1L786">ZC1L786</A> = ( !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( (!<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (!<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (<A HREF="#ZC1L594">ZC1L594</A> & <A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A>)))) ) ) # ( <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( (!<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & (<A HREF="#ZC1L594">ZC1L594</A> & <A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A>)))) ) );


<P> --DB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at MLABCELL_X3_Y1_N54
<P><A NAME="DB1L51">DB1L51</A> = AMPP_FUNCTION(!<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#K1_splitter_nodes_receive_0[3]">K1_splitter_nodes_receive_0[3]</A>, !<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#Q1_irf_reg[1][0]">Q1_irf_reg[1][0]</A>);


<P> --ZC1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at LABCELL_X23_Y7_N24
<P><A NAME="ZC1L848">ZC1L848</A> = ( !<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (((!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & (<A HREF="#ZC1_W_alu_result[0]">ZC1_W_alu_result[0]</A>)) # (<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ((<A HREF="#ZC1_W_cmp_result">ZC1_W_cmp_result</A>)))))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (<A HREF="#ZC1_av_ld_byte0_data[0]">ZC1_av_ld_byte0_data[0]</A>)) ) ) # ( <A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (((!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & (<A HREF="#ZC1_W_control_rd_data[0]">ZC1_W_control_rd_data[0]</A>)) # (<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ((<A HREF="#ZC1_W_cmp_result">ZC1_W_cmp_result</A>)))))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (<A HREF="#ZC1_av_ld_byte0_data[0]">ZC1_av_ld_byte0_data[0]</A>)) ) );


<P> --DC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1 at LABCELL_X13_Y5_N48
<P><A NAME="DC1L2">DC1L2</A> = ( !<A HREF="#ZC1_d_read">ZC1_d_read</A> & ( ((!<A HREF="#ZC1_d_write">ZC1_d_write</A>) # ((!<A HREF="#DC1_write_accepted">DC1_write_accepted</A> & ((!<A HREF="#DC1_end_begintransfer">DC1_end_begintransfer</A>) # (!<A HREF="#DB1_rst1">DB1_rst1</A>))))) ) ) # ( <A HREF="#ZC1_d_read">ZC1_d_read</A> & ( ((!<A HREF="#UB1L36">UB1L36</A> & (<A HREF="#LC1L3">LC1L3</A>))) ) );


<P> --X1_data_out[0] is nios_system:u0|nios_system_LEDR:ledr|data_out[0] at FF_X13_Y5_N58
<P> --register power-up is low

<P><A NAME="X1_data_out[0]">X1_data_out[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#X1L3">X1L3</A>, <A HREF="#ZC1_d_writedata[0]">ZC1_d_writedata[0]</A>,  ,  , VCC);


<P> --X1_data_out[1] is nios_system:u0|nios_system_LEDR:ledr|data_out[1] at FF_X13_Y5_N4
<P> --register power-up is low

<P><A NAME="X1_data_out[1]">X1_data_out[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#X1L3">X1L3</A>, <A HREF="#ZC1_d_writedata[1]">ZC1_d_writedata[1]</A>,  ,  , VCC);


<P> --X1_data_out[2] is nios_system:u0|nios_system_LEDR:ledr|data_out[2] at FF_X12_Y6_N28
<P> --register power-up is low

<P><A NAME="X1_data_out[2]">X1_data_out[2]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#X1L3">X1L3</A>, <A HREF="#ZC1_d_writedata[2]">ZC1_d_writedata[2]</A>,  ,  , VCC);


<P> --X1_data_out[3] is nios_system:u0|nios_system_LEDR:ledr|data_out[3] at FF_X15_Y4_N22
<P> --register power-up is low

<P><A NAME="X1_data_out[3]">X1_data_out[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#X1L3">X1L3</A>, <A HREF="#ZC1_d_writedata[3]">ZC1_d_writedata[3]</A>,  ,  , VCC);


<P> --X1_data_out[4] is nios_system:u0|nios_system_LEDR:ledr|data_out[4] at FF_X15_Y4_N52
<P> --register power-up is low

<P><A NAME="X1_data_out[4]">X1_data_out[4]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#X1L3">X1L3</A>, <A HREF="#ZC1_d_writedata[4]">ZC1_d_writedata[4]</A>,  ,  , VCC);


<P> --X1_data_out[5] is nios_system:u0|nios_system_LEDR:ledr|data_out[5] at FF_X12_Y5_N20
<P> --register power-up is low

<P><A NAME="X1_data_out[5]">X1_data_out[5]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#X1L3">X1L3</A>, <A HREF="#ZC1_d_writedata[5]">ZC1_d_writedata[5]</A>,  ,  , VCC);


<P> --X1_data_out[6] is nios_system:u0|nios_system_LEDR:ledr|data_out[6] at FF_X7_Y4_N40
<P> --register power-up is low

<P><A NAME="X1_data_out[6]">X1_data_out[6]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#X1L3">X1L3</A>, <A HREF="#ZC1_d_writedata[6]">ZC1_d_writedata[6]</A>,  ,  , VCC);


<P> --X1_data_out[7] is nios_system:u0|nios_system_LEDR:ledr|data_out[7] at FF_X15_Y4_N7
<P> --register power-up is low

<P><A NAME="X1_data_out[7]">X1_data_out[7]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#X1L3">X1L3</A>, <A HREF="#ZC1_d_writedata[7]">ZC1_d_writedata[7]</A>,  ,  , VCC);


<P> --X1_data_out[8] is nios_system:u0|nios_system_LEDR:ledr|data_out[8] at FF_X13_Y5_N10
<P> --register power-up is low

<P><A NAME="X1_data_out[8]">X1_data_out[8]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#X1L3">X1L3</A>, <A HREF="#ZC1_d_writedata[8]">ZC1_d_writedata[8]</A>,  ,  , VCC);


<P> --X1_data_out[9] is nios_system:u0|nios_system_LEDR:ledr|data_out[9] at FF_X11_Y6_N31
<P> --register power-up is low

<P><A NAME="X1_data_out[9]">X1_data_out[9]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#X1L3">X1L3</A>, <A HREF="#ZC1_d_writedata[9]">ZC1_d_writedata[9]</A>,  ,  , VCC);


<P> --DB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X1_Y3_N26
<P> --register power-up is low

<P><A NAME="DB1_adapted_tdo">DB1_adapted_tdo</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L2">DB1L2</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>);


<P> --WD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X1_Y3_N35
<P> --register power-up is low

<P><A NAME="WD1_sr[0]">WD1_sr[0]</A> = DFFEAS(<A HREF="#WD1L57">WD1L57</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --WD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X1_Y3_N41
<P> --register power-up is low

<P><A NAME="WD1_ir_out[0]">WD1_ir_out[0]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#YD3_dreg[0]">YD3_dreg[0]</A>,  ,  , VCC);


<P> --WD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X1_Y4_N23
<P> --register power-up is low

<P><A NAME="WD1_ir_out[1]">WD1_ir_out[1]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#YD2_dreg[0]">YD2_dreg[0]</A>,  ,  , VCC);


<P> --ZC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X19_Y6_N56
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[0]">ZC1_d_writedata[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[0]">FD2_q_b[0]</A>,  ,  , VCC);


<P> --BB1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst at FF_X10_Y4_N14
<P> --register power-up is low

<P><A NAME="BB1_r_sync_rst">BB1_r_sync_rst</A> = DFFEAS(<A HREF="#BB1L1">BB1L1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --ZC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X13_Y5_N26
<P> --register power-up is low

<P><A NAME="ZC1_d_write">ZC1_d_write</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_st_stall">ZC1_E_st_stall</A>,  ,  , VCC);


<P> --DC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X13_Y5_N20
<P> --register power-up is low

<P><A NAME="DC1_write_accepted">DC1_write_accepted</A> = DFFEAS(<A HREF="#DC1L12">DC1L12</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L1 is nios_system:u0|nios_system_LEDR:ledr|always0~0 at LABCELL_X13_Y5_N36
<P><A NAME="X1L1">X1L1</A> = ( !<A HREF="#DC1_write_accepted">DC1_write_accepted</A> & ( <A HREF="#ZC1_d_write">ZC1_d_write</A> ) );


<P> --SB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1] at FF_X9_Y6_N13
<P> --register power-up is low

<P><A NAME="SB6_mem_used[1]">SB6_mem_used[1]</A> = DFFEAS(<A HREF="#SB6L5">SB6L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --EC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0 at LABCELL_X12_Y6_N24
<P><A NAME="EC1L3">EC1L3</A> = ( !<A HREF="#ZC1_W_alu_result[5]">ZC1_W_alu_result[5]</A> & ( !<A HREF="#ZC1_W_alu_result[10]">ZC1_W_alu_result[10]</A> & ( (!<A HREF="#ZC1_W_alu_result[7]">ZC1_W_alu_result[7]</A> & (!<A HREF="#ZC1_W_alu_result[9]">ZC1_W_alu_result[9]</A> & (<A HREF="#ZC1_W_alu_result[12]">ZC1_W_alu_result[12]</A> & !<A HREF="#ZC1L803Q">ZC1L803Q</A>))) ) ) );


<P> --EC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1 at LABCELL_X17_Y7_N24
<P><A NAME="EC1L4">EC1L4</A> = ( <A HREF="#ZC1_W_alu_result[11]">ZC1_W_alu_result[11]</A> & ( !<A HREF="#ZC1_W_alu_result[6]">ZC1_W_alu_result[6]</A> & ( (!<A HREF="#ZC1_W_alu_result[13]">ZC1_W_alu_result[13]</A> & (!<A HREF="#ZC1L811Q">ZC1L811Q</A> & (!<A HREF="#ZC1_W_alu_result[16]">ZC1_W_alu_result[16]</A> & !<A HREF="#ZC1_W_alu_result[14]">ZC1_W_alu_result[14]</A>))) ) ) );


<P> --DB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X9_Y4_N25
<P> --register power-up is low

<P><A NAME="DB1_rst1">DB1_rst1</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L43">DB1L43</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --VB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1] at FF_X13_Y6_N53
<P> --register power-up is low

<P><A NAME="VB6_wait_latency_counter[1]">VB6_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#VB6L19">VB6L19</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0] at FF_X13_Y6_N11
<P> --register power-up is low

<P><A NAME="VB6_wait_latency_counter[0]">VB6_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#VB6L20">VB6L20</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --X1L2 is nios_system:u0|nios_system_LEDR:ledr|always0~1 at LABCELL_X13_Y6_N6
<P><A NAME="X1L2">X1L2</A> = ( !<A HREF="#VB6_wait_latency_counter[0]">VB6_wait_latency_counter[0]</A> & ( (!<A HREF="#VB6_wait_latency_counter[1]">VB6_wait_latency_counter[1]</A> & (!<A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & (!<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A> & <A HREF="#DB1_rst1">DB1_rst1</A>))) ) );


<P> --X1L3 is nios_system:u0|nios_system_LEDR:ledr|always0~2 at LABCELL_X12_Y6_N54
<P><A NAME="X1L3">X1L3</A> = ( <A HREF="#X1L2">X1L2</A> & ( !<A HREF="#SB6_mem_used[1]">SB6_mem_used[1]</A> & ( (<A HREF="#EC1L3">EC1L3</A> & (<A HREF="#EC1L4">EC1L4</A> & (!<A HREF="#ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A> & <A HREF="#X1L1">X1L1</A>))) ) ) );


<P> --ZC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X19_Y6_N25
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[1]">ZC1_d_writedata[1]</A> = DFFEAS(<A HREF="#ZC1L1020">ZC1L1020</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X19_Y6_N22
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[2]">ZC1_d_writedata[2]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[2]">FD2_q_b[2]</A>,  ,  , VCC);


<P> --ZC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X21_Y4_N7
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[3]">ZC1_d_writedata[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[3]">FD2_q_b[3]</A>,  ,  , VCC);


<P> --ZC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X21_Y4_N13
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[4]">ZC1_d_writedata[4]</A> = DFFEAS(<A HREF="#ZC1L1024">ZC1L1024</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X22_Y4_N52
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[5]">ZC1_d_writedata[5]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[5]">FD2_q_b[5]</A>,  ,  , VCC);


<P> --ZC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X21_Y4_N22
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[6]">ZC1_d_writedata[6]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[6]">FD2_q_b[6]</A>,  ,  , VCC);


<P> --ZC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X21_Y4_N1
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[7]">ZC1_d_writedata[7]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[7]">FD2_q_b[7]</A>,  ,  , VCC);


<P> --UD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at LABCELL_X1_Y3_N57
<P><A NAME="UD1L3">UD1L3</A> = (<A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & (<A HREF="#S1_state[4]">S1_state[4]</A> & !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>));


<P> --WD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at LABCELL_X1_Y3_N12
<P><A NAME="WD1L55">WD1L55</A> = ( <A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & ( <A HREF="#S1_state[3]">S1_state[3]</A> & ( (<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A> & <A HREF="#WD1_sr[0]">WD1_sr[0]</A>) ) ) ) # ( !<A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & ( <A HREF="#S1_state[3]">S1_state[3]</A> & ( <A HREF="#WD1_sr[0]">WD1_sr[0]</A> ) ) ) # ( <A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & ( !<A HREF="#S1_state[3]">S1_state[3]</A> & ( <A HREF="#WD1_sr[0]">WD1_sr[0]</A> ) ) ) # ( !<A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & ( !<A HREF="#S1_state[3]">S1_state[3]</A> & ( <A HREF="#WD1_sr[0]">WD1_sr[0]</A> ) ) );


<P> --YD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X1_Y3_N56
<P> --register power-up is low

<P><A NAME="YD3_dreg[0]">YD3_dreg[0]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#YD3_din_s1">YD3_din_s1</A>,  ,  , VCC);


<P> --WD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at LABCELL_X1_Y3_N39
<P><A NAME="WD1L56">WD1L56</A> = ( <A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & ( <A HREF="#YD3_dreg[0]">YD3_dreg[0]</A> & ( (!<A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A> & (!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#S1_state[3]">S1_state[3]</A> & !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>))) ) ) );


<P> --WD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X1_Y3_N43
<P> --register power-up is low

<P><A NAME="WD1_DRsize.000">WD1_DRsize.000</A> = DFFEAS(<A HREF="#WD1L2">WD1L2</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#UD1_virtual_state_uir">UD1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --WD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at LABCELL_X1_Y3_N33
<P><A NAME="WD1L57">WD1L57</A> = ( <A HREF="#WD1L55">WD1L55</A> & ( <A HREF="#WD1L56">WD1L56</A> & ( (!<A HREF="#UD1L3">UD1L3</A>) # ((!<A HREF="#WD1_DRsize.000">WD1_DRsize.000</A> & ((<A HREF="#A1L6">A1L6</A>))) # (<A HREF="#WD1_DRsize.000">WD1_DRsize.000</A> & (<A HREF="#WD1_sr[1]">WD1_sr[1]</A>))) ) ) ) # ( !<A HREF="#WD1L55">WD1L55</A> & ( <A HREF="#WD1L56">WD1L56</A> & ( (!<A HREF="#UD1L3">UD1L3</A>) # ((!<A HREF="#WD1_DRsize.000">WD1_DRsize.000</A> & ((<A HREF="#A1L6">A1L6</A>))) # (<A HREF="#WD1_DRsize.000">WD1_DRsize.000</A> & (<A HREF="#WD1_sr[1]">WD1_sr[1]</A>))) ) ) ) # ( <A HREF="#WD1L55">WD1L55</A> & ( !<A HREF="#WD1L56">WD1L56</A> & ( (!<A HREF="#UD1L3">UD1L3</A>) # ((!<A HREF="#WD1_DRsize.000">WD1_DRsize.000</A> & ((<A HREF="#A1L6">A1L6</A>))) # (<A HREF="#WD1_DRsize.000">WD1_DRsize.000</A> & (<A HREF="#WD1_sr[1]">WD1_sr[1]</A>))) ) ) ) # ( !<A HREF="#WD1L55">WD1L55</A> & ( !<A HREF="#WD1L56">WD1L56</A> & ( (<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#WD1_DRsize.000">WD1_DRsize.000</A> & ((<A HREF="#A1L6">A1L6</A>))) # (<A HREF="#WD1_DRsize.000">WD1_DRsize.000</A> & (<A HREF="#WD1_sr[1]">WD1_sr[1]</A>)))) ) ) );


<P> --YD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X1_Y4_N53
<P> --register power-up is low

<P><A NAME="YD2_dreg[0]">YD2_dreg[0]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#YD2_din_s1">YD2_din_s1</A>,  ,  , VCC);


<P> --BB1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X10_Y4_N17
<P> --register power-up is low

<P><A NAME="BB1_altera_reset_synchronizer_int_chain[4]">BB1_altera_reset_synchronizer_int_chain[4]</A> = DFFEAS(<A HREF="#BB1L12">BB1L12</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --BB1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X10_Y4_N20
<P> --register power-up is low

<P><A NAME="BB1_r_sync_rst_chain[1]">BB1_r_sync_rst_chain[1]</A> = DFFEAS(<A HREF="#BB1L21">BB1L21</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --BB1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0 at LABCELL_X10_Y4_N12
<P><A NAME="BB1L1">BB1L1</A> = ( <A HREF="#BB1_altera_reset_synchronizer_int_chain[4]">BB1_altera_reset_synchronizer_int_chain[4]</A> ) # ( !<A HREF="#BB1_altera_reset_synchronizer_int_chain[4]">BB1_altera_reset_synchronizer_int_chain[4]</A> & ( (!<A HREF="#BB1_r_sync_rst_chain[1]">BB1_r_sync_rst_chain[1]</A> & <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>) ) );


<P> --ZC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X24_Y5_N26
<P> --register power-up is low

<P><A NAME="ZC1_E_new_inst">ZC1_E_new_inst</A> = DFFEAS(<A HREF="#ZC1L393">ZC1L393</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L1016 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0 at LABCELL_X12_Y5_N18
<P><A NAME="ZC1L1016">ZC1L1016</A> = ( <A HREF="#ZC1_R_ctrl_st">ZC1_R_ctrl_st</A> & ( <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A> ) );


<P> --ZC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X15_Y6_N14
<P> --register power-up is low

<P><A NAME="ZC1_d_read">ZC1_d_read</A> = DFFEAS(<A HREF="#ZC1_d_read_nxt">ZC1_d_read_nxt</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at LABCELL_X13_Y5_N30
<P><A NAME="DC1L1">DC1L1</A> = (!<A HREF="#DC1_write_accepted">DC1_write_accepted</A> & !<A HREF="#ZC1_d_read">ZC1_d_read</A>);


<P> --SB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[1] at FF_X16_Y4_N49
<P> --register power-up is low

<P><A NAME="SB2_mem_used[1]">SB2_mem_used[1]</A> = DFFEAS(<A HREF="#SB2L17">SB2L17</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --EC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0 at LABCELL_X17_Y7_N27
<P><A NAME="EC1L2">EC1L2</A> = ( <A HREF="#ZC1_W_alu_result[12]">ZC1_W_alu_result[12]</A> & ( !<A HREF="#ZC1_W_alu_result[11]">ZC1_W_alu_result[11]</A> & ( (!<A HREF="#ZC1_W_alu_result[13]">ZC1_W_alu_result[13]</A> & (!<A HREF="#ZC1L811Q">ZC1L811Q</A> & (!<A HREF="#ZC1_W_alu_result[14]">ZC1_W_alu_result[14]</A> & !<A HREF="#ZC1_W_alu_result[16]">ZC1_W_alu_result[16]</A>))) ) ) );


<P> --DC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X13_Y5_N13
<P> --register power-up is low

<P><A NAME="DC1_read_accepted">DC1_read_accepted</A> = DFFEAS(<A HREF="#DC1L9">DC1L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --EC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[4]~0 at LABCELL_X12_Y6_N12
<P><A NAME="EC1L11">EC1L11</A> = ( <A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & ( <A HREF="#EC1L4">EC1L4</A> & ( (<A HREF="#EC1L3">EC1L3</A> & ((!<A HREF="#ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A>) # ((!<A HREF="#DC1_read_accepted">DC1_read_accepted</A> & <A HREF="#ZC1_d_read">ZC1_d_read</A>)))) ) ) ) # ( !<A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & ( <A HREF="#EC1L4">EC1L4</A> & ( <A HREF="#EC1L3">EC1L3</A> ) ) );


<P> --EC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~1 at LABCELL_X17_Y7_N54
<P><A NAME="EC1L9">EC1L9</A> = ( !<A HREF="#ZC1_W_alu_result[12]">ZC1_W_alu_result[12]</A> & ( !<A HREF="#ZC1_W_alu_result[14]">ZC1_W_alu_result[14]</A> & ( (!<A HREF="#ZC1_W_alu_result[13]">ZC1_W_alu_result[13]</A> & (!<A HREF="#ZC1L811Q">ZC1L811Q</A> & (!<A HREF="#ZC1_W_alu_result[16]">ZC1_W_alu_result[16]</A> & !<A HREF="#ZC1_W_alu_result[11]">ZC1_W_alu_result[11]</A>))) ) ) );


<P> --EC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~2 at LABCELL_X17_Y4_N27
<P><A NAME="EC1L10">EC1L10</A> = ( !<A HREF="#EC1L2">EC1L2</A> & ( (!<A HREF="#EC1L11">EC1L11</A> & <A HREF="#EC1L9">EC1L9</A>) ) );


<P> --VB6L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|read_latency_shift_reg~0 at LABCELL_X13_Y5_N39
<P><A NAME="VB6L15">VB6L15</A> = (<A HREF="#DB1_rst1">DB1_rst1</A> & (<A HREF="#ZC1_d_read">ZC1_d_read</A> & !<A HREF="#DC1_read_accepted">DC1_read_accepted</A>));


<P> --UB2_use_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|use_reg at FF_X15_Y4_N38
<P> --register power-up is low

<P><A NAME="UB2_use_reg">UB2_use_reg</A> = DFFEAS(<A HREF="#UB2L57">UB2L57</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X21_Y8_N49
<P> --register power-up is low

<P><A NAME="ZC1_d_byteenable[0]">ZC1_d_byteenable[0]</A> = DFFEAS(<A HREF="#ZC1L391">ZC1L391</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X21_Y8_N52
<P> --register power-up is low

<P><A NAME="ZC1_d_byteenable[1]">ZC1_d_byteenable[1]</A> = DFFEAS(<A HREF="#ZC1L388">ZC1L388</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1_WideOr0 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|WideOr0 at LABCELL_X19_Y6_N12
<P><A NAME="U1_WideOr0">U1_WideOr0</A> = ( !<A HREF="#UB2_byteen_reg[0]">UB2_byteen_reg[0]</A> & ( <A HREF="#UB2_use_reg">UB2_use_reg</A> & ( !<A HREF="#UB2_byteen_reg[1]">UB2_byteen_reg[1]</A> ) ) ) # ( <A HREF="#UB2_byteen_reg[0]">UB2_byteen_reg[0]</A> & ( !<A HREF="#UB2_use_reg">UB2_use_reg</A> & ( (!<A HREF="#ZC1_d_byteenable[1]">ZC1_d_byteenable[1]</A> & !<A HREF="#ZC1_d_byteenable[0]">ZC1_d_byteenable[0]</A>) ) ) ) # ( !<A HREF="#UB2_byteen_reg[0]">UB2_byteen_reg[0]</A> & ( !<A HREF="#UB2_use_reg">UB2_use_reg</A> & ( (!<A HREF="#ZC1_d_byteenable[1]">ZC1_d_byteenable[1]</A> & !<A HREF="#ZC1_d_byteenable[0]">ZC1_d_byteenable[0]</A>) ) ) );


<P> --VB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge_avalon_slave_translator|read_latency_shift_reg~0 at LABCELL_X16_Y4_N45
<P><A NAME="VB2L3">VB2L3</A> = ( !<A HREF="#U1_WideOr0">U1_WideOr0</A> & ( !<A HREF="#EC1L2">EC1L2</A> & ( (<A HREF="#EC1L9">EC1L9</A> & (<A HREF="#VB6L15">VB6L15</A> & (!<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> & !<A HREF="#EC1L11">EC1L11</A>))) ) ) );


<P> --YB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0 at LABCELL_X13_Y5_N33
<P><A NAME="YB1L7">YB1L7</A> = ( <A HREF="#ZC1_d_write">ZC1_d_write</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & ((!<A HREF="#DC1_write_accepted">DC1_write_accepted</A>) # ((<A HREF="#ZC1_d_read">ZC1_d_read</A> & !<A HREF="#DC1_read_accepted">DC1_read_accepted</A>)))) ) ) # ( !<A HREF="#ZC1_d_write">ZC1_d_write</A> & ( (<A HREF="#ZC1_d_read">ZC1_d_read</A> & (!<A HREF="#DC1_read_accepted">DC1_read_accepted</A> & <A HREF="#DB1_rst1">DB1_rst1</A>)) ) );


<P> --RB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|m0_write~0 at LABCELL_X19_Y6_N0
<P><A NAME="RB2L3">RB2L3</A> = ( <A HREF="#ZC1_d_byteenable[0]">ZC1_d_byteenable[0]</A> & ( <A HREF="#UB2_use_reg">UB2_use_reg</A> & ( (!<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> & ((<A HREF="#UB2_byteen_reg[1]">UB2_byteen_reg[1]</A>) # (<A HREF="#UB2_byteen_reg[0]">UB2_byteen_reg[0]</A>))) ) ) ) # ( !<A HREF="#ZC1_d_byteenable[0]">ZC1_d_byteenable[0]</A> & ( <A HREF="#UB2_use_reg">UB2_use_reg</A> & ( (!<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> & ((<A HREF="#UB2_byteen_reg[1]">UB2_byteen_reg[1]</A>) # (<A HREF="#UB2_byteen_reg[0]">UB2_byteen_reg[0]</A>))) ) ) ) # ( <A HREF="#ZC1_d_byteenable[0]">ZC1_d_byteenable[0]</A> & ( !<A HREF="#UB2_use_reg">UB2_use_reg</A> & ( !<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> ) ) ) # ( !<A HREF="#ZC1_d_byteenable[0]">ZC1_d_byteenable[0]</A> & ( !<A HREF="#UB2_use_reg">UB2_use_reg</A> & ( (<A HREF="#ZC1_d_byteenable[1]">ZC1_d_byteenable[1]</A> & !<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A>) ) ) );


<P> --RB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|m0_write~1 at MLABCELL_X15_Y4_N57
<P><A NAME="RB2L4">RB2L4</A> = ( !<A HREF="#EC1L2">EC1L2</A> & ( !<A HREF="#EC1L11">EC1L11</A> & ( (<A HREF="#EC1L9">EC1L9</A> & (<A HREF="#RB2L3">RB2L3</A> & (<A HREF="#YB1L7">YB1L7</A> & <A HREF="#X1L1">X1L1</A>))) ) ) );


<P> --E1_bridge_acknowledge is RAM_controller:u1|bridge_acknowledge at FF_X17_Y4_N22
<P> --register power-up is low

<P><A NAME="E1_bridge_acknowledge">E1_bridge_acknowledge</A> = DFFEAS(<A HREF="#E1L1">E1L1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#A1L78">A1L78</A>,  ,  ,  ,  ,  ,  );


<P> --U1L33 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|WideAnd0~0 at LABCELL_X17_Y4_N18
<P><A NAME="U1L33">U1L33</A> = ( <A HREF="#U1_time_out_counter[6]">U1_time_out_counter[6]</A> & ( (<A HREF="#U1_time_out_counter[1]">U1_time_out_counter[1]</A> & (<A HREF="#U1_time_out_counter[4]">U1_time_out_counter[4]</A> & (<A HREF="#U1_time_out_counter[0]">U1_time_out_counter[0]</A> & <A HREF="#U1_time_out_counter[5]">U1_time_out_counter[5]</A>))) ) );


<P> --U1L71 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_waitrequest~0 at LABCELL_X17_Y4_N0
<P><A NAME="U1L71">U1L71</A> = ( !<A HREF="#U1_WideOr0">U1_WideOr0</A> & ( <A HREF="#U1_time_out_counter[7]">U1_time_out_counter[7]</A> & ( (!<A HREF="#E1_bridge_acknowledge">E1_bridge_acknowledge</A> & ((!<A HREF="#U1_time_out_counter[2]">U1_time_out_counter[2]</A>) # ((!<A HREF="#U1_time_out_counter[3]">U1_time_out_counter[3]</A>) # (!<A HREF="#U1L33">U1L33</A>)))) ) ) ) # ( !<A HREF="#U1_WideOr0">U1_WideOr0</A> & ( !<A HREF="#U1_time_out_counter[7]">U1_time_out_counter[7]</A> & ( !<A HREF="#E1_bridge_acknowledge">E1_bridge_acknowledge</A> ) ) );


<P> --UB2_count[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|count[0] at FF_X15_Y4_N2
<P> --register power-up is low

<P><A NAME="UB2_count[0]">UB2_count[0]</A> = DFFEAS(<A HREF="#UB2L23">UB2L23</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at MLABCELL_X15_Y4_N48
<P><A NAME="YB1L4">YB1L4</A> = ( <A HREF="#UB2_count[0]">UB2_count[0]</A> & ( !<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> & ( (<A HREF="#EC1L10">EC1L10</A> & ((!<A HREF="#U1L71">U1L71</A>) # ((!<A HREF="#VB2L3">VB2L3</A> & !<A HREF="#RB2L4">RB2L4</A>)))) ) ) );


<P> --SB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] at FF_X15_Y6_N16
<P> --register power-up is low

<P><A NAME="SB3_mem_used[1]">SB3_mem_used[1]</A> = DFFEAS(<A HREF="#SB3L5">SB3L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --EC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at LABCELL_X12_Y6_N6
<P><A NAME="EC1L8">EC1L8</A> = ( <A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & ( <A HREF="#EC1L4">EC1L4</A> & ( (<A HREF="#EC1L3">EC1L3</A> & (!<A HREF="#DC1_read_accepted">DC1_read_accepted</A> & (<A HREF="#ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A> & <A HREF="#ZC1_d_read">ZC1_d_read</A>))) ) ) );


<P> --VB3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] at FF_X13_Y6_N17
<P> --register power-up is low

<P><A NAME="VB3_wait_latency_counter[1]">VB3_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#VB3L9">VB3L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] at FF_X13_Y6_N44
<P> --register power-up is low

<P><A NAME="VB3_wait_latency_counter[0]">VB3_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#VB3L10">VB3L10</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --RB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~0 at LABCELL_X13_Y5_N6
<P><A NAME="RB3L1">RB3L1</A> = ( <A HREF="#ZC1_d_read">ZC1_d_read</A> & ( <A HREF="#ZC1_d_write">ZC1_d_write</A> & ( (!<A HREF="#SB3_mem_used[1]">SB3_mem_used[1]</A> & (<A HREF="#DB1_rst1">DB1_rst1</A> & ((!<A HREF="#DC1_write_accepted">DC1_write_accepted</A>) # (!<A HREF="#DC1_read_accepted">DC1_read_accepted</A>)))) ) ) ) # ( !<A HREF="#ZC1_d_read">ZC1_d_read</A> & ( <A HREF="#ZC1_d_write">ZC1_d_write</A> & ( (!<A HREF="#DC1_write_accepted">DC1_write_accepted</A> & (!<A HREF="#SB3_mem_used[1]">SB3_mem_used[1]</A> & <A HREF="#DB1_rst1">DB1_rst1</A>)) ) ) ) # ( <A HREF="#ZC1_d_read">ZC1_d_read</A> & ( !<A HREF="#ZC1_d_write">ZC1_d_write</A> & ( (!<A HREF="#DC1_read_accepted">DC1_read_accepted</A> & (!<A HREF="#SB3_mem_used[1]">SB3_mem_used[1]</A> & <A HREF="#DB1_rst1">DB1_rst1</A>)) ) ) );


<P> --YB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at LABCELL_X13_Y6_N0
<P><A NAME="YB1L5">YB1L5</A> = ( <A HREF="#DB1_rst1">DB1_rst1</A> & ( <A HREF="#X1L1">X1L1</A> & ( (<A HREF="#EC1L8">EC1L8</A> & (!<A HREF="#VB3_wait_latency_counter[1]">VB3_wait_latency_counter[1]</A> & (!<A HREF="#RB3L1">RB3L1</A> $ (!<A HREF="#VB3_wait_latency_counter[0]">VB3_wait_latency_counter[0]</A>)))) ) ) ) # ( <A HREF="#DB1_rst1">DB1_rst1</A> & ( !<A HREF="#X1L1">X1L1</A> & ( (<A HREF="#VB3_wait_latency_counter[0]">VB3_wait_latency_counter[0]</A> & (<A HREF="#EC1L8">EC1L8</A> & !<A HREF="#VB3_wait_latency_counter[1]">VB3_wait_latency_counter[1]</A>)) ) ) );


<P> --EC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~0 at LABCELL_X17_Y7_N3
<P><A NAME="EC1L1">EC1L1</A> = ( !<A HREF="#ZC1_W_alu_result[13]">ZC1_W_alu_result[13]</A> & ( (!<A HREF="#ZC1_W_alu_result[16]">ZC1_W_alu_result[16]</A> & (!<A HREF="#ZC1L811Q">ZC1L811Q</A> & (!<A HREF="#ZC1_W_alu_result[14]">ZC1_W_alu_result[14]</A> & !<A HREF="#ZC1_W_alu_result[11]">ZC1_W_alu_result[11]</A>))) ) );


<P> --EC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0 at LABCELL_X17_Y7_N0
<P><A NAME="EC1L7">EC1L7</A> = (<A HREF="#ZC1_W_alu_result[16]">ZC1_W_alu_result[16]</A> & !<A HREF="#ZC1L811Q">ZC1L811Q</A>);


<P> --SB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] at FF_X17_Y7_N35
<P> --register power-up is low

<P><A NAME="SB5_mem_used[1]">SB5_mem_used[1]</A> = DFFEAS(<A HREF="#SB5L15">SB5L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[0] at FF_X13_Y7_N43
<P> --register power-up is low

<P><A NAME="BC2_saved_grant[0]">BC2_saved_grant[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#BC2L58">BC2L58</A>, <A HREF="#SC2L2">SC2L2</A>,  ,  , VCC);


<P> --YB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at LABCELL_X17_Y7_N15
<P><A NAME="YB1L1">YB1L1</A> = ( <A HREF="#EC1L7">EC1L7</A> & ( (!<A HREF="#SB5_mem_used[1]">SB5_mem_used[1]</A> & <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>) ) ) # ( !<A HREF="#EC1L7">EC1L7</A> & ( (!<A HREF="#SB5_mem_used[1]">SB5_mem_used[1]</A> & (!<A HREF="#EC1L11">EC1L11</A> & (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & !<A HREF="#EC1L1">EC1L1</A>))) ) );


<P> --X1L4 is nios_system:u0|nios_system_LEDR:ledr|always0~3 at LABCELL_X12_Y6_N39
<P><A NAME="X1L4">X1L4</A> = ( <A HREF="#EC1L3">EC1L3</A> & ( (!<A HREF="#ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A> & (<A HREF="#EC1L4">EC1L4</A> & !<A HREF="#SB6_mem_used[1]">SB6_mem_used[1]</A>)) ) );


<P> --SB6L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|write~0 at LABCELL_X13_Y6_N30
<P><A NAME="SB6L6">SB6L6</A> = ( !<A HREF="#VB6_wait_latency_counter[1]">VB6_wait_latency_counter[1]</A> & ( (<A HREF="#X1L4">X1L4</A> & (!<A HREF="#VB6_wait_latency_counter[0]">VB6_wait_latency_counter[0]</A> $ (((!<A HREF="#X1L1">X1L1</A>) # (!<A HREF="#YB1L7">YB1L7</A>))))) ) );


<P> --SB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X9_Y8_N50
<P> --register power-up is low

<P><A NAME="SB1_mem_used[1]">SB1_mem_used[1]</A> = DFFEAS(<A HREF="#SB1L5">SB1L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X9_Y8_N22
<P> --register power-up is low

<P><A NAME="W1_av_waitrequest">W1_av_waitrequest</A> = DFFEAS(<A HREF="#W1L68">W1L68</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --EC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0 at LABCELL_X12_Y6_N36
<P><A NAME="EC1L6">EC1L6</A> = ( <A HREF="#EC1L3">EC1L3</A> & ( (<A HREF="#ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A> & (<A HREF="#EC1L4">EC1L4</A> & !<A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A>)) ) );


<P> --BC1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0] at FF_X12_Y7_N26
<P> --register power-up is low

<P><A NAME="BC1_saved_grant[0]">BC1_saved_grant[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#BC1L55">BC1L55</A>, <A HREF="#SC1L2">SC1L2</A>,  ,  , VCC);


<P> --TD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X10_Y6_N50
<P> --register power-up is low

<P><A NAME="TD1_waitrequest">TD1_waitrequest</A> = DFFEAS(<A HREF="#TD1L196">TD1L196</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X10_Y6_N32
<P> --register power-up is low

<P><A NAME="SB4_mem_used[1]">SB4_mem_used[1]</A> = DFFEAS(<A HREF="#SB4L11">SB4L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 at LABCELL_X10_Y6_N15
<P><A NAME="SB4L15">SB4L15</A> = (!<A HREF="#TD1_waitrequest">TD1_waitrequest</A> & !<A HREF="#SB4_mem_used[1]">SB4_mem_used[1]</A>);


<P> --YB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at LABCELL_X12_Y7_N6
<P><A NAME="YB1L2">YB1L2</A> = ( <A HREF="#EC1L2">EC1L2</A> & ( <A HREF="#EC1L6">EC1L6</A> & ( (!<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & (((<A HREF="#W1_av_waitrequest">W1_av_waitrequest</A> & !<A HREF="#SB1L6Q">SB1L6Q</A>)))) # (<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & (((<A HREF="#W1_av_waitrequest">W1_av_waitrequest</A> & !<A HREF="#SB1L6Q">SB1L6Q</A>)) # (<A HREF="#SB4L15">SB4L15</A>))) ) ) ) # ( !<A HREF="#EC1L2">EC1L2</A> & ( <A HREF="#EC1L6">EC1L6</A> & ( (<A HREF="#W1_av_waitrequest">W1_av_waitrequest</A> & !<A HREF="#SB1L6Q">SB1L6Q</A>) ) ) ) # ( <A HREF="#EC1L2">EC1L2</A> & ( !<A HREF="#EC1L6">EC1L6</A> & ( (<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & <A HREF="#SB4L15">SB4L15</A>) ) ) );


<P> --YB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2 at LABCELL_X13_Y5_N0
<P><A NAME="YB1L3">YB1L3</A> = ( !<A HREF="#DB1_rst1">DB1_rst1</A> & ( <A HREF="#SB6L6">SB6L6</A> & ( (!<A HREF="#YB1L2">YB1L2</A> & ((!<A HREF="#YB1L5">YB1L5</A>) # (<A HREF="#SB3_mem_used[1]">SB3_mem_used[1]</A>))) ) ) ) # ( <A HREF="#DB1_rst1">DB1_rst1</A> & ( !<A HREF="#SB6L6">SB6L6</A> & ( (!<A HREF="#YB1L1">YB1L1</A> & (!<A HREF="#YB1L2">YB1L2</A> & ((!<A HREF="#YB1L5">YB1L5</A>) # (<A HREF="#SB3_mem_used[1]">SB3_mem_used[1]</A>)))) ) ) ) # ( !<A HREF="#DB1_rst1">DB1_rst1</A> & ( !<A HREF="#SB6L6">SB6L6</A> & ( (!<A HREF="#YB1L2">YB1L2</A> & ((!<A HREF="#YB1L5">YB1L5</A>) # (<A HREF="#SB3_mem_used[1]">SB3_mem_used[1]</A>))) ) ) );


<P> --VB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge_avalon_slave_translator|read_latency_shift_reg[0] at FF_X16_Y4_N26
<P> --register power-up is low

<P><A NAME="VB2_read_latency_shift_reg[0]">VB2_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#VB2L4">VB2L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB2_mem[0][75] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[0][75] at FF_X16_Y4_N59
<P> --register power-up is low

<P><A NAME="SB2_mem[0][75]">SB2_mem[0][75]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#SB2L15">SB2L15</A>, <A HREF="#SB2L18">SB2L18</A>,  ,  , VCC);


<P> --SB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[0] at FF_X16_Y4_N43
<P> --register power-up is low

<P><A NAME="SB2_mem_used[0]">SB2_mem_used[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#SB2L13">SB2L13</A>,  ,  , VCC);


<P> --RB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|comb~0 at LABCELL_X16_Y4_N33
<P><A NAME="RB2L1">RB2L1</A> = (<A HREF="#SB2_mem_used[0]">SB2_mem_used[0]</A> & ((<A HREF="#SB2_mem[0][75]">SB2_mem[0][75]</A>) # (<A HREF="#VB2_read_latency_shift_reg[0]">VB2_read_latency_shift_reg[0]</A>)));


<P> --SB2_mem[0][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[0][19] at FF_X15_Y4_N55
<P> --register power-up is low

<P><A NAME="SB2_mem[0][19]">SB2_mem[0][19]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#SB2L15">SB2L15</A>, <A HREF="#SB2L19">SB2L19</A>,  ,  , VCC);


<P> --SB2_mem[0][76] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[0][76] at FF_X16_Y4_N41
<P> --register power-up is low

<P><A NAME="SB2_mem[0][76]">SB2_mem[0][76]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#SB2L15">SB2L15</A>, <A HREF="#SB2L20">SB2L20</A>,  ,  , VCC);


<P> --SB2_mem[0][42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[0][42] at FF_X15_Y4_N32
<P> --register power-up is low

<P><A NAME="SB2_mem[0][42]">SB2_mem[0][42]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#SB2L15">SB2L15</A>, <A HREF="#SB2L21">SB2L21</A>,  ,  , VCC);


<P> --UB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|always10~0 at LABCELL_X16_Y4_N39
<P><A NAME="UB1L1">UB1L1</A> = ( <A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & ( !<A HREF="#SB2_mem[0][76]">SB2_mem[0][76]</A> ) );


<P> --UB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|out_valid~0 at LABCELL_X16_Y4_N54
<P><A NAME="UB1L36">UB1L36</A> = ( <A HREF="#NC2_burst_uncompress_address_offset[1]">NC2_burst_uncompress_address_offset[1]</A> & ( <A HREF="#RB2L1">RB2L1</A> & ( (!<A HREF="#UB1L1">UB1L1</A>) # (<A HREF="#SB2_mem[0][19]">SB2_mem[0][19]</A>) ) ) ) # ( !<A HREF="#NC2_burst_uncompress_address_offset[1]">NC2_burst_uncompress_address_offset[1]</A> & ( <A HREF="#RB2L1">RB2L1</A> & ( (!<A HREF="#UB1L1">UB1L1</A>) # (<A HREF="#SB2_mem[0][19]">SB2_mem[0][19]</A>) ) ) ) # ( <A HREF="#NC2_burst_uncompress_address_offset[1]">NC2_burst_uncompress_address_offset[1]</A> & ( !<A HREF="#RB2L1">RB2L1</A> & ( <A HREF="#VB2_read_latency_shift_reg[0]">VB2_read_latency_shift_reg[0]</A> ) ) ) # ( !<A HREF="#NC2_burst_uncompress_address_offset[1]">NC2_burst_uncompress_address_offset[1]</A> & ( !<A HREF="#RB2L1">RB2L1</A> & ( (<A HREF="#VB2_read_latency_shift_reg[0]">VB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#UB1L1">UB1L1</A>) # (<A HREF="#NC2_burst_uncompress_address_base[1]">NC2_burst_uncompress_address_base[1]</A>))) ) ) );


<P> --VB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0] at FF_X17_Y7_N10
<P> --register power-up is low

<P><A NAME="VB5_read_latency_shift_reg[0]">VB5_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#VB5L5">VB5L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB5_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74] at FF_X17_Y7_N53
<P> --register power-up is low

<P><A NAME="SB5_mem[0][74]">SB5_mem[0][74]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#SB5L13">SB5L13</A>, <A HREF="#SB5L18">SB5L18</A>,  ,  , VCC);


<P> --SB5_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56] at FF_X17_Y7_N49
<P> --register power-up is low

<P><A NAME="SB5_mem[0][56]">SB5_mem[0][56]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#SB5L13">SB5L13</A>, <A HREF="#SB5L19">SB5L19</A>,  ,  , VCC);


<P> --ZB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0 at LABCELL_X17_Y7_N51
<P><A NAME="ZB3L1">ZB3L1</A> = (<A HREF="#VB5L3Q">VB5L3Q</A> & ((!<A HREF="#SB5_mem[0][56]">SB5_mem[0][56]</A>) # (!<A HREF="#SB5_mem[0][74]">SB5_mem[0][74]</A>)));


<P> --VB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X9_Y8_N14
<P> --register power-up is low

<P><A NAME="VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#VB1L36">VB1L36</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] at FF_X15_Y6_N34
<P> --register power-up is low

<P><A NAME="VB3_read_latency_shift_reg[0]">VB3_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#YB1L6">YB1L6</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|read_latency_shift_reg[0] at FF_X9_Y6_N55
<P> --register power-up is low

<P><A NAME="VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#SB6L7">SB6L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X10_Y6_N8
<P> --register power-up is low

<P><A NAME="VB4_read_latency_shift_reg[0]">VB4_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#VB4L39">VB4L39</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB4_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74] at FF_X10_Y6_N38
<P> --register power-up is low

<P><A NAME="SB4_mem[0][74]">SB4_mem[0][74]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#SB4L12">SB4L12</A>, <A HREF="#SB4L13">SB4L13</A>,  ,  , VCC);


<P> --SB4_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56] at FF_X10_Y6_N41
<P> --register power-up is low

<P><A NAME="SB4_mem[0][56]">SB4_mem[0][56]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#SB4L12">SB4L12</A>, <A HREF="#SB4L14">SB4L14</A>,  ,  , VCC);


<P> --LC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0 at LABCELL_X10_Y6_N54
<P><A NAME="LC1L2">LC1L2</A> = ( !<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & ( <A HREF="#VB4_read_latency_shift_reg[0]">VB4_read_latency_shift_reg[0]</A> & ( (<A HREF="#SB4_mem[0][74]">SB4_mem[0][74]</A> & (<A HREF="#SB4_mem[0][56]">SB4_mem[0][56]</A> & (!<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & !<A HREF="#VB3_read_latency_shift_reg[0]">VB3_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & ( !<A HREF="#VB4_read_latency_shift_reg[0]">VB4_read_latency_shift_reg[0]</A> & ( (!<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & !<A HREF="#VB3_read_latency_shift_reg[0]">VB3_read_latency_shift_reg[0]</A>) ) ) );


<P> --LC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~1 at LABCELL_X13_Y4_N33
<P><A NAME="LC1L3">LC1L3</A> = ( <A HREF="#LC1L2">LC1L2</A> & ( !<A HREF="#ZB3L1">ZB3L1</A> ) );


<P> --DC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X13_Y5_N43
<P> --register power-up is low

<P><A NAME="DC1_end_begintransfer">DC1_end_begintransfer</A> = DFFEAS(<A HREF="#DC1L7">DC1L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall at LABCELL_X13_Y5_N27
<P><A NAME="ZC1_E_st_stall">ZC1_E_st_stall</A> = ( <A HREF="#YB1L3">YB1L3</A> & ( <A HREF="#YB1L4">YB1L4</A> & ( ((<A HREF="#ZC1_d_write">ZC1_d_write</A> & <A HREF="#DC1L2">DC1L2</A>)) # (<A HREF="#ZC1L1016">ZC1L1016</A>) ) ) ) # ( !<A HREF="#YB1L3">YB1L3</A> & ( <A HREF="#YB1L4">YB1L4</A> & ( ((<A HREF="#ZC1_d_write">ZC1_d_write</A> & <A HREF="#DC1L2">DC1L2</A>)) # (<A HREF="#ZC1L1016">ZC1L1016</A>) ) ) ) # ( <A HREF="#YB1L3">YB1L3</A> & ( !<A HREF="#YB1L4">YB1L4</A> & ( ((<A HREF="#ZC1_d_write">ZC1_d_write</A> & ((<A HREF="#DC1L2">DC1L2</A>) # (<A HREF="#DC1L1">DC1L1</A>)))) # (<A HREF="#ZC1L1016">ZC1L1016</A>) ) ) ) # ( !<A HREF="#YB1L3">YB1L3</A> & ( !<A HREF="#YB1L4">YB1L4</A> & ( ((<A HREF="#ZC1_d_write">ZC1_d_write</A> & <A HREF="#DC1L2">DC1L2</A>)) # (<A HREF="#ZC1L1016">ZC1L1016</A>) ) ) );


<P> --EC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~2 at LABCELL_X12_Y6_N30
<P><A NAME="EC1L5">EC1L5</A> = ( <A HREF="#EC1L3">EC1L3</A> & ( (!<A HREF="#ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A> & <A HREF="#EC1L4">EC1L4</A>) ) );


<P> --VB6L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_waitrequest_generated~0 at LABCELL_X13_Y6_N33
<P><A NAME="VB6L12">VB6L12</A> = ( !<A HREF="#VB6_wait_latency_counter[1]">VB6_wait_latency_counter[1]</A> & ( !<A HREF="#VB6_wait_latency_counter[0]">VB6_wait_latency_counter[0]</A> $ (((!<A HREF="#X1L1">X1L1</A>) # ((!<A HREF="#YB1L7">YB1L7</A>) # (!<A HREF="#X1L4">X1L4</A>)))) ) );


<P> --SB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0] at FF_X9_Y6_N58
<P> --register power-up is low

<P><A NAME="SB6_mem_used[0]">SB6_mem_used[0]</A> = DFFEAS(<A HREF="#SB6L3">SB6L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X9_Y6_N12
<P><A NAME="SB6L5">SB6L5</A> = ( <A HREF="#SB6_mem_used[1]">SB6_mem_used[1]</A> & ( <A HREF="#VB6L12">VB6L12</A> & ( (!<A HREF="#SB6_mem_used[0]">SB6_mem_used[0]</A>) # (!<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#SB6_mem_used[1]">SB6_mem_used[1]</A> & ( <A HREF="#VB6L12">VB6L12</A> & ( (<A HREF="#EC1L5">EC1L5</A> & (<A HREF="#VB6L15">VB6L15</A> & (<A HREF="#SB6_mem_used[0]">SB6_mem_used[0]</A> & !<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#SB6_mem_used[1]">SB6_mem_used[1]</A> & ( !<A HREF="#VB6L12">VB6L12</A> & ( (!<A HREF="#SB6_mem_used[0]">SB6_mem_used[0]</A>) # (!<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A>) ) ) );


<P> --ZC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X24_Y6_N59
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> = DFFEAS(<A HREF="#ZC1L250">ZC1L250</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X19_Y5_N19
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> = DFFEAS(<A HREF="#ZC1L235">ZC1L235</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X27_Y9_N8
<P> --register power-up is low

<P><A NAME="ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> = DFFEAS(<A HREF="#ZC1L304">ZC1L304</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X27_Y9_N17
<P> --register power-up is low

<P><A NAME="ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> = DFFEAS(<A HREF="#ZC1L303">ZC1L303</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X25_Y7_N59
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[4]">ZC1_E_src1[4]</A> = DFFEAS(<A HREF="#ZC1L746">ZC1L746</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X23_Y8_N40
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[4]">ZC1_E_src2[4]</A> = DFFEAS(<A HREF="#ZC1L782">ZC1L782</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~0 at LABCELL_X27_Y9_N21
<P><A NAME="ZC1L360">ZC1L360</A> = ( <A HREF="#ZC1L491Q">ZC1L491Q</A> & ( <A HREF="#ZC1_E_src2[4]">ZC1_E_src2[4]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) ) ) ) # ( !<A HREF="#ZC1L491Q">ZC1L491Q</A> & ( <A HREF="#ZC1_E_src2[4]">ZC1_E_src2[4]</A> & ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> ) ) ) # ( <A HREF="#ZC1L491Q">ZC1L491Q</A> & ( !<A HREF="#ZC1_E_src2[4]">ZC1_E_src2[4]</A> & ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> ) ) ) # ( !<A HREF="#ZC1L491Q">ZC1L491Q</A> & ( !<A HREF="#ZC1_E_src2[4]">ZC1_E_src2[4]</A> & ( (!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) ) ) );


<P> --ZC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~0 at LABCELL_X24_Y7_N51
<P><A NAME="ZC1L317">ZC1L317</A> = ( <A HREF="#ZC1L62">ZC1L62</A> & ( <A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((<A HREF="#ZC1L360">ZC1L360</A>))) # (<A HREF="#ZC1L729Q">ZC1L729Q</A> & (<A HREF="#ZC1L411Q">ZC1L411Q</A>)) ) ) ) # ( !<A HREF="#ZC1L62">ZC1L62</A> & ( <A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((<A HREF="#ZC1L360">ZC1L360</A>))) # (<A HREF="#ZC1L729Q">ZC1L729Q</A> & (<A HREF="#ZC1L411Q">ZC1L411Q</A>)) ) ) ) # ( <A HREF="#ZC1L62">ZC1L62</A> & ( !<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A>) # (<A HREF="#ZC1L411Q">ZC1L411Q</A>) ) ) ) # ( !<A HREF="#ZC1L62">ZC1L62</A> & ( !<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (<A HREF="#ZC1L411Q">ZC1L411Q</A> & <A HREF="#ZC1L729Q">ZC1L729Q</A>) ) ) );


<P> --ZC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X21_Y6_N52
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> = DFFEAS(<A HREF="#ZC1_D_op_rdctl">ZC1_D_op_rdctl</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X18_Y5_N50
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> = DFFEAS(<A HREF="#ZC1L211">ZC1L211</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at LABCELL_X22_Y6_N48
<P><A NAME="ZC1L345">ZC1L345</A> = ( <A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> ) # ( !<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> ) );


<P> --ZC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X27_Y7_N55
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[10]">ZC1_E_src1[10]</A> = DFFEAS(<A HREF="#ZC1L752">ZC1L752</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~1 at LABCELL_X27_Y7_N0
<P><A NAME="ZC1L366">ZC1L366</A> = ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src1[10]">ZC1_E_src1[10]</A> & (<A HREF="#ZC1_E_src2[10]">ZC1_E_src2[10]</A>)) # (<A HREF="#ZC1_E_src1[10]">ZC1_E_src1[10]</A> & ((!<A HREF="#ZC1_E_src2[10]">ZC1_E_src2[10]</A>) # (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>))) ) ) # ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src1[10]">ZC1_E_src1[10]</A> & (!<A HREF="#ZC1_E_src2[10]">ZC1_E_src2[10]</A> & !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>)) # (<A HREF="#ZC1_E_src1[10]">ZC1_E_src1[10]</A> & (<A HREF="#ZC1_E_src2[10]">ZC1_E_src2[10]</A> & <A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>)) ) );


<P> --ZC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~2 at LABCELL_X24_Y7_N42
<P><A NAME="ZC1L323">ZC1L323</A> = ( <A HREF="#ZC1L421Q">ZC1L421Q</A> & ( <A HREF="#ZC1L366">ZC1L366</A> & ( ((<A HREF="#ZC1L729Q">ZC1L729Q</A>) # (<A HREF="#ZC1L66">ZC1L66</A>)) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) ) ) ) # ( !<A HREF="#ZC1L421Q">ZC1L421Q</A> & ( <A HREF="#ZC1L366">ZC1L366</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((<A HREF="#ZC1L66">ZC1L66</A>) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>))) ) ) ) # ( <A HREF="#ZC1L421Q">ZC1L421Q</A> & ( !<A HREF="#ZC1L366">ZC1L366</A> & ( ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & <A HREF="#ZC1L66">ZC1L66</A>)) # (<A HREF="#ZC1L729Q">ZC1L729Q</A>) ) ) ) # ( !<A HREF="#ZC1L421Q">ZC1L421Q</A> & ( !<A HREF="#ZC1L366">ZC1L366</A> & ( (!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L66">ZC1L66</A> & !<A HREF="#ZC1L729Q">ZC1L729Q</A>)) ) ) );


<P> --ZC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X27_Y7_N58
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[12]">ZC1_E_src1[12]</A> = DFFEAS(<A HREF="#ZC1L754">ZC1L754</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~2 at MLABCELL_X28_Y8_N0
<P><A NAME="ZC1L368">ZC1L368</A> = ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src1[12]">ZC1_E_src1[12]</A> & ((<A HREF="#ZC1_E_src2[12]">ZC1_E_src2[12]</A>))) # (<A HREF="#ZC1_E_src1[12]">ZC1_E_src1[12]</A> & ((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src2[12]">ZC1_E_src2[12]</A>))) ) ) # ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & (!<A HREF="#ZC1_E_src1[12]">ZC1_E_src1[12]</A> & !<A HREF="#ZC1_E_src2[12]">ZC1_E_src2[12]</A>)) # (<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & (<A HREF="#ZC1_E_src1[12]">ZC1_E_src1[12]</A> & <A HREF="#ZC1_E_src2[12]">ZC1_E_src2[12]</A>)) ) );


<P> --ZC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~3 at LABCELL_X24_Y7_N3
<P><A NAME="ZC1L325">ZC1L325</A> = ( <A HREF="#ZC1_E_shift_rot_result[12]">ZC1_E_shift_rot_result[12]</A> & ( ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L70">ZC1L70</A>)) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ((<A HREF="#ZC1L368">ZC1L368</A>)))) # (<A HREF="#ZC1L729Q">ZC1L729Q</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[12]">ZC1_E_shift_rot_result[12]</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L70">ZC1L70</A>)) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ((<A HREF="#ZC1L368">ZC1L368</A>))))) ) );


<P> --ZC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X27_Y7_N14
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[9]">ZC1_E_src1[9]</A> = DFFEAS(<A HREF="#ZC1L751">ZC1L751</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~3 at LABCELL_X27_Y7_N18
<P><A NAME="ZC1L365">ZC1L365</A> = ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src1[9]">ZC1_E_src1[9]</A> & (<A HREF="#ZC1_E_src2[9]">ZC1_E_src2[9]</A>)) # (<A HREF="#ZC1_E_src1[9]">ZC1_E_src1[9]</A> & ((!<A HREF="#ZC1_E_src2[9]">ZC1_E_src2[9]</A>) # (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>))) ) ) # ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src1[9]">ZC1_E_src1[9]</A> & (!<A HREF="#ZC1_E_src2[9]">ZC1_E_src2[9]</A> & !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>)) # (<A HREF="#ZC1_E_src1[9]">ZC1_E_src1[9]</A> & (<A HREF="#ZC1_E_src2[9]">ZC1_E_src2[9]</A> & <A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>)) ) );


<P> --ZC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~4 at LABCELL_X24_Y7_N54
<P><A NAME="ZC1L322">ZC1L322</A> = ( <A HREF="#ZC1_E_shift_rot_result[9]">ZC1_E_shift_rot_result[9]</A> & ( <A HREF="#ZC1L365">ZC1L365</A> & ( ((<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) # (<A HREF="#ZC1L729Q">ZC1L729Q</A>)) # (<A HREF="#ZC1L74">ZC1L74</A>) ) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[9]">ZC1_E_shift_rot_result[9]</A> & ( <A HREF="#ZC1L365">ZC1L365</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) # (<A HREF="#ZC1L74">ZC1L74</A>))) ) ) ) # ( <A HREF="#ZC1_E_shift_rot_result[9]">ZC1_E_shift_rot_result[9]</A> & ( !<A HREF="#ZC1L365">ZC1L365</A> & ( ((<A HREF="#ZC1L74">ZC1L74</A> & !<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>)) # (<A HREF="#ZC1L729Q">ZC1L729Q</A>) ) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[9]">ZC1_E_shift_rot_result[9]</A> & ( !<A HREF="#ZC1L365">ZC1L365</A> & ( (<A HREF="#ZC1L74">ZC1L74</A> & (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & !<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>)) ) ) );


<P> --ZC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X27_Y7_N17
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[8]">ZC1_E_src1[8]</A> = DFFEAS(<A HREF="#ZC1L750">ZC1L750</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~4 at LABCELL_X27_Y7_N9
<P><A NAME="ZC1L364">ZC1L364</A> = ( <A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( !<A HREF="#ZC1_E_src2[8]">ZC1_E_src2[8]</A> $ (!<A HREF="#ZC1_E_src1[8]">ZC1_E_src1[8]</A>) ) ) ) # ( !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (<A HREF="#ZC1_E_src1[8]">ZC1_E_src1[8]</A>) # (<A HREF="#ZC1_E_src2[8]">ZC1_E_src2[8]</A>) ) ) ) # ( <A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (<A HREF="#ZC1_E_src2[8]">ZC1_E_src2[8]</A> & <A HREF="#ZC1_E_src1[8]">ZC1_E_src1[8]</A>) ) ) ) # ( !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src2[8]">ZC1_E_src2[8]</A> & !<A HREF="#ZC1_E_src1[8]">ZC1_E_src1[8]</A>) ) ) );


<P> --ZC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~5 at LABCELL_X24_Y7_N15
<P><A NAME="ZC1L321">ZC1L321</A> = ( <A HREF="#ZC1_E_shift_rot_result[8]">ZC1_E_shift_rot_result[8]</A> & ( ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ((<A HREF="#ZC1L78">ZC1L78</A>))) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L364">ZC1L364</A>))) # (<A HREF="#ZC1L729Q">ZC1L729Q</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[8]">ZC1_E_shift_rot_result[8]</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ((<A HREF="#ZC1L78">ZC1L78</A>))) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L364">ZC1L364</A>)))) ) );


<P> --ZC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X27_Y7_N26
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[7]">ZC1_E_src1[7]</A> = DFFEAS(<A HREF="#ZC1L749">ZC1L749</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~5 at LABCELL_X27_Y7_N48
<P><A NAME="ZC1L363">ZC1L363</A> = ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src2[7]">ZC1_E_src2[7]</A> & ((<A HREF="#ZC1_E_src1[7]">ZC1_E_src1[7]</A>))) # (<A HREF="#ZC1_E_src2[7]">ZC1_E_src2[7]</A> & ((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src1[7]">ZC1_E_src1[7]</A>))) ) ) # ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src2[7]">ZC1_E_src2[7]</A> & (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & !<A HREF="#ZC1_E_src1[7]">ZC1_E_src1[7]</A>)) # (<A HREF="#ZC1_E_src2[7]">ZC1_E_src2[7]</A> & (<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & <A HREF="#ZC1_E_src1[7]">ZC1_E_src1[7]</A>)) ) );


<P> --ZC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~6 at LABCELL_X24_Y7_N12
<P><A NAME="ZC1L320">ZC1L320</A> = ( <A HREF="#ZC1L363">ZC1L363</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & (((<A HREF="#ZC1L82">ZC1L82</A>)) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>))) # (<A HREF="#ZC1L729Q">ZC1L729Q</A> & (((<A HREF="#ZC1L417Q">ZC1L417Q</A>)))) ) ) # ( !<A HREF="#ZC1L363">ZC1L363</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & (!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L82">ZC1L82</A>))) # (<A HREF="#ZC1L729Q">ZC1L729Q</A> & (((<A HREF="#ZC1L417Q">ZC1L417Q</A>)))) ) );


<P> --ZC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X27_Y7_N29
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[5]">ZC1_E_src1[5]</A> = DFFEAS(<A HREF="#ZC1L747">ZC1L747</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~6 at LABCELL_X27_Y7_N30
<P><A NAME="ZC1L361">ZC1L361</A> = ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src1[5]">ZC1_E_src1[5]</A> & ((<A HREF="#ZC1_E_src2[5]">ZC1_E_src2[5]</A>))) # (<A HREF="#ZC1_E_src1[5]">ZC1_E_src1[5]</A> & ((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src2[5]">ZC1_E_src2[5]</A>))) ) ) # ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & (!<A HREF="#ZC1_E_src1[5]">ZC1_E_src1[5]</A> & !<A HREF="#ZC1_E_src2[5]">ZC1_E_src2[5]</A>)) # (<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & (<A HREF="#ZC1_E_src1[5]">ZC1_E_src1[5]</A> & <A HREF="#ZC1_E_src2[5]">ZC1_E_src2[5]</A>)) ) );


<P> --ZC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~7 at LABCELL_X24_Y7_N21
<P><A NAME="ZC1L318">ZC1L318</A> = ( <A HREF="#ZC1L361">ZC1L361</A> & ( <A HREF="#ZC1L413Q">ZC1L413Q</A> & ( ((<A HREF="#ZC1L729Q">ZC1L729Q</A>) # (<A HREF="#ZC1L86">ZC1L86</A>)) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) ) ) ) # ( !<A HREF="#ZC1L361">ZC1L361</A> & ( <A HREF="#ZC1L413Q">ZC1L413Q</A> & ( ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & <A HREF="#ZC1L86">ZC1L86</A>)) # (<A HREF="#ZC1L729Q">ZC1L729Q</A>) ) ) ) # ( <A HREF="#ZC1L361">ZC1L361</A> & ( !<A HREF="#ZC1L413Q">ZC1L413Q</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((<A HREF="#ZC1L86">ZC1L86</A>) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>))) ) ) ) # ( !<A HREF="#ZC1L361">ZC1L361</A> & ( !<A HREF="#ZC1L413Q">ZC1L413Q</A> & ( (!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L86">ZC1L86</A> & !<A HREF="#ZC1L729Q">ZC1L729Q</A>)) ) ) );


<P> --ZC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X25_Y7_N38
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[6]">ZC1_E_src1[6]</A> = DFFEAS(<A HREF="#ZC1L748">ZC1L748</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~7 at LABCELL_X27_Y9_N3
<P><A NAME="ZC1L362">ZC1L362</A> = ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1L495Q">ZC1L495Q</A> & ((<A HREF="#ZC1_E_src2[6]">ZC1_E_src2[6]</A>))) # (<A HREF="#ZC1L495Q">ZC1L495Q</A> & ((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src2[6]">ZC1_E_src2[6]</A>))) ) ) # ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1L495Q">ZC1L495Q</A> & (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & !<A HREF="#ZC1_E_src2[6]">ZC1_E_src2[6]</A>)) # (<A HREF="#ZC1L495Q">ZC1L495Q</A> & (<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & <A HREF="#ZC1_E_src2[6]">ZC1_E_src2[6]</A>)) ) );


<P> --ZC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~8 at LABCELL_X23_Y5_N15
<P><A NAME="ZC1L319">ZC1L319</A> = ( <A HREF="#ZC1L362">ZC1L362</A> & ( <A HREF="#ZC1L729Q">ZC1L729Q</A> & ( <A HREF="#ZC1L415Q">ZC1L415Q</A> ) ) ) # ( !<A HREF="#ZC1L362">ZC1L362</A> & ( <A HREF="#ZC1L729Q">ZC1L729Q</A> & ( <A HREF="#ZC1L415Q">ZC1L415Q</A> ) ) ) # ( <A HREF="#ZC1L362">ZC1L362</A> & ( !<A HREF="#ZC1L729Q">ZC1L729Q</A> & ( (<A HREF="#ZC1L90">ZC1L90</A>) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) ) ) ) # ( !<A HREF="#ZC1L362">ZC1L362</A> & ( !<A HREF="#ZC1L729Q">ZC1L729Q</A> & ( (!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & <A HREF="#ZC1L90">ZC1L90</A>) ) ) );


<P> --ZC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X25_Y7_N41
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[11]">ZC1_E_src1[11]</A> = DFFEAS(<A HREF="#ZC1L753">ZC1L753</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~8 at LABCELL_X27_Y6_N45
<P><A NAME="ZC1L367">ZC1L367</A> = ( <A HREF="#ZC1L504Q">ZC1L504Q</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src2[11]">ZC1_E_src2[11]</A>))) ) ) # ( !<A HREF="#ZC1L504Q">ZC1L504Q</A> & ( (!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & !<A HREF="#ZC1_E_src2[11]">ZC1_E_src2[11]</A>)) # (<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ((<A HREF="#ZC1_E_src2[11]">ZC1_E_src2[11]</A>))) ) );


<P> --ZC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~9 at LABCELL_X23_Y6_N39
<P><A NAME="ZC1L324">ZC1L324</A> = ( <A HREF="#ZC1L729Q">ZC1L729Q</A> & ( <A HREF="#ZC1L423Q">ZC1L423Q</A> ) ) # ( !<A HREF="#ZC1L729Q">ZC1L729Q</A> & ( (!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ((<A HREF="#ZC1L94">ZC1L94</A>))) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L367">ZC1L367</A>)) ) );


<P> --ZC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X22_Y8_N49
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[13]">ZC1_E_src1[13]</A> = DFFEAS(<A HREF="#ZC1L755">ZC1L755</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~9 at MLABCELL_X28_Y8_N9
<P><A NAME="ZC1L369">ZC1L369</A> = ( <A HREF="#ZC1_E_src2[13]">ZC1_E_src2[13]</A> & ( <A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( !<A HREF="#ZC1_E_src1[13]">ZC1_E_src1[13]</A> $ (!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A>) ) ) ) # ( !<A HREF="#ZC1_E_src2[13]">ZC1_E_src2[13]</A> & ( <A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( (<A HREF="#ZC1_E_src1[13]">ZC1_E_src1[13]</A> & <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A>) ) ) ) # ( <A HREF="#ZC1_E_src2[13]">ZC1_E_src2[13]</A> & ( !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> ) ) ) # ( !<A HREF="#ZC1_E_src2[13]">ZC1_E_src2[13]</A> & ( !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( !<A HREF="#ZC1_E_src1[13]">ZC1_E_src1[13]</A> $ (<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A>) ) ) );


<P> --ZC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~10 at LABCELL_X24_Y7_N36
<P><A NAME="ZC1L326">ZC1L326</A> = ( <A HREF="#ZC1L98">ZC1L98</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) # ((<A HREF="#ZC1L369">ZC1L369</A>)))) # (<A HREF="#ZC1L729Q">ZC1L729Q</A> & (((<A HREF="#ZC1_E_shift_rot_result[13]">ZC1_E_shift_rot_result[13]</A>)))) ) ) # ( !<A HREF="#ZC1L98">ZC1L98</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L369">ZC1L369</A>))) # (<A HREF="#ZC1L729Q">ZC1L729Q</A> & (((<A HREF="#ZC1_E_shift_rot_result[13]">ZC1_E_shift_rot_result[13]</A>)))) ) );


<P> --ZC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X25_Y7_N55
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[14]">ZC1_E_src1[14]</A> = DFFEAS(<A HREF="#ZC1L756">ZC1L756</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~10 at LABCELL_X27_Y9_N33
<P><A NAME="ZC1L370">ZC1L370</A> = ( <A HREF="#ZC1_E_src2[14]">ZC1_E_src2[14]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (((!<A HREF="#ZC1_E_src1[14]">ZC1_E_src1[14]</A>) # (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>))) ) ) # ( !<A HREF="#ZC1_E_src2[14]">ZC1_E_src2[14]</A> & ( (!<A HREF="#ZC1_E_src1[14]">ZC1_E_src1[14]</A> & (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A>)) # (<A HREF="#ZC1_E_src1[14]">ZC1_E_src1[14]</A> & ((<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A>))) ) );


<P> --ZC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~11 at LABCELL_X24_Y7_N39
<P><A NAME="ZC1L327">ZC1L327</A> = ( <A HREF="#ZC1L102">ZC1L102</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) # ((<A HREF="#ZC1L370">ZC1L370</A>)))) # (<A HREF="#ZC1L729Q">ZC1L729Q</A> & (((<A HREF="#ZC1_E_shift_rot_result[14]">ZC1_E_shift_rot_result[14]</A>)))) ) ) # ( !<A HREF="#ZC1L102">ZC1L102</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ((<A HREF="#ZC1L370">ZC1L370</A>)))) # (<A HREF="#ZC1L729Q">ZC1L729Q</A> & (((<A HREF="#ZC1_E_shift_rot_result[14]">ZC1_E_shift_rot_result[14]</A>)))) ) );


<P> --ZC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X25_Y7_N46
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[15]">ZC1_E_src1[15]</A> = DFFEAS(<A HREF="#ZC1L757">ZC1L757</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~11 at LABCELL_X27_Y9_N51
<P><A NAME="ZC1L371">ZC1L371</A> = ( <A HREF="#ZC1_E_src1[15]">ZC1_E_src1[15]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src2[15]">ZC1_E_src2[15]</A>))) ) ) # ( !<A HREF="#ZC1_E_src1[15]">ZC1_E_src1[15]</A> & ( (!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & !<A HREF="#ZC1_E_src2[15]">ZC1_E_src2[15]</A>)) # (<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ((<A HREF="#ZC1_E_src2[15]">ZC1_E_src2[15]</A>))) ) );


<P> --ZC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~12 at LABCELL_X24_Y7_N30
<P><A NAME="ZC1L328">ZC1L328</A> = ( <A HREF="#ZC1L371">ZC1L371</A> & ( <A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A>) # (<A HREF="#ZC1_E_shift_rot_result[15]">ZC1_E_shift_rot_result[15]</A>) ) ) ) # ( !<A HREF="#ZC1L371">ZC1L371</A> & ( <A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (<A HREF="#ZC1_E_shift_rot_result[15]">ZC1_E_shift_rot_result[15]</A> & <A HREF="#ZC1L729Q">ZC1L729Q</A>) ) ) ) # ( <A HREF="#ZC1L371">ZC1L371</A> & ( !<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & (<A HREF="#ZC1L106">ZC1L106</A>)) # (<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((<A HREF="#ZC1_E_shift_rot_result[15]">ZC1_E_shift_rot_result[15]</A>))) ) ) ) # ( !<A HREF="#ZC1L371">ZC1L371</A> & ( !<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & (<A HREF="#ZC1L106">ZC1L106</A>)) # (<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((<A HREF="#ZC1_E_shift_rot_result[15]">ZC1_E_shift_rot_result[15]</A>))) ) ) );


<P> --ZC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X27_Y9_N43
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[16]">ZC1_E_src1[16]</A> = DFFEAS(<A HREF="#ZC1L758">ZC1L758</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~12 at LABCELL_X27_Y7_N36
<P><A NAME="ZC1L372">ZC1L372</A> = (!<A HREF="#ZC1_E_src1[16]">ZC1_E_src1[16]</A> & ((!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & (!<A HREF="#ZC1_E_src2[16]">ZC1_E_src2[16]</A> & !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>)) # (<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & (<A HREF="#ZC1_E_src2[16]">ZC1_E_src2[16]</A>)))) # (<A HREF="#ZC1_E_src1[16]">ZC1_E_src1[16]</A> & (!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (((!<A HREF="#ZC1_E_src2[16]">ZC1_E_src2[16]</A>) # (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>)))));


<P> --ZC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~13 at LABCELL_X23_Y5_N30
<P><A NAME="ZC1L329">ZC1L329</A> = ( <A HREF="#ZC1_E_shift_rot_result[16]">ZC1_E_shift_rot_result[16]</A> & ( <A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (<A HREF="#ZC1L372">ZC1L372</A>) # (<A HREF="#ZC1L729Q">ZC1L729Q</A>) ) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[16]">ZC1_E_shift_rot_result[16]</A> & ( <A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & <A HREF="#ZC1L372">ZC1L372</A>) ) ) ) # ( <A HREF="#ZC1_E_shift_rot_result[16]">ZC1_E_shift_rot_result[16]</A> & ( !<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (<A HREF="#ZC1L110">ZC1L110</A>) # (<A HREF="#ZC1L729Q">ZC1L729Q</A>) ) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[16]">ZC1_E_shift_rot_result[16]</A> & ( !<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & <A HREF="#ZC1L110">ZC1L110</A>) ) ) );


<P> --RB6L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|m0_write~0 at MLABCELL_X15_Y4_N33
<P><A NAME="RB6L1">RB6L1</A> = (<A HREF="#X1L4">X1L4</A> & <A HREF="#YB1L7">YB1L7</A>);


<P> --VB6L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter~0 at LABCELL_X13_Y6_N51
<P><A NAME="VB6L19">VB6L19</A> = ( <A HREF="#VB6_wait_latency_counter[0]">VB6_wait_latency_counter[0]</A> & ( (<A HREF="#X1L1">X1L1</A> & (<A HREF="#RB6L1">RB6L1</A> & !<A HREF="#VB6_wait_latency_counter[1]">VB6_wait_latency_counter[1]</A>)) ) ) # ( !<A HREF="#VB6_wait_latency_counter[0]">VB6_wait_latency_counter[0]</A> & ( (<A HREF="#RB6L1">RB6L1</A> & <A HREF="#VB6_wait_latency_counter[1]">VB6_wait_latency_counter[1]</A>) ) );


<P> --VB6L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter~1 at LABCELL_X13_Y6_N9
<P><A NAME="VB6L20">VB6L20</A> = ( !<A HREF="#VB6L12">VB6L12</A> & ( (<A HREF="#RB6L1">RB6L1</A> & !<A HREF="#VB6_wait_latency_counter[0]">VB6_wait_latency_counter[0]</A>) ) );


<P> --ZC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X25_Y7_N43
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[2]">ZC1_E_src1[2]</A> = DFFEAS(<A HREF="#ZC1L744">ZC1L744</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X23_Y8_N31
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[2]">ZC1_E_src2[2]</A> = DFFEAS(<A HREF="#ZC1L780">ZC1L780</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~13 at LABCELL_X27_Y9_N24
<P><A NAME="ZC1L358">ZC1L358</A> = ( <A HREF="#ZC1_E_src1[2]">ZC1_E_src1[2]</A> & ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src2[2]">ZC1_E_src2[2]</A>) # (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) ) ) ) # ( !<A HREF="#ZC1_E_src1[2]">ZC1_E_src1[2]</A> & ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( <A HREF="#ZC1_E_src2[2]">ZC1_E_src2[2]</A> ) ) ) # ( <A HREF="#ZC1_E_src1[2]">ZC1_E_src1[2]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (<A HREF="#ZC1_E_src2[2]">ZC1_E_src2[2]</A> & <A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) ) ) ) # ( !<A HREF="#ZC1_E_src1[2]">ZC1_E_src1[2]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src2[2]">ZC1_E_src2[2]</A> & !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) ) ) );


<P> --ZC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~14 at LABCELL_X23_Y6_N9
<P><A NAME="ZC1L315">ZC1L315</A> = ( <A HREF="#ZC1L358">ZC1L358</A> & ( <A HREF="#ZC1L729Q">ZC1L729Q</A> & ( <A HREF="#ZC1_E_shift_rot_result[2]">ZC1_E_shift_rot_result[2]</A> ) ) ) # ( !<A HREF="#ZC1L358">ZC1L358</A> & ( <A HREF="#ZC1L729Q">ZC1L729Q</A> & ( <A HREF="#ZC1_E_shift_rot_result[2]">ZC1_E_shift_rot_result[2]</A> ) ) ) # ( <A HREF="#ZC1L358">ZC1L358</A> & ( !<A HREF="#ZC1L729Q">ZC1L729Q</A> & ( (<A HREF="#ZC1L114">ZC1L114</A>) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) ) ) ) # ( !<A HREF="#ZC1L358">ZC1L358</A> & ( !<A HREF="#ZC1L729Q">ZC1L729Q</A> & ( (!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & <A HREF="#ZC1L114">ZC1L114</A>) ) ) );


<P> --ZC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X22_Y8_N52
<P> --register power-up is low

<P><A NAME="ZC1_E_src1[3]">ZC1_E_src1[3]</A> = DFFEAS(<A HREF="#ZC1L745">ZC1L745</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X23_Y8_N34
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[3]">ZC1_E_src2[3]</A> = DFFEAS(<A HREF="#ZC1L781">ZC1L781</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~14 at LABCELL_X27_Y9_N54
<P><A NAME="ZC1L359">ZC1L359</A> = ( <A HREF="#ZC1_E_src2[3]">ZC1_E_src2[3]</A> & ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src1[3]">ZC1_E_src1[3]</A>) # (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) ) ) ) # ( !<A HREF="#ZC1_E_src2[3]">ZC1_E_src2[3]</A> & ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( <A HREF="#ZC1_E_src1[3]">ZC1_E_src1[3]</A> ) ) ) # ( <A HREF="#ZC1_E_src2[3]">ZC1_E_src2[3]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (<A HREF="#ZC1_E_src1[3]">ZC1_E_src1[3]</A> & <A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) ) ) ) # ( !<A HREF="#ZC1_E_src2[3]">ZC1_E_src2[3]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src1[3]">ZC1_E_src1[3]</A> & !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) ) ) );


<P> --ZC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~15 at LABCELL_X23_Y6_N0
<P><A NAME="ZC1L316">ZC1L316</A> = ( <A HREF="#ZC1L118">ZC1L118</A> & ( <A HREF="#ZC1L729Q">ZC1L729Q</A> & ( <A HREF="#ZC1L409Q">ZC1L409Q</A> ) ) ) # ( !<A HREF="#ZC1L118">ZC1L118</A> & ( <A HREF="#ZC1L729Q">ZC1L729Q</A> & ( <A HREF="#ZC1L409Q">ZC1L409Q</A> ) ) ) # ( <A HREF="#ZC1L118">ZC1L118</A> & ( !<A HREF="#ZC1L729Q">ZC1L729Q</A> & ( (!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) # (<A HREF="#ZC1L359">ZC1L359</A>) ) ) ) # ( !<A HREF="#ZC1L118">ZC1L118</A> & ( !<A HREF="#ZC1L729Q">ZC1L729Q</A> & ( (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & <A HREF="#ZC1L359">ZC1L359</A>) ) ) );


<P> --ZC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X19_Y8_N43
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[4]">ZC1_D_iw[4]</A> = DFFEAS(<A HREF="#ZC1L641">ZC1L641</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  ,  ,  );


<P> --ZC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X19_Y8_N52
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[1]">ZC1_D_iw[1]</A> = DFFEAS(<A HREF="#ZC1L638">ZC1L638</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  ,  ,  );


<P> --ZC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X19_Y8_N7
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[3]">ZC1_D_iw[3]</A> = DFFEAS(<A HREF="#ZC1L640">ZC1L640</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  ,  ,  );


<P> --ZC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X19_Y5_N27
<P><A NAME="ZC1L237">ZC1L237</A> = ( <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & !<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>) ) ) # ( !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & (<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & !<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>)) ) );


<P> --ZC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at LABCELL_X23_Y8_N3
<P><A NAME="ZC1L238">ZC1L238</A> = ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> ) # ( !<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( !<A HREF="#ZC1L237">ZC1L237</A> ) );


<P> --DB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X3_Y1_N56
<P> --register power-up is low

<P><A NAME="DB1_state">DB1_state</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L51">DB1L51</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>);


<P> --DB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X3_Y1_N14
<P> --register power-up is low

<P><A NAME="DB1_user_saw_rvalid">DB1_user_saw_rvalid</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L87">DB1L87</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, GND);


<P> --DB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at MLABCELL_X3_Y1_N42
<P><A NAME="DB1L74">DB1L74</A> = AMPP_FUNCTION(!<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#DB1_td_shift[9]">DB1_td_shift[9]</A>, !<A HREF="#DB1_user_saw_rvalid">DB1_user_saw_rvalid</A>, !<A HREF="#DB1_count[1]">DB1_count[1]</A>, !<A HREF="#Q1_irf_reg[1][0]">Q1_irf_reg[1][0]</A>);


<P> --DB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X3_Y1_N32
<P> --register power-up is low

<P><A NAME="DB1_tck_t_dav">DB1_tck_t_dav</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L60">DB1L60</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>);


<P> --DB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X4_Y3_N49
<P> --register power-up is low

<P><A NAME="DB1_td_shift[1]">DB1_td_shift[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L78">DB1L78</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#DB1L63">DB1L63</A>);


<P> --DB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X3_Y1_N41
<P> --register power-up is low

<P><A NAME="DB1_count[9]">DB1_count[9]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L18">DB1L18</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#DB1L63">DB1L63</A>);


<P> --DB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X9_Y4_N56
<P> --register power-up is low

<P><A NAME="DB1_rvalid">DB1_rvalid</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1_rvalid0">DB1_rvalid0</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, GND);


<P> --DB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at MLABCELL_X3_Y1_N24
<P><A NAME="DB1L75">DB1L75</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[1]">DB1_td_shift[1]</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#DB1_rvalid">DB1_rvalid</A>, !<A HREF="#DB1L74">DB1L74</A>, !<A HREF="#DB1_tck_t_dav">DB1_tck_t_dav</A>);


<P> --DB1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at MLABCELL_X3_Y1_N33
<P><A NAME="DB1L63">DB1L63</A> = AMPP_FUNCTION(!<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#K1_splitter_nodes_receive_0[3]">K1_splitter_nodes_receive_0[3]</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>);


<P> --YD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X1_Y3_N31
<P> --register power-up is low

<P><A NAME="YD3_din_s1">YD3_din_s1</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#LD1L11Q">LD1L11Q</A>,  ,  , VCC);


<P> --TD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X2_Y4_N40
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[0]">TD1_MonDReg[0]</A> = DFFEAS(<A HREF="#TD1L120">TD1L120</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>,  ,  ,  ,  );


<P> --WD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at LABCELL_X1_Y5_N0
<P><A NAME="WD1L58">WD1L58</A> = ( <A HREF="#TD1_MonDReg[0]">TD1_MonDReg[0]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>) # ((<A HREF="#JD1_break_readreg[0]">JD1_break_readreg[0]</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[2]">WD1_sr[2]</A>)))) ) ) # ( !<A HREF="#TD1_MonDReg[0]">TD1_MonDReg[0]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[0]">JD1_break_readreg[0]</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[2]">WD1_sr[2]</A>)))) ) );


<P> --WD1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~9 at LABCELL_X1_Y3_N3
<P><A NAME="WD1L21">WD1L21</A> = ( <A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & ( <A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A> & ( (!<A HREF="#S1_state[4]">S1_state[4]</A>) # (<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>) ) ) ) # ( !<A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & ( <A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A> ) );


<P> --WD1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~10 at LABCELL_X4_Y3_N45
<P><A NAME="WD1L22">WD1L22</A> = ( <A HREF="#S1_state[3]">S1_state[3]</A> & ( (<A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>) ) ) # ( !<A HREF="#S1_state[3]">S1_state[3]</A> & ( (<A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & (<A HREF="#S1_state[4]">S1_state[4]</A> & !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>)) ) );


<P> --UD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at LABCELL_X4_Y3_N27
<P><A NAME="UD1_virtual_state_uir">UD1_virtual_state_uir</A> = ( <A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & ( (<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A> & <A HREF="#S1_state[8]">S1_state[8]</A>) ) );


<P> --YD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X1_Y4_N10
<P> --register power-up is low

<P><A NAME="YD2_din_s1">YD2_din_s1</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#ZC1_hbreak_enabled">ZC1_hbreak_enabled</A>,  ,  , VCC);


<P> --ZC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X25_Y8_N56
<P> --register power-up is low

<P><A NAME="ZC1_R_wr_dst_reg">ZC1_R_wr_dst_reg</A> = DFFEAS(<A HREF="#ZC1_D_wr_dst_reg">ZC1_D_wr_dst_reg</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X24_Y5_N23
<P> --register power-up is low

<P><A NAME="ZC1_W_valid">ZC1_W_valid</A> = DFFEAS(<A HREF="#ZC1L891">ZC1L891</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at MLABCELL_X25_Y8_N39
<P><A NAME="ZC1_W_rf_wren">ZC1_W_rf_wren</A> = ((<A HREF="#ZC1_R_wr_dst_reg">ZC1_R_wr_dst_reg</A> & <A HREF="#ZC1_W_valid">ZC1_W_valid</A>)) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --ZC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X19_Y5_N55
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> = DFFEAS(<A HREF="#ZC1L233">ZC1L233</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X24_Y6_N49
<P> --register power-up is low

<P><A NAME="ZC1_W_cmp_result">ZC1_W_cmp_result</A> = DFFEAS(<A HREF="#ZC1L348">ZC1L348</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X22_Y8_N31
<P> --register power-up is low

<P><A NAME="ZC1_W_control_rd_data[0]">ZC1_W_control_rd_data[0]</A> = DFFEAS(<A HREF="#ZC1L351">ZC1L351</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X25_Y8_N23
<P> --register power-up is low

<P><A NAME="ZC1_R_dst_regnum[0]">ZC1_R_dst_regnum[0]</A> = DFFEAS(<A HREF="#ZC1L259">ZC1L259</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X25_Y8_N14
<P> --register power-up is low

<P><A NAME="ZC1_R_dst_regnum[1]">ZC1_R_dst_regnum[1]</A> = DFFEAS(<A HREF="#ZC1L261">ZC1L261</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X25_Y8_N20
<P> --register power-up is low

<P><A NAME="ZC1_R_dst_regnum[2]">ZC1_R_dst_regnum[2]</A> = DFFEAS(<A HREF="#ZC1L263">ZC1L263</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X25_Y8_N11
<P> --register power-up is low

<P><A NAME="ZC1_R_dst_regnum[3]">ZC1_R_dst_regnum[3]</A> = DFFEAS(<A HREF="#ZC1L265">ZC1L265</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X25_Y8_N8
<P> --register power-up is low

<P><A NAME="ZC1_R_dst_regnum[4]">ZC1_R_dst_regnum[4]</A> = DFFEAS(<A HREF="#ZC1L267">ZC1L267</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BB1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X10_Y4_N23
<P> --register power-up is low

<P><A NAME="BB1_altera_reset_synchronizer_int_chain[3]">BB1_altera_reset_synchronizer_int_chain[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#BB1_altera_reset_synchronizer_int_chain[2]">BB1_altera_reset_synchronizer_int_chain[2]</A>,  ,  , VCC);


<P> --BB1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X10_Y4_N29
<P> --register power-up is low

<P><A NAME="BB1_altera_reset_synchronizer_int_chain[2]">BB1_altera_reset_synchronizer_int_chain[2]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#BB1_altera_reset_synchronizer_int_chain[1]">BB1_altera_reset_synchronizer_int_chain[1]</A>,  ,  , VCC);


<P> --BB1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X10_Y4_N35
<P> --register power-up is low

<P><A NAME="BB1_r_sync_rst_chain[2]">BB1_r_sync_rst_chain[2]</A> = DFFEAS(<A HREF="#BB1L22">BB1L22</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --BB1L21 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at LABCELL_X10_Y4_N18
<P><A NAME="BB1L21">BB1L21</A> = ( <A HREF="#BB1_altera_reset_synchronizer_int_chain[2]">BB1_altera_reset_synchronizer_int_chain[2]</A> & ( <A HREF="#BB1_r_sync_rst_chain[2]">BB1_r_sync_rst_chain[2]</A> ) );


<P> --ZC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X19_Y7_N49
<P> --register power-up is low

<P><A NAME="ZC1_R_valid">ZC1_R_valid</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_D_valid">ZC1_D_valid</A>,  ,  , VCC);


<P> --ZC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at LABCELL_X19_Y5_N39
<P><A NAME="ZC1L254">ZC1L254</A> = ( !<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ( (<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & ((!<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>) # (!<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A>))) ) );


<P> --RB2_rp_valid is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|rp_valid at LABCELL_X16_Y4_N18
<P><A NAME="RB2_rp_valid">RB2_rp_valid</A> = ((<A HREF="#SB2_mem[0][75]">SB2_mem[0][75]</A> & <A HREF="#SB2_mem_used[0]">SB2_mem_used[0]</A>)) # (<A HREF="#VB2_read_latency_shift_reg[0]">VB2_read_latency_shift_reg[0]</A>);


<P> --NC2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0 at LABCELL_X16_Y4_N12
<P><A NAME="NC2L15">NC2L15</A> = ( <A HREF="#SB2_mem[0][75]">SB2_mem[0][75]</A> & ( <A HREF="#VB2_read_latency_shift_reg[0]">VB2_read_latency_shift_reg[0]</A> & ( (!<A HREF="#SB2_mem_used[0]">SB2_mem_used[0]</A> & (!<A HREF="#NC2_burst_uncompress_address_offset[1]">NC2_burst_uncompress_address_offset[1]</A> & ((!<A HREF="#NC2_burst_uncompress_address_base[1]">NC2_burst_uncompress_address_base[1]</A>)))) # (<A HREF="#SB2_mem_used[0]">SB2_mem_used[0]</A> & (((!<A HREF="#SB2_mem[0][19]">SB2_mem[0][19]</A>)))) ) ) ) # ( !<A HREF="#SB2_mem[0][75]">SB2_mem[0][75]</A> & ( <A HREF="#VB2_read_latency_shift_reg[0]">VB2_read_latency_shift_reg[0]</A> & ( (!<A HREF="#SB2_mem_used[0]">SB2_mem_used[0]</A> & (!<A HREF="#NC2_burst_uncompress_address_offset[1]">NC2_burst_uncompress_address_offset[1]</A> & ((!<A HREF="#NC2_burst_uncompress_address_base[1]">NC2_burst_uncompress_address_base[1]</A>)))) # (<A HREF="#SB2_mem_used[0]">SB2_mem_used[0]</A> & (((!<A HREF="#SB2_mem[0][19]">SB2_mem[0][19]</A>)))) ) ) ) # ( <A HREF="#SB2_mem[0][75]">SB2_mem[0][75]</A> & ( !<A HREF="#VB2_read_latency_shift_reg[0]">VB2_read_latency_shift_reg[0]</A> & ( (!<A HREF="#SB2_mem_used[0]">SB2_mem_used[0]</A> & (!<A HREF="#NC2_burst_uncompress_address_offset[1]">NC2_burst_uncompress_address_offset[1]</A> & ((!<A HREF="#NC2_burst_uncompress_address_base[1]">NC2_burst_uncompress_address_base[1]</A>)))) # (<A HREF="#SB2_mem_used[0]">SB2_mem_used[0]</A> & (((!<A HREF="#SB2_mem[0][19]">SB2_mem[0][19]</A>)))) ) ) ) # ( !<A HREF="#SB2_mem[0][75]">SB2_mem[0][75]</A> & ( !<A HREF="#VB2_read_latency_shift_reg[0]">VB2_read_latency_shift_reg[0]</A> & ( (!<A HREF="#NC2_burst_uncompress_address_offset[1]">NC2_burst_uncompress_address_offset[1]</A> & !<A HREF="#NC2_burst_uncompress_address_base[1]">NC2_burst_uncompress_address_base[1]</A>) ) ) );


<P> --LC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at MLABCELL_X15_Y6_N30
<P><A NAME="LC1_WideOr1">LC1_WideOr1</A> = ( <A HREF="#NC2L15">NC2L15</A> & ( (<A HREF="#LC1L2">LC1L2</A> & (!<A HREF="#ZB3L1">ZB3L1</A> & ((!<A HREF="#RB2_rp_valid">RB2_rp_valid</A>) # (<A HREF="#UB1L1">UB1L1</A>)))) ) ) # ( !<A HREF="#NC2L15">NC2L15</A> & ( (!<A HREF="#RB2_rp_valid">RB2_rp_valid</A> & (<A HREF="#LC1L2">LC1L2</A> & !<A HREF="#ZB3L1">ZB3L1</A>)) ) );


<P> --ZC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at MLABCELL_X15_Y6_N12
<P><A NAME="ZC1_d_read_nxt">ZC1_d_read_nxt</A> = ( <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A> & ( ((<A HREF="#LC1_WideOr1">LC1_WideOr1</A> & <A HREF="#ZC1_d_read">ZC1_d_read</A>)) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A> & ( (<A HREF="#LC1_WideOr1">LC1_WideOr1</A> & <A HREF="#ZC1_d_read">ZC1_d_read</A>) ) );


<P> --SB2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X16_Y4_N21
<P><A NAME="SB2L15">SB2L15</A> = ((!<A HREF="#SB2_mem_used[0]">SB2_mem_used[0]</A>) # (<A HREF="#SB2_mem[0][75]">SB2_mem[0][75]</A>)) # (<A HREF="#VB2_read_latency_shift_reg[0]">VB2_read_latency_shift_reg[0]</A>);


<P> --SB2L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X16_Y4_N9
<P><A NAME="SB2L16">SB2L16</A> = ( <A HREF="#EC1L9">EC1L9</A> & ( (!<A HREF="#EC1L11">EC1L11</A> & (<A HREF="#VB6L15">VB6L15</A> & (!<A HREF="#EC1L2">EC1L2</A> & !<A HREF="#SB2L15">SB2L15</A>))) ) );


<P> --SB2L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X16_Y4_N48
<P><A NAME="SB2L17">SB2L17</A> = ( <A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> & ( <A HREF="#SB2L16">SB2L16</A> & ( (!<A HREF="#RB2L1">RB2L1</A>) # ((!<A HREF="#U1L71">U1L71</A>) # ((!<A HREF="#VB2L3">VB2L3</A> & !<A HREF="#RB2L4">RB2L4</A>))) ) ) ) # ( !<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> & ( <A HREF="#SB2L16">SB2L16</A> & ( (!<A HREF="#U1L71">U1L71</A>) # ((!<A HREF="#VB2L3">VB2L3</A> & !<A HREF="#RB2L4">RB2L4</A>)) ) ) ) # ( <A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> & ( !<A HREF="#SB2L16">SB2L16</A> & ( !<A HREF="#RB2L1">RB2L1</A> ) ) );


<P> --DC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at LABCELL_X13_Y5_N12
<P><A NAME="DC1L9">DC1L9</A> = ( <A HREF="#DC1_read_accepted">DC1_read_accepted</A> & ( <A HREF="#LC1_WideOr1">LC1_WideOr1</A> ) ) # ( !<A HREF="#DC1_read_accepted">DC1_read_accepted</A> & ( <A HREF="#LC1_WideOr1">LC1_WideOr1</A> & ( (<A HREF="#ZC1_d_read">ZC1_d_read</A> & (<A HREF="#DB1_rst1">DB1_rst1</A> & ((!<A HREF="#YB1L3">YB1L3</A>) # (<A HREF="#YB1L4">YB1L4</A>)))) ) ) );


<P> --UB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|use_reg~0 at MLABCELL_X15_Y4_N18
<P><A NAME="UB2L56">UB2L56</A> = ( <A HREF="#UB2_count[0]">UB2_count[0]</A> & ( <A HREF="#YB1L7">YB1L7</A> & ( (<A HREF="#EC1L9">EC1L9</A> & (!<A HREF="#UB2_use_reg">UB2_use_reg</A> & (!<A HREF="#EC1L2">EC1L2</A> & !<A HREF="#EC1L11">EC1L11</A>))) ) ) ) # ( !<A HREF="#UB2_count[0]">UB2_count[0]</A> & ( <A HREF="#YB1L7">YB1L7</A> & ( ((<A HREF="#EC1L9">EC1L9</A> & (!<A HREF="#EC1L2">EC1L2</A> & !<A HREF="#EC1L11">EC1L11</A>))) # (<A HREF="#UB2_use_reg">UB2_use_reg</A>) ) ) ) # ( !<A HREF="#UB2_count[0]">UB2_count[0]</A> & ( !<A HREF="#YB1L7">YB1L7</A> & ( <A HREF="#UB2_use_reg">UB2_use_reg</A> ) ) );


<P> --UB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|use_reg~1 at MLABCELL_X15_Y4_N36
<P><A NAME="UB2L57">UB2L57</A> = ( <A HREF="#UB2_use_reg">UB2_use_reg</A> & ( <A HREF="#UB2L56">UB2L56</A> ) ) # ( !<A HREF="#UB2_use_reg">UB2_use_reg</A> & ( <A HREF="#UB2L56">UB2L56</A> & ( (!<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> & ((!<A HREF="#U1L71">U1L71</A>) # ((!<A HREF="#VB2L3">VB2L3</A> & !<A HREF="#RB2L4">RB2L4</A>)))) ) ) ) # ( <A HREF="#UB2_use_reg">UB2_use_reg</A> & ( !<A HREF="#UB2L56">UB2L56</A> & ( ((<A HREF="#U1L71">U1L71</A> & ((<A HREF="#RB2L4">RB2L4</A>) # (<A HREF="#VB2L3">VB2L3</A>)))) # (<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A>) ) ) );


<P> --ZC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X21_Y8_N43
<P> --register power-up is low

<P><A NAME="ZC1_d_byteenable[2]">ZC1_d_byteenable[2]</A> = DFFEAS(<A HREF="#ZC1L389">ZC1L389</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --UB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|data_reg[4]~0 at LABCELL_X17_Y4_N24
<P><A NAME="UB2L30">UB2L30</A> = ( <A HREF="#VB2L3">VB2L3</A> & ( (!<A HREF="#UB2_use_reg">UB2_use_reg</A>) # ((!<A HREF="#U1L71">U1L71</A> & !<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A>)) ) ) # ( !<A HREF="#VB2L3">VB2L3</A> & ( (!<A HREF="#UB2_use_reg">UB2_use_reg</A>) # ((!<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> & ((!<A HREF="#RB2L4">RB2L4</A>) # (!<A HREF="#U1L71">U1L71</A>)))) ) );


<P> --ZC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X17_Y6_N51
<P><A NAME="ZC1L239">ZC1L239</A> = ( <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & <A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>) ) ) # ( !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & (<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & <A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>)) ) );


<P> --ZC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X16_Y7_N15
<P><A NAME="ZC1L240">ZC1L240</A> = (!<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & <A HREF="#ZC1L239">ZC1L239</A>);


<P> --ZC1L391 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0 at MLABCELL_X21_Y8_N48
<P><A NAME="ZC1L391">ZC1L391</A> = ( <A HREF="#ZC1L126">ZC1L126</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & ((<A HREF="#ZC1L240">ZC1L240</A>))) # (<A HREF="#ZC1L238">ZC1L238</A> & ((!<A HREF="#ZC1L122">ZC1L122</A>) # (!<A HREF="#ZC1L240">ZC1L240</A>))) ) ) # ( !<A HREF="#ZC1L126">ZC1L126</A> & ( (!<A HREF="#ZC1L122">ZC1L122</A>) # (!<A HREF="#ZC1L238">ZC1L238</A> $ (!<A HREF="#ZC1L240">ZC1L240</A>)) ) );


<P> --ZC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X21_Y8_N46
<P> --register power-up is low

<P><A NAME="ZC1_d_byteenable[3]">ZC1_d_byteenable[3]</A> = DFFEAS(<A HREF="#ZC1L390">ZC1L390</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L388 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~1 at MLABCELL_X21_Y8_N51
<P><A NAME="ZC1L388">ZC1L388</A> = ( <A HREF="#ZC1L126">ZC1L126</A> & ( (!<A HREF="#ZC1L122">ZC1L122</A>) # (!<A HREF="#ZC1L238">ZC1L238</A> $ (!<A HREF="#ZC1L240">ZC1L240</A>)) ) ) # ( !<A HREF="#ZC1L126">ZC1L126</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & ((<A HREF="#ZC1L240">ZC1L240</A>))) # (<A HREF="#ZC1L238">ZC1L238</A> & ((!<A HREF="#ZC1L122">ZC1L122</A>) # (!<A HREF="#ZC1L240">ZC1L240</A>))) ) );


<P> --U1L86 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|time_out_counter[6]~0 at LABCELL_X17_Y4_N6
<P><A NAME="U1L86">U1L86</A> = ( <A HREF="#VB2L3">VB2L3</A> & ( (!<A HREF="#U1L71">U1L71</A>) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>) ) ) # ( !<A HREF="#VB2L3">VB2L3</A> & ( (!<A HREF="#U1L71">U1L71</A>) # ((!<A HREF="#RB2L4">RB2L4</A>) # (<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>)) ) );


<P> --E1_bus_enable_d1 is RAM_controller:u1|bus_enable_d1 at FF_X17_Y4_N5
<P> --register power-up is low

<P><A NAME="E1_bus_enable_d1">E1_bus_enable_d1</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#A1L78">A1L78</A>,  ,  , <A HREF="#U1_bus_enable">U1_bus_enable</A>,  ,  , VCC);


<P> --E1_bus_enable_d2 is RAM_controller:u1|bus_enable_d2 at FF_X17_Y4_N17
<P> --register power-up is low

<P><A NAME="E1_bus_enable_d2">E1_bus_enable_d2</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#A1L78">A1L78</A>,  ,  , <A HREF="#E1_bus_enable_d1">E1_bus_enable_d1</A>,  ,  , VCC);


<P> --E1L1 is RAM_controller:u1|ack_process~0 at LABCELL_X17_Y4_N21
<P><A NAME="E1L1">E1L1</A> = (!<A HREF="#E1_bus_enable_d2">E1_bus_enable_d2</A> & <A HREF="#E1_bus_enable_d1">E1_bus_enable_d1</A>);


<P> --U1_avalon_waitrequest is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_waitrequest at MLABCELL_X15_Y4_N24
<P><A NAME="U1_avalon_waitrequest">U1_avalon_waitrequest</A> = ( <A HREF="#U1L71">U1L71</A> & ( (<A HREF="#VB2L3">VB2L3</A>) # (<A HREF="#RB2L4">RB2L4</A>) ) );


<P> --UB2L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|count[0]~0 at MLABCELL_X15_Y4_N0
<P><A NAME="UB2L23">UB2L23</A> = ( <A HREF="#UB2_count[0]">UB2_count[0]</A> & ( <A HREF="#U1_avalon_waitrequest">U1_avalon_waitrequest</A> ) ) # ( <A HREF="#UB2_count[0]">UB2_count[0]</A> & ( !<A HREF="#U1_avalon_waitrequest">U1_avalon_waitrequest</A> & ( (!<A HREF="#UB2_use_reg">UB2_use_reg</A>) # (<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A>) ) ) ) # ( !<A HREF="#UB2_count[0]">UB2_count[0]</A> & ( !<A HREF="#U1_avalon_waitrequest">U1_avalon_waitrequest</A> & ( (!<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> & (((<A HREF="#EC1L10">EC1L10</A> & <A HREF="#YB1L7">YB1L7</A>)) # (<A HREF="#UB2_use_reg">UB2_use_reg</A>))) ) ) );


<P> --SB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] at FF_X13_Y6_N46
<P> --register power-up is low

<P><A NAME="SB3_mem_used[0]">SB3_mem_used[0]</A> = DFFEAS(<A HREF="#SB3L3">SB3L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X15_Y6_N15
<P><A NAME="SB3L5">SB3L5</A> = ( <A HREF="#SB3_mem_used[0]">SB3_mem_used[0]</A> & ( (!<A HREF="#VB3_read_latency_shift_reg[0]">VB3_read_latency_shift_reg[0]</A> & ((<A HREF="#SB3_mem_used[1]">SB3_mem_used[1]</A>) # (<A HREF="#YB1L5">YB1L5</A>))) ) ) # ( !<A HREF="#SB3_mem_used[0]">SB3_mem_used[0]</A> & ( <A HREF="#SB3_mem_used[1]">SB3_mem_used[1]</A> ) );


<P> --VB3L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 at LABCELL_X13_Y6_N12
<P><A NAME="VB3L7">VB3L7</A> = ( <A HREF="#VB3_wait_latency_counter[1]">VB3_wait_latency_counter[1]</A> & ( (<A HREF="#RB3L1">RB3L1</A> & <A HREF="#EC1L8">EC1L8</A>) ) ) # ( !<A HREF="#VB3_wait_latency_counter[1]">VB3_wait_latency_counter[1]</A> & ( (<A HREF="#RB3L1">RB3L1</A> & (<A HREF="#EC1L8">EC1L8</A> & (!<A HREF="#X1L1">X1L1</A> $ (<A HREF="#VB3_wait_latency_counter[0]">VB3_wait_latency_counter[0]</A>)))) ) );


<P> --VB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1 at LABCELL_X13_Y6_N15
<P><A NAME="VB3L9">VB3L9</A> = (<A HREF="#VB3L7">VB3L7</A> & (!<A HREF="#VB3_wait_latency_counter[0]">VB3_wait_latency_counter[0]</A> $ (!<A HREF="#VB3_wait_latency_counter[1]">VB3_wait_latency_counter[1]</A>)));


<P> --VB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2 at LABCELL_X13_Y6_N42
<P><A NAME="VB3L10">VB3L10</A> = ( <A HREF="#VB3L7">VB3L7</A> & ( !<A HREF="#VB3_wait_latency_counter[0]">VB3_wait_latency_counter[0]</A> ) );


<P> --YB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~0 at LABCELL_X10_Y4_N39
<P><A NAME="YB1L9">YB1L9</A> = ( <A HREF="#YB1L7">YB1L7</A> & ( ((!<A HREF="#EC1L11">EC1L11</A> & !<A HREF="#EC1L1">EC1L1</A>)) # (<A HREF="#EC1L7">EC1L7</A>) ) );


<P> --ZC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X13_Y6_N50
<P> --register power-up is low

<P><A NAME="ZC1_i_read">ZC1_i_read</A> = DFFEAS(<A HREF="#ZC1L1074">ZC1L1074</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X13_Y6_N37
<P> --register power-up is low

<P><A NAME="DC2_read_accepted">DC2_read_accepted</A> = DFFEAS(<A HREF="#DC2L3">DC2L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0 at LABCELL_X10_Y6_N27
<P><A NAME="CC2L1">CC2L1</A> = ( <A HREF="#DB1_rst1">DB1_rst1</A> & ( (!<A HREF="#ZC1L1075Q">ZC1L1075Q</A> & !<A HREF="#DC2_read_accepted">DC2_read_accepted</A>) ) );


<P> --ZC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X22_Y7_N5
<P> --register power-up is low

<P><A NAME="ZC1_F_pc[10]">ZC1_F_pc[10]</A> = DFFEAS(<A HREF="#ZC1L701">ZC1L701</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_W_valid">ZC1_W_valid</A>,  ,  ,  ,  );


<P> --FC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal0~0 at LABCELL_X22_Y7_N30
<P><A NAME="FC1L1">FC1L1</A> = ( !<A HREF="#ZC1_F_pc[9]">ZC1_F_pc[9]</A> & ( !<A HREF="#ZC1_F_pc[14]">ZC1_F_pc[14]</A> & ( (!<A HREF="#ZC1_F_pc[13]">ZC1_F_pc[13]</A> & (!<A HREF="#ZC1_F_pc[11]">ZC1_F_pc[11]</A> & (!<A HREF="#ZC1_F_pc[10]">ZC1_F_pc[10]</A> & !<A HREF="#ZC1_F_pc[12]">ZC1_F_pc[12]</A>))) ) ) );


<P> --BC2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[1] at FF_X13_Y7_N47
<P> --register power-up is low

<P><A NAME="BC2_saved_grant[1]">BC2_saved_grant[1]</A> = DFFEAS(<A HREF="#SC2L3">SC2L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#BC2L58">BC2L58</A>,  ,  ,  ,  );


<P> --BC2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_valid~0 at LABCELL_X12_Y7_N0
<P><A NAME="BC2L57">BC2L57</A> = ( <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( (!<A HREF="#FC1L1">FC1L1</A> & <A HREF="#CC2L1">CC2L1</A>) ) );


<P> --DC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at LABCELL_X11_Y5_N36
<P><A NAME="DC1L10">DC1L10</A> = ( <A HREF="#ZC1_d_read">ZC1_d_read</A> & ( !<A HREF="#DC1_read_accepted">DC1_read_accepted</A> ) );


<P> --SB5L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0 at LABCELL_X12_Y7_N18
<P><A NAME="SB5L17">SB5L17</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( ((!<A HREF="#DC2_read_accepted">DC2_read_accepted</A> & !<A HREF="#ZC1L1075Q">ZC1L1075Q</A>)) # (<A HREF="#DC1L10">DC1L10</A>) ) ) ) # ( !<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( (!<A HREF="#DC2_read_accepted">DC2_read_accepted</A> & !<A HREF="#ZC1L1075Q">ZC1L1075Q</A>) ) ) ) # ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( !<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( <A HREF="#DC1L10">DC1L10</A> ) ) );


<P> --SB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] at FF_X17_Y7_N31
<P> --register power-up is low

<P><A NAME="SB5_mem_used[0]">SB5_mem_used[0]</A> = DFFEAS(<A HREF="#SB5L10">SB5L10</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB5L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X17_Y7_N12
<P><A NAME="SB5L12">SB5L12</A> = ( <A HREF="#VB5L3Q">VB5L3Q</A> & ( (<A HREF="#SB5_mem_used[1]">SB5_mem_used[1]</A> & !<A HREF="#SB5_mem_used[0]">SB5_mem_used[0]</A>) ) ) # ( !<A HREF="#VB5L3Q">VB5L3Q</A> & ( <A HREF="#SB5_mem_used[1]">SB5_mem_used[1]</A> ) );


<P> --SB5L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X17_Y7_N21
<P><A NAME="SB5L13">SB5L13</A> = ( <A HREF="#SB5_mem_used[0]">SB5_mem_used[0]</A> & ( <A HREF="#VB5L3Q">VB5L3Q</A> ) ) # ( !<A HREF="#SB5_mem_used[0]">SB5_mem_used[0]</A> );


<P> --SB5L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X17_Y7_N36
<P><A NAME="SB5L14">SB5L14</A> = ( <A HREF="#DB1_rst1">DB1_rst1</A> & ( !<A HREF="#SB5L13">SB5L13</A> ) );


<P> --SB5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3 at LABCELL_X17_Y7_N33
<P><A NAME="SB5L15">SB5L15</A> = ( <A HREF="#SB5L14">SB5L14</A> & ( <A HREF="#SB5L12">SB5L12</A> ) ) # ( !<A HREF="#SB5L14">SB5L14</A> & ( <A HREF="#SB5L12">SB5L12</A> ) ) # ( <A HREF="#SB5L14">SB5L14</A> & ( !<A HREF="#SB5L12">SB5L12</A> & ( (<A HREF="#SB5L17">SB5L17</A> & (((<A HREF="#YB1L9">YB1L9</A> & <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>)) # (<A HREF="#BC2L57">BC2L57</A>))) ) ) );


<P> --ZB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0 at LABCELL_X12_Y7_N3
<P><A NAME="ZB1L2">ZB1L2</A> = ( !<A HREF="#FC1L1">FC1L1</A> & ( <A HREF="#CC2L1">CC2L1</A> ) );


<P> --SC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X17_Y7_N43
<P> --register power-up is low

<P><A NAME="SC2_top_priority_reg[0]">SC2_top_priority_reg[0]</A> = DFFEAS(<A HREF="#SC2L7">SC2L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#SC2L6">SC2L6</A>,  ,  ,  ,  );


<P> --SC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X17_Y7_N46
<P> --register power-up is low

<P><A NAME="SC2_top_priority_reg[1]">SC2_top_priority_reg[1]</A> = DFFEAS(<A HREF="#SC2L2">SC2L2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#SC2L6">SC2L6</A>,  ,  ,  ,  );


<P> --SC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X17_Y7_N45
<P><A NAME="SC2L2">SC2L2</A> = ( <A HREF="#ZB1L2">ZB1L2</A> & ( (!<A HREF="#SC2_top_priority_reg[0]">SC2_top_priority_reg[0]</A> & <A HREF="#YB1L9">YB1L9</A>) ) ) # ( !<A HREF="#ZB1L2">ZB1L2</A> & ( (<A HREF="#YB1L9">YB1L9</A> & ((!<A HREF="#SC2_top_priority_reg[0]">SC2_top_priority_reg[0]</A>) # (<A HREF="#SC2_top_priority_reg[1]">SC2_top_priority_reg[1]</A>))) ) );


<P> --BC2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress at FF_X13_Y7_N38
<P> --register power-up is low

<P><A NAME="BC2_packet_in_progress">BC2_packet_in_progress</A> = DFFEAS(<A HREF="#BC2L3">BC2L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X13_Y7_N57
<P><A NAME="VB5L4">VB5L4</A> = (<A HREF="#DB1_rst1">DB1_rst1</A> & !<A HREF="#SB5L16Q">SB5L16Q</A>);


<P> --BC2L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0 at LABCELL_X13_Y7_N24
<P><A NAME="BC2L58">BC2L58</A> = ( <A HREF="#VB5L4">VB5L4</A> & ( <A HREF="#BC2L57">BC2L57</A> & ( (<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A>) # (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>) ) ) ) # ( <A HREF="#VB5L4">VB5L4</A> & ( !<A HREF="#BC2L57">BC2L57</A> & ( (!<A HREF="#BC2_packet_in_progress">BC2_packet_in_progress</A>) # ((<A HREF="#YB1L9">YB1L9</A> & <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>)) ) ) ) # ( !<A HREF="#VB5L4">VB5L4</A> & ( !<A HREF="#BC2L57">BC2L57</A> & ( (!<A HREF="#BC2_packet_in_progress">BC2_packet_in_progress</A> & ((!<A HREF="#YB1L9">YB1L9</A>) # (!<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>))) ) ) );


<P> --SB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X9_Y8_N17
<P> --register power-up is low

<P><A NAME="SB1_mem_used[0]">SB1_mem_used[0]</A> = DFFEAS(<A HREF="#SB1L3">SB1L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X9_Y8_N48
<P><A NAME="SB1L5">SB1L5</A> = ( <A HREF="#SB1_mem_used[1]">SB1_mem_used[1]</A> & ( <A HREF="#VB6L15">VB6L15</A> & ( (!<A HREF="#SB1_mem_used[0]">SB1_mem_used[0]</A>) # (!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#SB1_mem_used[1]">SB1_mem_used[1]</A> & ( <A HREF="#VB6L15">VB6L15</A> & ( (<A HREF="#EC1L6">EC1L6</A> & (<A HREF="#SB1_mem_used[0]">SB1_mem_used[0]</A> & (!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & <A HREF="#W1_av_waitrequest">W1_av_waitrequest</A>))) ) ) ) # ( <A HREF="#SB1_mem_used[1]">SB1_mem_used[1]</A> & ( !<A HREF="#VB6L15">VB6L15</A> & ( (!<A HREF="#SB1_mem_used[0]">SB1_mem_used[0]</A>) # (!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) ) ) );


<P> --W1L67 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0 at LABCELL_X9_Y8_N57
<P><A NAME="W1L67">W1L67</A> = ( <A HREF="#EC1L6">EC1L6</A> & ( (!<A HREF="#W1_av_waitrequest">W1_av_waitrequest</A> & (!<A HREF="#SB1L6Q">SB1L6Q</A> & <A HREF="#DB1_rst1">DB1_rst1</A>)) ) );


<P> --W1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1 at LABCELL_X9_Y8_N21
<P><A NAME="W1L68">W1L68</A> = ( <A HREF="#DC1L10">DC1L10</A> & ( <A HREF="#W1L67">W1L67</A> ) ) # ( !<A HREF="#DC1L10">DC1L10</A> & ( (<A HREF="#X1L1">X1L1</A> & <A HREF="#W1L67">W1L67</A>) ) );


<P> --YB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~1 at LABCELL_X13_Y5_N54
<P><A NAME="YB1L8">YB1L8</A> = ( <A HREF="#ZC1_d_read">ZC1_d_read</A> & ( <A HREF="#ZC1_d_write">ZC1_d_write</A> & ( (<A HREF="#EC1L2">EC1L2</A> & (<A HREF="#DB1_rst1">DB1_rst1</A> & ((!<A HREF="#DC1_read_accepted">DC1_read_accepted</A>) # (!<A HREF="#DC1_write_accepted">DC1_write_accepted</A>)))) ) ) ) # ( !<A HREF="#ZC1_d_read">ZC1_d_read</A> & ( <A HREF="#ZC1_d_write">ZC1_d_write</A> & ( (<A HREF="#EC1L2">EC1L2</A> & (!<A HREF="#DC1_write_accepted">DC1_write_accepted</A> & <A HREF="#DB1_rst1">DB1_rst1</A>)) ) ) ) # ( <A HREF="#ZC1_d_read">ZC1_d_read</A> & ( !<A HREF="#ZC1_d_write">ZC1_d_write</A> & ( (!<A HREF="#DC1_read_accepted">DC1_read_accepted</A> & (<A HREF="#EC1L2">EC1L2</A> & <A HREF="#DB1_rst1">DB1_rst1</A>)) ) ) );


<P> --SC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X12_Y7_N17
<P> --register power-up is low

<P><A NAME="SC1_top_priority_reg[0]">SC1_top_priority_reg[0]</A> = DFFEAS(<A HREF="#SC1L7">SC1L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#SC1L6">SC1L6</A>,  ,  ,  ,  );


<P> --SC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X12_Y7_N13
<P> --register power-up is low

<P><A NAME="SC1_top_priority_reg[1]">SC1_top_priority_reg[1]</A> = DFFEAS(<A HREF="#SC1L2">SC1L2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#SC1L6">SC1L6</A>,  ,  ,  ,  );


<P> --ZB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at LABCELL_X12_Y7_N57
<P><A NAME="ZB1L1">ZB1L1</A> = ( <A HREF="#CC2L1">CC2L1</A> & ( <A HREF="#FC1L1">FC1L1</A> ) );


<P> --SC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X12_Y7_N12
<P><A NAME="SC1L2">SC1L2</A> = ( <A HREF="#SC1_top_priority_reg[0]">SC1_top_priority_reg[0]</A> & ( (!<A HREF="#ZB1L1">ZB1L1</A> & (<A HREF="#YB1L8">YB1L8</A> & <A HREF="#SC1_top_priority_reg[1]">SC1_top_priority_reg[1]</A>)) ) ) # ( !<A HREF="#SC1_top_priority_reg[0]">SC1_top_priority_reg[0]</A> & ( <A HREF="#YB1L8">YB1L8</A> ) );


<P> --BC1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress at FF_X12_Y7_N38
<P> --register power-up is low

<P><A NAME="BC1_packet_in_progress">BC1_packet_in_progress</A> = DFFEAS(<A HREF="#BC1L4">BC1L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1] at FF_X12_Y7_N56
<P> --register power-up is low

<P><A NAME="BC1_saved_grant[1]">BC1_saved_grant[1]</A> = DFFEAS(<A HREF="#SC1L3">SC1L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#BC1L55">BC1L55</A>,  ,  ,  ,  );


<P> --BC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|WideOr1 at LABCELL_X12_Y7_N42
<P><A NAME="BC1_WideOr1">BC1_WideOr1</A> = ( <A HREF="#YB1L7">YB1L7</A> & ( <A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & ( (!<A HREF="#FC1L1">FC1L1</A> & (((<A HREF="#EC1L2">EC1L2</A> & <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A>)))) # (<A HREF="#FC1L1">FC1L1</A> & (((<A HREF="#EC1L2">EC1L2</A> & <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A>)) # (<A HREF="#CC2L1">CC2L1</A>))) ) ) ) # ( !<A HREF="#YB1L7">YB1L7</A> & ( <A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & ( (<A HREF="#FC1L1">FC1L1</A> & <A HREF="#CC2L1">CC2L1</A>) ) ) ) # ( <A HREF="#YB1L7">YB1L7</A> & ( !<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & ( (<A HREF="#EC1L2">EC1L2</A> & <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A>) ) ) );


<P> --BC1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0 at LABCELL_X12_Y7_N51
<P><A NAME="BC1L55">BC1L55</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( (!<A HREF="#BC1_WideOr1">BC1_WideOr1</A> & ((!<A HREF="#BC1_packet_in_progress">BC1_packet_in_progress</A>))) # (<A HREF="#BC1_WideOr1">BC1_WideOr1</A> & (<A HREF="#SB4L15">SB4L15</A>)) ) ) # ( !<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( (!<A HREF="#BC1_WideOr1">BC1_WideOr1</A> & (((!<A HREF="#BC1_packet_in_progress">BC1_packet_in_progress</A>)))) # (<A HREF="#BC1_WideOr1">BC1_WideOr1</A> & (<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & (<A HREF="#SB4L15">SB4L15</A>))) ) );


<P> --CD1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X10_Y6_N43
<P> --register power-up is low

<P><A NAME="CD1_write">CD1_write</A> = DFFEAS(<A HREF="#CD1L131">CD1L131</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CD1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X12_Y6_N5
<P> --register power-up is low

<P><A NAME="CD1_address[8]">CD1_address[8]</A> = DFFEAS(<A HREF="#BC1_src_data[46]">BC1_src_data[46]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X7_Y5_N19
<P> --register power-up is low

<P><A NAME="TD1_jtag_ram_access">TD1_jtag_ram_access</A> = DFFEAS(<A HREF="#TD1L137">TD1L137</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at LABCELL_X12_Y7_N48
<P><A NAME="TD1L195">TD1L195</A> = ( !<A HREF="#CD1_address[8]">CD1_address[8]</A> & ( <A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> ) );


<P> --CD1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X10_Y6_N14
<P> --register power-up is low

<P><A NAME="CD1_read">CD1_read</A> = DFFEAS(<A HREF="#CD1L84">CD1L84</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X10_Y6_N53
<P> --register power-up is low

<P><A NAME="TD1_avalon_ociram_readdata_ready">TD1_avalon_ociram_readdata_ready</A> = DFFEAS(<A HREF="#TD1L135">TD1L135</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L196 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at LABCELL_X10_Y6_N48
<P><A NAME="TD1L196">TD1L196</A> = ( <A HREF="#CD1_read">CD1_read</A> & ( (!<A HREF="#TD1_waitrequest">TD1_waitrequest</A>) # ((!<A HREF="#CD1_write">CD1_write</A> & ((!<A HREF="#TD1_avalon_ociram_readdata_ready">TD1_avalon_ociram_readdata_ready</A>))) # (<A HREF="#CD1_write">CD1_write</A> & (<A HREF="#TD1L195">TD1L195</A>))) ) ) # ( !<A HREF="#CD1_read">CD1_read</A> & ( ((!<A HREF="#CD1_write">CD1_write</A>) # (!<A HREF="#TD1_waitrequest">TD1_waitrequest</A>)) # (<A HREF="#TD1L195">TD1L195</A>) ) );


<P> --RB4L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 at LABCELL_X10_Y6_N36
<P><A NAME="RB4L1">RB4L1</A> = (<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & <A HREF="#DC1L10">DC1L10</A>);


<P> --RB4L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~1 at LABCELL_X10_Y6_N9
<P><A NAME="RB4L2">RB4L2</A> = ( <A HREF="#ZC1L1075Q">ZC1L1075Q</A> & ( (<A HREF="#RB4L1">RB4L1</A> & <A HREF="#BC1_WideOr1">BC1_WideOr1</A>) ) ) # ( !<A HREF="#ZC1L1075Q">ZC1L1075Q</A> & ( (<A HREF="#BC1_WideOr1">BC1_WideOr1</A> & (((<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & !<A HREF="#DC2_read_accepted">DC2_read_accepted</A>)) # (<A HREF="#RB4L1">RB4L1</A>))) ) );


<P> --SB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X10_Y6_N35
<P> --register power-up is low

<P><A NAME="SB4_mem_used[0]">SB4_mem_used[0]</A> = DFFEAS(<A HREF="#SB4L9">SB4L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X10_Y6_N30
<P><A NAME="SB4L11">SB4L11</A> = ( <A HREF="#SB4_mem_used[0]">SB4_mem_used[0]</A> & ( (!<A HREF="#VB4_read_latency_shift_reg[0]">VB4_read_latency_shift_reg[0]</A> & (((!<A HREF="#TD1_waitrequest">TD1_waitrequest</A> & <A HREF="#RB4L2">RB4L2</A>)) # (<A HREF="#SB4_mem_used[1]">SB4_mem_used[1]</A>))) ) ) # ( !<A HREF="#SB4_mem_used[0]">SB4_mem_used[0]</A> & ( <A HREF="#SB4_mem_used[1]">SB4_mem_used[1]</A> ) );


<P> --VB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge_avalon_slave_translator|read_latency_shift_reg~1 at LABCELL_X16_Y4_N24
<P><A NAME="VB2L4">VB2L4</A> = (<A HREF="#VB2L3">VB2L3</A> & !<A HREF="#U1L71">U1L71</A>);


<P> --VB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge_avalon_slave_translator|read_latency_shift_reg~2 at LABCELL_X16_Y4_N6
<P><A NAME="VB2L5">VB2L5</A> = ( !<A HREF="#EC1L2">EC1L2</A> & ( (!<A HREF="#EC1L11">EC1L11</A> & (<A HREF="#VB6L15">VB6L15</A> & (<A HREF="#EC1L9">EC1L9</A> & !<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A>))) ) );


<P> --SB2_mem[1][75] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[1][75] at FF_X16_Y4_N29
<P> --register power-up is low

<P><A NAME="SB2_mem[1][75]">SB2_mem[1][75]</A> = DFFEAS(<A HREF="#SB2L18">SB2L18</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB2L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem~0 at LABCELL_X16_Y4_N27
<P><A NAME="SB2L18">SB2L18</A> = ( <A HREF="#VB2L5">VB2L5</A> & ( ((<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> & <A HREF="#SB2_mem[1][75]">SB2_mem[1][75]</A>)) # (<A HREF="#U1_WideOr0">U1_WideOr0</A>) ) ) # ( !<A HREF="#VB2L5">VB2L5</A> & ( (<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> & <A HREF="#SB2_mem[1][75]">SB2_mem[1][75]</A>) ) );


<P> --U1L72 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_waitrequest~1 at LABCELL_X17_Y4_N12
<P><A NAME="U1L72">U1L72</A> = ( <A HREF="#U1_time_out_counter[2]">U1_time_out_counter[2]</A> & ( <A HREF="#U1_time_out_counter[3]">U1_time_out_counter[3]</A> & ( (!<A HREF="#E1_bridge_acknowledge">E1_bridge_acknowledge</A> & ((!<A HREF="#U1L33">U1L33</A>) # (!<A HREF="#U1_time_out_counter[7]">U1_time_out_counter[7]</A>))) ) ) ) # ( !<A HREF="#U1_time_out_counter[2]">U1_time_out_counter[2]</A> & ( <A HREF="#U1_time_out_counter[3]">U1_time_out_counter[3]</A> & ( !<A HREF="#E1_bridge_acknowledge">E1_bridge_acknowledge</A> ) ) ) # ( <A HREF="#U1_time_out_counter[2]">U1_time_out_counter[2]</A> & ( !<A HREF="#U1_time_out_counter[3]">U1_time_out_counter[3]</A> & ( !<A HREF="#E1_bridge_acknowledge">E1_bridge_acknowledge</A> ) ) ) # ( !<A HREF="#U1_time_out_counter[2]">U1_time_out_counter[2]</A> & ( !<A HREF="#U1_time_out_counter[3]">U1_time_out_counter[3]</A> & ( !<A HREF="#E1_bridge_acknowledge">E1_bridge_acknowledge</A> ) ) );


<P> --RB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|comb~1 at MLABCELL_X15_Y4_N27
<P><A NAME="RB2L2">RB2L2</A> = ( <A HREF="#VB2_read_latency_shift_reg[0]">VB2_read_latency_shift_reg[0]</A> ) # ( !<A HREF="#VB2_read_latency_shift_reg[0]">VB2_read_latency_shift_reg[0]</A> & ( <A HREF="#SB2_mem[0][75]">SB2_mem[0][75]</A> ) );


<P> --SB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X17_Y4_N54
<P><A NAME="SB2L13">SB2L13</A> = ( <A HREF="#SB2_mem_used[0]">SB2_mem_used[0]</A> & ( <A HREF="#RB2L2">RB2L2</A> & ( ((<A HREF="#VB2L5">VB2L5</A> & ((!<A HREF="#U1L72">U1L72</A>) # (<A HREF="#U1_WideOr0">U1_WideOr0</A>)))) # (<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A>) ) ) ) # ( !<A HREF="#SB2_mem_used[0]">SB2_mem_used[0]</A> & ( <A HREF="#RB2L2">RB2L2</A> & ( (<A HREF="#VB2L5">VB2L5</A> & ((!<A HREF="#U1L72">U1L72</A>) # (<A HREF="#U1_WideOr0">U1_WideOr0</A>))) ) ) ) # ( <A HREF="#SB2_mem_used[0]">SB2_mem_used[0]</A> & ( !<A HREF="#RB2L2">RB2L2</A> ) ) # ( !<A HREF="#SB2_mem_used[0]">SB2_mem_used[0]</A> & ( !<A HREF="#RB2L2">RB2L2</A> & ( (<A HREF="#VB2L5">VB2L5</A> & ((!<A HREF="#U1L72">U1L72</A>) # (<A HREF="#U1_WideOr0">U1_WideOr0</A>))) ) ) );


<P> --SB2_mem[1][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[1][19] at FF_X15_Y4_N14
<P> --register power-up is low

<P><A NAME="SB2_mem[1][19]">SB2_mem[1][19]</A> = DFFEAS(<A HREF="#SB2L19">SB2L19</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --UB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[19]~0 at MLABCELL_X15_Y5_N42
<P><A NAME="UB2L45">UB2L45</A> = ( <A HREF="#UB2_address_reg[1]">UB2_address_reg[1]</A> & ( <A HREF="#UB2_use_reg">UB2_use_reg</A> ) );


<P> --SB2L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem~1 at MLABCELL_X15_Y4_N12
<P><A NAME="SB2L19">SB2L19</A> = ( <A HREF="#UB2L45">UB2L45</A> & ( (!<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A>) # (<A HREF="#SB2_mem[1][19]">SB2_mem[1][19]</A>) ) ) # ( !<A HREF="#UB2L45">UB2L45</A> & ( (<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> & <A HREF="#SB2_mem[1][19]">SB2_mem[1][19]</A>) ) );


<P> --SB2_mem[1][76] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[1][76] at FF_X15_Y4_N44
<P> --register power-up is low

<P><A NAME="SB2_mem[1][76]">SB2_mem[1][76]</A> = DFFEAS(<A HREF="#SB2L20">SB2L20</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --UB2_endofpacket_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|endofpacket_reg at FF_X15_Y4_N47
<P> --register power-up is low

<P><A NAME="UB2_endofpacket_reg">UB2_endofpacket_reg</A> = DFFEAS(<A HREF="#UB2L43">UB2L43</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB2L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem~2 at MLABCELL_X15_Y4_N42
<P><A NAME="SB2L20">SB2L20</A> = ( <A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> & ( <A HREF="#SB2_mem[1][76]">SB2_mem[1][76]</A> ) ) # ( !<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> & ( (<A HREF="#UB2_use_reg">UB2_use_reg</A> & (<A HREF="#UB2_endofpacket_reg">UB2_endofpacket_reg</A> & <A HREF="#UB2_count[0]">UB2_count[0]</A>)) ) );


<P> --SB2_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem[1][73] at FF_X15_Y4_N17
<P> --register power-up is low

<P><A NAME="SB2_mem[1][73]">SB2_mem[1][73]</A> = DFFEAS(<A HREF="#SB2L21">SB2L21</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB2L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge_avalon_slave_agent_rsp_fifo|mem~3 at MLABCELL_X15_Y4_N15
<P><A NAME="SB2L21">SB2L21</A> = (!<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A>) # (<A HREF="#SB2_mem[1][73]">SB2_mem[1][73]</A>);


<P> --VB5L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1 at LABCELL_X17_Y7_N9
<P><A NAME="VB5L5">VB5L5</A> = ( <A HREF="#SB5L17">SB5L17</A> & ( (<A HREF="#VB5L4">VB5L4</A> & (((<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & <A HREF="#YB1L9">YB1L9</A>)) # (<A HREF="#BC2L57">BC2L57</A>))) ) );


<P> --SB5_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74] at FF_X17_Y7_N41
<P> --register power-up is low

<P><A NAME="SB5_mem[1][74]">SB5_mem[1][74]</A> = DFFEAS(<A HREF="#SB5L18">SB5L18</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB5L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1 at LABCELL_X17_Y7_N39
<P><A NAME="SB5L18">SB5L18</A> = ( <A HREF="#SB5_mem_used[1]">SB5_mem_used[1]</A> & ( <A HREF="#SB5_mem[1][74]">SB5_mem[1][74]</A> ) ) # ( !<A HREF="#SB5_mem_used[1]">SB5_mem_used[1]</A> & ( <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> ) );


<P> --SB5_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56] at FF_X17_Y7_N20
<P> --register power-up is low

<P><A NAME="SB5_mem[1][56]">SB5_mem[1][56]</A> = DFFEAS(<A HREF="#SB5L19">SB5L19</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB5L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2 at LABCELL_X17_Y7_N18
<P><A NAME="SB5L19">SB5L19</A> = ( <A HREF="#SB5_mem_used[1]">SB5_mem_used[1]</A> & ( <A HREF="#SB5_mem[1][56]">SB5_mem[1][56]</A> ) ) # ( !<A HREF="#SB5_mem_used[1]">SB5_mem_used[1]</A> & ( <A HREF="#SB5L17">SB5L17</A> ) );


<P> --VB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at LABCELL_X9_Y8_N24
<P><A NAME="VB1L35">VB1L35</A> = ( !<A HREF="#SB1_mem_used[1]">SB1_mem_used[1]</A> & ( <A HREF="#DB1_rst1">DB1_rst1</A> ) );


<P> --VB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 at LABCELL_X9_Y8_N12
<P><A NAME="VB1L36">VB1L36</A> = ( <A HREF="#EC1L6">EC1L6</A> & ( (<A HREF="#W1_av_waitrequest">W1_av_waitrequest</A> & (<A HREF="#DC1L10">DC1L10</A> & <A HREF="#VB1L35">VB1L35</A>)) ) );


<P> --YB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at MLABCELL_X15_Y6_N33
<P><A NAME="YB1L6">YB1L6</A> = ( !<A HREF="#SB3_mem_used[1]">SB3_mem_used[1]</A> & ( <A HREF="#YB1L5">YB1L5</A> ) );


<P> --SB6L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|write~1 at LABCELL_X9_Y6_N54
<P><A NAME="SB6L7">SB6L7</A> = (<A HREF="#SB6L6">SB6L6</A> & <A HREF="#VB6L15">VB6L15</A>);


<P> --VB4L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at LABCELL_X10_Y6_N6
<P><A NAME="VB4L39">VB4L39</A> = ( <A HREF="#SB4L15">SB4L15</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & <A HREF="#RB4L2">RB4L2</A>) ) );


<P> --SB4_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74] at FF_X10_Y6_N2
<P> --register power-up is low

<P><A NAME="SB4_mem[1][74]">SB4_mem[1][74]</A> = DFFEAS(<A HREF="#SB4L13">SB4L13</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at LABCELL_X10_Y6_N0
<P><A NAME="SB4L13">SB4L13</A> = ( <A HREF="#SB4_mem_used[1]">SB4_mem_used[1]</A> & ( <A HREF="#SB4_mem[1][74]">SB4_mem[1][74]</A> ) ) # ( !<A HREF="#SB4_mem_used[1]">SB4_mem_used[1]</A> & ( <A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> ) );


<P> --SB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X10_Y6_N39
<P><A NAME="SB4L12">SB4L12</A> = ( <A HREF="#SB4_mem_used[0]">SB4_mem_used[0]</A> & ( <A HREF="#VB4_read_latency_shift_reg[0]">VB4_read_latency_shift_reg[0]</A> ) ) # ( !<A HREF="#SB4_mem_used[0]">SB4_mem_used[0]</A> );


<P> --SB4_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56] at FF_X10_Y6_N20
<P> --register power-up is low

<P><A NAME="SB4_mem[1][56]">SB4_mem[1][56]</A> = DFFEAS(<A HREF="#SB4L14">SB4L14</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at LABCELL_X10_Y6_N18
<P><A NAME="SB4L14">SB4L14</A> = ( <A HREF="#SB4_mem[1][56]">SB4_mem[1][56]</A> & ( <A HREF="#ZC1L1075Q">ZC1L1075Q</A> & ( (<A HREF="#SB4_mem_used[1]">SB4_mem_used[1]</A>) # (<A HREF="#RB4L1">RB4L1</A>) ) ) ) # ( !<A HREF="#SB4_mem[1][56]">SB4_mem[1][56]</A> & ( <A HREF="#ZC1L1075Q">ZC1L1075Q</A> & ( (<A HREF="#RB4L1">RB4L1</A> & !<A HREF="#SB4_mem_used[1]">SB4_mem_used[1]</A>) ) ) ) # ( <A HREF="#SB4_mem[1][56]">SB4_mem[1][56]</A> & ( !<A HREF="#ZC1L1075Q">ZC1L1075Q</A> & ( (((!<A HREF="#DC2_read_accepted">DC2_read_accepted</A> & <A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A>)) # (<A HREF="#SB4_mem_used[1]">SB4_mem_used[1]</A>)) # (<A HREF="#RB4L1">RB4L1</A>) ) ) ) # ( !<A HREF="#SB4_mem[1][56]">SB4_mem[1][56]</A> & ( !<A HREF="#ZC1L1075Q">ZC1L1075Q</A> & ( (!<A HREF="#SB4_mem_used[1]">SB4_mem_used[1]</A> & (((!<A HREF="#DC2_read_accepted">DC2_read_accepted</A> & <A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A>)) # (<A HREF="#RB4L1">RB4L1</A>))) ) ) );


<P> --DC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at LABCELL_X13_Y5_N42
<P><A NAME="DC1L7">DC1L7</A> = ( <A HREF="#DC1_end_begintransfer">DC1_end_begintransfer</A> & ( <A HREF="#YB1L4">YB1L4</A> & ( !<A HREF="#DB1_rst1">DB1_rst1</A> ) ) ) # ( !<A HREF="#DC1_end_begintransfer">DC1_end_begintransfer</A> & ( <A HREF="#YB1L4">YB1L4</A> & ( (!<A HREF="#DB1_rst1">DB1_rst1</A> & ((<A HREF="#X1L1">X1L1</A>) # (<A HREF="#DC1L10">DC1L10</A>))) ) ) ) # ( <A HREF="#DC1_end_begintransfer">DC1_end_begintransfer</A> & ( !<A HREF="#YB1L4">YB1L4</A> & ( (!<A HREF="#DB1_rst1">DB1_rst1</A>) # (<A HREF="#YB1L3">YB1L3</A>) ) ) ) # ( !<A HREF="#DC1_end_begintransfer">DC1_end_begintransfer</A> & ( !<A HREF="#YB1L4">YB1L4</A> & ( (!<A HREF="#YB1L3">YB1L3</A> & (!<A HREF="#DB1_rst1">DB1_rst1</A> & ((<A HREF="#X1L1">X1L1</A>) # (<A HREF="#DC1L10">DC1L10</A>)))) # (<A HREF="#YB1L3">YB1L3</A> & (((<A HREF="#X1L1">X1L1</A>) # (<A HREF="#DC1L10">DC1L10</A>)))) ) ) );


<P> --SB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X9_Y6_N57
<P><A NAME="SB6L3">SB6L3</A> = ( <A HREF="#SB6_mem_used[1]">SB6_mem_used[1]</A> & ( ((<A HREF="#SB6L6">SB6L6</A> & <A HREF="#VB6L15">VB6L15</A>)) # (<A HREF="#SB6_mem_used[0]">SB6_mem_used[0]</A>) ) ) # ( !<A HREF="#SB6_mem_used[1]">SB6_mem_used[1]</A> & ( (!<A HREF="#SB6L6">SB6L6</A> & (((!<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & <A HREF="#SB6_mem_used[0]">SB6_mem_used[0]</A>)))) # (<A HREF="#SB6L6">SB6L6</A> & (((!<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & <A HREF="#SB6_mem_used[0]">SB6_mem_used[0]</A>)) # (<A HREF="#VB6L15">VB6L15</A>))) ) );


<P> --ZC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X19_Y8_N4
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[11]">ZC1_D_iw[11]</A> = DFFEAS(<A HREF="#ZC1L648">ZC1L648</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  ,  ,  );


<P> --ZC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X19_Y8_N31
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[13]">ZC1_D_iw[13]</A> = DFFEAS(<A HREF="#ZC1L650">ZC1L650</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  ,  ,  );


<P> --ZC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X19_Y8_N25
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[15]">ZC1_D_iw[15]</A> = DFFEAS(<A HREF="#ZC1L652">ZC1L652</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  ,  ,  );


<P> --ZC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X12_Y8_N4
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[16]">ZC1_D_iw[16]</A> = DFFEAS(<A HREF="#ZC1L653">ZC1L653</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  ,  ,  );


<P> --ZC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at LABCELL_X24_Y8_N48
<P><A NAME="ZC1L609">ZC1L609</A> = ( !<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (!<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & (!<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & <A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A>))) ) ) );


<P> --ZC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X12_Y5_N28
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[5]">ZC1_D_iw[5]</A> = DFFEAS(<A HREF="#ZC1L642">ZC1L642</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  ,  ,  );


<P> --ZC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at LABCELL_X18_Y7_N0
<P><A NAME="ZC1L594">ZC1L594</A> = ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & (<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & <A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>))) ) ) );


<P> --ZC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at LABCELL_X24_Y8_N9
<P><A NAME="ZC1L610">ZC1L610</A> = ( !<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( <A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & ( (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (!<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A>))) ) ) );


<P> --ZC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at LABCELL_X24_Y5_N3
<P><A NAME="ZC1L212">ZC1L212</A> = ( !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> ) );


<P> --ZC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at MLABCELL_X21_Y6_N30
<P><A NAME="ZC1L234">ZC1L234</A> = ( <A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & ( <A HREF="#ZC1L594">ZC1L594</A> & ( (<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & (!<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A>)) ) ) );


<P> --ZC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X21_Y6_N4
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> = DFFEAS(<A HREF="#ZC1L248">ZC1L248</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~0 at MLABCELL_X25_Y7_N51
<P><A NAME="ZC1L456">ZC1L456</A> = ( <A HREF="#ZC1_E_shift_rot_result[3]">ZC1_E_shift_rot_result[3]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZC1_E_shift_rot_result[5]">ZC1_E_shift_rot_result[5]</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[3]">ZC1_E_shift_rot_result[3]</A> & ( (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1_E_shift_rot_result[5]">ZC1_E_shift_rot_result[5]</A>) ) );


<P> --ZC1L306 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at LABCELL_X24_Y6_N9
<P><A NAME="ZC1L306">ZC1L306</A> = ( <A HREF="#ZC1L594">ZC1L594</A> & ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> ) ) # ( !<A HREF="#ZC1L594">ZC1L594</A> & ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> ) );


<P> --ZC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at LABCELL_X24_Y8_N39
<P><A NAME="ZC1L611">ZC1L611</A> = ( <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & (!<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & (!<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & !<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A>))) ) ) );


<P> --ZC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at LABCELL_X18_Y5_N45
<P><A NAME="ZC1L595">ZC1L595</A> = ( <A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & ( !<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & (!<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & !<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A>))) ) ) );


<P> --ZC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at LABCELL_X18_Y7_N54
<P><A NAME="ZC1L596">ZC1L596</A> = ( !<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ( <A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & ( (!<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & (!<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & !<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A>))) ) ) );


<P> --ZC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at LABCELL_X18_Y7_N24
<P><A NAME="ZC1L597">ZC1L597</A> = ( <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( !<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & ( (<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & (!<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & !<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>))) ) ) );


<P> --ZC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at LABCELL_X19_Y5_N0
<P><A NAME="ZC1L598">ZC1L598</A> = ( !<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( <A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ( (<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & (!<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & (!<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & !<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>))) ) ) );


<P> --ZC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at LABCELL_X18_Y5_N42
<P><A NAME="ZC1L599">ZC1L599</A> = ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( !<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & ( (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & (!<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & (!<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & !<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>))) ) ) );


<P> --ZC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at LABCELL_X18_Y5_N24
<P><A NAME="ZC1L600">ZC1L600</A> = ( !<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( <A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & ( (!<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & (!<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & (!<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & !<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>))) ) ) );


<P> --ZC1L304 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at LABCELL_X27_Y9_N6
<P><A NAME="ZC1L304">ZC1L304</A> = ( <A HREF="#ZC1L306">ZC1L306</A> ) # ( !<A HREF="#ZC1L306">ZC1L306</A> & ( <A HREF="#ZC1L203">ZC1L203</A> ) );


<P> --ZC1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at LABCELL_X24_Y6_N54
<P><A NAME="ZC1L305">ZC1L305</A> = ( <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>) # (<A HREF="#ZC1L594">ZC1L594</A>) ) ) # ( !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( (!<A HREF="#ZC1L594">ZC1L594</A> & <A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>) ) );


<P> --ZC1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at LABCELL_X27_Y9_N15
<P><A NAME="ZC1L303">ZC1L303</A> = ( <A HREF="#ZC1L305">ZC1L305</A> & ( <A HREF="#ZC1L203">ZC1L203</A> ) ) # ( !<A HREF="#ZC1L305">ZC1L305</A> & ( <A HREF="#ZC1L203">ZC1L203</A> ) ) # ( <A HREF="#ZC1L305">ZC1L305</A> & ( !<A HREF="#ZC1L203">ZC1L203</A> ) );


<P> --ZC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X24_Y5_N44
<P> --register power-up is low

<P><A NAME="ZC1_E_valid_from_R">ZC1_E_valid_from_R</A> = DFFEAS(<A HREF="#ZC1L593">ZC1L593</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X18_Y5_N31
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_br">ZC1_R_ctrl_br</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1L712">ZC1L712</A>,  ,  , VCC);


<P> --ZC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X19_Y7_N43
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_retaddr">ZC1_R_ctrl_retaddr</A> = DFFEAS(<A HREF="#ZC1L243">ZC1L243</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L759 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at LABCELL_X24_Y5_N39
<P><A NAME="ZC1L759">ZC1L759</A> = ( <A HREF="#ZC1_R_valid">ZC1_R_valid</A> & ( ((<A HREF="#ZC1_R_ctrl_br">ZC1_R_ctrl_br</A> & <A HREF="#ZC1_E_valid_from_R">ZC1_E_valid_from_R</A>)) # (<A HREF="#ZC1_R_ctrl_retaddr">ZC1_R_ctrl_retaddr</A>) ) ) # ( !<A HREF="#ZC1_R_valid">ZC1_R_valid</A> & ( (<A HREF="#ZC1_R_ctrl_br">ZC1_R_ctrl_br</A> & <A HREF="#ZC1_E_valid_from_R">ZC1_E_valid_from_R</A>) ) );


<P> --ZC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X19_Y5_N25
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_jmp_direct">ZC1_R_ctrl_jmp_direct</A> = DFFEAS(<A HREF="#ZC1L231">ZC1L231</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L760 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at MLABCELL_X21_Y5_N45
<P><A NAME="ZC1L760">ZC1L760</A> = ( <A HREF="#ZC1_R_ctrl_jmp_direct">ZC1_R_ctrl_jmp_direct</A> & ( <A HREF="#ZC1_E_valid_from_R">ZC1_E_valid_from_R</A> ) );


<P> --ZC1L746 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~2 at MLABCELL_X25_Y7_N57
<P><A NAME="ZC1L746">ZC1L746</A> = ( <A HREF="#ZC1L2">ZC1L2</A> & ( ((!<A HREF="#ZC1L760">ZC1L760</A> & (<A HREF="#FD1_q_b[4]">FD1_q_b[4]</A>)) # (<A HREF="#ZC1L760">ZC1L760</A> & ((<A HREF="#ZC1_D_iw[8]">ZC1_D_iw[8]</A>)))) # (<A HREF="#ZC1L759">ZC1L759</A>) ) ) # ( !<A HREF="#ZC1L2">ZC1L2</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & ((!<A HREF="#ZC1L760">ZC1L760</A> & (<A HREF="#FD1_q_b[4]">FD1_q_b[4]</A>)) # (<A HREF="#ZC1L760">ZC1L760</A> & ((<A HREF="#ZC1_D_iw[8]">ZC1_D_iw[8]</A>))))) ) );


<P> --ZC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X18_Y5_N17
<P> --register power-up is low

<P><A NAME="ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> = DFFEAS(<A HREF="#ZC1L785">ZC1L785</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X23_Y8_N47
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_src_imm5_shift_rot">ZC1_R_ctrl_src_imm5_shift_rot</A> = DFFEAS(<A HREF="#ZC1L253">ZC1L253</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L783 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at LABCELL_X23_Y8_N42
<P><A NAME="ZC1L783">ZC1L783</A> = (!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & !<A HREF="#ZC1_R_ctrl_src_imm5_shift_rot">ZC1_R_ctrl_src_imm5_shift_rot</A>);


<P> --ZC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X19_Y5_N7
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> = DFFEAS(<A HREF="#ZC1L224">ZC1L224</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X19_Y7_N13
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_force_src2_zero">ZC1_R_ctrl_force_src2_zero</A> = DFFEAS(<A HREF="#ZC1L223">ZC1L223</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L782 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1 at LABCELL_X23_Y8_N39
<P><A NAME="ZC1L782">ZC1L782</A> = ( !<A HREF="#ZC1_R_ctrl_force_src2_zero">ZC1_R_ctrl_force_src2_zero</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZC1L783">ZC1L783</A> & (<A HREF="#ZC1_D_iw[10]">ZC1_D_iw[10]</A>)) # (<A HREF="#ZC1L783">ZC1L783</A> & ((<A HREF="#FD2_q_b[4]">FD2_q_b[4]</A>))))) ) );


<P> --ZC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X22_Y4_N43
<P> --register power-up is low

<P><A NAME="ZC1_E_alu_sub">ZC1_E_alu_sub</A> = DFFEAS(<A HREF="#ZC1L347">ZC1L347</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at LABCELL_X24_Y8_N42
<P><A NAME="ZC1L612">ZC1L612</A> = ( <A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & ( !<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (!<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A>))) ) ) );


<P> --ZC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at MLABCELL_X21_Y6_N51
<P><A NAME="ZC1_D_op_rdctl">ZC1_D_op_rdctl</A> = ( <A HREF="#ZC1L612">ZC1L612</A> & ( <A HREF="#ZC1L594">ZC1L594</A> ) );


<P> --ZC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at LABCELL_X22_Y4_N30
<P><A NAME="ZC1L613">ZC1L613</A> = ( !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (!<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>))) ) ) );


<P> --ZC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at LABCELL_X27_Y7_N42
<P><A NAME="ZC1L614">ZC1L614</A> = ( !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A>))) ) ) );


<P> --ZC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at LABCELL_X18_Y5_N21
<P><A NAME="ZC1L209">ZC1L209</A> = ( <A HREF="#ZC1L614">ZC1L614</A> & ( <A HREF="#ZC1L594">ZC1L594</A> ) ) # ( !<A HREF="#ZC1L614">ZC1L614</A> & ( (<A HREF="#ZC1L594">ZC1L594</A> & ((<A HREF="#ZC1L204">ZC1L204</A>) # (<A HREF="#ZC1L613">ZC1L613</A>))) ) );


<P> --ZC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at LABCELL_X18_Y7_N33
<P><A NAME="ZC1L601">ZC1L601</A> = ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (!<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & (!<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & <A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A>))) ) ) );


<P> --ZC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at LABCELL_X18_Y5_N27
<P><A NAME="ZC1L602">ZC1L602</A> = ( !<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( (!<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & (!<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & !<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A>))) ) ) );


<P> --ZC1L712 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at LABCELL_X18_Y5_N33
<P><A NAME="ZC1L712">ZC1L712</A> = ( <A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & ( !<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & ( (<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & (<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ((!<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A>) # (!<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A>)))) ) ) ) # ( !<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & ( !<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & ( (<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A>) ) ) );


<P> --ZC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at LABCELL_X18_Y5_N3
<P><A NAME="ZC1L210">ZC1L210</A> = ( !<A HREF="#ZC1L712">ZC1L712</A> & ( (!<A HREF="#ZC1L602">ZC1L602</A> & !<A HREF="#ZC1L596">ZC1L596</A>) ) );


<P> --ZC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2 at LABCELL_X18_Y5_N48
<P><A NAME="ZC1L211">ZC1L211</A> = ( <A HREF="#ZC1L210">ZC1L210</A> & ( <A HREF="#ZC1L599">ZC1L599</A> ) ) # ( !<A HREF="#ZC1L210">ZC1L210</A> & ( <A HREF="#ZC1L599">ZC1L599</A> ) ) # ( <A HREF="#ZC1L210">ZC1L210</A> & ( !<A HREF="#ZC1L599">ZC1L599</A> & ( (((<A HREF="#ZC1L595">ZC1L595</A>) # (<A HREF="#ZC1L600">ZC1L600</A>)) # (<A HREF="#ZC1L601">ZC1L601</A>)) # (<A HREF="#ZC1L209">ZC1L209</A>) ) ) ) # ( !<A HREF="#ZC1L210">ZC1L210</A> & ( !<A HREF="#ZC1L599">ZC1L599</A> ) );


<P> --ZC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~1 at MLABCELL_X25_Y7_N18
<P><A NAME="ZC1L462">ZC1L462</A> = (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZC1_E_shift_rot_result[9]">ZC1_E_shift_rot_result[9]</A>)) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZC1_E_shift_rot_result[11]">ZC1_E_shift_rot_result[11]</A>)));


<P> --ZC1L752 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~3 at LABCELL_X27_Y7_N54
<P><A NAME="ZC1L752">ZC1L752</A> = ( <A HREF="#FD1_q_b[10]">FD1_q_b[10]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & ((!<A HREF="#ZC1L760">ZC1L760</A>) # ((<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>)))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L6">ZC1L6</A>)))) ) ) # ( !<A HREF="#FD1_q_b[10]">FD1_q_b[10]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & (<A HREF="#ZC1L760">ZC1L760</A> & (<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L6">ZC1L6</A>)))) ) );


<P> --ZC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~0 at LABCELL_X23_Y8_N15
<P><A NAME="ZC1L561">ZC1L561</A> = ( <A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> ) # ( !<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ( (<A HREF="#ZC1_R_ctrl_src_imm5_shift_rot">ZC1_R_ctrl_src_imm5_shift_rot</A>) # (<A HREF="#ZC1_R_ctrl_force_src2_zero">ZC1_R_ctrl_force_src2_zero</A>) ) );


<P> --ZC1L464 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~2 at MLABCELL_X25_Y7_N12
<P><A NAME="ZC1L464">ZC1L464</A> = ( <A HREF="#ZC1_E_shift_rot_result[13]">ZC1_E_shift_rot_result[13]</A> & ( (<A HREF="#ZC1_E_shift_rot_result[11]">ZC1_E_shift_rot_result[11]</A>) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[13]">ZC1_E_shift_rot_result[13]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1_E_shift_rot_result[11]">ZC1_E_shift_rot_result[11]</A>) ) );


<P> --ZC1L754 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~4 at LABCELL_X27_Y7_N57
<P><A NAME="ZC1L754">ZC1L754</A> = ( <A HREF="#FD1_q_b[12]">FD1_q_b[12]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & ((!<A HREF="#ZC1L760">ZC1L760</A>) # ((<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A>)))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L10">ZC1L10</A>)))) ) ) # ( !<A HREF="#FD1_q_b[12]">FD1_q_b[12]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & (<A HREF="#ZC1L760">ZC1L760</A> & ((<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A>)))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L10">ZC1L10</A>)))) ) );


<P> --ZC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X16_Y8_N37
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[18]">ZC1_D_iw[18]</A> = DFFEAS(<A HREF="#ZC1L655">ZC1L655</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  ,  ,  );


<P> --ZC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~3 at MLABCELL_X25_Y7_N9
<P><A NAME="ZC1L461">ZC1L461</A> = ( <A HREF="#ZC1_E_shift_rot_result[10]">ZC1_E_shift_rot_result[10]</A> & ( (<A HREF="#ZC1_E_shift_rot_result[8]">ZC1_E_shift_rot_result[8]</A>) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[10]">ZC1_E_shift_rot_result[10]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1_E_shift_rot_result[8]">ZC1_E_shift_rot_result[8]</A>) ) );


<P> --ZC1L751 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~5 at LABCELL_X27_Y7_N12
<P><A NAME="ZC1L751">ZC1L751</A> = ( <A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#FD1_q_b[9]">FD1_q_b[9]</A>)) # (<A HREF="#ZC1L760">ZC1L760</A>))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L14">ZC1L14</A>)))) ) ) # ( !<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & (!<A HREF="#ZC1L760">ZC1L760</A> & (<A HREF="#FD1_q_b[9]">FD1_q_b[9]</A>))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L14">ZC1L14</A>)))) ) );


<P> --ZC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~4 at MLABCELL_X25_Y7_N3
<P><A NAME="ZC1L460">ZC1L460</A> = (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZC1_E_shift_rot_result[7]">ZC1_E_shift_rot_result[7]</A>))) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZC1_E_shift_rot_result[9]">ZC1_E_shift_rot_result[9]</A>));


<P> --ZC1L750 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~6 at LABCELL_X27_Y7_N15
<P><A NAME="ZC1L750">ZC1L750</A> = ( <A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#FD1_q_b[8]">FD1_q_b[8]</A>)) # (<A HREF="#ZC1L760">ZC1L760</A>))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L18">ZC1L18</A>)))) ) ) # ( !<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & (!<A HREF="#ZC1L760">ZC1L760</A> & (<A HREF="#FD1_q_b[8]">FD1_q_b[8]</A>))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L18">ZC1L18</A>)))) ) );


<P> --ZC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~5 at MLABCELL_X25_Y7_N0
<P><A NAME="ZC1L459">ZC1L459</A> = (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZC1_E_shift_rot_result[6]">ZC1_E_shift_rot_result[6]</A>))) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZC1_E_shift_rot_result[8]">ZC1_E_shift_rot_result[8]</A>));


<P> --ZC1L749 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~7 at LABCELL_X27_Y7_N24
<P><A NAME="ZC1L749">ZC1L749</A> = ( <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#FD1_q_b[7]">FD1_q_b[7]</A>)) # (<A HREF="#ZC1L760">ZC1L760</A>))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L22">ZC1L22</A>)))) ) ) # ( !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & (!<A HREF="#ZC1L760">ZC1L760</A> & (<A HREF="#FD1_q_b[7]">FD1_q_b[7]</A>))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L22">ZC1L22</A>)))) ) );


<P> --ZC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~6 at MLABCELL_X25_Y7_N30
<P><A NAME="ZC1L457">ZC1L457</A> = ( <A HREF="#ZC1_E_shift_rot_result[4]">ZC1_E_shift_rot_result[4]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZC1_E_shift_rot_result[6]">ZC1_E_shift_rot_result[6]</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[4]">ZC1_E_shift_rot_result[4]</A> & ( (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1_E_shift_rot_result[6]">ZC1_E_shift_rot_result[6]</A>) ) );


<P> --ZC1L747 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~8 at LABCELL_X27_Y7_N27
<P><A NAME="ZC1L747">ZC1L747</A> = ( <A HREF="#FD1_q_b[5]">FD1_q_b[5]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & ((!<A HREF="#ZC1L760">ZC1L760</A>) # ((<A HREF="#ZC1L280Q">ZC1L280Q</A>)))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L26">ZC1L26</A>)))) ) ) # ( !<A HREF="#FD1_q_b[5]">FD1_q_b[5]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & (<A HREF="#ZC1L760">ZC1L760</A> & (<A HREF="#ZC1L280Q">ZC1L280Q</A>))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L26">ZC1L26</A>)))) ) );


<P> --ZC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~7 at MLABCELL_X25_Y7_N33
<P><A NAME="ZC1L458">ZC1L458</A> = ( <A HREF="#ZC1_E_shift_rot_result[5]">ZC1_E_shift_rot_result[5]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZC1L417Q">ZC1L417Q</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[5]">ZC1_E_shift_rot_result[5]</A> & ( (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1L417Q">ZC1L417Q</A>) ) );


<P> --ZC1L748 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~9 at MLABCELL_X25_Y7_N36
<P><A NAME="ZC1L748">ZC1L748</A> = ( <A HREF="#ZC1_D_iw[10]">ZC1_D_iw[10]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#FD1_q_b[6]">FD1_q_b[6]</A>)) # (<A HREF="#ZC1L760">ZC1L760</A>))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L30">ZC1L30</A>)))) ) ) # ( !<A HREF="#ZC1_D_iw[10]">ZC1_D_iw[10]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & (!<A HREF="#ZC1L760">ZC1L760</A> & (<A HREF="#FD1_q_b[6]">FD1_q_b[6]</A>))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L30">ZC1L30</A>)))) ) );


<P> --ZC1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~8 at MLABCELL_X25_Y7_N21
<P><A NAME="ZC1L463">ZC1L463</A> = ( <A HREF="#ZC1_E_shift_rot_result[10]">ZC1_E_shift_rot_result[10]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZC1_E_shift_rot_result[12]">ZC1_E_shift_rot_result[12]</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[10]">ZC1_E_shift_rot_result[10]</A> & ( (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1_E_shift_rot_result[12]">ZC1_E_shift_rot_result[12]</A>) ) );


<P> --ZC1L753 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~10 at MLABCELL_X25_Y7_N39
<P><A NAME="ZC1L753">ZC1L753</A> = ( <A HREF="#FD1_q_b[11]">FD1_q_b[11]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & ((!<A HREF="#ZC1L760">ZC1L760</A>) # ((<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A>)))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L34">ZC1L34</A>)))) ) ) # ( !<A HREF="#FD1_q_b[11]">FD1_q_b[11]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & (<A HREF="#ZC1L760">ZC1L760</A> & ((<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A>)))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L34">ZC1L34</A>)))) ) );


<P> --ZC1L465 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~9 at MLABCELL_X25_Y7_N15
<P><A NAME="ZC1L465">ZC1L465</A> = ( <A HREF="#ZC1L427Q">ZC1L427Q</A> & ( (<A HREF="#ZC1_E_shift_rot_result[12]">ZC1_E_shift_rot_result[12]</A>) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZC1L427Q">ZC1L427Q</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1_E_shift_rot_result[12]">ZC1_E_shift_rot_result[12]</A>) ) );


<P> --ZC1L755 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~11 at LABCELL_X22_Y8_N48
<P><A NAME="ZC1L755">ZC1L755</A> = ( <A HREF="#FD1_q_b[13]">FD1_q_b[13]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & ((!<A HREF="#ZC1L760">ZC1L760</A>) # ((<A HREF="#ZC1_D_iw[17]">ZC1_D_iw[17]</A>)))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L38">ZC1L38</A>)))) ) ) # ( !<A HREF="#FD1_q_b[13]">FD1_q_b[13]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & (<A HREF="#ZC1L760">ZC1L760</A> & (<A HREF="#ZC1_D_iw[17]">ZC1_D_iw[17]</A>))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L38">ZC1L38</A>)))) ) );


<P> --ZC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X12_Y8_N31
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[19]">ZC1_D_iw[19]</A> = DFFEAS(<A HREF="#ZC1L656">ZC1L656</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  ,  ,  );


<P> --ZC1L466 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~10 at MLABCELL_X25_Y7_N24
<P><A NAME="ZC1L466">ZC1L466</A> = ( <A HREF="#ZC1_E_shift_rot_result[13]">ZC1_E_shift_rot_result[13]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZC1_E_shift_rot_result[15]">ZC1_E_shift_rot_result[15]</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[13]">ZC1_E_shift_rot_result[13]</A> & ( (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1_E_shift_rot_result[15]">ZC1_E_shift_rot_result[15]</A>) ) );


<P> --ZC1L756 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~12 at MLABCELL_X25_Y7_N54
<P><A NAME="ZC1L756">ZC1L756</A> = ( <A HREF="#ZC1L42">ZC1L42</A> & ( ((!<A HREF="#ZC1L760">ZC1L760</A> & ((<A HREF="#FD1_q_b[14]">FD1_q_b[14]</A>))) # (<A HREF="#ZC1L760">ZC1L760</A> & (<A HREF="#ZC1_D_iw[18]">ZC1_D_iw[18]</A>))) # (<A HREF="#ZC1L759">ZC1L759</A>) ) ) # ( !<A HREF="#ZC1L42">ZC1L42</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & ((!<A HREF="#ZC1L760">ZC1L760</A> & ((<A HREF="#FD1_q_b[14]">FD1_q_b[14]</A>))) # (<A HREF="#ZC1L760">ZC1L760</A> & (<A HREF="#ZC1_D_iw[18]">ZC1_D_iw[18]</A>)))) ) );


<P> --ZC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X19_Y8_N22
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[20]">ZC1_D_iw[20]</A> = DFFEAS(<A HREF="#ZC1L657">ZC1L657</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  ,  ,  );


<P> --ZC1L467 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~11 at MLABCELL_X25_Y7_N27
<P><A NAME="ZC1L467">ZC1L467</A> = ( <A HREF="#ZC1L427Q">ZC1L427Q</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZC1_E_shift_rot_result[16]">ZC1_E_shift_rot_result[16]</A>) ) ) # ( !<A HREF="#ZC1L427Q">ZC1L427Q</A> & ( (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1_E_shift_rot_result[16]">ZC1_E_shift_rot_result[16]</A>) ) );


<P> --ZC1L757 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~13 at MLABCELL_X25_Y7_N45
<P><A NAME="ZC1L757">ZC1L757</A> = ( <A HREF="#ZC1L46">ZC1L46</A> & ( ((!<A HREF="#ZC1L760">ZC1L760</A> & (<A HREF="#FD1_q_b[15]">FD1_q_b[15]</A>)) # (<A HREF="#ZC1L760">ZC1L760</A> & ((<A HREF="#ZC1_D_iw[19]">ZC1_D_iw[19]</A>)))) # (<A HREF="#ZC1L759">ZC1L759</A>) ) ) # ( !<A HREF="#ZC1L46">ZC1L46</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & ((!<A HREF="#ZC1L760">ZC1L760</A> & (<A HREF="#FD1_q_b[15]">FD1_q_b[15]</A>)) # (<A HREF="#ZC1L760">ZC1L760</A> & ((<A HREF="#ZC1_D_iw[19]">ZC1_D_iw[19]</A>))))) ) );


<P> --ZC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X19_Y8_N16
<P> --register power-up is low

<P><A NAME="ZC1_D_iw[21]">ZC1_D_iw[21]</A> = DFFEAS(<A HREF="#ZC1L658">ZC1L658</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  ,  ,  );


<P> --ZC1L468 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~12 at LABCELL_X24_Y5_N51
<P><A NAME="ZC1L468">ZC1L468</A> = ( <A HREF="#ZC1L429Q">ZC1L429Q</A> & ( <A HREF="#ZC1L432Q">ZC1L432Q</A> ) ) # ( !<A HREF="#ZC1L429Q">ZC1L429Q</A> & ( <A HREF="#ZC1L432Q">ZC1L432Q</A> & ( <A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> ) ) ) # ( <A HREF="#ZC1L429Q">ZC1L429Q</A> & ( !<A HREF="#ZC1L432Q">ZC1L432Q</A> & ( !<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> ) ) );


<P> --ZC1L758 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~14 at LABCELL_X27_Y9_N42
<P><A NAME="ZC1L758">ZC1L758</A> = ( <A HREF="#ZC1L50">ZC1L50</A> & ( <A HREF="#FD1_q_b[16]">FD1_q_b[16]</A> & ( ((!<A HREF="#ZC1L760">ZC1L760</A>) # (<A HREF="#ZC1_D_iw[20]">ZC1_D_iw[20]</A>)) # (<A HREF="#ZC1L759">ZC1L759</A>) ) ) ) # ( !<A HREF="#ZC1L50">ZC1L50</A> & ( <A HREF="#FD1_q_b[16]">FD1_q_b[16]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & ((!<A HREF="#ZC1L760">ZC1L760</A>) # (<A HREF="#ZC1_D_iw[20]">ZC1_D_iw[20]</A>))) ) ) ) # ( <A HREF="#ZC1L50">ZC1L50</A> & ( !<A HREF="#FD1_q_b[16]">FD1_q_b[16]</A> & ( ((<A HREF="#ZC1L760">ZC1L760</A> & <A HREF="#ZC1_D_iw[20]">ZC1_D_iw[20]</A>)) # (<A HREF="#ZC1L759">ZC1L759</A>) ) ) ) # ( !<A HREF="#ZC1L50">ZC1L50</A> & ( !<A HREF="#FD1_q_b[16]">FD1_q_b[16]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & (<A HREF="#ZC1L760">ZC1L760</A> & <A HREF="#ZC1_D_iw[20]">ZC1_D_iw[20]</A>)) ) ) );


<P> --ZC1L761 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0 at LABCELL_X27_Y8_N0
<P><A NAME="ZC1L761">ZC1L761</A> = ( <A HREF="#FD2_q_b[16]">FD2_q_b[16]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>)) # (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>))) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZC1_D_iw[6]">ZC1_D_iw[6]</A>)))) ) ) # ( !<A HREF="#FD2_q_b[16]">FD2_q_b[16]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A> & ((<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>)))) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZC1_D_iw[6]">ZC1_D_iw[6]</A>)))) ) );


<P> --ZC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X18_Y5_N13
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_unsigned_lo_imm16">ZC1_R_ctrl_unsigned_lo_imm16</A> = DFFEAS(<A HREF="#ZC1L257">ZC1L257</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L777 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at LABCELL_X23_Y8_N18
<P><A NAME="ZC1L777">ZC1L777</A> = ( <A HREF="#ZC1_R_ctrl_force_src2_zero">ZC1_R_ctrl_force_src2_zero</A> ) # ( !<A HREF="#ZC1_R_ctrl_force_src2_zero">ZC1_R_ctrl_force_src2_zero</A> & ( <A HREF="#ZC1_R_ctrl_unsigned_lo_imm16">ZC1_R_ctrl_unsigned_lo_imm16</A> ) );


<P> --ZC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~13 at MLABCELL_X25_Y7_N6
<P><A NAME="ZC1L454">ZC1L454</A> = ( <A HREF="#ZC1_E_shift_rot_result[3]">ZC1_E_shift_rot_result[3]</A> & ( (<A HREF="#ZC1_E_shift_rot_result[1]">ZC1_E_shift_rot_result[1]</A>) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[3]">ZC1_E_shift_rot_result[3]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1_E_shift_rot_result[1]">ZC1_E_shift_rot_result[1]</A>) ) );


<P> --ZC1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~15 at MLABCELL_X25_Y7_N42
<P><A NAME="ZC1L744">ZC1L744</A> = ( <A HREF="#ZC1_D_iw[6]">ZC1_D_iw[6]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#FD1_q_b[2]">FD1_q_b[2]</A>)) # (<A HREF="#ZC1L760">ZC1L760</A>))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L54">ZC1L54</A>)))) ) ) # ( !<A HREF="#ZC1_D_iw[6]">ZC1_D_iw[6]</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & (!<A HREF="#ZC1L760">ZC1L760</A> & ((<A HREF="#FD1_q_b[2]">FD1_q_b[2]</A>)))) # (<A HREF="#ZC1L759">ZC1L759</A> & (((<A HREF="#ZC1L54">ZC1L54</A>)))) ) );


<P> --ZC1L780 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2 at LABCELL_X23_Y8_N30
<P><A NAME="ZC1L780">ZC1L780</A> = ( !<A HREF="#ZC1_R_ctrl_force_src2_zero">ZC1_R_ctrl_force_src2_zero</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZC1L783">ZC1L783</A> & (<A HREF="#ZC1_D_iw[8]">ZC1_D_iw[8]</A>)) # (<A HREF="#ZC1L783">ZC1L783</A> & ((<A HREF="#FD2_q_b[2]">FD2_q_b[2]</A>))))) ) );


<P> --ZC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~14 at MLABCELL_X25_Y7_N48
<P><A NAME="ZC1L455">ZC1L455</A> = ( <A HREF="#ZC1_E_shift_rot_result[4]">ZC1_E_shift_rot_result[4]</A> & ( (<A HREF="#ZC1_E_shift_rot_result[2]">ZC1_E_shift_rot_result[2]</A>) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[4]">ZC1_E_shift_rot_result[4]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1_E_shift_rot_result[2]">ZC1_E_shift_rot_result[2]</A>) ) );


<P> --ZC1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~16 at LABCELL_X22_Y8_N51
<P><A NAME="ZC1L745">ZC1L745</A> = ( <A HREF="#ZC1L58">ZC1L58</A> & ( ((!<A HREF="#ZC1L760">ZC1L760</A> & ((<A HREF="#FD1_q_b[3]">FD1_q_b[3]</A>))) # (<A HREF="#ZC1L760">ZC1L760</A> & (<A HREF="#ZC1_D_iw[7]">ZC1_D_iw[7]</A>))) # (<A HREF="#ZC1L759">ZC1L759</A>) ) ) # ( !<A HREF="#ZC1L58">ZC1L58</A> & ( (!<A HREF="#ZC1L759">ZC1L759</A> & ((!<A HREF="#ZC1L760">ZC1L760</A> & ((<A HREF="#FD1_q_b[3]">FD1_q_b[3]</A>))) # (<A HREF="#ZC1L760">ZC1L760</A> & (<A HREF="#ZC1_D_iw[7]">ZC1_D_iw[7]</A>)))) ) );


<P> --ZC1L781 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~3 at LABCELL_X23_Y8_N33
<P><A NAME="ZC1L781">ZC1L781</A> = ( !<A HREF="#ZC1_R_ctrl_force_src2_zero">ZC1_R_ctrl_force_src2_zero</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZC1L783">ZC1L783</A> & (<A HREF="#ZC1L280Q">ZC1L280Q</A>)) # (<A HREF="#ZC1L783">ZC1L783</A> & ((<A HREF="#FD2_q_b[3]">FD2_q_b[3]</A>))))) ) );


<P> --ZC1_W_control_rd_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1] at FF_X22_Y8_N28
<P> --register power-up is low

<P><A NAME="ZC1_W_control_rd_data[1]">ZC1_W_control_rd_data[1]</A> = DFFEAS(<A HREF="#ZC1L352">ZC1L352</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L852 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0 at LABCELL_X22_Y6_N54
<P><A NAME="ZC1L852">ZC1L852</A> = ( <A HREF="#ZC1_W_control_rd_data[1]">ZC1_W_control_rd_data[1]</A> & ( <A HREF="#ZC1_av_ld_byte0_data[1]">ZC1_av_ld_byte0_data[1]</A> & ( ((!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ((<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A>) # (<A HREF="#ZC1_W_alu_result[1]">ZC1_W_alu_result[1]</A>)))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#ZC1_W_control_rd_data[1]">ZC1_W_control_rd_data[1]</A> & ( <A HREF="#ZC1_av_ld_byte0_data[1]">ZC1_av_ld_byte0_data[1]</A> & ( ((<A HREF="#ZC1_W_alu_result[1]">ZC1_W_alu_result[1]</A> & (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & !<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A>))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>) ) ) ) # ( <A HREF="#ZC1_W_control_rd_data[1]">ZC1_W_control_rd_data[1]</A> & ( !<A HREF="#ZC1_av_ld_byte0_data[1]">ZC1_av_ld_byte0_data[1]</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ((<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A>) # (<A HREF="#ZC1_W_alu_result[1]">ZC1_W_alu_result[1]</A>)))) ) ) ) # ( !<A HREF="#ZC1_W_control_rd_data[1]">ZC1_W_control_rd_data[1]</A> & ( !<A HREF="#ZC1_av_ld_byte0_data[1]">ZC1_av_ld_byte0_data[1]</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (<A HREF="#ZC1_W_alu_result[1]">ZC1_W_alu_result[1]</A> & (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & !<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A>))) ) ) );


<P> --ZC1L853 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1 at LABCELL_X22_Y6_N27
<P><A NAME="ZC1L853">ZC1L853</A> = ( <A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ( (<A HREF="#ZC1_av_ld_byte0_data[2]">ZC1_av_ld_byte0_data[2]</A> & <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ( (<A HREF="#ZC1_av_ld_byte0_data[2]">ZC1_av_ld_byte0_data[2]</A> & <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>) ) ) ) # ( <A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ( (<A HREF="#ZC1_av_ld_byte0_data[2]">ZC1_av_ld_byte0_data[2]</A> & <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ((<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A>))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (<A HREF="#ZC1_av_ld_byte0_data[2]">ZC1_av_ld_byte0_data[2]</A>)) ) ) );


<P> --ZC1L854 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2 at LABCELL_X18_Y6_N57
<P><A NAME="ZC1L854">ZC1L854</A> = ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( <A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & ( <A HREF="#ZC1_av_ld_byte0_data[3]">ZC1_av_ld_byte0_data[3]</A> ) ) ) # ( !<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( <A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & ( (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & !<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A>) ) ) ) # ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( !<A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & ( <A HREF="#ZC1_av_ld_byte0_data[3]">ZC1_av_ld_byte0_data[3]</A> ) ) );


<P> --ZC1L855 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3 at LABCELL_X23_Y7_N42
<P><A NAME="ZC1L855">ZC1L855</A> = ( <A HREF="#ZC1_av_ld_byte0_data[4]">ZC1_av_ld_byte0_data[4]</A> & ( <A HREF="#ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A> & ( ((!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A>)) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#ZC1_av_ld_byte0_data[4]">ZC1_av_ld_byte0_data[4]</A> & ( <A HREF="#ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A>)) ) ) ) # ( <A HREF="#ZC1_av_ld_byte0_data[4]">ZC1_av_ld_byte0_data[4]</A> & ( !<A HREF="#ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A> & ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> ) ) );


<P> --ZC1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4 at LABCELL_X22_Y6_N30
<P><A NAME="ZC1L856">ZC1L856</A> = ( <A HREF="#ZC1_W_alu_result[5]">ZC1_W_alu_result[5]</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A>))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (((<A HREF="#ZC1_av_ld_byte0_data[5]">ZC1_av_ld_byte0_data[5]</A>)))) ) ) # ( !<A HREF="#ZC1_W_alu_result[5]">ZC1_W_alu_result[5]</A> & ( (<A HREF="#ZC1_av_ld_byte0_data[5]">ZC1_av_ld_byte0_data[5]</A> & <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>) ) );


<P> --ZC1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5 at LABCELL_X23_Y7_N12
<P><A NAME="ZC1L857">ZC1L857</A> = ( <A HREF="#ZC1_W_alu_result[6]">ZC1_W_alu_result[6]</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & ((!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A>)))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (((<A HREF="#ZC1_av_ld_byte0_data[6]">ZC1_av_ld_byte0_data[6]</A>)))) ) ) # ( !<A HREF="#ZC1_W_alu_result[6]">ZC1_W_alu_result[6]</A> & ( (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & <A HREF="#ZC1_av_ld_byte0_data[6]">ZC1_av_ld_byte0_data[6]</A>) ) );


<P> --ZC1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6 at LABCELL_X23_Y7_N21
<P><A NAME="ZC1L858">ZC1L858</A> = ( <A HREF="#ZC1_W_alu_result[7]">ZC1_W_alu_result[7]</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A>))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (((<A HREF="#ZC1L911Q">ZC1L911Q</A>)))) ) ) # ( !<A HREF="#ZC1_W_alu_result[7]">ZC1_W_alu_result[7]</A> & ( (<A HREF="#ZC1L911Q">ZC1L911Q</A> & <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>) ) );


<P> --ZC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X15_Y8_N25
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte1_data[0]">ZC1_av_ld_byte1_data[0]</A> = DFFEAS(<A HREF="#ZC1L923">ZC1L923</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L921">ZC1L921</A>,  ,  ,  ,  );


<P> --ZC1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~7 at LABCELL_X23_Y7_N0
<P><A NAME="ZC1L859">ZC1L859</A> = ( <A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ( <A HREF="#ZC1_av_ld_byte1_data[0]">ZC1_av_ld_byte1_data[0]</A> & ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> ) ) ) # ( !<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ( <A HREF="#ZC1_av_ld_byte1_data[0]">ZC1_av_ld_byte1_data[0]</A> & ( ((!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & <A HREF="#ZC1_W_alu_result[8]">ZC1_W_alu_result[8]</A>)) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ( !<A HREF="#ZC1_av_ld_byte1_data[0]">ZC1_av_ld_byte1_data[0]</A> & ( (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & <A HREF="#ZC1_W_alu_result[8]">ZC1_W_alu_result[8]</A>)) ) ) );


<P> --VB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X9_Y6_N49
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[4]">VB4_av_readdata_pre[4]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[4]">CD1_readdata[4]</A>,  ,  , VCC);


<P> --ZB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0 at LABCELL_X10_Y6_N24
<P><A NAME="ZB2L2">ZB2L2</A> = ( <A HREF="#VB4_read_latency_shift_reg[0]">VB4_read_latency_shift_reg[0]</A> & ( (<A HREF="#SB4_mem[0][56]">SB4_mem[0][56]</A> & <A HREF="#SB4_mem[0][74]">SB4_mem[0][74]</A>) ) );


<P> --ZB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0 at LABCELL_X17_Y7_N48
<P><A NAME="ZB3L2">ZB3L2</A> = (<A HREF="#VB5L3Q">VB5L3Q</A> & (<A HREF="#SB5_mem[0][74]">SB5_mem[0][74]</A> & <A HREF="#SB5_mem[0][56]">SB5_mem[0][56]</A>));


<P> --ZC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X22_Y8_N19
<P> --register power-up is low

<P><A NAME="ZC1_W_status_reg_pie">ZC1_W_status_reg_pie</A> = DFFEAS(<A HREF="#ZC1L886">ZC1L886</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_E_valid_from_R">ZC1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --ZC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X11_Y6_N16
<P> --register power-up is low

<P><A NAME="ZC1_W_ipending_reg[0]">ZC1_W_ipending_reg[0]</A> = DFFEAS(<A HREF="#ZC1L847">ZC1L847</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req at LABCELL_X18_Y8_N33
<P><A NAME="ZC1_intr_req">ZC1_intr_req</A> = ( <A HREF="#ZC1_W_ipending_reg[0]">ZC1_W_ipending_reg[0]</A> & ( <A HREF="#ZC1_W_status_reg_pie">ZC1_W_status_reg_pie</A> ) );


<P> --ZC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X27_Y7_N46
<P> --register power-up is low

<P><A NAME="ZC1_hbreak_enabled">ZC1_hbreak_enabled</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_E_valid_from_R">ZC1_E_valid_from_R</A>, <A HREF="#ZC1L1069">ZC1L1069</A>,  ,  , VCC);


<P> --ZC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X9_Y5_N35
<P> --register power-up is low

<P><A NAME="ZC1_hbreak_pending">ZC1_hbreak_pending</A> = DFFEAS(<A HREF="#ZC1L1071">ZC1L1071</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --LD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X9_Y5_N38
<P> --register power-up is low

<P><A NAME="LD1_jtag_break">LD1_jtag_break</A> = DFFEAS(<A HREF="#LD1L4">LD1L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --ZC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X9_Y5_N8
<P> --register power-up is low

<P><A NAME="ZC1_wait_for_one_post_bret_inst">ZC1_wait_for_one_post_bret_inst</A> = DFFEAS(<A HREF="#ZC1L1082">ZC1L1082</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L1072 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at LABCELL_X9_Y5_N9
<P><A NAME="ZC1L1072">ZC1L1072</A> = ( <A HREF="#ZC1_hbreak_pending">ZC1_hbreak_pending</A> & ( (!<A HREF="#ZC1_hbreak_enabled">ZC1_hbreak_enabled</A> & ((!<A HREF="#ZC1_wait_for_one_post_bret_inst">ZC1_wait_for_one_post_bret_inst</A>) # (<A HREF="#ZC1_W_valid">ZC1_W_valid</A>))) ) ) # ( !<A HREF="#ZC1_hbreak_pending">ZC1_hbreak_pending</A> & ( (<A HREF="#LD1_jtag_break">LD1_jtag_break</A> & (!<A HREF="#ZC1_hbreak_enabled">ZC1_hbreak_enabled</A> & ((!<A HREF="#ZC1_wait_for_one_post_bret_inst">ZC1_wait_for_one_post_bret_inst</A>) # (<A HREF="#ZC1_W_valid">ZC1_W_valid</A>)))) ) );


<P> --ZC1L271 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]~0 at LABCELL_X18_Y8_N27
<P><A NAME="ZC1L271">ZC1L271</A> = ( !<A HREF="#ZC1L1072">ZC1L1072</A> & ( !<A HREF="#ZC1_intr_req">ZC1_intr_req</A> ) );


<P> --ZC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~0 at LABCELL_X19_Y8_N42
<P><A NAME="ZC1L641">ZC1L641</A> = ( <A HREF="#ZB3L2">ZB3L2</A> & ( <A HREF="#FE1_q_a[4]">FE1_q_a[4]</A> ) ) # ( !<A HREF="#ZB3L2">ZB3L2</A> & ( <A HREF="#FE1_q_a[4]">FE1_q_a[4]</A> & ( (!<A HREF="#ZC1L271">ZC1L271</A>) # ((<A HREF="#VB4_av_readdata_pre[4]">VB4_av_readdata_pre[4]</A> & <A HREF="#ZB2L2">ZB2L2</A>)) ) ) ) # ( <A HREF="#ZB3L2">ZB3L2</A> & ( !<A HREF="#FE1_q_a[4]">FE1_q_a[4]</A> & ( (!<A HREF="#ZC1L271">ZC1L271</A>) # ((<A HREF="#VB4_av_readdata_pre[4]">VB4_av_readdata_pre[4]</A> & <A HREF="#ZB2L2">ZB2L2</A>)) ) ) ) # ( !<A HREF="#ZB3L2">ZB3L2</A> & ( !<A HREF="#FE1_q_a[4]">FE1_q_a[4]</A> & ( (!<A HREF="#ZC1L271">ZC1L271</A>) # ((<A HREF="#VB4_av_readdata_pre[4]">VB4_av_readdata_pre[4]</A> & <A HREF="#ZB2L2">ZB2L2</A>)) ) ) );


<P> --ZC1L705 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at LABCELL_X13_Y6_N54
<P><A NAME="ZC1L705">ZC1L705</A> = ( <A HREF="#ZB3L2">ZB3L2</A> & ( !<A HREF="#ZC1_i_read">ZC1_i_read</A> ) ) # ( !<A HREF="#ZB3L2">ZB3L2</A> & ( (!<A HREF="#ZC1_i_read">ZC1_i_read</A> & <A HREF="#ZB2L2">ZB2L2</A>) ) );


<P> --VB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X11_Y6_N25
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[0]">VB4_av_readdata_pre[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[0]">CD1_readdata[0]</A>,  ,  , VCC);


<P> --ZC1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~1 at LABCELL_X18_Y8_N48
<P><A NAME="ZC1L637">ZC1L637</A> = ( <A HREF="#ZB3L2">ZB3L2</A> & ( !<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & ( ((<A HREF="#VB4_av_readdata_pre[0]">VB4_av_readdata_pre[0]</A> & <A HREF="#ZB2L2">ZB2L2</A>)) # (<A HREF="#FE1_q_a[0]">FE1_q_a[0]</A>) ) ) ) # ( !<A HREF="#ZB3L2">ZB3L2</A> & ( !<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & ( (<A HREF="#VB4_av_readdata_pre[0]">VB4_av_readdata_pre[0]</A> & <A HREF="#ZB2L2">ZB2L2</A>) ) ) );


<P> --VB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X11_Y6_N55
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[1]">VB4_av_readdata_pre[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[1]">CD1_readdata[1]</A>,  ,  , VCC);


<P> --ZC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~2 at LABCELL_X19_Y8_N51
<P><A NAME="ZC1L638">ZC1L638</A> = ( <A HREF="#ZB3L2">ZB3L2</A> & ( <A HREF="#ZB2L2">ZB2L2</A> & ( ((!<A HREF="#ZC1L271">ZC1L271</A>) # (<A HREF="#FE1_q_a[1]">FE1_q_a[1]</A>)) # (<A HREF="#VB4_av_readdata_pre[1]">VB4_av_readdata_pre[1]</A>) ) ) ) # ( !<A HREF="#ZB3L2">ZB3L2</A> & ( <A HREF="#ZB2L2">ZB2L2</A> & ( (!<A HREF="#ZC1L271">ZC1L271</A>) # (<A HREF="#VB4_av_readdata_pre[1]">VB4_av_readdata_pre[1]</A>) ) ) ) # ( <A HREF="#ZB3L2">ZB3L2</A> & ( !<A HREF="#ZB2L2">ZB2L2</A> & ( (!<A HREF="#ZC1L271">ZC1L271</A>) # (<A HREF="#FE1_q_a[1]">FE1_q_a[1]</A>) ) ) ) # ( !<A HREF="#ZB3L2">ZB3L2</A> & ( !<A HREF="#ZB2L2">ZB2L2</A> & ( !<A HREF="#ZC1L271">ZC1L271</A> ) ) );


<P> --VB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X9_Y6_N31
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[2]">VB4_av_readdata_pre[2]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[2]">CD1_readdata[2]</A>,  ,  , VCC);


<P> --ZC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~3 at LABCELL_X18_Y8_N21
<P><A NAME="ZC1L639">ZC1L639</A> = ( <A HREF="#ZB3L2">ZB3L2</A> & ( <A HREF="#FE1_q_a[2]">FE1_q_a[2]</A> & ( !<A HREF="#ZC1_intr_req">ZC1_intr_req</A> ) ) ) # ( !<A HREF="#ZB3L2">ZB3L2</A> & ( <A HREF="#FE1_q_a[2]">FE1_q_a[2]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (<A HREF="#ZB2L2">ZB2L2</A> & <A HREF="#VB4_av_readdata_pre[2]">VB4_av_readdata_pre[2]</A>)) ) ) ) # ( <A HREF="#ZB3L2">ZB3L2</A> & ( !<A HREF="#FE1_q_a[2]">FE1_q_a[2]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (<A HREF="#ZB2L2">ZB2L2</A> & <A HREF="#VB4_av_readdata_pre[2]">VB4_av_readdata_pre[2]</A>)) ) ) ) # ( !<A HREF="#ZB3L2">ZB3L2</A> & ( !<A HREF="#FE1_q_a[2]">FE1_q_a[2]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (<A HREF="#ZB2L2">ZB2L2</A> & <A HREF="#VB4_av_readdata_pre[2]">VB4_av_readdata_pre[2]</A>)) ) ) );


<P> --VB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X9_Y6_N1
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[3]">VB4_av_readdata_pre[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[3]">CD1_readdata[3]</A>,  ,  , VCC);


<P> --ZC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~4 at LABCELL_X19_Y8_N6
<P><A NAME="ZC1L640">ZC1L640</A> = ( <A HREF="#ZB3L2">ZB3L2</A> & ( <A HREF="#ZB2L2">ZB2L2</A> & ( ((!<A HREF="#ZC1L271">ZC1L271</A>) # (<A HREF="#VB4_av_readdata_pre[3]">VB4_av_readdata_pre[3]</A>)) # (<A HREF="#FE1_q_a[3]">FE1_q_a[3]</A>) ) ) ) # ( !<A HREF="#ZB3L2">ZB3L2</A> & ( <A HREF="#ZB2L2">ZB2L2</A> & ( (!<A HREF="#ZC1L271">ZC1L271</A>) # (<A HREF="#VB4_av_readdata_pre[3]">VB4_av_readdata_pre[3]</A>) ) ) ) # ( <A HREF="#ZB3L2">ZB3L2</A> & ( !<A HREF="#ZB2L2">ZB2L2</A> & ( (!<A HREF="#ZC1L271">ZC1L271</A>) # (<A HREF="#FE1_q_a[3]">FE1_q_a[3]</A>) ) ) ) # ( !<A HREF="#ZB3L2">ZB3L2</A> & ( !<A HREF="#ZB2L2">ZB2L2</A> & ( !<A HREF="#ZC1L271">ZC1L271</A> ) ) );


<P> --ZC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X17_Y8_N43
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte1_data[1]">ZC1_av_ld_byte1_data[1]</A> = DFFEAS(<A HREF="#ZC1L928">ZC1L928</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L921">ZC1L921</A>,  ,  ,  ,  );


<P> --ZC1L860 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~8 at LABCELL_X23_Y7_N33
<P><A NAME="ZC1L860">ZC1L860</A> = ( <A HREF="#ZC1_W_alu_result[9]">ZC1_W_alu_result[9]</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A>))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (((<A HREF="#ZC1_av_ld_byte1_data[1]">ZC1_av_ld_byte1_data[1]</A>)))) ) ) # ( !<A HREF="#ZC1_W_alu_result[9]">ZC1_W_alu_result[9]</A> & ( (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & <A HREF="#ZC1_av_ld_byte1_data[1]">ZC1_av_ld_byte1_data[1]</A>) ) );


<P> --DB1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at MLABCELL_X3_Y1_N15
<P><A NAME="DB1L50">DB1L50</A> = AMPP_FUNCTION(!<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#K1_splitter_nodes_receive_0[3]">K1_splitter_nodes_receive_0[3]</A>);


<P> --DB1L87 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at MLABCELL_X3_Y1_N48
<P><A NAME="DB1L87">DB1L87</A> = AMPP_FUNCTION(!<A HREF="#Q1_irf_reg[1][0]">Q1_irf_reg[1][0]</A>, !<A HREF="#DB1_user_saw_rvalid">DB1_user_saw_rvalid</A>, !<A HREF="#DB1_count[0]">DB1_count[0]</A>, !<A HREF="#DB1L50">DB1L50</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#DB1_td_shift[0]">DB1_td_shift[0]</A>);


<P> --DB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at LABCELL_X4_Y3_N0
<P><A NAME="DB1L76">DB1L76</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[10]">DB1_td_shift[10]</A>, !<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#DB1_rdata[7]">DB1_rdata[7]</A>);


<P> --W1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X9_Y4_N53
<P> --register power-up is low

<P><A NAME="W1_t_dav">W1_t_dav</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#MB2_b_full">MB2_b_full</A>,  ,  , VCC);


<P> --DB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X4_Y4_N14
<P> --register power-up is low

<P><A NAME="DB1_write_stalled">DB1_write_stalled</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L110">DB1L110</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#DB1L109">DB1L109</A>);


<P> --DB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at MLABCELL_X3_Y1_N12
<P><A NAME="DB1L77">DB1L77</A> = AMPP_FUNCTION(!<A HREF="#Q1_irf_reg[1][0]">Q1_irf_reg[1][0]</A>, !<A HREF="#DB1_count[1]">DB1_count[1]</A>, !<A HREF="#DB1_td_shift[9]">DB1_td_shift[9]</A>, !<A HREF="#DB1_user_saw_rvalid">DB1_user_saw_rvalid</A>, !<A HREF="#DB1_state">DB1_state</A>);


<P> --DB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X4_Y3_N52
<P> --register power-up is low

<P><A NAME="DB1_td_shift[2]">DB1_td_shift[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L79">DB1L79</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#DB1L63">DB1L63</A>);


<P> --DB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at LABCELL_X4_Y3_N48
<P><A NAME="DB1L78">DB1L78</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#Q1_irf_reg[1][0]">Q1_irf_reg[1][0]</A>, !<A HREF="#DB1L77">DB1L77</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#DB1_write_stalled">DB1_write_stalled</A>, !<A HREF="#DB1_td_shift[2]">DB1_td_shift[2]</A>);


<P> --DB1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at MLABCELL_X3_Y1_N39
<P><A NAME="DB1L18">DB1L18</A> = AMPP_FUNCTION(!<A HREF="#Q1_irf_reg[1][0]">Q1_irf_reg[1][0]</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#DB1_count[8]">DB1_count[8]</A>);


<P> --DB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X9_Y4_N23
<P> --register power-up is low

<P><A NAME="DB1_rvalid0">DB1_rvalid0</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L48">DB1L48</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --LD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X3_Y4_N8
<P> --register power-up is low

<P><A NAME="LD1_monitor_ready">LD1_monitor_ready</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#LD1L10">LD1L10</A>,  ,  , VCC);


<P> --WD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at LABCELL_X1_Y5_N3
<P><A NAME="WD1L59">WD1L59</A> = ( <A HREF="#JD1_break_readreg[1]">JD1_break_readreg[1]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#TD1_MonDReg[1]">TD1_MonDReg[1]</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[3]">WD1_sr[3]</A>)))) ) ) # ( !<A HREF="#JD1_break_readreg[1]">JD1_break_readreg[1]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#TD1_MonDReg[1]">TD1_MonDReg[1]</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[3]">WD1_sr[3]</A>)))) ) );


<P> --VD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X2_Y4_N55
<P> --register power-up is low

<P><A NAME="VD1_jdo[0]">VD1_jdo[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[0]">WD1_sr[0]</A>,  ,  , VCC);


<P> --VD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X2_Y4_N5
<P> --register power-up is low

<P><A NAME="VD1_jdo[36]">VD1_jdo[36]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[36]">WD1_sr[36]</A>,  ,  , VCC);


<P> --VD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X2_Y4_N2
<P> --register power-up is low

<P><A NAME="VD1_jdo[37]">VD1_jdo[37]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[37]">WD1_sr[37]</A>,  ,  , VCC);


<P> --VD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X3_Y5_N50
<P> --register power-up is low

<P><A NAME="VD1_ir[1]">VD1_ir[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_jxuir">VD1_jxuir</A>, <A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>,  ,  , VCC);


<P> --VD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X3_Y5_N53
<P> --register power-up is low

<P><A NAME="VD1_ir[0]">VD1_ir[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_jxuir">VD1_jxuir</A>, <A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A>,  ,  , VCC);


<P> --VD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X7_Y5_N59
<P> --register power-up is low

<P><A NAME="VD1_enable_action_strobe">VD1_enable_action_strobe</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>,  ,  , VCC);


<P> --JD1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~0 at MLABCELL_X3_Y5_N45
<P><A NAME="JD1L46">JD1L46</A> = ( !<A HREF="#VD1_ir[0]">VD1_ir[0]</A> & ( (<A HREF="#VD1_ir[1]">VD1_ir[1]</A> & <A HREF="#VD1_enable_action_strobe">VD1_enable_action_strobe</A>) ) );


<P> --JD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~1 at LABCELL_X2_Y4_N0
<P><A NAME="JD1L47">JD1L47</A> = ( !<A HREF="#VD1_jdo[37]">VD1_jdo[37]</A> & ( (!<A HREF="#VD1_jdo[36]">VD1_jdo[36]</A> & <A HREF="#JD1L46">JD1L46</A>) ) );


<P> --VD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X7_Y5_N14
<P> --register power-up is low

<P><A NAME="VD1_jdo[35]">VD1_jdo[35]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[35]">WD1_sr[35]</A>,  ,  , VCC);


<P> --VD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at MLABCELL_X3_Y5_N51
<P><A NAME="VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> = ( !<A HREF="#VD1_ir[0]">VD1_ir[0]</A> & ( (!<A HREF="#VD1_ir[1]">VD1_ir[1]</A> & (<A HREF="#VD1_jdo[35]">VD1_jdo[35]</A> & <A HREF="#VD1_enable_action_strobe">VD1_enable_action_strobe</A>)) ) );


<P> --VD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X1_Y5_N19
<P> --register power-up is low

<P><A NAME="VD1_jdo[3]">VD1_jdo[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[3]">WD1_sr[3]</A>,  ,  , VCC);


<P> --TD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X8_Y5_N7
<P> --register power-up is low

<P><A NAME="TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A> = DFFEAS(<A HREF="#TD1L140">TD1L140</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0 at LABCELL_X7_Y5_N3
<P><A NAME="TD1L119">TD1L119</A> = (<A HREF="#TD1_MonAReg[2]">TD1_MonAReg[2]</A> & (!<A HREF="#TD1_MonAReg[3]">TD1_MonAReg[3]</A> & (!<A HREF="#TD1_MonAReg[4]">TD1_MonAReg[4]</A> & !<A HREF="#TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A>)));


<P> --TD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1 at LABCELL_X2_Y4_N39
<P><A NAME="TD1L120">TD1L120</A> = ( <A HREF="#VD1_jdo[3]">VD1_jdo[3]</A> & ( (((<A HREF="#TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A> & <A HREF="#EE1_q_a[0]">EE1_q_a[0]</A>)) # (<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>)) # (<A HREF="#TD1L119">TD1L119</A>) ) ) # ( !<A HREF="#VD1_jdo[3]">VD1_jdo[3]</A> & ( (!<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & (((<A HREF="#TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A> & <A HREF="#EE1_q_a[0]">EE1_q_a[0]</A>)) # (<A HREF="#TD1L119">TD1L119</A>))) ) );


<P> --TD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X7_Y5_N8
<P> --register power-up is low

<P><A NAME="TD1_jtag_rd_d1">TD1_jtag_rd_d1</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#TD1_jtag_rd">TD1_jtag_rd</A>,  ,  , VCC);


<P> --TD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2 at LABCELL_X7_Y5_N12
<P><A NAME="TD1L50">TD1L50</A> = ( <A HREF="#TD1_jtag_rd_d1">TD1_jtag_rd_d1</A> & ( ((!<A HREF="#VD1_enable_action_strobe">VD1_enable_action_strobe</A>) # ((<A HREF="#VD1_jdo[35]">VD1_jdo[35]</A>) # (<A HREF="#VD1_ir[1]">VD1_ir[1]</A>))) # (<A HREF="#VD1_ir[0]">VD1_ir[0]</A>) ) ) # ( !<A HREF="#TD1_jtag_rd_d1">TD1_jtag_rd_d1</A> & ( (!<A HREF="#VD1_ir[0]">VD1_ir[0]</A> & (<A HREF="#VD1_enable_action_strobe">VD1_enable_action_strobe</A> & (!<A HREF="#VD1_ir[1]">VD1_ir[1]</A> & <A HREF="#VD1_jdo[35]">VD1_jdo[35]</A>))) ) );


<P> --ZC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at LABCELL_X19_Y5_N48
<P><A NAME="ZC1L603">ZC1L603</A> = ( !<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( !<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ( (!<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & (!<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & (!<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & !<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>))) ) ) );


<P> --ZC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at LABCELL_X24_Y8_N24
<P><A NAME="ZC1L615">ZC1L615</A> = ( !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( <A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & ( (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & (<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & <A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A>))) ) ) );


<P> --ZC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at LABCELL_X22_Y4_N48
<P><A NAME="ZC1L616">ZC1L616</A> = ( <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( <A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & ( (<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & (<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>))) ) ) );


<P> --ZC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X18_Y7_N57
<P><A NAME="ZC1L604">ZC1L604</A> = ( !<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & ( <A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ( (!<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & (!<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & (!<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & !<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>))) ) ) );


<P> --ZC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at LABCELL_X18_Y7_N30
<P><A NAME="ZC1L605">ZC1L605</A> = ( <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( !<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( (!<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & (<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & !<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>))) ) ) );


<P> --ZC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at LABCELL_X18_Y7_N27
<P><A NAME="ZC1L606">ZC1L606</A> = ( <A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & ( !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & (!<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & <A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>))) ) ) );


<P> --ZC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at LABCELL_X19_Y7_N6
<P><A NAME="ZC1L214">ZC1L214</A> = ( !<A HREF="#ZC1L220">ZC1L220</A> & ( !<A HREF="#ZC1L219">ZC1L219</A> & ( (!<A HREF="#ZC1L605">ZC1L605</A> & (!<A HREF="#ZC1L604">ZC1L604</A> & (!<A HREF="#ZC1L218">ZC1L218</A> & !<A HREF="#ZC1L606">ZC1L606</A>))) ) ) );


<P> --ZC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at LABCELL_X18_Y7_N42
<P><A NAME="ZC1L208">ZC1L208</A> = ( <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( <A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ( (<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & ((!<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A>) # (!<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>))) ) ) ) # ( !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( <A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ( <A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> ) ) ) # ( <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( !<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ( (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & (((!<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A>) # (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>)) # (<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A>))) ) ) ) # ( !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( !<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ( (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & ((!<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A>) # ((!<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A>) # (!<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>)))) # (<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & (!<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & (!<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & !<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>))) ) ) );


<P> --ZC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at MLABCELL_X25_Y8_N48
<P><A NAME="ZC1L260">ZC1L260</A> = ( <A HREF="#ZC1_D_iw[18]">ZC1_D_iw[18]</A> & ( (!<A HREF="#ZC1L208">ZC1L208</A>) # (<A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>) ) ) # ( !<A HREF="#ZC1_D_iw[18]">ZC1_D_iw[18]</A> & ( (<A HREF="#ZC1L208">ZC1L208</A> & <A HREF="#ZC1_D_iw[23]">ZC1_D_iw[23]</A>) ) );


<P> --ZC1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at MLABCELL_X25_Y8_N12
<P><A NAME="ZC1L261">ZC1L261</A> = ( <A HREF="#ZC1L603">ZC1L603</A> & ( <A HREF="#ZC1L260">ZC1L260</A> ) ) # ( !<A HREF="#ZC1L603">ZC1L603</A> & ( <A HREF="#ZC1L260">ZC1L260</A> & ( (<A HREF="#ZC1L214">ZC1L214</A> & ((!<A HREF="#ZC1L594">ZC1L594</A>) # ((!<A HREF="#ZC1L226">ZC1L226</A> & !<A HREF="#ZC1L227">ZC1L227</A>)))) ) ) ) # ( <A HREF="#ZC1L603">ZC1L603</A> & ( !<A HREF="#ZC1L260">ZC1L260</A> ) );


<P> --ZC1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~2 at MLABCELL_X25_Y8_N30
<P><A NAME="ZC1L262">ZC1L262</A> = (!<A HREF="#ZC1L208">ZC1L208</A> & ((<A HREF="#ZC1_D_iw[19]">ZC1_D_iw[19]</A>))) # (<A HREF="#ZC1L208">ZC1L208</A> & (<A HREF="#ZC1_D_iw[24]">ZC1_D_iw[24]</A>));


<P> --ZC1L263 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~3 at MLABCELL_X25_Y8_N18
<P><A NAME="ZC1L263">ZC1L263</A> = ( <A HREF="#ZC1L603">ZC1L603</A> & ( <A HREF="#ZC1L262">ZC1L262</A> ) ) # ( !<A HREF="#ZC1L603">ZC1L603</A> & ( <A HREF="#ZC1L262">ZC1L262</A> ) ) # ( <A HREF="#ZC1L603">ZC1L603</A> & ( !<A HREF="#ZC1L262">ZC1L262</A> ) ) # ( !<A HREF="#ZC1L603">ZC1L603</A> & ( !<A HREF="#ZC1L262">ZC1L262</A> & ( (!<A HREF="#ZC1L214">ZC1L214</A>) # ((<A HREF="#ZC1L594">ZC1L594</A> & ((<A HREF="#ZC1L226">ZC1L226</A>) # (<A HREF="#ZC1L227">ZC1L227</A>)))) ) ) );


<P> --ZC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~4 at MLABCELL_X25_Y8_N51
<P><A NAME="ZC1L258">ZC1L258</A> = ( <A HREF="#ZC1_D_iw[17]">ZC1_D_iw[17]</A> & ( (!<A HREF="#ZC1L208">ZC1L208</A>) # (<A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>) ) ) # ( !<A HREF="#ZC1_D_iw[17]">ZC1_D_iw[17]</A> & ( (<A HREF="#ZC1L208">ZC1L208</A> & <A HREF="#ZC1_D_iw[22]">ZC1_D_iw[22]</A>) ) );


<P> --ZC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~5 at MLABCELL_X25_Y8_N21
<P><A NAME="ZC1L259">ZC1L259</A> = ( <A HREF="#ZC1L603">ZC1L603</A> & ( <A HREF="#ZC1L258">ZC1L258</A> ) ) # ( !<A HREF="#ZC1L603">ZC1L603</A> & ( <A HREF="#ZC1L258">ZC1L258</A> ) ) # ( <A HREF="#ZC1L603">ZC1L603</A> & ( !<A HREF="#ZC1L258">ZC1L258</A> ) ) # ( !<A HREF="#ZC1L603">ZC1L603</A> & ( !<A HREF="#ZC1L258">ZC1L258</A> & ( (!<A HREF="#ZC1L214">ZC1L214</A>) # ((<A HREF="#ZC1L594">ZC1L594</A> & ((<A HREF="#ZC1L227">ZC1L227</A>) # (<A HREF="#ZC1L226">ZC1L226</A>)))) ) ) );


<P> --ZC1L266 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~6 at LABCELL_X23_Y8_N21
<P><A NAME="ZC1L266">ZC1L266</A> = ( <A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A> & ( (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>) # (<A HREF="#ZC1L208">ZC1L208</A>) ) ) # ( !<A HREF="#ZC1_D_iw[26]">ZC1_D_iw[26]</A> & ( (!<A HREF="#ZC1L208">ZC1L208</A> & <A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>) ) );


<P> --ZC1L267 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~7 at MLABCELL_X25_Y8_N6
<P><A NAME="ZC1L267">ZC1L267</A> = ( <A HREF="#ZC1L603">ZC1L603</A> & ( <A HREF="#ZC1L266">ZC1L266</A> ) ) # ( !<A HREF="#ZC1L603">ZC1L603</A> & ( <A HREF="#ZC1L266">ZC1L266</A> ) ) # ( <A HREF="#ZC1L603">ZC1L603</A> & ( !<A HREF="#ZC1L266">ZC1L266</A> ) ) # ( !<A HREF="#ZC1L603">ZC1L603</A> & ( !<A HREF="#ZC1L266">ZC1L266</A> & ( (!<A HREF="#ZC1L214">ZC1L214</A>) # ((<A HREF="#ZC1L594">ZC1L594</A> & ((<A HREF="#ZC1L226">ZC1L226</A>) # (<A HREF="#ZC1L227">ZC1L227</A>)))) ) ) );


<P> --ZC1L264 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~8 at MLABCELL_X25_Y8_N33
<P><A NAME="ZC1L264">ZC1L264</A> = ( <A HREF="#ZC1_D_iw[20]">ZC1_D_iw[20]</A> & ( (!<A HREF="#ZC1L208">ZC1L208</A>) # (<A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>) ) ) # ( !<A HREF="#ZC1_D_iw[20]">ZC1_D_iw[20]</A> & ( (<A HREF="#ZC1L208">ZC1L208</A> & <A HREF="#ZC1_D_iw[25]">ZC1_D_iw[25]</A>) ) );


<P> --ZC1L265 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~9 at MLABCELL_X25_Y8_N9
<P><A NAME="ZC1L265">ZC1L265</A> = ( <A HREF="#ZC1L603">ZC1L603</A> & ( <A HREF="#ZC1L264">ZC1L264</A> ) ) # ( !<A HREF="#ZC1L603">ZC1L603</A> & ( <A HREF="#ZC1L264">ZC1L264</A> ) ) # ( <A HREF="#ZC1L603">ZC1L603</A> & ( !<A HREF="#ZC1L264">ZC1L264</A> ) ) # ( !<A HREF="#ZC1L603">ZC1L603</A> & ( !<A HREF="#ZC1L264">ZC1L264</A> & ( (!<A HREF="#ZC1L214">ZC1L214</A>) # ((<A HREF="#ZC1L594">ZC1L594</A> & ((<A HREF="#ZC1L227">ZC1L227</A>) # (<A HREF="#ZC1L226">ZC1L226</A>)))) ) ) );


<P> --ZC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13 at LABCELL_X19_Y5_N42
<P><A NAME="ZC1L607">ZC1L607</A> = ( !<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( !<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ( (!<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & (!<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & (!<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & <A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>))) ) ) );


<P> --ZC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at LABCELL_X19_Y5_N12
<P><A NAME="ZC1L312">ZC1L312</A> = ( !<A HREF="#ZC1L607">ZC1L607</A> & ( (!<A HREF="#ZC1L790">ZC1L790</A> & !<A HREF="#ZC1L712">ZC1L712</A>) ) );


<P> --ZC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at MLABCELL_X25_Y8_N54
<P><A NAME="ZC1_D_wr_dst_reg">ZC1_D_wr_dst_reg</A> = ( <A HREF="#ZC1L259">ZC1L259</A> & ( <A HREF="#ZC1L261">ZC1L261</A> & ( <A HREF="#ZC1L312">ZC1L312</A> ) ) ) # ( !<A HREF="#ZC1L259">ZC1L259</A> & ( <A HREF="#ZC1L261">ZC1L261</A> & ( <A HREF="#ZC1L312">ZC1L312</A> ) ) ) # ( <A HREF="#ZC1L259">ZC1L259</A> & ( !<A HREF="#ZC1L261">ZC1L261</A> & ( <A HREF="#ZC1L312">ZC1L312</A> ) ) ) # ( !<A HREF="#ZC1L259">ZC1L259</A> & ( !<A HREF="#ZC1L261">ZC1L261</A> & ( (<A HREF="#ZC1L312">ZC1L312</A> & (((<A HREF="#ZC1L265">ZC1L265</A>) # (<A HREF="#ZC1L263">ZC1L263</A>)) # (<A HREF="#ZC1L267">ZC1L267</A>))) ) ) );


<P> --ZC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at LABCELL_X18_Y7_N36
<P><A NAME="ZC1L241">ZC1L241</A> = ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & !<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>) ) ) );


<P> --ZC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X16_Y7_N29
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> = DFFEAS(<A HREF="#ZC1L900">ZC1L900</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X16_Y7_N26
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_align_cycle[1]">ZC1_av_ld_align_cycle[1]</A> = DFFEAS(<A HREF="#ZC1L897">ZC1L897</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X16_Y7_N44
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_align_cycle[0]">ZC1_av_ld_align_cycle[0]</A> = DFFEAS(<A HREF="#ZC1L896">ZC1L896</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L899 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at LABCELL_X16_Y7_N51
<P><A NAME="ZC1L899">ZC1L899</A> = ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( (<A HREF="#ZC1_av_ld_align_cycle[1]">ZC1_av_ld_align_cycle[1]</A> & <A HREF="#ZC1_av_ld_align_cycle[0]">ZC1_av_ld_align_cycle[0]</A>) ) ) # ( !<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( (<A HREF="#ZC1_av_ld_align_cycle[1]">ZC1_av_ld_align_cycle[1]</A> & (!<A HREF="#ZC1_av_ld_align_cycle[0]">ZC1_av_ld_align_cycle[0]</A> $ (!<A HREF="#ZC1L239">ZC1L239</A>))) ) );


<P> --ZC1L900 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at LABCELL_X16_Y7_N27
<P><A NAME="ZC1L900">ZC1L900</A> = ( <A HREF="#ZC1L899">ZC1L899</A> & ( (!<A HREF="#LC1_WideOr1">LC1_WideOr1</A> & (<A HREF="#ZC1_d_read">ZC1_d_read</A> & (!<A HREF="#ZC1L241">ZC1L241</A> & !<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>))) ) ) # ( !<A HREF="#ZC1L899">ZC1L899</A> & ( ((!<A HREF="#LC1_WideOr1">LC1_WideOr1</A> & (<A HREF="#ZC1_d_read">ZC1_d_read</A> & !<A HREF="#ZC1L241">ZC1L241</A>))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) ) );


<P> --ZC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X21_Y5_N26
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_waiting_for_data">ZC1_av_ld_waiting_for_data</A> = DFFEAS(<A HREF="#ZC1L1007">ZC1L1007</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L1007 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at MLABCELL_X21_Y5_N24
<P><A NAME="ZC1L1007">ZC1L1007</A> = ( <A HREF="#ZC1_av_ld_waiting_for_data">ZC1_av_ld_waiting_for_data</A> & ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( (!<A HREF="#ZC1_d_read">ZC1_d_read</A>) # ((!<A HREF="#UB1L36">UB1L36</A> & <A HREF="#LC1L3">LC1L3</A>)) ) ) ) # ( !<A HREF="#ZC1_av_ld_waiting_for_data">ZC1_av_ld_waiting_for_data</A> & ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A> ) ) ) # ( <A HREF="#ZC1_av_ld_waiting_for_data">ZC1_av_ld_waiting_for_data</A> & ( !<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( (!<A HREF="#ZC1_d_read">ZC1_d_read</A>) # ((!<A HREF="#UB1L36">UB1L36</A> & <A HREF="#LC1L3">LC1L3</A>)) ) ) );


<P> --ZC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at MLABCELL_X21_Y5_N30
<P><A NAME="ZC1L589">ZC1L589</A> = ( <A HREF="#ZC1_E_valid_from_R">ZC1_E_valid_from_R</A> & ( <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A> & ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> ) ) ) # ( !<A HREF="#ZC1_E_valid_from_R">ZC1_E_valid_from_R</A> & ( <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A> & ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> ) ) ) # ( <A HREF="#ZC1_E_valid_from_R">ZC1_E_valid_from_R</A> & ( !<A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A> & ( (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (((<A HREF="#ZC1L900">ZC1L900</A> & !<A HREF="#ZC1L241">ZC1L241</A>)) # (<A HREF="#ZC1L1007">ZC1L1007</A>))) ) ) );


<P> --ZC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1 at LABCELL_X24_Y5_N54
<P><A NAME="ZC1L590">ZC1L590</A> = ( !<A HREF="#ZC1_E_shift_rot_cnt[3]">ZC1_E_shift_rot_cnt[3]</A> & ( (!<A HREF="#ZC1_E_shift_rot_cnt[1]">ZC1_E_shift_rot_cnt[1]</A> & (!<A HREF="#ZC1_E_shift_rot_cnt[2]">ZC1_E_shift_rot_cnt[2]</A> & !<A HREF="#ZC1L396Q">ZC1L396Q</A>)) ) );


<P> --ZC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2 at LABCELL_X24_Y5_N18
<P><A NAME="ZC1L591">ZC1L591</A> = ( <A HREF="#ZC1_E_shift_rot_cnt[4]">ZC1_E_shift_rot_cnt[4]</A> & ( (<A HREF="#ZC1_E_valid_from_R">ZC1_E_valid_from_R</A> & <A HREF="#ZC1L729Q">ZC1L729Q</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_cnt[4]">ZC1_E_shift_rot_cnt[4]</A> & ( (<A HREF="#ZC1_E_valid_from_R">ZC1_E_valid_from_R</A> & (<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((!<A HREF="#ZC1L590">ZC1L590</A>) # (<A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>)))) ) );


<P> --ZC1L891 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at LABCELL_X24_Y5_N21
<P><A NAME="ZC1L891">ZC1L891</A> = ( !<A HREF="#ZC1L591">ZC1L591</A> & ( (<A HREF="#ZC1_E_valid_from_R">ZC1_E_valid_from_R</A> & (!<A HREF="#ZC1_E_st_stall">ZC1_E_st_stall</A> & !<A HREF="#ZC1L589">ZC1L589</A>)) ) );


<P> --ZC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at LABCELL_X18_Y5_N6
<P><A NAME="ZC1L232">ZC1L232</A> = ( <A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & ( (<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & (<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ((!<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A>) # (!<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>)))) ) );


<P> --LC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0 at LABCELL_X16_Y6_N33
<P><A NAME="LC1L5">LC1L5</A> = ( <A HREF="#UB1_data_reg[0]">UB1_data_reg[0]</A> & ( ((<A HREF="#U1_avalon_readdata[0]">U1_avalon_readdata[0]</A> & <A HREF="#NC2L15">NC2L15</A>)) # (<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A>) ) ) # ( !<A HREF="#UB1_data_reg[0]">UB1_data_reg[0]</A> & ( (<A HREF="#U1_avalon_readdata[0]">U1_avalon_readdata[0]</A> & <A HREF="#NC2L15">NC2L15</A>) ) );


<P> --ZB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0 at LABCELL_X10_Y6_N3
<P><A NAME="ZB2L1">ZB2L1</A> = ( <A HREF="#VB4_read_latency_shift_reg[0]">VB4_read_latency_shift_reg[0]</A> & ( (!<A HREF="#SB4_mem[0][74]">SB4_mem[0][74]</A>) # (!<A HREF="#SB4_mem[0][56]">SB4_mem[0][56]</A>) ) );


<P> --VB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[0] at FF_X11_Y6_N5
<P> --register power-up is low

<P><A NAME="VB6_av_readdata_pre[0]">VB6_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#X1_readdata[0]">X1_readdata[0]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30] at FF_X11_Y6_N29
<P> --register power-up is low

<P><A NAME="VB3_av_readdata_pre[30]">VB3_av_readdata_pre[30]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A>,  ,  , VCC);


<P> --LC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1 at LABCELL_X11_Y6_N0
<P><A NAME="LC1L6">LC1L6</A> = ( <A HREF="#VB1_av_readdata_pre[0]">VB1_av_readdata_pre[0]</A> & ( ((<A HREF="#VB3_read_latency_shift_reg[0]">VB3_read_latency_shift_reg[0]</A> & <A HREF="#VB3_av_readdata_pre[30]">VB3_av_readdata_pre[30]</A>)) # (<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) ) ) # ( !<A HREF="#VB1_av_readdata_pre[0]">VB1_av_readdata_pre[0]</A> & ( (<A HREF="#VB3_read_latency_shift_reg[0]">VB3_read_latency_shift_reg[0]</A> & <A HREF="#VB3_av_readdata_pre[30]">VB3_av_readdata_pre[30]</A>) ) );


<P> --LC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~2 at LABCELL_X11_Y6_N24
<P><A NAME="LC1L7">LC1L7</A> = ( <A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & ( (!<A HREF="#VB6_av_readdata_pre[0]">VB6_av_readdata_pre[0]</A> & (!<A HREF="#LC1L6">LC1L6</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[0]">VB4_av_readdata_pre[0]</A>)))) ) ) # ( !<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & ( (!<A HREF="#LC1L6">LC1L6</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[0]">VB4_av_readdata_pre[0]</A>))) ) );


<P> --LC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~3 at LABCELL_X18_Y6_N12
<P><A NAME="LC1L8">LC1L8</A> = ( <A HREF="#ZB3L1">ZB3L1</A> & ( ((!<A HREF="#LC1L7">LC1L7</A>) # ((<A HREF="#LC1L5">LC1L5</A> & <A HREF="#UB1L36">UB1L36</A>))) # (<A HREF="#FE1_q_a[0]">FE1_q_a[0]</A>) ) ) # ( !<A HREF="#ZB3L1">ZB3L1</A> & ( (!<A HREF="#LC1L7">LC1L7</A>) # ((<A HREF="#LC1L5">LC1L5</A> & <A HREF="#UB1L36">UB1L36</A>)) ) );


<P> --ZC1L1005 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at LABCELL_X16_Y7_N6
<P><A NAME="ZC1L1005">ZC1L1005</A> = ( <A HREF="#ZC1_W_alu_result[0]">ZC1_W_alu_result[0]</A> & ( (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((!<A HREF="#ZC1_W_alu_result[1]">ZC1_W_alu_result[1]</A> & (!<A HREF="#ZC1_av_ld_align_cycle[0]">ZC1_av_ld_align_cycle[0]</A> & !<A HREF="#ZC1_av_ld_align_cycle[1]">ZC1_av_ld_align_cycle[1]</A>)) # (<A HREF="#ZC1_W_alu_result[1]">ZC1_W_alu_result[1]</A> & ((!<A HREF="#ZC1_av_ld_align_cycle[0]">ZC1_av_ld_align_cycle[0]</A>) # (!<A HREF="#ZC1_av_ld_align_cycle[1]">ZC1_av_ld_align_cycle[1]</A>))))) ) ) # ( !<A HREF="#ZC1_W_alu_result[0]">ZC1_W_alu_result[0]</A> & ( (<A HREF="#ZC1_W_alu_result[1]">ZC1_W_alu_result[1]</A> & (!<A HREF="#ZC1_av_ld_align_cycle[1]">ZC1_av_ld_align_cycle[1]</A> & <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>)) ) );


<P> --ZC1L908 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]~0 at LABCELL_X16_Y7_N9
<P><A NAME="ZC1L908">ZC1L908</A> = ( <A HREF="#ZC1_av_ld_align_cycle[1]">ZC1_av_ld_align_cycle[1]</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # ((<A HREF="#ZC1_W_alu_result[1]">ZC1_W_alu_result[1]</A> & (!<A HREF="#ZC1_av_ld_align_cycle[0]">ZC1_av_ld_align_cycle[0]</A> & <A HREF="#ZC1_W_alu_result[0]">ZC1_W_alu_result[0]</A>))) ) ) # ( !<A HREF="#ZC1_av_ld_align_cycle[1]">ZC1_av_ld_align_cycle[1]</A> & ( ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # ((!<A HREF="#ZC1_av_ld_align_cycle[0]">ZC1_av_ld_align_cycle[0]</A> & <A HREF="#ZC1_W_alu_result[0]">ZC1_W_alu_result[0]</A>))) # (<A HREF="#ZC1_W_alu_result[1]">ZC1_W_alu_result[1]</A>) ) );


<P> --ZC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X24_Y6_N56
<P> --register power-up is low

<P><A NAME="ZC1_R_compare_op[0]">ZC1_R_compare_op[0]</A> = DFFEAS(<A HREF="#ZC1L305">ZC1L305</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~15 at LABCELL_X27_Y6_N42
<P><A NAME="ZC1L382">ZC1L382</A> = ( <A HREF="#ZC1_E_src1[26]">ZC1_E_src1[26]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src2[26]">ZC1_E_src2[26]</A>))) ) ) # ( !<A HREF="#ZC1_E_src1[26]">ZC1_E_src1[26]</A> & ( (!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & !<A HREF="#ZC1_E_src2[26]">ZC1_E_src2[26]</A>)) # (<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ((<A HREF="#ZC1_E_src2[26]">ZC1_E_src2[26]</A>))) ) );


<P> --ZC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~16 at LABCELL_X27_Y6_N51
<P><A NAME="ZC1L381">ZC1L381</A> = ( <A HREF="#ZC1_E_src2[25]">ZC1_E_src2[25]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src1[25]">ZC1_E_src1[25]</A>))) ) ) # ( !<A HREF="#ZC1_E_src2[25]">ZC1_E_src2[25]</A> & ( (!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & !<A HREF="#ZC1_E_src1[25]">ZC1_E_src1[25]</A>)) # (<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ((<A HREF="#ZC1_E_src1[25]">ZC1_E_src1[25]</A>))) ) );


<P> --ZC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~17 at LABCELL_X27_Y6_N6
<P><A NAME="ZC1L380">ZC1L380</A> = ( <A HREF="#ZC1_E_src2[24]">ZC1_E_src2[24]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src1[24]">ZC1_E_src1[24]</A>))) ) ) # ( !<A HREF="#ZC1_E_src2[24]">ZC1_E_src2[24]</A> & ( (!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & !<A HREF="#ZC1_E_src1[24]">ZC1_E_src1[24]</A>)) # (<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ((<A HREF="#ZC1_E_src1[24]">ZC1_E_src1[24]</A>))) ) );


<P> --ZC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~18 at MLABCELL_X28_Y6_N45
<P><A NAME="ZC1L379">ZC1L379</A> = (!<A HREF="#ZC1_E_src2[23]">ZC1_E_src2[23]</A> & ((!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & !<A HREF="#ZC1_E_src1[23]">ZC1_E_src1[23]</A>)) # (<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ((<A HREF="#ZC1_E_src1[23]">ZC1_E_src1[23]</A>))))) # (<A HREF="#ZC1_E_src2[23]">ZC1_E_src2[23]</A> & (!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src1[23]">ZC1_E_src1[23]</A>)))));


<P> --ZC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X27_Y8_N16
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[31]">ZC1_E_src2[31]</A> = DFFEAS(<A HREF="#ZC1L776">ZC1L776</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~19 at LABCELL_X27_Y6_N9
<P><A NAME="ZC1L387">ZC1L387</A> = (!<A HREF="#ZC1_E_src1[31]">ZC1_E_src1[31]</A> & ((!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & !<A HREF="#ZC1_E_src2[31]">ZC1_E_src2[31]</A>)) # (<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ((<A HREF="#ZC1_E_src2[31]">ZC1_E_src2[31]</A>))))) # (<A HREF="#ZC1_E_src1[31]">ZC1_E_src1[31]</A> & (!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src2[31]">ZC1_E_src2[31]</A>)))));


<P> --ZC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~20 at LABCELL_X27_Y6_N21
<P><A NAME="ZC1L386">ZC1L386</A> = ( <A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( !<A HREF="#ZC1_E_src2[30]">ZC1_E_src2[30]</A> $ (!<A HREF="#ZC1_E_src1[30]">ZC1_E_src1[30]</A>) ) ) ) # ( !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (<A HREF="#ZC1_E_src1[30]">ZC1_E_src1[30]</A>) # (<A HREF="#ZC1_E_src2[30]">ZC1_E_src2[30]</A>) ) ) ) # ( <A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (<A HREF="#ZC1_E_src2[30]">ZC1_E_src2[30]</A> & <A HREF="#ZC1_E_src1[30]">ZC1_E_src1[30]</A>) ) ) ) # ( !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src2[30]">ZC1_E_src2[30]</A> & !<A HREF="#ZC1_E_src1[30]">ZC1_E_src1[30]</A>) ) ) );


<P> --ZC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~21 at LABCELL_X27_Y6_N48
<P><A NAME="ZC1L385">ZC1L385</A> = ( <A HREF="#ZC1_E_src1[29]">ZC1_E_src1[29]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src2[29]">ZC1_E_src2[29]</A>))) ) ) # ( !<A HREF="#ZC1_E_src1[29]">ZC1_E_src1[29]</A> & ( (!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & !<A HREF="#ZC1_E_src2[29]">ZC1_E_src2[29]</A>)) # (<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ((<A HREF="#ZC1_E_src2[29]">ZC1_E_src2[29]</A>))) ) );


<P> --ZC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~22 at LABCELL_X27_Y6_N57
<P><A NAME="ZC1L384">ZC1L384</A> = ( <A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( !<A HREF="#ZC1_E_src2[28]">ZC1_E_src2[28]</A> $ (!<A HREF="#ZC1_E_src1[28]">ZC1_E_src1[28]</A>) ) ) ) # ( !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (<A HREF="#ZC1_E_src1[28]">ZC1_E_src1[28]</A>) # (<A HREF="#ZC1_E_src2[28]">ZC1_E_src2[28]</A>) ) ) ) # ( <A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (<A HREF="#ZC1_E_src2[28]">ZC1_E_src2[28]</A> & <A HREF="#ZC1_E_src1[28]">ZC1_E_src1[28]</A>) ) ) ) # ( !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src2[28]">ZC1_E_src2[28]</A> & !<A HREF="#ZC1_E_src1[28]">ZC1_E_src1[28]</A>) ) ) );


<P> --ZC1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at LABCELL_X24_Y6_N24
<P><A NAME="ZC1L626">ZC1L626</A> = ( !<A HREF="#ZC1L387">ZC1L387</A> & ( (!<A HREF="#ZC1L385">ZC1L385</A> & (!<A HREF="#ZC1L386">ZC1L386</A> & !<A HREF="#ZC1L384">ZC1L384</A>)) ) );


<P> --ZC1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at LABCELL_X24_Y6_N6
<P><A NAME="ZC1L627">ZC1L627</A> = ( <A HREF="#ZC1L626">ZC1L626</A> & ( (!<A HREF="#ZC1L380">ZC1L380</A> & (!<A HREF="#ZC1L381">ZC1L381</A> & (!<A HREF="#ZC1L379">ZC1L379</A> & !<A HREF="#ZC1L382">ZC1L382</A>))) ) );


<P> --ZC1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at LABCELL_X23_Y5_N36
<P><A NAME="ZC1L628">ZC1L628</A> = ( !<A HREF="#ZC1L362">ZC1L362</A> & ( !<A HREF="#ZC1L372">ZC1L372</A> ) );


<P> --ZC1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at LABCELL_X24_Y7_N24
<P><A NAME="ZC1L629">ZC1L629</A> = ( !<A HREF="#ZC1L368">ZC1L368</A> & ( !<A HREF="#ZC1L363">ZC1L363</A> & ( (!<A HREF="#ZC1L360">ZC1L360</A> & (!<A HREF="#ZC1L366">ZC1L366</A> & (!<A HREF="#ZC1L365">ZC1L365</A> & !<A HREF="#ZC1L364">ZC1L364</A>))) ) ) );


<P> --ZC1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at LABCELL_X24_Y7_N6
<P><A NAME="ZC1L630">ZC1L630</A> = ( !<A HREF="#ZC1L371">ZC1L371</A> & ( <A HREF="#ZC1L628">ZC1L628</A> & ( (<A HREF="#ZC1L629">ZC1L629</A> & (!<A HREF="#ZC1L370">ZC1L370</A> & (!<A HREF="#ZC1L369">ZC1L369</A> & !<A HREF="#ZC1L361">ZC1L361</A>))) ) ) );


<P> --ZC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~23 at MLABCELL_X28_Y6_N48
<P><A NAME="ZC1L376">ZC1L376</A> = ( <A HREF="#ZC1_E_src2[20]">ZC1_E_src2[20]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src1[20]">ZC1_E_src1[20]</A>))) ) ) # ( !<A HREF="#ZC1_E_src2[20]">ZC1_E_src2[20]</A> & ( (!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & !<A HREF="#ZC1_E_src1[20]">ZC1_E_src1[20]</A>)) # (<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ((<A HREF="#ZC1_E_src1[20]">ZC1_E_src1[20]</A>))) ) );


<P> --ZC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~24 at MLABCELL_X28_Y6_N51
<P><A NAME="ZC1L375">ZC1L375</A> = ( <A HREF="#ZC1_E_src2[19]">ZC1_E_src2[19]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src1[19]">ZC1_E_src1[19]</A>))) ) ) # ( !<A HREF="#ZC1_E_src2[19]">ZC1_E_src2[19]</A> & ( (!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & !<A HREF="#ZC1_E_src1[19]">ZC1_E_src1[19]</A>)) # (<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ((<A HREF="#ZC1_E_src1[19]">ZC1_E_src1[19]</A>))) ) );


<P> --ZC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~25 at LABCELL_X27_Y6_N3
<P><A NAME="ZC1L374">ZC1L374</A> = ( <A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( <A HREF="#ZC1_E_src2[18]">ZC1_E_src2[18]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (!<A HREF="#ZC1_E_src1[18]">ZC1_E_src1[18]</A>) ) ) ) # ( !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( <A HREF="#ZC1_E_src2[18]">ZC1_E_src2[18]</A> & ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> ) ) ) # ( <A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( !<A HREF="#ZC1_E_src2[18]">ZC1_E_src2[18]</A> & ( (<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & <A HREF="#ZC1_E_src1[18]">ZC1_E_src1[18]</A>) ) ) ) # ( !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( !<A HREF="#ZC1_E_src2[18]">ZC1_E_src2[18]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (<A HREF="#ZC1_E_src1[18]">ZC1_E_src1[18]</A>) ) ) );


<P> --ZC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~26 at LABCELL_X27_Y6_N15
<P><A NAME="ZC1L373">ZC1L373</A> = ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src2[17]">ZC1_E_src2[17]</A> & (<A HREF="#ZC1L511Q">ZC1L511Q</A>)) # (<A HREF="#ZC1_E_src2[17]">ZC1_E_src2[17]</A> & ((!<A HREF="#ZC1L511Q">ZC1L511Q</A>) # (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>))) ) ) # ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src2[17]">ZC1_E_src2[17]</A> & (!<A HREF="#ZC1L511Q">ZC1L511Q</A> & !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>)) # (<A HREF="#ZC1_E_src2[17]">ZC1_E_src2[17]</A> & (<A HREF="#ZC1L511Q">ZC1L511Q</A> & <A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>)) ) );


<P> --ZC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X23_Y8_N13
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[1]">ZC1_E_src2[1]</A> = DFFEAS(<A HREF="#ZC1L779">ZC1L779</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~27 at LABCELL_X27_Y6_N27
<P><A NAME="ZC1L357">ZC1L357</A> = ( <A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( <A HREF="#ZC1_E_src1[1]">ZC1_E_src1[1]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (!<A HREF="#ZC1_E_src2[1]">ZC1_E_src2[1]</A>) ) ) ) # ( !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( <A HREF="#ZC1_E_src1[1]">ZC1_E_src1[1]</A> & ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> ) ) ) # ( <A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( !<A HREF="#ZC1_E_src1[1]">ZC1_E_src1[1]</A> & ( (<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & <A HREF="#ZC1_E_src2[1]">ZC1_E_src2[1]</A>) ) ) ) # ( !<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & ( !<A HREF="#ZC1_E_src1[1]">ZC1_E_src1[1]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (<A HREF="#ZC1_E_src2[1]">ZC1_E_src2[1]</A>) ) ) );


<P> --ZC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~28 at MLABCELL_X28_Y6_N57
<P><A NAME="ZC1L383">ZC1L383</A> = ( <A HREF="#ZC1_E_src2[27]">ZC1_E_src2[27]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src1[27]">ZC1_E_src1[27]</A>))) ) ) # ( !<A HREF="#ZC1_E_src2[27]">ZC1_E_src2[27]</A> & ( (!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & !<A HREF="#ZC1_E_src1[27]">ZC1_E_src1[27]</A>)) # (<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ((<A HREF="#ZC1_E_src1[27]">ZC1_E_src1[27]</A>))) ) );


<P> --ZC1L631 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at LABCELL_X23_Y6_N51
<P><A NAME="ZC1L631">ZC1L631</A> = (!<A HREF="#ZC1L357">ZC1L357</A> & !<A HREF="#ZC1L383">ZC1L383</A>);


<P> --ZC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X23_Y8_N37
<P> --register power-up is low

<P><A NAME="ZC1_E_src2[0]">ZC1_E_src2[0]</A> = DFFEAS(<A HREF="#ZC1L778">ZC1L778</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~29 at LABCELL_X27_Y9_N48
<P><A NAME="ZC1L356">ZC1L356</A> = (!<A HREF="#ZC1_E_src1[0]">ZC1_E_src1[0]</A> & ((!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & !<A HREF="#ZC1_E_src2[0]">ZC1_E_src2[0]</A>)) # (<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ((<A HREF="#ZC1_E_src2[0]">ZC1_E_src2[0]</A>))))) # (<A HREF="#ZC1_E_src1[0]">ZC1_E_src1[0]</A> & (!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src2[0]">ZC1_E_src2[0]</A>)))));


<P> --ZC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~30 at MLABCELL_X28_Y6_N54
<P><A NAME="ZC1L378">ZC1L378</A> = ( <A HREF="#ZC1_E_src2[22]">ZC1_E_src2[22]</A> & ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> $ (((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src1[22]">ZC1_E_src1[22]</A>))) ) ) # ( !<A HREF="#ZC1_E_src2[22]">ZC1_E_src2[22]</A> & ( (!<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & !<A HREF="#ZC1_E_src1[22]">ZC1_E_src1[22]</A>)) # (<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ((<A HREF="#ZC1_E_src1[22]">ZC1_E_src1[22]</A>))) ) );


<P> --ZC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~31 at MLABCELL_X28_Y6_N42
<P><A NAME="ZC1L377">ZC1L377</A> = ( <A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_E_src2[21]">ZC1_E_src2[21]</A> & ((<A HREF="#ZC1_E_src1[21]">ZC1_E_src1[21]</A>))) # (<A HREF="#ZC1_E_src2[21]">ZC1_E_src2[21]</A> & ((!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A>) # (!<A HREF="#ZC1_E_src1[21]">ZC1_E_src1[21]</A>))) ) ) # ( !<A HREF="#ZC1_R_logic_op[1]">ZC1_R_logic_op[1]</A> & ( (!<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & (!<A HREF="#ZC1_E_src2[21]">ZC1_E_src2[21]</A> & !<A HREF="#ZC1_E_src1[21]">ZC1_E_src1[21]</A>)) # (<A HREF="#ZC1_R_logic_op[0]">ZC1_R_logic_op[0]</A> & (<A HREF="#ZC1_E_src2[21]">ZC1_E_src2[21]</A> & <A HREF="#ZC1_E_src1[21]">ZC1_E_src1[21]</A>)) ) );


<P> --ZC1L632 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at LABCELL_X23_Y6_N12
<P><A NAME="ZC1L632">ZC1L632</A> = ( !<A HREF="#ZC1L358">ZC1L358</A> & ( !<A HREF="#ZC1L378">ZC1L378</A> & ( (!<A HREF="#ZC1L367">ZC1L367</A> & (!<A HREF="#ZC1L377">ZC1L377</A> & (!<A HREF="#ZC1L356">ZC1L356</A> & !<A HREF="#ZC1L359">ZC1L359</A>))) ) ) );


<P> --ZC1L633 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at LABCELL_X23_Y6_N18
<P><A NAME="ZC1L633">ZC1L633</A> = ( !<A HREF="#ZC1L373">ZC1L373</A> & ( !<A HREF="#ZC1L374">ZC1L374</A> & ( (<A HREF="#ZC1L631">ZC1L631</A> & (<A HREF="#ZC1L632">ZC1L632</A> & (!<A HREF="#ZC1L375">ZC1L375</A> & !<A HREF="#ZC1L376">ZC1L376</A>))) ) ) );


<P> --ZC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X24_Y6_N11
<P> --register power-up is low

<P><A NAME="ZC1_R_compare_op[1]">ZC1_R_compare_op[1]</A> = DFFEAS(<A HREF="#ZC1L306">ZC1L306</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at LABCELL_X24_Y6_N48
<P><A NAME="ZC1L348">ZC1L348</A> = ( <A HREF="#ZC1L630">ZC1L630</A> & ( <A HREF="#ZC1L633">ZC1L633</A> & ( (!<A HREF="#ZC1_R_compare_op[0]">ZC1_R_compare_op[0]</A> & ((!<A HREF="#ZC1_R_compare_op[1]">ZC1_R_compare_op[1]</A> & (<A HREF="#ZC1L627">ZC1L627</A>)) # (<A HREF="#ZC1_R_compare_op[1]">ZC1_R_compare_op[1]</A> & ((<A HREF="#ZC1L130">ZC1L130</A>))))) # (<A HREF="#ZC1_R_compare_op[0]">ZC1_R_compare_op[0]</A> & ((!<A HREF="#ZC1_R_compare_op[1]">ZC1_R_compare_op[1]</A> & ((!<A HREF="#ZC1L130">ZC1L130</A>))) # (<A HREF="#ZC1_R_compare_op[1]">ZC1_R_compare_op[1]</A> & (!<A HREF="#ZC1L627">ZC1L627</A>)))) ) ) ) # ( !<A HREF="#ZC1L630">ZC1L630</A> & ( <A HREF="#ZC1L633">ZC1L633</A> & ( (!<A HREF="#ZC1L130">ZC1L130</A> & (<A HREF="#ZC1_R_compare_op[0]">ZC1_R_compare_op[0]</A>)) # (<A HREF="#ZC1L130">ZC1L130</A> & ((<A HREF="#ZC1_R_compare_op[1]">ZC1_R_compare_op[1]</A>))) ) ) ) # ( <A HREF="#ZC1L630">ZC1L630</A> & ( !<A HREF="#ZC1L633">ZC1L633</A> & ( (!<A HREF="#ZC1L130">ZC1L130</A> & (<A HREF="#ZC1_R_compare_op[0]">ZC1_R_compare_op[0]</A>)) # (<A HREF="#ZC1L130">ZC1L130</A> & ((<A HREF="#ZC1_R_compare_op[1]">ZC1_R_compare_op[1]</A>))) ) ) ) # ( !<A HREF="#ZC1L630">ZC1L630</A> & ( !<A HREF="#ZC1L633">ZC1L633</A> & ( (!<A HREF="#ZC1L130">ZC1L130</A> & (<A HREF="#ZC1_R_compare_op[0]">ZC1_R_compare_op[0]</A>)) # (<A HREF="#ZC1L130">ZC1L130</A> & ((<A HREF="#ZC1_R_compare_op[1]">ZC1_R_compare_op[1]</A>))) ) ) );


<P> --ZC1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at LABCELL_X22_Y8_N6
<P><A NAME="ZC1L634">ZC1L634</A> = ( !<A HREF="#ZC1_D_iw[8]">ZC1_D_iw[8]</A> & ( !<A HREF="#ZC1_D_iw[7]">ZC1_D_iw[7]</A> & ( (!<A HREF="#ZC1_D_iw[10]">ZC1_D_iw[10]</A> & (!<A HREF="#ZC1_D_iw[6]">ZC1_D_iw[6]</A> & !<A HREF="#ZC1L280Q">ZC1L280Q</A>)) ) ) );


<P> --ZC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X22_Y8_N13
<P> --register power-up is low

<P><A NAME="ZC1_W_estatus_reg">ZC1_W_estatus_reg</A> = DFFEAS(<A HREF="#ZC1L838">ZC1L838</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_E_valid_from_R">ZC1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --ZC1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at LABCELL_X22_Y8_N54
<P><A NAME="ZC1L635">ZC1L635</A> = ( !<A HREF="#ZC1_D_iw[8]">ZC1_D_iw[8]</A> & ( !<A HREF="#ZC1_D_iw[7]">ZC1_D_iw[7]</A> & ( (!<A HREF="#ZC1_D_iw[10]">ZC1_D_iw[10]</A> & (<A HREF="#ZC1_D_iw[6]">ZC1_D_iw[6]</A> & !<A HREF="#ZC1L280Q">ZC1L280Q</A>)) ) ) );


<P> --ZC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X22_Y8_N2
<P> --register power-up is low

<P><A NAME="ZC1_W_bstatus_reg">ZC1_W_bstatus_reg</A> = DFFEAS(<A HREF="#ZC1L829">ZC1L829</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_E_valid_from_R">ZC1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --ZC1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at LABCELL_X18_Y8_N30
<P><A NAME="ZC1L636">ZC1L636</A> = (!<A HREF="#ZC1_D_iw[9]">ZC1_D_iw[9]</A> & (!<A HREF="#ZC1_D_iw[8]">ZC1_D_iw[8]</A> & (!<A HREF="#ZC1_D_iw[10]">ZC1_D_iw[10]</A> & <A HREF="#ZC1_D_iw[7]">ZC1_D_iw[7]</A>)));


<P> --ZC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X22_Y8_N37
<P> --register power-up is low

<P><A NAME="ZC1_W_ienable_reg[0]">ZC1_W_ienable_reg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L844">ZC1L844</A>, <A HREF="#ZC1_E_src1[0]">ZC1_E_src1[0]</A>,  ,  , VCC);


<P> --ZC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at LABCELL_X18_Y8_N6
<P><A NAME="ZC1L349">ZC1L349</A> = ( <A HREF="#ZC1_D_iw[8]">ZC1_D_iw[8]</A> & ( !<A HREF="#ZC1_D_iw[10]">ZC1_D_iw[10]</A> & ( (!<A HREF="#ZC1_D_iw[9]">ZC1_D_iw[9]</A> & (!<A HREF="#ZC1_D_iw[6]">ZC1_D_iw[6]</A> & (!<A HREF="#ZC1_D_iw[7]">ZC1_D_iw[7]</A> & <A HREF="#ZC1_W_ipending_reg[0]">ZC1_W_ipending_reg[0]</A>))) ) ) );


<P> --ZC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at LABCELL_X22_Y8_N36
<P><A NAME="ZC1L350">ZC1L350</A> = ( <A HREF="#ZC1L349">ZC1L349</A> & ( (!<A HREF="#ZC1_D_iw[6]">ZC1_D_iw[6]</A> & (<A HREF="#ZC1L636">ZC1L636</A> & !<A HREF="#ZC1_W_bstatus_reg">ZC1_W_bstatus_reg</A>)) ) ) # ( !<A HREF="#ZC1L349">ZC1L349</A> & ( (!<A HREF="#ZC1L636">ZC1L636</A>) # ((!<A HREF="#ZC1_D_iw[6]">ZC1_D_iw[6]</A> & (!<A HREF="#ZC1_W_bstatus_reg">ZC1_W_bstatus_reg</A>)) # (<A HREF="#ZC1_D_iw[6]">ZC1_D_iw[6]</A> & ((!<A HREF="#ZC1_W_ienable_reg[0]">ZC1_W_ienable_reg[0]</A>)))) ) );


<P> --ZC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2 at LABCELL_X22_Y8_N30
<P><A NAME="ZC1L351">ZC1L351</A> = ( <A HREF="#ZC1L839Q">ZC1L839Q</A> & ( (!<A HREF="#ZC1L634">ZC1L634</A> & (((!<A HREF="#ZC1L350">ZC1L350</A>) # (<A HREF="#ZC1L635">ZC1L635</A>)))) # (<A HREF="#ZC1L634">ZC1L634</A> & (<A HREF="#ZC1_W_status_reg_pie">ZC1_W_status_reg_pie</A>)) ) ) # ( !<A HREF="#ZC1L839Q">ZC1L839Q</A> & ( (!<A HREF="#ZC1L634">ZC1L634</A> & (((!<A HREF="#ZC1L350">ZC1L350</A> & !<A HREF="#ZC1L635">ZC1L635</A>)))) # (<A HREF="#ZC1L634">ZC1L634</A> & (<A HREF="#ZC1_W_status_reg_pie">ZC1_W_status_reg_pie</A>)) ) );


<P> --ZC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~16 at LABCELL_X23_Y6_N42
<P><A NAME="ZC1L313">ZC1L313</A> = ( <A HREF="#ZC1_E_shift_rot_result[0]">ZC1_E_shift_rot_result[0]</A> & ( ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L126">ZC1L126</A>)) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ((<A HREF="#ZC1L356">ZC1L356</A>)))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[0]">ZC1_E_shift_rot_result[0]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L126">ZC1L126</A>)) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ((<A HREF="#ZC1L356">ZC1L356</A>))))) ) );


<P> --VB4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X16_Y8_N8
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[22]">VB4_av_readdata_pre[22]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[22]">CD1_readdata[22]</A>,  ,  , VCC);


<P> --ZC1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~5 at LABCELL_X16_Y8_N51
<P><A NAME="ZC1L659">ZC1L659</A> = ( <A HREF="#VB4_av_readdata_pre[22]">VB4_av_readdata_pre[22]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (((<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[22]">FE1_q_a[22]</A>)) # (<A HREF="#ZB2L2">ZB2L2</A>))) ) ) # ( !<A HREF="#VB4_av_readdata_pre[22]">VB4_av_readdata_pre[22]</A> & ( (<A HREF="#ZB3L2">ZB3L2</A> & (<A HREF="#FE1_q_a[22]">FE1_q_a[22]</A> & !<A HREF="#ZC1_intr_req">ZC1_intr_req</A>)) ) );


<P> --VB4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X16_Y8_N29
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[23]">VB4_av_readdata_pre[23]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[23]">CD1_readdata[23]</A>,  ,  , VCC);


<P> --ZC1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~6 at LABCELL_X16_Y8_N18
<P><A NAME="ZC1L660">ZC1L660</A> = ( <A HREF="#FE1_q_a[23]">FE1_q_a[23]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (((<A HREF="#ZB2L2">ZB2L2</A> & <A HREF="#VB4_av_readdata_pre[23]">VB4_av_readdata_pre[23]</A>)) # (<A HREF="#ZB3L2">ZB3L2</A>))) ) ) # ( !<A HREF="#FE1_q_a[23]">FE1_q_a[23]</A> & ( (<A HREF="#ZB2L2">ZB2L2</A> & (<A HREF="#VB4_av_readdata_pre[23]">VB4_av_readdata_pre[23]</A> & !<A HREF="#ZC1_intr_req">ZC1_intr_req</A>)) ) );


<P> --VB4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X16_Y8_N32
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[24]">VB4_av_readdata_pre[24]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[24]">CD1_readdata[24]</A>,  ,  , VCC);


<P> --ZC1L661 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~7 at LABCELL_X16_Y8_N21
<P><A NAME="ZC1L661">ZC1L661</A> = ( <A HREF="#VB4_av_readdata_pre[24]">VB4_av_readdata_pre[24]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (((<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[24]">FE1_q_a[24]</A>)) # (<A HREF="#ZB2L2">ZB2L2</A>))) ) ) # ( !<A HREF="#VB4_av_readdata_pre[24]">VB4_av_readdata_pre[24]</A> & ( (<A HREF="#ZB3L2">ZB3L2</A> & (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & <A HREF="#FE1_q_a[24]">FE1_q_a[24]</A>)) ) );


<P> --VB4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X16_Y8_N35
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[25]">VB4_av_readdata_pre[25]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[25]">CD1_readdata[25]</A>,  ,  , VCC);


<P> --ZC1L662 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~8 at LABCELL_X16_Y8_N0
<P><A NAME="ZC1L662">ZC1L662</A> = ( <A HREF="#ZB3L2">ZB3L2</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (((<A HREF="#ZB2L2">ZB2L2</A> & <A HREF="#VB4_av_readdata_pre[25]">VB4_av_readdata_pre[25]</A>)) # (<A HREF="#FE1_q_a[25]">FE1_q_a[25]</A>))) ) ) # ( !<A HREF="#ZB3L2">ZB3L2</A> & ( (<A HREF="#ZB2L2">ZB2L2</A> & (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & <A HREF="#VB4_av_readdata_pre[25]">VB4_av_readdata_pre[25]</A>)) ) );


<P> --VB4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X16_Y8_N17
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[26]">VB4_av_readdata_pre[26]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[26]">CD1_readdata[26]</A>,  ,  , VCC);


<P> --ZC1L663 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~9 at LABCELL_X16_Y8_N3
<P><A NAME="ZC1L663">ZC1L663</A> = ( <A HREF="#ZB3L2">ZB3L2</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (((<A HREF="#ZB2L2">ZB2L2</A> & <A HREF="#VB4_av_readdata_pre[26]">VB4_av_readdata_pre[26]</A>)) # (<A HREF="#FE1_q_a[26]">FE1_q_a[26]</A>))) ) ) # ( !<A HREF="#ZB3L2">ZB3L2</A> & ( (<A HREF="#ZB2L2">ZB2L2</A> & (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & <A HREF="#VB4_av_readdata_pre[26]">VB4_av_readdata_pre[26]</A>)) ) );


<P> --BB1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X10_Y4_N59
<P> --register power-up is low

<P><A NAME="BB1_altera_reset_synchronizer_int_chain[1]">BB1_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#BB1L8">BB1L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --BB1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X10_Y4_N32
<P> --register power-up is low

<P><A NAME="BB1_r_sync_rst_chain[3]">BB1_r_sync_rst_chain[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#BB1_altera_reset_synchronizer_int_chain[2]">BB1_altera_reset_synchronizer_int_chain[2]</A>,  ,  , VCC);


<P> --BB1L22 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at LABCELL_X10_Y4_N33
<P><A NAME="BB1L22">BB1L22</A> = ( <A HREF="#BB1_altera_reset_synchronizer_int_chain[2]">BB1_altera_reset_synchronizer_int_chain[2]</A> & ( <A HREF="#BB1_r_sync_rst_chain[3]">BB1_r_sync_rst_chain[3]</A> ) );


<P> --ZC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X19_Y7_N5
<P> --register power-up is low

<P><A NAME="ZC1_D_valid">ZC1_D_valid</A> = DFFEAS(<A HREF="#ZC1L310">ZC1L310</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~2 at MLABCELL_X21_Y8_N42
<P><A NAME="ZC1L389">ZC1L389</A> = ( <A HREF="#ZC1L126">ZC1L126</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & ((<A HREF="#ZC1L240">ZC1L240</A>))) # (<A HREF="#ZC1L238">ZC1L238</A> & ((!<A HREF="#ZC1L240">ZC1L240</A>) # (<A HREF="#ZC1L122">ZC1L122</A>))) ) ) # ( !<A HREF="#ZC1L126">ZC1L126</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> $ (!<A HREF="#ZC1L240">ZC1L240</A>)) # (<A HREF="#ZC1L122">ZC1L122</A>) ) );


<P> --ZC1L390 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~3 at MLABCELL_X21_Y8_N45
<P><A NAME="ZC1L390">ZC1L390</A> = ( <A HREF="#ZC1L126">ZC1L126</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> $ (!<A HREF="#ZC1L240">ZC1L240</A>)) # (<A HREF="#ZC1L122">ZC1L122</A>) ) ) # ( !<A HREF="#ZC1L126">ZC1L126</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & ((<A HREF="#ZC1L240">ZC1L240</A>))) # (<A HREF="#ZC1L238">ZC1L238</A> & ((!<A HREF="#ZC1L240">ZC1L240</A>) # (<A HREF="#ZC1L122">ZC1L122</A>))) ) );


<P> --SB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X13_Y6_N45
<P><A NAME="SB3L3">SB3L3</A> = ( <A HREF="#VB3_read_latency_shift_reg[0]">VB3_read_latency_shift_reg[0]</A> & ( (!<A HREF="#SB3_mem_used[1]">SB3_mem_used[1]</A> & (<A HREF="#YB1L5">YB1L5</A>)) # (<A HREF="#SB3_mem_used[1]">SB3_mem_used[1]</A> & ((<A HREF="#SB3_mem_used[0]">SB3_mem_used[0]</A>))) ) ) # ( !<A HREF="#VB3_read_latency_shift_reg[0]">VB3_read_latency_shift_reg[0]</A> & ( ((!<A HREF="#SB3_mem_used[1]">SB3_mem_used[1]</A> & <A HREF="#YB1L5">YB1L5</A>)) # (<A HREF="#SB3_mem_used[0]">SB3_mem_used[0]</A>) ) );


<P> --ZC1L1074 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at LABCELL_X13_Y6_N48
<P><A NAME="ZC1L1074">ZC1L1074</A> = ( !<A HREF="#ZC1_W_valid">ZC1_W_valid</A> & ( ((<A HREF="#ZC1_i_read">ZC1_i_read</A>) # (<A HREF="#ZB3L2">ZB3L2</A>)) # (<A HREF="#ZB2L2">ZB2L2</A>) ) );


<P> --DC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at LABCELL_X12_Y7_N39
<P><A NAME="DC2L2">DC2L2</A> = ( <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( (!<A HREF="#FC1L1">FC1L1</A> & (((!<A HREF="#SB5L16Q">SB5L16Q</A>)))) # (<A HREF="#FC1L1">FC1L1</A> & (<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & ((<A HREF="#SB4L15">SB4L15</A>)))) ) ) # ( !<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( (<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & (<A HREF="#FC1L1">FC1L1</A> & <A HREF="#SB4L15">SB4L15</A>)) ) );


<P> --DC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at LABCELL_X13_Y6_N36
<P><A NAME="DC2L3">DC2L3</A> = ( <A HREF="#DC2_read_accepted">DC2_read_accepted</A> & ( !<A HREF="#ZB3L2">ZB3L2</A> & ( !<A HREF="#ZB2L2">ZB2L2</A> ) ) ) # ( !<A HREF="#DC2_read_accepted">DC2_read_accepted</A> & ( !<A HREF="#ZB3L2">ZB3L2</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (!<A HREF="#ZC1L1075Q">ZC1L1075Q</A> & (<A HREF="#DC2L2">DC2L2</A> & !<A HREF="#ZB2L2">ZB2L2</A>))) ) ) );


<P> --ZC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X19_Y7_N58
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_uncond_cti_non_br">ZC1_R_ctrl_uncond_cti_non_br</A> = DFFEAS(<A HREF="#ZC1L256">ZC1L256</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X19_Y5_N1
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_br_uncond">ZC1_R_ctrl_br_uncond</A> = DFFEAS(<A HREF="#ZC1L598">ZC1L598</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L704 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at MLABCELL_X21_Y5_N12
<P><A NAME="ZC1L704">ZC1L704</A> = ( !<A HREF="#ZC1_R_ctrl_br">ZC1_R_ctrl_br</A> & ( <A HREF="#ZC1_W_cmp_result">ZC1_W_cmp_result</A> & ( (!<A HREF="#ZC1_R_ctrl_uncond_cti_non_br">ZC1_R_ctrl_uncond_cti_non_br</A> & !<A HREF="#ZC1_R_ctrl_br_uncond">ZC1_R_ctrl_br_uncond</A>) ) ) ) # ( <A HREF="#ZC1_R_ctrl_br">ZC1_R_ctrl_br</A> & ( !<A HREF="#ZC1_W_cmp_result">ZC1_W_cmp_result</A> & ( (!<A HREF="#ZC1_R_ctrl_uncond_cti_non_br">ZC1_R_ctrl_uncond_cti_non_br</A> & !<A HREF="#ZC1_R_ctrl_br_uncond">ZC1_R_ctrl_br_uncond</A>) ) ) ) # ( !<A HREF="#ZC1_R_ctrl_br">ZC1_R_ctrl_br</A> & ( !<A HREF="#ZC1_W_cmp_result">ZC1_W_cmp_result</A> & ( (!<A HREF="#ZC1_R_ctrl_uncond_cti_non_br">ZC1_R_ctrl_uncond_cti_non_br</A> & !<A HREF="#ZC1_R_ctrl_br_uncond">ZC1_R_ctrl_br_uncond</A>) ) ) );


<P> --ZC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X25_Y8_N37
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_exception">ZC1_R_ctrl_exception</A> = DFFEAS(<A HREF="#ZC1L216">ZC1L216</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X21_Y6_N22
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_break">ZC1_R_ctrl_break</A> = DFFEAS(<A HREF="#ZC1L213">ZC1L213</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L702 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at LABCELL_X22_Y8_N45
<P><A NAME="ZC1L702">ZC1L702</A> = ( !<A HREF="#ZC1_R_ctrl_break">ZC1_R_ctrl_break</A> & ( !<A HREF="#ZC1_R_ctrl_exception">ZC1_R_ctrl_exception</A> ) );


<P> --ZC1L701 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~0 at LABCELL_X22_Y7_N3
<P><A NAME="ZC1L701">ZC1L701</A> = ( <A HREF="#ZC1L10">ZC1L10</A> & ( (<A HREF="#ZC1L702">ZC1L702</A> & (!<A HREF="#ZC1L704">ZC1L704</A> & !<A HREF="#ZC1L70">ZC1L70</A>)) ) ) # ( !<A HREF="#ZC1L10">ZC1L10</A> & ( (<A HREF="#ZC1L702">ZC1L702</A> & ((!<A HREF="#ZC1L70">ZC1L70</A>) # (<A HREF="#ZC1L704">ZC1L704</A>))) ) );


<P> --ZC1L703 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~1 at LABCELL_X22_Y7_N18
<P><A NAME="ZC1L703">ZC1L703</A> = (!<A HREF="#ZC1L702">ZC1L702</A>) # (<A HREF="#ZC1L704">ZC1L704</A>);


<P> --SC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X13_Y7_N45
<P><A NAME="SC2L3">SC2L3</A> = ( <A HREF="#ZB1L2">ZB1L2</A> & ( ((!<A HREF="#SC2_top_priority_reg[0]">SC2_top_priority_reg[0]</A> & !<A HREF="#YB1L9">YB1L9</A>)) # (<A HREF="#SC2_top_priority_reg[1]">SC2_top_priority_reg[1]</A>) ) );


<P> --SB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X17_Y7_N6
<P><A NAME="SB5L9">SB5L9</A> = ( <A HREF="#SB5_mem_used[0]">SB5_mem_used[0]</A> & ( (!<A HREF="#VB5_read_latency_shift_reg[0]">VB5_read_latency_shift_reg[0]</A>) # (<A HREF="#SB5_mem_used[1]">SB5_mem_used[1]</A>) ) );


<P> --SB5L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5 at LABCELL_X17_Y7_N30
<P><A NAME="SB5L10">SB5L10</A> = ( <A HREF="#VB5L4">VB5L4</A> & ( <A HREF="#SB5L9">SB5L9</A> ) ) # ( !<A HREF="#VB5L4">VB5L4</A> & ( <A HREF="#SB5L9">SB5L9</A> ) ) # ( <A HREF="#VB5L4">VB5L4</A> & ( !<A HREF="#SB5L9">SB5L9</A> & ( (<A HREF="#SB5L17">SB5L17</A> & (((<A HREF="#YB1L9">YB1L9</A> & <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>)) # (<A HREF="#BC2L57">BC2L57</A>))) ) ) );


<P> --SC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X13_Y7_N6
<P><A NAME="SC2L6">SC2L6</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#ZB1L2">ZB1L2</A> & ( (!<A HREF="#YB1L9">YB1L9</A> & ((!<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ((!<A HREF="#BC2_packet_in_progress">BC2_packet_in_progress</A>))) # (<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & (<A HREF="#VB5L4">VB5L4</A>)))) # (<A HREF="#YB1L9">YB1L9</A> & (<A HREF="#VB5L4">VB5L4</A>)) ) ) ) # ( !<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#ZB1L2">ZB1L2</A> & ( (!<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ((!<A HREF="#BC2_packet_in_progress">BC2_packet_in_progress</A>))) # (<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & (<A HREF="#VB5L4">VB5L4</A>)) ) ) ) # ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( !<A HREF="#ZB1L2">ZB1L2</A> & ( (<A HREF="#YB1L9">YB1L9</A> & <A HREF="#VB5L4">VB5L4</A>) ) ) ) # ( !<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( !<A HREF="#ZB1L2">ZB1L2</A> & ( (<A HREF="#YB1L9">YB1L9</A> & !<A HREF="#BC2_packet_in_progress">BC2_packet_in_progress</A>) ) ) );


<P> --SB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X9_Y8_N15
<P><A NAME="SB1L3">SB1L3</A> = ( <A HREF="#VB1L36">VB1L36</A> ) # ( !<A HREF="#VB1L36">VB1L36</A> & ( (<A HREF="#SB1_mem_used[0]">SB1_mem_used[0]</A> & ((!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) # (<A HREF="#SB1L6Q">SB1L6Q</A>))) ) );


<P> --SC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X12_Y7_N54
<P><A NAME="SC1L3">SC1L3</A> = ( <A HREF="#SC1_top_priority_reg[1]">SC1_top_priority_reg[1]</A> & ( <A HREF="#ZB1L1">ZB1L1</A> ) ) # ( !<A HREF="#SC1_top_priority_reg[1]">SC1_top_priority_reg[1]</A> & ( (!<A HREF="#SC1_top_priority_reg[0]">SC1_top_priority_reg[0]</A> & (!<A HREF="#YB1L8">YB1L8</A> & <A HREF="#ZB1L1">ZB1L1</A>)) ) );


<P> --SC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X12_Y7_N24
<P><A NAME="SC1L6">SC1L6</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( <A HREF="#YB1L8">YB1L8</A> & ( <A HREF="#SB4L15">SB4L15</A> ) ) ) # ( !<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( <A HREF="#YB1L8">YB1L8</A> & ( (!<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & (((!<A HREF="#BC1_packet_in_progress">BC1_packet_in_progress</A>)))) # (<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & ((!<A HREF="#ZB1L1">ZB1L1</A> & (!<A HREF="#BC1_packet_in_progress">BC1_packet_in_progress</A>)) # (<A HREF="#ZB1L1">ZB1L1</A> & ((<A HREF="#SB4L15">SB4L15</A>))))) ) ) ) # ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( !<A HREF="#YB1L8">YB1L8</A> & ( (<A HREF="#ZB1L1">ZB1L1</A> & ((!<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & (!<A HREF="#BC1_packet_in_progress">BC1_packet_in_progress</A>)) # (<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & ((<A HREF="#SB4L15">SB4L15</A>))))) ) ) ) # ( !<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( !<A HREF="#YB1L8">YB1L8</A> & ( (<A HREF="#ZB1L1">ZB1L1</A> & ((!<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & (!<A HREF="#BC1_packet_in_progress">BC1_packet_in_progress</A>)) # (<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & ((<A HREF="#SB4L15">SB4L15</A>))))) ) ) );


<P> --CD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at LABCELL_X10_Y6_N42
<P><A NAME="CD1L131">CD1L131</A> = ( <A HREF="#CD1_write">CD1_write</A> & ( <A HREF="#TD1_waitrequest">TD1_waitrequest</A> ) ) # ( !<A HREF="#CD1_write">CD1_write</A> & ( <A HREF="#TD1_waitrequest">TD1_waitrequest</A> & ( (<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & (!<A HREF="#SB4_mem_used[1]">SB4_mem_used[1]</A> & (<A HREF="#BC1_WideOr1">BC1_WideOr1</A> & <A HREF="#X1L1">X1L1</A>))) ) ) ) # ( !<A HREF="#CD1_write">CD1_write</A> & ( !<A HREF="#TD1_waitrequest">TD1_waitrequest</A> & ( (<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & (!<A HREF="#SB4_mem_used[1]">SB4_mem_used[1]</A> & (<A HREF="#BC1_WideOr1">BC1_WideOr1</A> & <A HREF="#X1L1">X1L1</A>))) ) ) );


<P> --BC1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46] at LABCELL_X12_Y6_N3
<P><A NAME="BC1_src_data[46]">BC1_src_data[46]</A> = ( <A HREF="#ZC1_W_alu_result[10]">ZC1_W_alu_result[10]</A> & ( ((<A HREF="#ZC1_F_pc[8]">ZC1_F_pc[8]</A> & <A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A>)) # (<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A>) ) ) # ( !<A HREF="#ZC1_W_alu_result[10]">ZC1_W_alu_result[10]</A> & ( (<A HREF="#ZC1_F_pc[8]">ZC1_F_pc[8]</A> & <A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A>) ) );


<P> --VD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at LABCELL_X7_Y5_N9
<P><A NAME="VD1L63">VD1L63</A> = (!<A HREF="#VD1_ir[0]">VD1_ir[0]</A> & (<A HREF="#VD1_enable_action_strobe">VD1_enable_action_strobe</A> & !<A HREF="#VD1_ir[1]">VD1_ir[1]</A>));


<P> --VD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X7_Y5_N17
<P> --register power-up is low

<P><A NAME="VD1_jdo[34]">VD1_jdo[34]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[34]">WD1_sr[34]</A>,  ,  , VCC);


<P> --VD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X2_Y4_N23
<P> --register power-up is low

<P><A NAME="VD1_jdo[17]">VD1_jdo[17]</A> = DFFEAS(<A HREF="#VD1L30">VD1L30</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TD1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at LABCELL_X7_Y5_N18
<P><A NAME="TD1L137">TD1L137</A> = ( <A HREF="#VD1L63">VD1L63</A> & ( (!<A HREF="#VD1_jdo[35]">VD1_jdo[35]</A> & ((!<A HREF="#VD1_jdo[34]">VD1_jdo[34]</A> & (<A HREF="#TD1L2">TD1L2</A>)) # (<A HREF="#VD1_jdo[34]">VD1_jdo[34]</A> & ((!<A HREF="#VD1_jdo[17]">VD1_jdo[17]</A>))))) # (<A HREF="#VD1_jdo[35]">VD1_jdo[35]</A> & (<A HREF="#TD1L2">TD1L2</A>)) ) );


<P> --CD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at LABCELL_X10_Y6_N12
<P><A NAME="CD1L84">CD1L84</A> = ( <A HREF="#RB4L2">RB4L2</A> & ( (!<A HREF="#CD1_read">CD1_read</A> & ((!<A HREF="#SB4_mem_used[1]">SB4_mem_used[1]</A>))) # (<A HREF="#CD1_read">CD1_read</A> & (<A HREF="#TD1_waitrequest">TD1_waitrequest</A>)) ) ) # ( !<A HREF="#RB4L2">RB4L2</A> & ( (<A HREF="#TD1_waitrequest">TD1_waitrequest</A> & <A HREF="#CD1_read">CD1_read</A>) ) );


<P> --TD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at LABCELL_X10_Y6_N51
<P><A NAME="TD1L135">TD1L135</A> = ( <A HREF="#TD1_waitrequest">TD1_waitrequest</A> & ( (!<A HREF="#CD1_write">CD1_write</A> & (!<A HREF="#TD1L195">TD1L195</A> & (<A HREF="#CD1_read">CD1_read</A>))) # (<A HREF="#CD1_write">CD1_write</A> & (((<A HREF="#TD1_avalon_ociram_readdata_ready">TD1_avalon_ociram_readdata_ready</A>)))) ) );


<P> --SB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X10_Y6_N33
<P><A NAME="SB4L9">SB4L9</A> = ( <A HREF="#SB4_mem_used[1]">SB4_mem_used[1]</A> & ( <A HREF="#SB4_mem_used[0]">SB4_mem_used[0]</A> ) ) # ( !<A HREF="#SB4_mem_used[1]">SB4_mem_used[1]</A> & ( (!<A HREF="#TD1_waitrequest">TD1_waitrequest</A> & (((!<A HREF="#VB4_read_latency_shift_reg[0]">VB4_read_latency_shift_reg[0]</A> & <A HREF="#SB4_mem_used[0]">SB4_mem_used[0]</A>)) # (<A HREF="#RB4L2">RB4L2</A>))) # (<A HREF="#TD1_waitrequest">TD1_waitrequest</A> & (!<A HREF="#VB4_read_latency_shift_reg[0]">VB4_read_latency_shift_reg[0]</A> & ((<A HREF="#SB4_mem_used[0]">SB4_mem_used[0]</A>)))) ) );


<P> --UB2L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg~0 at MLABCELL_X15_Y3_N0
<P><A NAME="UB2L17">UB2L17</A> = ( <A HREF="#UB2_address_reg[1]">UB2_address_reg[1]</A> & ( <A HREF="#VB2L3">VB2L3</A> & ( (<A HREF="#U1L71">U1L71</A>) # (<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A>) ) ) ) # ( !<A HREF="#UB2_address_reg[1]">UB2_address_reg[1]</A> & ( <A HREF="#VB2L3">VB2L3</A> & ( (!<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> & !<A HREF="#U1L71">U1L71</A>) ) ) ) # ( <A HREF="#UB2_address_reg[1]">UB2_address_reg[1]</A> & ( !<A HREF="#VB2L3">VB2L3</A> & ( ((<A HREF="#RB2L4">RB2L4</A> & <A HREF="#U1L71">U1L71</A>)) # (<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A>) ) ) ) # ( !<A HREF="#UB2_address_reg[1]">UB2_address_reg[1]</A> & ( !<A HREF="#VB2L3">VB2L3</A> & ( (!<A HREF="#SB2_mem_used[1]">SB2_mem_used[1]</A> & ((!<A HREF="#RB2L4">RB2L4</A>) # (!<A HREF="#U1L71">U1L71</A>))) ) ) );


<P> --UB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|endofpacket_reg~0 at MLABCELL_X15_Y4_N45
<P><A NAME="UB2L43">UB2L43</A> = (!<A HREF="#UB2_use_reg">UB2_use_reg</A>) # (<A HREF="#UB2_endofpacket_reg">UB2_endofpacket_reg</A>);


<P> --VB4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X17_Y6_N7
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[11]">VB4_av_readdata_pre[11]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[11]">CD1_readdata[11]</A>,  ,  , VCC);


<P> --ZC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~10 at LABCELL_X19_Y8_N3
<P><A NAME="ZC1L648">ZC1L648</A> = ( <A HREF="#VB4_av_readdata_pre[11]">VB4_av_readdata_pre[11]</A> & ( <A HREF="#ZB2L2">ZB2L2</A> ) ) # ( !<A HREF="#VB4_av_readdata_pre[11]">VB4_av_readdata_pre[11]</A> & ( <A HREF="#ZB2L2">ZB2L2</A> & ( (!<A HREF="#ZC1L271">ZC1L271</A>) # ((<A HREF="#FE1_q_a[11]">FE1_q_a[11]</A> & <A HREF="#ZB3L2">ZB3L2</A>)) ) ) ) # ( <A HREF="#VB4_av_readdata_pre[11]">VB4_av_readdata_pre[11]</A> & ( !<A HREF="#ZB2L2">ZB2L2</A> & ( (!<A HREF="#ZC1L271">ZC1L271</A>) # ((<A HREF="#FE1_q_a[11]">FE1_q_a[11]</A> & <A HREF="#ZB3L2">ZB3L2</A>)) ) ) ) # ( !<A HREF="#VB4_av_readdata_pre[11]">VB4_av_readdata_pre[11]</A> & ( !<A HREF="#ZB2L2">ZB2L2</A> & ( (!<A HREF="#ZC1L271">ZC1L271</A>) # ((<A HREF="#FE1_q_a[11]">FE1_q_a[11]</A> & <A HREF="#ZB3L2">ZB3L2</A>)) ) ) );


<P> --VB4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X9_Y4_N40
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[12]">VB4_av_readdata_pre[12]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[12]">CD1_readdata[12]</A>,  ,  , VCC);


<P> --ZC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~11 at LABCELL_X18_Y8_N36
<P><A NAME="ZC1L649">ZC1L649</A> = ( <A HREF="#ZB2L2">ZB2L2</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (((<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[12]">FE1_q_a[12]</A>)) # (<A HREF="#VB4_av_readdata_pre[12]">VB4_av_readdata_pre[12]</A>))) ) ) # ( !<A HREF="#ZB2L2">ZB2L2</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[12]">FE1_q_a[12]</A>)) ) );


<P> --VB4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X12_Y8_N49
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[13]">VB4_av_readdata_pre[13]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[13]">CD1_readdata[13]</A>,  ,  , VCC);


<P> --ZC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~12 at LABCELL_X19_Y8_N30
<P><A NAME="ZC1L650">ZC1L650</A> = ( <A HREF="#ZC1L271">ZC1L271</A> & ( <A HREF="#VB4_av_readdata_pre[13]">VB4_av_readdata_pre[13]</A> & ( ((<A HREF="#FE1_q_a[13]">FE1_q_a[13]</A> & <A HREF="#ZB3L2">ZB3L2</A>)) # (<A HREF="#ZB2L2">ZB2L2</A>) ) ) ) # ( !<A HREF="#ZC1L271">ZC1L271</A> & ( <A HREF="#VB4_av_readdata_pre[13]">VB4_av_readdata_pre[13]</A> ) ) # ( <A HREF="#ZC1L271">ZC1L271</A> & ( !<A HREF="#VB4_av_readdata_pre[13]">VB4_av_readdata_pre[13]</A> & ( (<A HREF="#FE1_q_a[13]">FE1_q_a[13]</A> & <A HREF="#ZB3L2">ZB3L2</A>) ) ) ) # ( !<A HREF="#ZC1L271">ZC1L271</A> & ( !<A HREF="#VB4_av_readdata_pre[13]">VB4_av_readdata_pre[13]</A> ) );


<P> --VB4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X9_Y8_N53
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[14]">VB4_av_readdata_pre[14]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[14]">CD1_readdata[14]</A>,  ,  , VCC);


<P> --ZC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~13 at LABCELL_X18_Y8_N39
<P><A NAME="ZC1L651">ZC1L651</A> = ( <A HREF="#VB4L17Q">VB4L17Q</A> & ( (((<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[14]">FE1_q_a[14]</A>)) # (<A HREF="#ZB2L2">ZB2L2</A>)) # (<A HREF="#ZC1_intr_req">ZC1_intr_req</A>) ) ) # ( !<A HREF="#VB4L17Q">VB4L17Q</A> & ( ((<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[14]">FE1_q_a[14]</A>)) # (<A HREF="#ZC1_intr_req">ZC1_intr_req</A>) ) );


<P> --VB4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X8_Y6_N22
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[15]">VB4_av_readdata_pre[15]</A> = DFFEAS(<A HREF="#VB4L19">VB4L19</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~14 at LABCELL_X19_Y8_N24
<P><A NAME="ZC1L652">ZC1L652</A> = ( <A HREF="#ZC1L271">ZC1L271</A> & ( <A HREF="#ZB2L2">ZB2L2</A> & ( ((<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[15]">FE1_q_a[15]</A>)) # (<A HREF="#VB4_av_readdata_pre[15]">VB4_av_readdata_pre[15]</A>) ) ) ) # ( !<A HREF="#ZC1L271">ZC1L271</A> & ( <A HREF="#ZB2L2">ZB2L2</A> ) ) # ( <A HREF="#ZC1L271">ZC1L271</A> & ( !<A HREF="#ZB2L2">ZB2L2</A> & ( (<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[15]">FE1_q_a[15]</A>) ) ) ) # ( !<A HREF="#ZC1L271">ZC1L271</A> & ( !<A HREF="#ZB2L2">ZB2L2</A> ) );


<P> --VB4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X12_Y8_N11
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[16]">VB4_av_readdata_pre[16]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[16]">CD1_readdata[16]</A>,  ,  , VCC);


<P> --ZC1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~15 at LABCELL_X12_Y8_N3
<P><A NAME="ZC1L653">ZC1L653</A> = ( <A HREF="#VB4_av_readdata_pre[16]">VB4_av_readdata_pre[16]</A> & ( (!<A HREF="#ZC1L271">ZC1L271</A>) # (((<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[16]">FE1_q_a[16]</A>)) # (<A HREF="#ZB2L2">ZB2L2</A>)) ) ) # ( !<A HREF="#VB4_av_readdata_pre[16]">VB4_av_readdata_pre[16]</A> & ( (!<A HREF="#ZC1L271">ZC1L271</A>) # ((<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[16]">FE1_q_a[16]</A>)) ) );


<P> --VB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X12_Y5_N35
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[5]">VB4_av_readdata_pre[5]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[5]">CD1_readdata[5]</A>,  ,  , VCC);


<P> --ZC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16 at LABCELL_X12_Y5_N27
<P><A NAME="ZC1L642">ZC1L642</A> = ( <A HREF="#FE1_q_a[5]">FE1_q_a[5]</A> & ( <A HREF="#VB4_av_readdata_pre[5]">VB4_av_readdata_pre[5]</A> & ( ((!<A HREF="#ZC1L271">ZC1L271</A>) # (<A HREF="#ZB3L2">ZB3L2</A>)) # (<A HREF="#ZB2L2">ZB2L2</A>) ) ) ) # ( !<A HREF="#FE1_q_a[5]">FE1_q_a[5]</A> & ( <A HREF="#VB4_av_readdata_pre[5]">VB4_av_readdata_pre[5]</A> & ( (!<A HREF="#ZC1L271">ZC1L271</A>) # (<A HREF="#ZB2L2">ZB2L2</A>) ) ) ) # ( <A HREF="#FE1_q_a[5]">FE1_q_a[5]</A> & ( !<A HREF="#VB4_av_readdata_pre[5]">VB4_av_readdata_pre[5]</A> & ( (!<A HREF="#ZC1L271">ZC1L271</A>) # (<A HREF="#ZB3L2">ZB3L2</A>) ) ) ) # ( !<A HREF="#FE1_q_a[5]">FE1_q_a[5]</A> & ( !<A HREF="#VB4_av_readdata_pre[5]">VB4_av_readdata_pre[5]</A> & ( !<A HREF="#ZC1L271">ZC1L271</A> ) ) );


<P> --ZC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at MLABCELL_X21_Y6_N0
<P><A NAME="ZC1L247">ZC1L247</A> = ( <A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & ( ((<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & !<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A>)) # (<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A>) ) );


<P> --ZC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at MLABCELL_X21_Y6_N3
<P><A NAME="ZC1L248">ZC1L248</A> = ( <A HREF="#ZC1L594">ZC1L594</A> & ( (<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & <A HREF="#ZC1L247">ZC1L247</A>)) ) );


<P> --ZC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at LABCELL_X24_Y5_N42
<P><A NAME="ZC1L593">ZC1L593</A> = ( <A HREF="#ZC1L591">ZC1L591</A> ) # ( !<A HREF="#ZC1L591">ZC1L591</A> & ( ((<A HREF="#ZC1L589">ZC1L589</A>) # (<A HREF="#ZC1_E_st_stall">ZC1_E_st_stall</A>)) # (<A HREF="#ZC1_R_valid">ZC1_R_valid</A>) ) );


<P> --ZC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at LABCELL_X19_Y7_N27
<P><A NAME="ZC1L215">ZC1L215</A> = ( !<A HREF="#ZC1L219">ZC1L219</A> & ( (!<A HREF="#ZC1L220">ZC1L220</A> & (!<A HREF="#ZC1L606">ZC1L606</A> & !<A HREF="#ZC1L218">ZC1L218</A>)) ) );


<P> --ZC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at LABCELL_X24_Y8_N45
<P><A NAME="ZC1L617">ZC1L617</A> = ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( !<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & ( (!<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (!<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & <A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A>))) ) ) );


<P> --ZC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at LABCELL_X24_Y8_N33
<P><A NAME="ZC1L618">ZC1L618</A> = ( <A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & ( !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & (<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A>))) ) ) );


<P> --ZC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at LABCELL_X24_Y8_N27
<P><A NAME="ZC1L619">ZC1L619</A> = ( !<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & ( <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A>))) ) ) );


<P> --ZC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11 at LABCELL_X24_Y8_N30
<P><A NAME="ZC1L620">ZC1L620</A> = ( <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( !<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & ( (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & (<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A>))) ) ) );


<P> --ZC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at LABCELL_X19_Y7_N21
<P><A NAME="ZC1L242">ZC1L242</A> = ( !<A HREF="#ZC1L603">ZC1L603</A> & ( <A HREF="#ZC1L594">ZC1L594</A> & ( (!<A HREF="#ZC1L244">ZC1L244</A> & !<A HREF="#ZC1L604">ZC1L604</A>) ) ) ) # ( !<A HREF="#ZC1L603">ZC1L603</A> & ( !<A HREF="#ZC1L594">ZC1L594</A> & ( !<A HREF="#ZC1L604">ZC1L604</A> ) ) );


<P> --ZC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at LABCELL_X19_Y7_N42
<P><A NAME="ZC1L243">ZC1L243</A> = ( <A HREF="#ZC1L242">ZC1L242</A> & ( <A HREF="#ZC1L594">ZC1L594</A> & ( (((!<A HREF="#ZC1L215">ZC1L215</A>) # (<A HREF="#ZC1L227">ZC1L227</A>)) # (<A HREF="#ZC1L245">ZC1L245</A>)) # (<A HREF="#ZC1L605">ZC1L605</A>) ) ) ) # ( !<A HREF="#ZC1L242">ZC1L242</A> & ( <A HREF="#ZC1L594">ZC1L594</A> ) ) # ( <A HREF="#ZC1L242">ZC1L242</A> & ( !<A HREF="#ZC1L594">ZC1L594</A> & ( (!<A HREF="#ZC1L215">ZC1L215</A>) # (<A HREF="#ZC1L605">ZC1L605</A>) ) ) ) # ( !<A HREF="#ZC1L242">ZC1L242</A> & ( !<A HREF="#ZC1L594">ZC1L594</A> ) );


<P> --ZC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X19_Y5_N24
<P><A NAME="ZC1L231">ZC1L231</A> = ( !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (!<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & (!<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & (!<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & !<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A>))) ) );


<P> --VB4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X15_Y8_N58
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[8]">VB4_av_readdata_pre[8]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[8]">CD1_readdata[8]</A>,  ,  , VCC);


<P> --ZC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~17 at LABCELL_X18_Y8_N54
<P><A NAME="ZC1L645">ZC1L645</A> = ( <A HREF="#FE1_q_a[8]">FE1_q_a[8]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (((<A HREF="#ZB2L2">ZB2L2</A> & <A HREF="#VB4_av_readdata_pre[8]">VB4_av_readdata_pre[8]</A>)) # (<A HREF="#ZB3L2">ZB3L2</A>))) ) ) # ( !<A HREF="#FE1_q_a[8]">FE1_q_a[8]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (<A HREF="#ZB2L2">ZB2L2</A> & <A HREF="#VB4_av_readdata_pre[8]">VB4_av_readdata_pre[8]</A>)) ) );


<P> --ZC1L785 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at LABCELL_X18_Y5_N15
<P><A NAME="ZC1L785">ZC1L785</A> = ( <A HREF="#ZC1_R_valid">ZC1_R_valid</A> & ( (((<A HREF="#ZC1L712">ZC1L712</A>) # (<A HREF="#ZC1L208">ZC1L208</A>)) # (<A HREF="#ZC1L790">ZC1L790</A>)) # (<A HREF="#ZC1L786">ZC1L786</A>) ) ) # ( !<A HREF="#ZC1_R_valid">ZC1_R_valid</A> & ( ((<A HREF="#ZC1L208">ZC1L208</A>) # (<A HREF="#ZC1L790">ZC1L790</A>)) # (<A HREF="#ZC1L786">ZC1L786</A>) ) );


<P> --ZC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at LABCELL_X27_Y8_N54
<P><A NAME="ZC1L252">ZC1L252</A> = ( !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> ) ) ) # ( !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( !<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> ) ) );


<P> --ZC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at LABCELL_X23_Y8_N45
<P><A NAME="ZC1L253">ZC1L253</A> = ( <A HREF="#ZC1L594">ZC1L594</A> & ( (<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & (<A HREF="#ZC1L252">ZC1L252</A> & !<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A>)) ) );


<P> --ZC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at LABCELL_X19_Y5_N6
<P><A NAME="ZC1L224">ZC1L224</A> = ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( !<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ( (<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & <A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A>)) ) ) ) # ( !<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( !<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ( (<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & <A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A>))) ) ) );


<P> --ZC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at LABCELL_X22_Y4_N36
<P><A NAME="ZC1L225">ZC1L225</A> = ( !<A HREF="#ZC1L615">ZC1L615</A> & ( (!<A HREF="#ZC1L229">ZC1L229</A> & (!<A HREF="#ZC1L230">ZC1L230</A> & (!<A HREF="#ZC1L616">ZC1L616</A> & !<A HREF="#ZC1L228">ZC1L228</A>))) ) );


<P> --ZC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12 at LABCELL_X24_Y8_N15
<P><A NAME="ZC1L621">ZC1L621</A> = ( !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( <A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & ( (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & (!<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & (!<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A>))) ) ) );


<P> --ZC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13 at LABCELL_X24_Y8_N18
<P><A NAME="ZC1L622">ZC1L622</A> = ( <A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & ( !<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & (!<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & !<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A>))) ) ) );


<P> --ZC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at LABCELL_X24_Y8_N0
<P><A NAME="ZC1L221">ZC1L221</A> = ( !<A HREF="#ZC1L618">ZC1L618</A> & ( (!<A HREF="#ZC1L622">ZC1L622</A> & (!<A HREF="#ZC1L621">ZC1L621</A> & (!<A HREF="#ZC1L619">ZC1L619</A> & !<A HREF="#ZC1L617">ZC1L617</A>))) ) );


<P> --ZC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14 at LABCELL_X24_Y8_N36
<P><A NAME="ZC1L623">ZC1L623</A> = ( <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & (!<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & !<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A>))) ) ) );


<P> --ZC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15 at LABCELL_X24_Y8_N12
<P><A NAME="ZC1L624">ZC1L624</A> = ( !<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & ( <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & (!<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & (<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & !<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A>))) ) ) );


<P> --ZC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X19_Y7_N24
<P><A NAME="ZC1L222">ZC1L222</A> = ( <A HREF="#ZC1L594">ZC1L594</A> & ( (!<A HREF="#ZC1L624">ZC1L624</A> & (!<A HREF="#ZC1L607">ZC1L607</A> & !<A HREF="#ZC1L623">ZC1L623</A>)) ) ) # ( !<A HREF="#ZC1L594">ZC1L594</A> & ( !<A HREF="#ZC1L607">ZC1L607</A> ) );


<P> --ZC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at LABCELL_X19_Y7_N12
<P><A NAME="ZC1L223">ZC1L223</A> = ( <A HREF="#ZC1L225">ZC1L225</A> & ( <A HREF="#ZC1L221">ZC1L221</A> & ( (!<A HREF="#ZC1L215">ZC1L215</A>) # ((!<A HREF="#ZC1L242">ZC1L242</A>) # (!<A HREF="#ZC1L222">ZC1L222</A>)) ) ) ) # ( !<A HREF="#ZC1L225">ZC1L225</A> & ( <A HREF="#ZC1L221">ZC1L221</A> & ( (!<A HREF="#ZC1L215">ZC1L215</A>) # (((!<A HREF="#ZC1L242">ZC1L242</A>) # (!<A HREF="#ZC1L222">ZC1L222</A>)) # (<A HREF="#ZC1L594">ZC1L594</A>)) ) ) ) # ( <A HREF="#ZC1L225">ZC1L225</A> & ( !<A HREF="#ZC1L221">ZC1L221</A> & ( (!<A HREF="#ZC1L215">ZC1L215</A>) # (((!<A HREF="#ZC1L242">ZC1L242</A>) # (!<A HREF="#ZC1L222">ZC1L222</A>)) # (<A HREF="#ZC1L594">ZC1L594</A>)) ) ) ) # ( !<A HREF="#ZC1L225">ZC1L225</A> & ( !<A HREF="#ZC1L221">ZC1L221</A> & ( (!<A HREF="#ZC1L215">ZC1L215</A>) # (((!<A HREF="#ZC1L242">ZC1L242</A>) # (!<A HREF="#ZC1L222">ZC1L222</A>)) # (<A HREF="#ZC1L594">ZC1L594</A>)) ) ) );


<P> --VB4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X13_Y8_N52
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[10]">VB4_av_readdata_pre[10]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[10]">CD1_readdata[10]</A>,  ,  , VCC);


<P> --ZC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~18 at LABCELL_X18_Y8_N57
<P><A NAME="ZC1L647">ZC1L647</A> = ( <A HREF="#VB4_av_readdata_pre[10]">VB4_av_readdata_pre[10]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (((<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[10]">FE1_q_a[10]</A>)) # (<A HREF="#ZB2L2">ZB2L2</A>))) ) ) # ( !<A HREF="#VB4_av_readdata_pre[10]">VB4_av_readdata_pre[10]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[10]">FE1_q_a[10]</A>)) ) );


<P> --ZC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14 at LABCELL_X18_Y5_N36
<P><A NAME="ZC1L608">ZC1L608</A> = ( !<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & ( !<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & ( (<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & (<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & (<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & !<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>))) ) ) );


<P> --ZC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at LABCELL_X22_Y4_N42
<P><A NAME="ZC1L347">ZC1L347</A> = ( <A HREF="#ZC1L205">ZC1L205</A> & ( <A HREF="#ZC1_R_valid">ZC1_R_valid</A> ) ) # ( !<A HREF="#ZC1L205">ZC1L205</A> & ( (<A HREF="#ZC1_R_valid">ZC1_R_valid</A> & (((<A HREF="#ZC1L594">ZC1L594</A> & <A HREF="#ZC1L206">ZC1L206</A>)) # (<A HREF="#ZC1L207">ZC1L207</A>))) ) );


<P> --ZC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X13_Y8_N46
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte1_data[2]">ZC1_av_ld_byte1_data[2]</A> = DFFEAS(<A HREF="#ZC1L933">ZC1L933</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L921">ZC1L921</A>,  ,  ,  ,  );


<P> --ZC1L861 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~9 at MLABCELL_X15_Y5_N45
<P><A NAME="ZC1L861">ZC1L861</A> = ( <A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ( (<A HREF="#ZC1_av_ld_byte1_data[2]">ZC1_av_ld_byte1_data[2]</A> & <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (<A HREF="#ZC1_W_alu_result[10]">ZC1_W_alu_result[10]</A> & ((!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A>)))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (((<A HREF="#ZC1_av_ld_byte1_data[2]">ZC1_av_ld_byte1_data[2]</A>)))) ) );


<P> --ZC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X15_Y8_N49
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte1_data[4]">ZC1_av_ld_byte1_data[4]</A> = DFFEAS(<A HREF="#ZC1L941">ZC1L941</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L921">ZC1L921</A>,  ,  ,  ,  );


<P> --ZC1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~10 at LABCELL_X23_Y7_N39
<P><A NAME="ZC1L863">ZC1L863</A> = ( <A HREF="#ZC1_av_ld_byte1_data[4]">ZC1_av_ld_byte1_data[4]</A> & ( ((!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & (<A HREF="#ZC1_W_alu_result[12]">ZC1_W_alu_result[12]</A> & !<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A>))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZC1_av_ld_byte1_data[4]">ZC1_av_ld_byte1_data[4]</A> & ( (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (<A HREF="#ZC1_W_alu_result[12]">ZC1_W_alu_result[12]</A> & !<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A>))) ) );


<P> --VB4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X16_Y8_N59
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[18]">VB4_av_readdata_pre[18]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[18]">CD1_readdata[18]</A>,  ,  , VCC);


<P> --ZC1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~19 at LABCELL_X16_Y8_N36
<P><A NAME="ZC1L655">ZC1L655</A> = ( <A HREF="#ZB2L2">ZB2L2</A> & ( <A HREF="#FE1_q_a[18]">FE1_q_a[18]</A> & ( ((!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & ((<A HREF="#VB4_av_readdata_pre[18]">VB4_av_readdata_pre[18]</A>) # (<A HREF="#ZB3L2">ZB3L2</A>)))) # (<A HREF="#ZC1L1072">ZC1L1072</A>) ) ) ) # ( !<A HREF="#ZB2L2">ZB2L2</A> & ( <A HREF="#FE1_q_a[18]">FE1_q_a[18]</A> & ( ((<A HREF="#ZB3L2">ZB3L2</A> & !<A HREF="#ZC1_intr_req">ZC1_intr_req</A>)) # (<A HREF="#ZC1L1072">ZC1L1072</A>) ) ) ) # ( <A HREF="#ZB2L2">ZB2L2</A> & ( !<A HREF="#FE1_q_a[18]">FE1_q_a[18]</A> & ( ((<A HREF="#VB4_av_readdata_pre[18]">VB4_av_readdata_pre[18]</A> & !<A HREF="#ZC1_intr_req">ZC1_intr_req</A>)) # (<A HREF="#ZC1L1072">ZC1L1072</A>) ) ) ) # ( !<A HREF="#ZB2L2">ZB2L2</A> & ( !<A HREF="#FE1_q_a[18]">FE1_q_a[18]</A> & ( <A HREF="#ZC1L1072">ZC1L1072</A> ) ) );


<P> --VB4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X17_Y6_N10
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[9]">VB4_av_readdata_pre[9]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[9]">CD1_readdata[9]</A>,  ,  , VCC);


<P> --ZC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~20 at LABCELL_X18_Y8_N0
<P><A NAME="ZC1L646">ZC1L646</A> = ( <A HREF="#FE1_q_a[9]">FE1_q_a[9]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (((<A HREF="#ZB2L2">ZB2L2</A> & <A HREF="#VB4_av_readdata_pre[9]">VB4_av_readdata_pre[9]</A>)) # (<A HREF="#ZB3L2">ZB3L2</A>))) ) ) # ( !<A HREF="#FE1_q_a[9]">FE1_q_a[9]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (<A HREF="#ZB2L2">ZB2L2</A> & <A HREF="#VB4_av_readdata_pre[9]">VB4_av_readdata_pre[9]</A>)) ) );


<P> --ZC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X22_Y7_N1
<P> --register power-up is low

<P><A NAME="ZC1_F_pc[3]">ZC1_F_pc[3]</A> = DFFEAS(<A HREF="#ZC1L700">ZC1L700</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_W_valid">ZC1_W_valid</A>,  ,  ,  ,  );


<P> --VB4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X16_Y8_N10
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[17]">VB4_av_readdata_pre[17]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[17]">CD1_readdata[17]</A>,  ,  , VCC);


<P> --ZC1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~21 at LABCELL_X18_Y8_N45
<P><A NAME="ZC1L654">ZC1L654</A> = ( <A HREF="#ZB2L2">ZB2L2</A> & ( (((<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[17]">FE1_q_a[17]</A>)) # (<A HREF="#VB4_av_readdata_pre[17]">VB4_av_readdata_pre[17]</A>)) # (<A HREF="#ZC1_intr_req">ZC1_intr_req</A>) ) ) # ( !<A HREF="#ZB2L2">ZB2L2</A> & ( ((<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[17]">FE1_q_a[17]</A>)) # (<A HREF="#ZC1_intr_req">ZC1_intr_req</A>) ) );


<P> --ZC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X17_Y8_N46
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte1_data[3]">ZC1_av_ld_byte1_data[3]</A> = DFFEAS(<A HREF="#ZC1L937">ZC1L937</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L921">ZC1L921</A>,  ,  ,  ,  );


<P> --ZC1L862 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~11 at LABCELL_X23_Y7_N6
<P><A NAME="ZC1L862">ZC1L862</A> = ( <A HREF="#ZC1_W_alu_result[11]">ZC1_W_alu_result[11]</A> & ( <A HREF="#ZC1_av_ld_byte1_data[3]">ZC1_av_ld_byte1_data[3]</A> & ( ((!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A>)) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#ZC1_W_alu_result[11]">ZC1_W_alu_result[11]</A> & ( <A HREF="#ZC1_av_ld_byte1_data[3]">ZC1_av_ld_byte1_data[3]</A> & ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> ) ) ) # ( <A HREF="#ZC1_W_alu_result[11]">ZC1_W_alu_result[11]</A> & ( !<A HREF="#ZC1_av_ld_byte1_data[3]">ZC1_av_ld_byte1_data[3]</A> & ( (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & !<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A>)) ) ) );


<P> --ZC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X17_Y8_N4
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte1_data[5]">ZC1_av_ld_byte1_data[5]</A> = DFFEAS(<A HREF="#ZC1L945">ZC1L945</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L921">ZC1L921</A>,  ,  ,  ,  );


<P> --ZC1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~12 at LABCELL_X23_Y7_N51
<P><A NAME="ZC1L864">ZC1L864</A> = ( <A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#ZC1_av_ld_byte1_data[5]">ZC1_av_ld_byte1_data[5]</A> & ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> ) ) ) # ( !<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#ZC1_av_ld_byte1_data[5]">ZC1_av_ld_byte1_data[5]</A> & ( ((<A HREF="#ZC1_W_alu_result[13]">ZC1_W_alu_result[13]</A> & !<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A>)) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#ZC1_av_ld_byte1_data[5]">ZC1_av_ld_byte1_data[5]</A> & ( (<A HREF="#ZC1_W_alu_result[13]">ZC1_W_alu_result[13]</A> & (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & !<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>)) ) ) );


<P> --VB4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X8_Y6_N13
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[19]">VB4_av_readdata_pre[19]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[19]">CD1_readdata[19]</A>,  ,  , VCC);


<P> --ZC1L656 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~22 at LABCELL_X12_Y8_N30
<P><A NAME="ZC1L656">ZC1L656</A> = ( <A HREF="#ZC1L271">ZC1L271</A> & ( <A HREF="#ZB2L2">ZB2L2</A> & ( ((<A HREF="#FE1_q_a[19]">FE1_q_a[19]</A> & <A HREF="#ZB3L2">ZB3L2</A>)) # (<A HREF="#VB4_av_readdata_pre[19]">VB4_av_readdata_pre[19]</A>) ) ) ) # ( !<A HREF="#ZC1L271">ZC1L271</A> & ( <A HREF="#ZB2L2">ZB2L2</A> ) ) # ( <A HREF="#ZC1L271">ZC1L271</A> & ( !<A HREF="#ZB2L2">ZB2L2</A> & ( (<A HREF="#FE1_q_a[19]">FE1_q_a[19]</A> & <A HREF="#ZB3L2">ZB3L2</A>) ) ) ) # ( !<A HREF="#ZC1L271">ZC1L271</A> & ( !<A HREF="#ZB2L2">ZB2L2</A> ) );


<P> --ZC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X17_Y8_N19
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte1_data[6]">ZC1_av_ld_byte1_data[6]</A> = DFFEAS(<A HREF="#ZC1L949">ZC1L949</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L921">ZC1L921</A>,  ,  ,  ,  );


<P> --ZC1L865 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~13 at LABCELL_X23_Y7_N57
<P><A NAME="ZC1L865">ZC1L865</A> = ( <A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( <A HREF="#ZC1_av_ld_byte1_data[6]">ZC1_av_ld_byte1_data[6]</A> ) ) ) # ( !<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( <A HREF="#ZC1_av_ld_byte1_data[6]">ZC1_av_ld_byte1_data[6]</A> ) ) ) # ( !<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & <A HREF="#ZC1_W_alu_result[14]">ZC1_W_alu_result[14]</A>) ) ) );


<P> --VB4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X15_Y8_N7
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[20]">VB4_av_readdata_pre[20]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[20]">CD1_readdata[20]</A>,  ,  , VCC);


<P> --ZC1L657 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~23 at LABCELL_X19_Y8_N21
<P><A NAME="ZC1L657">ZC1L657</A> = ( <A HREF="#ZC1L271">ZC1L271</A> & ( <A HREF="#VB4_av_readdata_pre[20]">VB4_av_readdata_pre[20]</A> & ( ((<A HREF="#FE1_q_a[20]">FE1_q_a[20]</A> & <A HREF="#ZB3L2">ZB3L2</A>)) # (<A HREF="#ZB2L2">ZB2L2</A>) ) ) ) # ( !<A HREF="#ZC1L271">ZC1L271</A> & ( <A HREF="#VB4_av_readdata_pre[20]">VB4_av_readdata_pre[20]</A> ) ) # ( <A HREF="#ZC1L271">ZC1L271</A> & ( !<A HREF="#VB4_av_readdata_pre[20]">VB4_av_readdata_pre[20]</A> & ( (<A HREF="#FE1_q_a[20]">FE1_q_a[20]</A> & <A HREF="#ZB3L2">ZB3L2</A>) ) ) ) # ( !<A HREF="#ZC1L271">ZC1L271</A> & ( !<A HREF="#VB4_av_readdata_pre[20]">VB4_av_readdata_pre[20]</A> ) );


<P> --ZC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X17_Y8_N1
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte1_data[7]">ZC1_av_ld_byte1_data[7]</A> = DFFEAS(<A HREF="#ZC1L953">ZC1L953</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L921">ZC1L921</A>,  ,  ,  ,  );


<P> --ZC1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~14 at LABCELL_X23_Y7_N36
<P><A NAME="ZC1L866">ZC1L866</A> = ( <A HREF="#ZC1_W_alu_result[15]">ZC1_W_alu_result[15]</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & ((!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A>)))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (((<A HREF="#ZC1_av_ld_byte1_data[7]">ZC1_av_ld_byte1_data[7]</A>)))) ) ) # ( !<A HREF="#ZC1_W_alu_result[15]">ZC1_W_alu_result[15]</A> & ( (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & <A HREF="#ZC1_av_ld_byte1_data[7]">ZC1_av_ld_byte1_data[7]</A>) ) );


<P> --VB4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X16_Y8_N13
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[21]">VB4_av_readdata_pre[21]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[21]">CD1_readdata[21]</A>,  ,  , VCC);


<P> --ZC1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~24 at LABCELL_X19_Y8_N15
<P><A NAME="ZC1L658">ZC1L658</A> = ( <A HREF="#ZC1L271">ZC1L271</A> & ( (!<A HREF="#FE1_q_a[21]">FE1_q_a[21]</A> & (((<A HREF="#ZB2L2">ZB2L2</A> & <A HREF="#VB4_av_readdata_pre[21]">VB4_av_readdata_pre[21]</A>)))) # (<A HREF="#FE1_q_a[21]">FE1_q_a[21]</A> & (((<A HREF="#ZB2L2">ZB2L2</A> & <A HREF="#VB4_av_readdata_pre[21]">VB4_av_readdata_pre[21]</A>)) # (<A HREF="#ZB3L2">ZB3L2</A>))) ) ) # ( !<A HREF="#ZC1L271">ZC1L271</A> );


<P> --ZC1L469 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~15 at MLABCELL_X25_Y6_N24
<P><A NAME="ZC1L469">ZC1L469</A> = (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZC1_E_shift_rot_result[16]">ZC1_E_shift_rot_result[16]</A>))) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZC1_E_shift_rot_result[18]">ZC1_E_shift_rot_result[18]</A>));


<P> --ZC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X15_Y8_N14
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte2_data[0]">ZC1_av_ld_byte2_data[0]</A> = DFFEAS(<A HREF="#ZC1L970">ZC1L970</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~15 at LABCELL_X23_Y7_N18
<P><A NAME="ZC1L867">ZC1L867</A> = ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( <A HREF="#ZC1L959Q">ZC1L959Q</A> ) ) # ( !<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & <A HREF="#ZC1_W_alu_result[16]">ZC1_W_alu_result[16]</A>)) ) );


<P> --VB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X9_Y6_N19
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[6]">VB4_av_readdata_pre[6]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[6]">CD1_readdata[6]</A>,  ,  , VCC);


<P> --ZC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~25 at LABCELL_X18_Y8_N42
<P><A NAME="ZC1L643">ZC1L643</A> = ( <A HREF="#ZB2L2">ZB2L2</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (((<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[6]">FE1_q_a[6]</A>)) # (<A HREF="#VB4_av_readdata_pre[6]">VB4_av_readdata_pre[6]</A>))) ) ) # ( !<A HREF="#ZB2L2">ZB2L2</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[6]">FE1_q_a[6]</A>)) ) );


<P> --ZC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at LABCELL_X18_Y5_N12
<P><A NAME="ZC1L257">ZC1L257</A> = ( <A HREF="#ZC1L595">ZC1L595</A> ) # ( !<A HREF="#ZC1L595">ZC1L595</A> & ( ((<A HREF="#ZC1L601">ZC1L601</A>) # (<A HREF="#ZC1L236">ZC1L236</A>)) # (<A HREF="#ZC1L786">ZC1L786</A>) ) );


<P> --ZC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~16 at MLABCELL_X25_Y6_N27
<P><A NAME="ZC1L453">ZC1L453</A> = ( <A HREF="#ZC1_E_shift_rot_result[2]">ZC1_E_shift_rot_result[2]</A> & ( (<A HREF="#ZC1_E_shift_rot_result[0]">ZC1_E_shift_rot_result[0]</A>) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[2]">ZC1_E_shift_rot_result[2]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1_E_shift_rot_result[0]">ZC1_E_shift_rot_result[0]</A>) ) );


<P> --VB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X11_Y6_N52
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[7]">VB4_av_readdata_pre[7]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[7]">CD1_readdata[7]</A>,  ,  , VCC);


<P> --ZC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~26 at LABCELL_X18_Y8_N3
<P><A NAME="ZC1L644">ZC1L644</A> = ( <A HREF="#VB4_av_readdata_pre[7]">VB4_av_readdata_pre[7]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (((<A HREF="#FE1_q_a[7]">FE1_q_a[7]</A> & <A HREF="#ZB3L2">ZB3L2</A>)) # (<A HREF="#ZB2L2">ZB2L2</A>))) ) ) # ( !<A HREF="#VB4_av_readdata_pre[7]">VB4_av_readdata_pre[7]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (<A HREF="#FE1_q_a[7]">FE1_q_a[7]</A> & <A HREF="#ZB3L2">ZB3L2</A>)) ) );


<P> --LC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~4 at LABCELL_X17_Y6_N12
<P><A NAME="LC1L9">LC1L9</A> = (!<A HREF="#NC2L15">NC2L15</A> & (<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & (<A HREF="#UB1_data_reg[1]">UB1_data_reg[1]</A>))) # (<A HREF="#NC2L15">NC2L15</A> & (((<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & <A HREF="#UB1_data_reg[1]">UB1_data_reg[1]</A>)) # (<A HREF="#U1_avalon_readdata[1]">U1_avalon_readdata[1]</A>)));


<P> --VB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[1] at FF_X11_Y6_N58
<P> --register power-up is low

<P><A NAME="VB6_av_readdata_pre[1]">VB6_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#X1_readdata[1]">X1_readdata[1]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --LC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~5 at LABCELL_X11_Y6_N33
<P><A NAME="LC1L10">LC1L10</A> = ( <A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & ( ((<A HREF="#VB3_av_readdata_pre[30]">VB3_av_readdata_pre[30]</A> & <A HREF="#VB3_read_latency_shift_reg[0]">VB3_read_latency_shift_reg[0]</A>)) # (<A HREF="#VB1_av_readdata_pre[1]">VB1_av_readdata_pre[1]</A>) ) ) # ( !<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & ( (<A HREF="#VB3_av_readdata_pre[30]">VB3_av_readdata_pre[30]</A> & <A HREF="#VB3_read_latency_shift_reg[0]">VB3_read_latency_shift_reg[0]</A>) ) );


<P> --LC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~6 at LABCELL_X11_Y6_N54
<P><A NAME="LC1L11">LC1L11</A> = ( <A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & ( (!<A HREF="#LC1L10">LC1L10</A> & (!<A HREF="#VB6_av_readdata_pre[1]">VB6_av_readdata_pre[1]</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[1]">VB4_av_readdata_pre[1]</A>)))) ) ) # ( !<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & ( (!<A HREF="#LC1L10">LC1L10</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[1]">VB4_av_readdata_pre[1]</A>))) ) );


<P> --LC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~7 at LABCELL_X18_Y6_N18
<P><A NAME="LC1L12">LC1L12</A> = ( <A HREF="#UB1L36">UB1L36</A> & ( <A HREF="#FE1_q_a[1]">FE1_q_a[1]</A> & ( ((!<A HREF="#LC1L11">LC1L11</A>) # (<A HREF="#LC1L9">LC1L9</A>)) # (<A HREF="#ZB3L1">ZB3L1</A>) ) ) ) # ( !<A HREF="#UB1L36">UB1L36</A> & ( <A HREF="#FE1_q_a[1]">FE1_q_a[1]</A> & ( (!<A HREF="#LC1L11">LC1L11</A>) # (<A HREF="#ZB3L1">ZB3L1</A>) ) ) ) # ( <A HREF="#UB1L36">UB1L36</A> & ( !<A HREF="#FE1_q_a[1]">FE1_q_a[1]</A> & ( (!<A HREF="#LC1L11">LC1L11</A>) # (<A HREF="#LC1L9">LC1L9</A>) ) ) ) # ( !<A HREF="#UB1L36">UB1L36</A> & ( !<A HREF="#FE1_q_a[1]">FE1_q_a[1]</A> & ( !<A HREF="#LC1L11">LC1L11</A> ) ) );


<P> --ZC1_W_ienable_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1] at FF_X22_Y9_N5
<P> --register power-up is low

<P><A NAME="ZC1_W_ienable_reg[1]">ZC1_W_ienable_reg[1]</A> = DFFEAS(<A HREF="#ZC1L843">ZC1L843</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L844">ZC1L844</A>,  ,  ,  ,  );


<P> --ZC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3 at LABCELL_X22_Y8_N27
<P><A NAME="ZC1L352">ZC1L352</A> = ( <A HREF="#ZC1_W_ienable_reg[1]">ZC1_W_ienable_reg[1]</A> & ( (<A HREF="#ZC1_D_iw[6]">ZC1_D_iw[6]</A> & <A HREF="#ZC1L636">ZC1L636</A>) ) );


<P> --ZC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~17 at LABCELL_X23_Y6_N48
<P><A NAME="ZC1L314">ZC1L314</A> = ( <A HREF="#ZC1_E_shift_rot_result[1]">ZC1_E_shift_rot_result[1]</A> & ( ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ((<A HREF="#ZC1L122">ZC1L122</A>))) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L357">ZC1L357</A>))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[1]">ZC1_E_shift_rot_result[1]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ((<A HREF="#ZC1L122">ZC1L122</A>))) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L357">ZC1L357</A>)))) ) );


<P> --VB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[2] at FF_X9_Y6_N41
<P> --register power-up is low

<P><A NAME="VB6_av_readdata_pre[2]">VB6_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#X1_readdata[2]">X1_readdata[2]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --LC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~8 at LABCELL_X18_Y6_N48
<P><A NAME="LC1L13">LC1L13</A> = ( <A HREF="#UB1L36">UB1L36</A> & ( ((!<A HREF="#LC1L14">LC1L14</A>) # ((<A HREF="#ZB3L1">ZB3L1</A> & <A HREF="#FE1_q_a[2]">FE1_q_a[2]</A>))) # (<A HREF="#LC1L15">LC1L15</A>) ) ) # ( !<A HREF="#UB1L36">UB1L36</A> & ( (!<A HREF="#LC1L14">LC1L14</A>) # ((<A HREF="#ZB3L1">ZB3L1</A> & <A HREF="#FE1_q_a[2]">FE1_q_a[2]</A>)) ) );


<P> --VB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[3] at FF_X9_Y6_N11
<P> --register power-up is low

<P><A NAME="VB6_av_readdata_pre[3]">VB6_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#X1_readdata[3]">X1_readdata[3]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --LC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~9 at LABCELL_X18_Y6_N6
<P><A NAME="LC1L16">LC1L16</A> = ( <A HREF="#LC1L17">LC1L17</A> & ( <A HREF="#FE1_q_a[3]">FE1_q_a[3]</A> & ( ((<A HREF="#UB1L36">UB1L36</A> & <A HREF="#LC1L18">LC1L18</A>)) # (<A HREF="#ZB3L1">ZB3L1</A>) ) ) ) # ( !<A HREF="#LC1L17">LC1L17</A> & ( <A HREF="#FE1_q_a[3]">FE1_q_a[3]</A> ) ) # ( <A HREF="#LC1L17">LC1L17</A> & ( !<A HREF="#FE1_q_a[3]">FE1_q_a[3]</A> & ( (<A HREF="#UB1L36">UB1L36</A> & <A HREF="#LC1L18">LC1L18</A>) ) ) ) # ( !<A HREF="#LC1L17">LC1L17</A> & ( !<A HREF="#FE1_q_a[3]">FE1_q_a[3]</A> ) );


<P> --VB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[4] at FF_X9_Y6_N28
<P> --register power-up is low

<P><A NAME="VB6_av_readdata_pre[4]">VB6_av_readdata_pre[4]</A> = DFFEAS(<A HREF="#X1_readdata[4]">X1_readdata[4]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --LC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~10 at LABCELL_X18_Y6_N36
<P><A NAME="LC1L19">LC1L19</A> = ( <A HREF="#UB1L36">UB1L36</A> & ( <A HREF="#LC1L21">LC1L21</A> ) ) # ( !<A HREF="#UB1L36">UB1L36</A> & ( <A HREF="#LC1L21">LC1L21</A> & ( (!<A HREF="#LC1L20">LC1L20</A>) # ((<A HREF="#FE1_q_a[4]">FE1_q_a[4]</A> & <A HREF="#ZB3L1">ZB3L1</A>)) ) ) ) # ( <A HREF="#UB1L36">UB1L36</A> & ( !<A HREF="#LC1L21">LC1L21</A> & ( (!<A HREF="#LC1L20">LC1L20</A>) # ((<A HREF="#FE1_q_a[4]">FE1_q_a[4]</A> & <A HREF="#ZB3L1">ZB3L1</A>)) ) ) ) # ( !<A HREF="#UB1L36">UB1L36</A> & ( !<A HREF="#LC1L21">LC1L21</A> & ( (!<A HREF="#LC1L20">LC1L20</A>) # ((<A HREF="#FE1_q_a[4]">FE1_q_a[4]</A> & <A HREF="#ZB3L1">ZB3L1</A>)) ) ) );


<P> --LC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~11 at LABCELL_X17_Y6_N15
<P><A NAME="LC1L22">LC1L22</A> = (!<A HREF="#NC2L15">NC2L15</A> & (<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & (<A HREF="#UB1_data_reg[5]">UB1_data_reg[5]</A>))) # (<A HREF="#NC2L15">NC2L15</A> & (((<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & <A HREF="#UB1_data_reg[5]">UB1_data_reg[5]</A>)) # (<A HREF="#U1_avalon_readdata[5]">U1_avalon_readdata[5]</A>)));


<P> --VB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[5] at FF_X12_Y5_N32
<P> --register power-up is low

<P><A NAME="VB6_av_readdata_pre[5]">VB6_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#X1_readdata[5]">X1_readdata[5]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --LC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~12 at LABCELL_X11_Y6_N6
<P><A NAME="LC1L23">LC1L23</A> = ( <A HREF="#VB3_read_latency_shift_reg[0]">VB3_read_latency_shift_reg[0]</A> & ( ((<A HREF="#VB1_av_readdata_pre[5]">VB1_av_readdata_pre[5]</A> & <A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>)) # (<A HREF="#VB3_av_readdata_pre[30]">VB3_av_readdata_pre[30]</A>) ) ) # ( !<A HREF="#VB3_read_latency_shift_reg[0]">VB3_read_latency_shift_reg[0]</A> & ( (<A HREF="#VB1_av_readdata_pre[5]">VB1_av_readdata_pre[5]</A> & <A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) ) );


<P> --LC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~13 at LABCELL_X12_Y5_N33
<P><A NAME="LC1L24">LC1L24</A> = ( !<A HREF="#LC1L23">LC1L23</A> & ( (!<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # ((!<A HREF="#VB4_av_readdata_pre[5]">VB4_av_readdata_pre[5]</A>)))) # (<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & (!<A HREF="#VB6_av_readdata_pre[5]">VB6_av_readdata_pre[5]</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[5]">VB4_av_readdata_pre[5]</A>)))) ) );


<P> --LC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~14 at LABCELL_X18_Y6_N30
<P><A NAME="LC1L25">LC1L25</A> = ( <A HREF="#FE1_q_a[5]">FE1_q_a[5]</A> & ( <A HREF="#LC1L22">LC1L22</A> & ( ((!<A HREF="#LC1L24">LC1L24</A>) # (<A HREF="#ZB3L1">ZB3L1</A>)) # (<A HREF="#UB1L36">UB1L36</A>) ) ) ) # ( !<A HREF="#FE1_q_a[5]">FE1_q_a[5]</A> & ( <A HREF="#LC1L22">LC1L22</A> & ( (!<A HREF="#LC1L24">LC1L24</A>) # (<A HREF="#UB1L36">UB1L36</A>) ) ) ) # ( <A HREF="#FE1_q_a[5]">FE1_q_a[5]</A> & ( !<A HREF="#LC1L22">LC1L22</A> & ( (!<A HREF="#LC1L24">LC1L24</A>) # (<A HREF="#ZB3L1">ZB3L1</A>) ) ) ) # ( !<A HREF="#FE1_q_a[5]">FE1_q_a[5]</A> & ( !<A HREF="#LC1L22">LC1L22</A> & ( !<A HREF="#LC1L24">LC1L24</A> ) ) );


<P> --VB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[6] at FF_X9_Y6_N44
<P> --register power-up is low

<P><A NAME="VB6_av_readdata_pre[6]">VB6_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#X1_readdata[6]">X1_readdata[6]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --LC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~15 at LABCELL_X19_Y8_N36
<P><A NAME="LC1L26">LC1L26</A> = ( <A HREF="#LC1L27">LC1L27</A> & ( <A HREF="#FE1_q_a[6]">FE1_q_a[6]</A> & ( ((<A HREF="#UB1L36">UB1L36</A> & <A HREF="#LC1L28">LC1L28</A>)) # (<A HREF="#ZB3L1">ZB3L1</A>) ) ) ) # ( !<A HREF="#LC1L27">LC1L27</A> & ( <A HREF="#FE1_q_a[6]">FE1_q_a[6]</A> ) ) # ( <A HREF="#LC1L27">LC1L27</A> & ( !<A HREF="#FE1_q_a[6]">FE1_q_a[6]</A> & ( (<A HREF="#UB1L36">UB1L36</A> & <A HREF="#LC1L28">LC1L28</A>) ) ) ) # ( !<A HREF="#LC1L27">LC1L27</A> & ( !<A HREF="#FE1_q_a[6]">FE1_q_a[6]</A> ) );


<P> --LC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~16 at LABCELL_X16_Y6_N57
<P><A NAME="LC1L29">LC1L29</A> = ( <A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & ( <A HREF="#UB1_data_reg[7]">UB1_data_reg[7]</A> ) ) # ( !<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & ( <A HREF="#UB1_data_reg[7]">UB1_data_reg[7]</A> & ( (<A HREF="#NC2L15">NC2L15</A> & <A HREF="#U1_avalon_readdata[7]">U1_avalon_readdata[7]</A>) ) ) ) # ( <A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & ( !<A HREF="#UB1_data_reg[7]">UB1_data_reg[7]</A> & ( (<A HREF="#NC2L15">NC2L15</A> & <A HREF="#U1_avalon_readdata[7]">U1_avalon_readdata[7]</A>) ) ) ) # ( !<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & ( !<A HREF="#UB1_data_reg[7]">UB1_data_reg[7]</A> & ( (<A HREF="#NC2L15">NC2L15</A> & <A HREF="#U1_avalon_readdata[7]">U1_avalon_readdata[7]</A>) ) ) );


<P> --VB6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[7] at FF_X13_Y6_N25
<P> --register power-up is low

<P><A NAME="VB6_av_readdata_pre[7]">VB6_av_readdata_pre[7]</A> = DFFEAS(<A HREF="#X1_readdata[7]">X1_readdata[7]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --LC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~17 at LABCELL_X11_Y6_N9
<P><A NAME="LC1L30">LC1L30</A> = ( <A HREF="#VB3_read_latency_shift_reg[0]">VB3_read_latency_shift_reg[0]</A> & ( ((<A HREF="#VB1_av_readdata_pre[7]">VB1_av_readdata_pre[7]</A> & <A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>)) # (<A HREF="#VB3_av_readdata_pre[30]">VB3_av_readdata_pre[30]</A>) ) ) # ( !<A HREF="#VB3_read_latency_shift_reg[0]">VB3_read_latency_shift_reg[0]</A> & ( (<A HREF="#VB1_av_readdata_pre[7]">VB1_av_readdata_pre[7]</A> & <A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) ) );


<P> --LC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~18 at LABCELL_X11_Y6_N51
<P><A NAME="LC1L31">LC1L31</A> = ( <A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & ( (!<A HREF="#VB6_av_readdata_pre[7]">VB6_av_readdata_pre[7]</A> & (!<A HREF="#LC1L30">LC1L30</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[7]">VB4_av_readdata_pre[7]</A>)))) ) ) # ( !<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & ( (!<A HREF="#LC1L30">LC1L30</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[7]">VB4_av_readdata_pre[7]</A>))) ) );


<P> --LC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~19 at LABCELL_X18_Y6_N0
<P><A NAME="LC1L32">LC1L32</A> = ( <A HREF="#LC1L31">LC1L31</A> & ( <A HREF="#LC1L29">LC1L29</A> & ( ((<A HREF="#FE1_q_a[7]">FE1_q_a[7]</A> & <A HREF="#ZB3L1">ZB3L1</A>)) # (<A HREF="#UB1L36">UB1L36</A>) ) ) ) # ( !<A HREF="#LC1L31">LC1L31</A> & ( <A HREF="#LC1L29">LC1L29</A> ) ) # ( <A HREF="#LC1L31">LC1L31</A> & ( !<A HREF="#LC1L29">LC1L29</A> & ( (<A HREF="#FE1_q_a[7]">FE1_q_a[7]</A> & <A HREF="#ZB3L1">ZB3L1</A>) ) ) ) # ( !<A HREF="#LC1L31">LC1L31</A> & ( !<A HREF="#LC1L29">LC1L29</A> ) );


<P> --ZC1L706 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at LABCELL_X16_Y7_N48
<P><A NAME="ZC1L706">ZC1L706</A> = ( <A HREF="#ZC1_W_alu_result[0]">ZC1_W_alu_result[0]</A> & ( (!<A HREF="#ZC1_av_ld_align_cycle[1]">ZC1_av_ld_align_cycle[1]</A> & ((!<A HREF="#ZC1_av_ld_align_cycle[0]">ZC1_av_ld_align_cycle[0]</A>) # (<A HREF="#ZC1_W_alu_result[1]">ZC1_W_alu_result[1]</A>))) # (<A HREF="#ZC1_av_ld_align_cycle[1]">ZC1_av_ld_align_cycle[1]</A> & (!<A HREF="#ZC1_av_ld_align_cycle[0]">ZC1_av_ld_align_cycle[0]</A> & <A HREF="#ZC1_W_alu_result[1]">ZC1_W_alu_result[1]</A>)) ) ) # ( !<A HREF="#ZC1_W_alu_result[0]">ZC1_W_alu_result[0]</A> & ( (!<A HREF="#ZC1_av_ld_align_cycle[1]">ZC1_av_ld_align_cycle[1]</A> & <A HREF="#ZC1_W_alu_result[1]">ZC1_W_alu_result[1]</A>) ) );


<P> --VB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X11_Y8_N22
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[8]">VB1_av_readdata_pre[8]</A> = DFFEAS(<A HREF="#W1L64">W1L64</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB6_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[8] at FF_X13_Y6_N28
<P> --register power-up is low

<P><A NAME="VB6_av_readdata_pre[8]">VB6_av_readdata_pre[8]</A> = DFFEAS(<A HREF="#X1_readdata[8]">X1_readdata[8]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~0 at LABCELL_X13_Y8_N36
<P><A NAME="ZC1L922">ZC1L922</A> = ( <A HREF="#VB6_av_readdata_pre[8]">VB6_av_readdata_pre[8]</A> & ( ((<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & <A HREF="#VB1_av_readdata_pre[8]">VB1_av_readdata_pre[8]</A>)) # (<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A>) ) ) # ( !<A HREF="#VB6_av_readdata_pre[8]">VB6_av_readdata_pre[8]</A> & ( (<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & <A HREF="#VB1_av_readdata_pre[8]">VB1_av_readdata_pre[8]</A>) ) );


<P> --ZC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X18_Y5_N7
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_ld_signed">ZC1_R_ctrl_ld_signed</A> = DFFEAS(<A HREF="#ZC1L232">ZC1L232</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L892 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at LABCELL_X18_Y6_N24
<P><A NAME="ZC1L892">ZC1L892</A> = ( <A HREF="#ZC1L240">ZC1L240</A> & ( <A HREF="#ZC1_R_ctrl_ld_signed">ZC1_R_ctrl_ld_signed</A> & ( <A HREF="#ZC1_av_ld_byte1_data[7]">ZC1_av_ld_byte1_data[7]</A> ) ) ) # ( !<A HREF="#ZC1L240">ZC1L240</A> & ( <A HREF="#ZC1_R_ctrl_ld_signed">ZC1_R_ctrl_ld_signed</A> & ( <A HREF="#ZC1_av_ld_byte0_data[7]">ZC1_av_ld_byte0_data[7]</A> ) ) );


<P> --ZC1L923 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~1 at MLABCELL_X15_Y8_N24
<P><A NAME="ZC1L923">ZC1L923</A> = ( <A HREF="#FE1_q_a[8]">FE1_q_a[8]</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((!<A HREF="#ZC1L925">ZC1L925</A>) # (<A HREF="#ZB3L1">ZB3L1</A>)))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (<A HREF="#ZC1L926">ZC1L926</A>)) ) ) # ( !<A HREF="#FE1_q_a[8]">FE1_q_a[8]</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((!<A HREF="#ZC1L925">ZC1L925</A>))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (<A HREF="#ZC1L926">ZC1L926</A>)) ) );


<P> --ZC1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at LABCELL_X19_Y8_N57
<P><A NAME="ZC1L921">ZC1L921</A> = ( <A HREF="#ZC1L908">ZC1L908</A> ) # ( !<A HREF="#ZC1L908">ZC1L908</A> & ( (!<A HREF="#ZC1L239">ZC1L239</A>) # (<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A>) ) );


<P> --AB1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0 at LABCELL_X13_Y7_N51
<P><A NAME="AB1L2">AB1L2</A> = ( <A HREF="#BC2L57">BC2L57</A> & ( (!<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>) # ((!<A HREF="#X1L1">X1L1</A>) # (<A HREF="#SB5L16Q">SB5L16Q</A>)) ) ) # ( !<A HREF="#BC2L57">BC2L57</A> & ( (!<A HREF="#YB1L9">YB1L9</A>) # ((!<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>) # ((!<A HREF="#X1L1">X1L1</A>) # (<A HREF="#SB5L16Q">SB5L16Q</A>))) ) );


<P> --BB1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst at FF_X10_Y4_N52
<P> --register power-up is low

<P><A NAME="BB1_r_early_rst">BB1_r_early_rst</A> = DFFEAS(<A HREF="#BB1L13">BB1L13</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --BC2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~0 at MLABCELL_X21_Y4_N24
<P><A NAME="BC2L25">BC2L25</A> = (<A HREF="#ZC1_d_writedata[4]">ZC1_d_writedata[4]</A> & <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>);


<P> --BC2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[38] at LABCELL_X13_Y7_N21
<P><A NAME="BC2_src_data[38]">BC2_src_data[38]</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( ((<A HREF="#ZC1_F_pc[0]">ZC1_F_pc[0]</A> & <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A>)) # (<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A>) ) ) # ( !<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( (<A HREF="#ZC1_F_pc[0]">ZC1_F_pc[0]</A> & <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A>) ) );


<P> --BC2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[39] at LABCELL_X12_Y5_N21
<P><A NAME="BC2_src_data[39]">BC2_src_data[39]</A> = ( <A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & ( ((<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & <A HREF="#ZC1_F_pc[1]">ZC1_F_pc[1]</A>)) # (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>) ) ) # ( !<A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & ( (<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & <A HREF="#ZC1_F_pc[1]">ZC1_F_pc[1]</A>) ) );


<P> --BC2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[40] at LABCELL_X12_Y6_N42
<P><A NAME="BC2_src_data[40]">BC2_src_data[40]</A> = ( <A HREF="#ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A> & ( ((<A HREF="#ZC1_F_pc[2]">ZC1_F_pc[2]</A> & <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A>)) # (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>) ) ) # ( !<A HREF="#ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A> & ( (<A HREF="#ZC1_F_pc[2]">ZC1_F_pc[2]</A> & <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A>) ) );


<P> --BC2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[41] at LABCELL_X12_Y6_N0
<P><A NAME="BC2_src_data[41]">BC2_src_data[41]</A> = ( <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( ((<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & <A HREF="#ZC1_W_alu_result[5]">ZC1_W_alu_result[5]</A>)) # (<A HREF="#ZC1_F_pc[3]">ZC1_F_pc[3]</A>) ) ) # ( !<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & <A HREF="#ZC1_W_alu_result[5]">ZC1_W_alu_result[5]</A>) ) );


<P> --BC2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[42] at LABCELL_X19_Y5_N36
<P><A NAME="BC2_src_data[42]">BC2_src_data[42]</A> = ( <A HREF="#ZC1_W_alu_result[6]">ZC1_W_alu_result[6]</A> & ( ((<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & <A HREF="#ZC1_F_pc[4]">ZC1_F_pc[4]</A>)) # (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>) ) ) # ( !<A HREF="#ZC1_W_alu_result[6]">ZC1_W_alu_result[6]</A> & ( (<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & <A HREF="#ZC1_F_pc[4]">ZC1_F_pc[4]</A>) ) );


<P> --BC2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[43] at LABCELL_X12_Y5_N15
<P><A NAME="BC2_src_data[43]">BC2_src_data[43]</A> = ( <A HREF="#ZC1_F_pc[5]">ZC1_F_pc[5]</A> & ( ((<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & <A HREF="#ZC1_W_alu_result[7]">ZC1_W_alu_result[7]</A>)) # (<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A>) ) ) # ( !<A HREF="#ZC1_F_pc[5]">ZC1_F_pc[5]</A> & ( (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & <A HREF="#ZC1_W_alu_result[7]">ZC1_W_alu_result[7]</A>) ) );


<P> --BC2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[44] at LABCELL_X12_Y5_N12
<P><A NAME="BC2_src_data[44]">BC2_src_data[44]</A> = ( <A HREF="#ZC1_F_pc[6]">ZC1_F_pc[6]</A> & ( ((<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & <A HREF="#ZC1L803Q">ZC1L803Q</A>)) # (<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A>) ) ) # ( !<A HREF="#ZC1_F_pc[6]">ZC1_F_pc[6]</A> & ( (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & <A HREF="#ZC1L803Q">ZC1L803Q</A>) ) );


<P> --BC2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[45] at LABCELL_X12_Y5_N45
<P><A NAME="BC2_src_data[45]">BC2_src_data[45]</A> = ( <A HREF="#ZC1_W_alu_result[9]">ZC1_W_alu_result[9]</A> & ( ((<A HREF="#ZC1_F_pc[7]">ZC1_F_pc[7]</A> & <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A>)) # (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>) ) ) # ( !<A HREF="#ZC1_W_alu_result[9]">ZC1_W_alu_result[9]</A> & ( (<A HREF="#ZC1_F_pc[7]">ZC1_F_pc[7]</A> & <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A>) ) );


<P> --BC2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[46] at LABCELL_X12_Y6_N48
<P><A NAME="BC2_src_data[46]">BC2_src_data[46]</A> = ( <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( <A HREF="#ZC1_F_pc[8]">ZC1_F_pc[8]</A> ) ) # ( !<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( <A HREF="#ZC1_F_pc[8]">ZC1_F_pc[8]</A> & ( (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & <A HREF="#ZC1_W_alu_result[10]">ZC1_W_alu_result[10]</A>) ) ) ) # ( <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( !<A HREF="#ZC1_F_pc[8]">ZC1_F_pc[8]</A> & ( (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & <A HREF="#ZC1_W_alu_result[10]">ZC1_W_alu_result[10]</A>) ) ) ) # ( !<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( !<A HREF="#ZC1_F_pc[8]">ZC1_F_pc[8]</A> & ( (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & <A HREF="#ZC1_W_alu_result[10]">ZC1_W_alu_result[10]</A>) ) ) );


<P> --BC2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[47] at MLABCELL_X21_Y7_N48
<P><A NAME="BC2_src_data[47]">BC2_src_data[47]</A> = ( <A HREF="#ZC1_F_pc[9]">ZC1_F_pc[9]</A> & ( <A HREF="#ZC1_W_alu_result[11]">ZC1_W_alu_result[11]</A> & ( (<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A>) # (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>) ) ) ) # ( !<A HREF="#ZC1_F_pc[9]">ZC1_F_pc[9]</A> & ( <A HREF="#ZC1_W_alu_result[11]">ZC1_W_alu_result[11]</A> & ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> ) ) ) # ( <A HREF="#ZC1_F_pc[9]">ZC1_F_pc[9]</A> & ( !<A HREF="#ZC1_W_alu_result[11]">ZC1_W_alu_result[11]</A> & ( <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> ) ) );


<P> --BC2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[48] at MLABCELL_X21_Y9_N15
<P><A NAME="BC2_src_data[48]">BC2_src_data[48]</A> = ( <A HREF="#ZC1L690Q">ZC1L690Q</A> & ( <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & <A HREF="#ZC1_W_alu_result[12]">ZC1_W_alu_result[12]</A>) ) ) ) # ( !<A HREF="#ZC1L690Q">ZC1L690Q</A> & ( <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> ) ) # ( <A HREF="#ZC1L690Q">ZC1L690Q</A> & ( !<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & <A HREF="#ZC1_W_alu_result[12]">ZC1_W_alu_result[12]</A>) ) ) ) # ( !<A HREF="#ZC1L690Q">ZC1L690Q</A> & ( !<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & <A HREF="#ZC1_W_alu_result[12]">ZC1_W_alu_result[12]</A>) ) ) );


<P> --BC2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[49] at MLABCELL_X21_Y7_N57
<P><A NAME="BC2_src_data[49]">BC2_src_data[49]</A> = ( <A HREF="#ZC1_F_pc[11]">ZC1_F_pc[11]</A> & ( ((<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & <A HREF="#ZC1_W_alu_result[13]">ZC1_W_alu_result[13]</A>)) # (<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A>) ) ) # ( !<A HREF="#ZC1_F_pc[11]">ZC1_F_pc[11]</A> & ( (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & <A HREF="#ZC1_W_alu_result[13]">ZC1_W_alu_result[13]</A>) ) );


<P> --BC2_src_data[50] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[50] at MLABCELL_X21_Y7_N54
<P><A NAME="BC2_src_data[50]">BC2_src_data[50]</A> = ( <A HREF="#ZC1_W_alu_result[14]">ZC1_W_alu_result[14]</A> & ( ((<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & <A HREF="#ZC1_F_pc[12]">ZC1_F_pc[12]</A>)) # (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>) ) ) # ( !<A HREF="#ZC1_W_alu_result[14]">ZC1_W_alu_result[14]</A> & ( (<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & <A HREF="#ZC1_F_pc[12]">ZC1_F_pc[12]</A>) ) );


<P> --BC2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[32] at LABCELL_X19_Y6_N33
<P><A NAME="BC2_src_data[32]">BC2_src_data[32]</A> = ( <A HREF="#ZC1_d_byteenable[0]">ZC1_d_byteenable[0]</A> & ( <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> ) ) # ( !<A HREF="#ZC1_d_byteenable[0]">ZC1_d_byteenable[0]</A> & ( <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> ) ) # ( <A HREF="#ZC1_d_byteenable[0]">ZC1_d_byteenable[0]</A> & ( !<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> ) ) );


<P> --ZC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X22_Y4_N41
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_wrctl_inst">ZC1_R_ctrl_wrctl_inst</A> = DFFEAS(<A HREF="#ZC1_D_op_wrctl">ZC1_D_op_wrctl</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at LABCELL_X22_Y8_N33
<P><A NAME="ZC1L885">ZC1L885</A> = ( <A HREF="#ZC1_E_src1[0]">ZC1_E_src1[0]</A> & ( ((<A HREF="#ZC1L634">ZC1L634</A> & <A HREF="#ZC1_R_ctrl_wrctl_inst">ZC1_R_ctrl_wrctl_inst</A>)) # (<A HREF="#ZC1_W_status_reg_pie">ZC1_W_status_reg_pie</A>) ) ) # ( !<A HREF="#ZC1_E_src1[0]">ZC1_E_src1[0]</A> & ( (<A HREF="#ZC1_W_status_reg_pie">ZC1_W_status_reg_pie</A> & ((!<A HREF="#ZC1L634">ZC1L634</A>) # (!<A HREF="#ZC1_R_ctrl_wrctl_inst">ZC1_R_ctrl_wrctl_inst</A>))) ) );


<P> --HD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X6_Y6_N25
<P> --register power-up is low

<P><A NAME="HD1_oci_ienable[0]">HD1_oci_ienable[0]</A> = DFFEAS(<A HREF="#HD1L5">HD1L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#HD1L13">HD1L13</A>,  ,  ,  ,  );


<P> --W1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X12_Y8_N13
<P> --register power-up is low

<P><A NAME="W1_fifo_AE">W1_fifo_AE</A> = DFFEAS(<A HREF="#W1L58">W1L58</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X11_Y8_N28
<P> --register power-up is low

<P><A NAME="W1_ien_AE">W1_ien_AE</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L77">W1L77</A>, <A HREF="#ZC1_d_writedata[1]">ZC1_d_writedata[1]</A>,  ,  , VCC);


<P> --W1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at LABCELL_X11_Y6_N39
<P><A NAME="W1_av_readdata[9]">W1_av_readdata[9]</A> = (<A HREF="#W1_fifo_AE">W1_fifo_AE</A> & <A HREF="#W1_ien_AE">W1_ien_AE</A>);


<P> --W1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X11_Y8_N52
<P> --register power-up is low

<P><A NAME="W1_ien_AF">W1_ien_AF</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L77">W1L77</A>, <A HREF="#ZC1_d_writedata[0]">ZC1_d_writedata[0]</A>,  ,  , VCC);


<P> --W1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X12_Y8_N58
<P> --register power-up is low

<P><A NAME="W1_pause_irq">W1_pause_irq</A> = DFFEAS(<A HREF="#W1L81">W1L81</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X11_Y8_N19
<P> --register power-up is low

<P><A NAME="W1_fifo_AF">W1_fifo_AF</A> = DFFEAS(<A HREF="#W1L60">W1L60</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at LABCELL_X11_Y8_N21
<P><A NAME="W1L64">W1L64</A> = ( <A HREF="#W1_pause_irq">W1_pause_irq</A> & ( <A HREF="#W1_ien_AF">W1_ien_AF</A> ) ) # ( !<A HREF="#W1_pause_irq">W1_pause_irq</A> & ( (<A HREF="#W1_fifo_AF">W1_fifo_AF</A> & <A HREF="#W1_ien_AF">W1_ien_AF</A>) ) );


<P> --ZC1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0 at LABCELL_X11_Y6_N15
<P><A NAME="ZC1L847">ZC1L847</A> = (!<A HREF="#HD1_oci_ienable[0]">HD1_oci_ienable[0]</A> & (<A HREF="#ZC1_W_ienable_reg[0]">ZC1_W_ienable_reg[0]</A> & ((<A HREF="#W1L64">W1L64</A>) # (<A HREF="#W1_av_readdata[9]">W1_av_readdata[9]</A>))));


<P> --ZC1L1069 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at LABCELL_X19_Y7_N36
<P><A NAME="ZC1L1069">ZC1L1069</A> = ( <A HREF="#ZC1_R_ctrl_break">ZC1_R_ctrl_break</A> & ( <A HREF="#ZC1L624">ZC1L624</A> ) ) # ( !<A HREF="#ZC1_R_ctrl_break">ZC1_R_ctrl_break</A> & ( <A HREF="#ZC1L624">ZC1L624</A> & ( (!<A HREF="#ZC1L594">ZC1L594</A> & <A HREF="#ZC1_hbreak_enabled">ZC1_hbreak_enabled</A>) ) ) ) # ( <A HREF="#ZC1_R_ctrl_break">ZC1_R_ctrl_break</A> & ( !<A HREF="#ZC1L624">ZC1L624</A> ) ) # ( !<A HREF="#ZC1_R_ctrl_break">ZC1_R_ctrl_break</A> & ( !<A HREF="#ZC1L624">ZC1L624</A> & ( <A HREF="#ZC1_hbreak_enabled">ZC1_hbreak_enabled</A> ) ) );


<P> --ZC1L1071 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at LABCELL_X9_Y5_N33
<P><A NAME="ZC1L1071">ZC1L1071</A> = ( <A HREF="#ZC1L1072">ZC1L1072</A> & ( (!<A HREF="#ZC1_hbreak_enabled">ZC1_hbreak_enabled</A>) # (!<A HREF="#ZC1_hbreak_pending">ZC1_hbreak_pending</A>) ) ) # ( !<A HREF="#ZC1L1072">ZC1L1072</A> & ( (!<A HREF="#ZC1_hbreak_enabled">ZC1_hbreak_enabled</A> & <A HREF="#ZC1_hbreak_pending">ZC1_hbreak_pending</A>) ) );


<P> --VD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at LABCELL_X7_Y5_N15
<P><A NAME="VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A> = ( !<A HREF="#VD1_ir[1]">VD1_ir[1]</A> & ( (!<A HREF="#VD1_ir[0]">VD1_ir[0]</A> & (<A HREF="#VD1_enable_action_strobe">VD1_enable_action_strobe</A> & (!<A HREF="#VD1_jdo[35]">VD1_jdo[35]</A> & <A HREF="#VD1_jdo[34]">VD1_jdo[34]</A>))) ) );


<P> --VD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X3_Y4_N41
<P> --register power-up is low

<P><A NAME="VD1_jdo[21]">VD1_jdo[21]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[21]">WD1_sr[21]</A>,  ,  , VCC);


<P> --VD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X3_Y4_N59
<P> --register power-up is low

<P><A NAME="VD1_jdo[20]">VD1_jdo[20]</A> = DFFEAS(<A HREF="#VD1L34">VD1L34</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --LD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X9_Y5_N14
<P> --register power-up is low

<P><A NAME="LD1_break_on_reset">LD1_break_on_reset</A> = DFFEAS(<A HREF="#LD1L2">LD1L2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A>,  ,  ,  ,  );


<P> --YD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X10_Y6_N29
<P> --register power-up is low

<P><A NAME="YD1_dreg[0]">YD1_dreg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#YD1_din_s1">YD1_din_s1</A>,  ,  , VCC);


<P> --LD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at LABCELL_X9_Y5_N36
<P><A NAME="LD1L4">LD1L4</A> = ( <A HREF="#LD1_jtag_break">LD1_jtag_break</A> & ( <A HREF="#LD1_break_on_reset">LD1_break_on_reset</A> & ( (!<A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A>) # ((!<A HREF="#VD1_jdo[20]">VD1_jdo[20]</A>) # (<A HREF="#VD1_jdo[21]">VD1_jdo[21]</A>)) ) ) ) # ( !<A HREF="#LD1_jtag_break">LD1_jtag_break</A> & ( <A HREF="#LD1_break_on_reset">LD1_break_on_reset</A> & ( (!<A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A> & (<A HREF="#YD1_dreg[0]">YD1_dreg[0]</A>)) # (<A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A> & ((<A HREF="#VD1_jdo[21]">VD1_jdo[21]</A>))) ) ) ) # ( <A HREF="#LD1_jtag_break">LD1_jtag_break</A> & ( !<A HREF="#LD1_break_on_reset">LD1_break_on_reset</A> & ( (!<A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A> & (!<A HREF="#YD1_dreg[0]">YD1_dreg[0]</A>)) # (<A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A> & (((!<A HREF="#VD1_jdo[20]">VD1_jdo[20]</A>) # (<A HREF="#VD1_jdo[21]">VD1_jdo[21]</A>)))) ) ) ) # ( !<A HREF="#LD1_jtag_break">LD1_jtag_break</A> & ( !<A HREF="#LD1_break_on_reset">LD1_break_on_reset</A> & ( (<A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A> & <A HREF="#VD1_jdo[21]">VD1_jdo[21]</A>) ) ) );


<P> --HD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X6_Y4_N40
<P> --register power-up is low

<P><A NAME="HD1_oci_single_step_mode">HD1_oci_single_step_mode</A> = DFFEAS(<A HREF="#HD1L12">HD1L12</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L1082 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at LABCELL_X9_Y5_N6
<P><A NAME="ZC1L1082">ZC1L1082</A> = ( <A HREF="#HD1_oci_single_step_mode">HD1_oci_single_step_mode</A> & ( ((!<A HREF="#ZC1L705">ZC1L705</A> & <A HREF="#ZC1_wait_for_one_post_bret_inst">ZC1_wait_for_one_post_bret_inst</A>)) # (<A HREF="#ZC1_hbreak_enabled">ZC1_hbreak_enabled</A>) ) );


<P> --CD1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X6_Y6_N46
<P> --register power-up is low

<P><A NAME="CD1_readdata[0]">CD1_readdata[0]</A> = DFFEAS(<A HREF="#CD1L80">CD1L80</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --BC2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~1 at LABCELL_X19_Y6_N6
<P><A NAME="BC2L26">BC2L26</A> = ( <A HREF="#ZC1_d_writedata[0]">ZC1_d_writedata[0]</A> & ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> ) );


<P> --CD1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X6_Y4_N19
<P> --register power-up is low

<P><A NAME="CD1_readdata[1]">CD1_readdata[1]</A> = DFFEAS(<A HREF="#CD1L81">CD1L81</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --BC2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~2 at LABCELL_X19_Y6_N51
<P><A NAME="BC2L27">BC2L27</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[1]">ZC1_d_writedata[1]</A> ) );


<P> --BC2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~3 at LABCELL_X19_Y6_N57
<P><A NAME="BC2L28">BC2L28</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[2]">ZC1_d_writedata[2]</A> ) );


<P> --BC2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~4 at MLABCELL_X21_Y4_N30
<P><A NAME="BC2L29">BC2L29</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[3]">ZC1_d_writedata[3]</A> ) );


<P> --VB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X11_Y6_N40
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[9]">VB1_av_readdata_pre[9]</A> = DFFEAS(<A HREF="#W1_av_readdata[9]">W1_av_readdata[9]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB6_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[9] at FF_X11_Y6_N38
<P> --register power-up is low

<P><A NAME="VB6_av_readdata_pre[9]">VB6_av_readdata_pre[9]</A> = DFFEAS(<A HREF="#X1_readdata[9]">X1_readdata[9]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~2 at LABCELL_X11_Y6_N45
<P><A NAME="ZC1L927">ZC1L927</A> = ( <A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & ( ((<A HREF="#VB1_av_readdata_pre[9]">VB1_av_readdata_pre[9]</A> & <A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>)) # (<A HREF="#VB6_av_readdata_pre[9]">VB6_av_readdata_pre[9]</A>) ) ) # ( !<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & ( (<A HREF="#VB1_av_readdata_pre[9]">VB1_av_readdata_pre[9]</A> & <A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) ) );


<P> --ZC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X17_Y8_N38
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte2_data[1]">ZC1_av_ld_byte2_data[1]</A> = DFFEAS(<A HREF="#ZC1L973">ZC1L973</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L928 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~3 at LABCELL_X17_Y8_N42
<P><A NAME="ZC1L928">ZC1L928</A> = ( <A HREF="#FE1_q_a[9]">FE1_q_a[9]</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((!<A HREF="#ZC1L930">ZC1L930</A>)) # (<A HREF="#ZB3L1">ZB3L1</A>))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((<A HREF="#ZC1L931">ZC1L931</A>)))) ) ) # ( !<A HREF="#FE1_q_a[9]">FE1_q_a[9]</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1L930">ZC1L930</A>)) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((<A HREF="#ZC1L931">ZC1L931</A>))) ) );


<P> --W1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X10_Y8_N28
<P> --register power-up is low

<P><A NAME="W1_r_val">W1_r_val</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#W1L83">W1L83</A>,  ,  , VCC);


<P> --DB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X9_Y4_N44
<P> --register power-up is low

<P><A NAME="DB1_r_ena1">DB1_r_ena1</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L47">DB1L47</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --DB1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at LABCELL_X9_Y4_N45
<P><A NAME="DB1L26">DB1L26</A> = AMPP_FUNCTION(!<A HREF="#W1_r_val">W1_r_val</A>, !<A HREF="#DB1_r_ena1">DB1_r_ena1</A>);


<P> --MB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X10_Y8_N55
<P> --register power-up is low

<P><A NAME="MB2_b_full">MB2_b_full</A> = DFFEAS(<A HREF="#MB2L6">MB2L6</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DB1L108 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at MLABCELL_X3_Y1_N9
<P><A NAME="DB1L108">DB1L108</A> = AMPP_FUNCTION(!<A HREF="#DB1_write_stalled">DB1_write_stalled</A>, !<A HREF="#DB1_td_shift[10]">DB1_td_shift[10]</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#DB1_tck_t_dav">DB1_tck_t_dav</A>);


<P> --DB1L109 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at MLABCELL_X3_Y1_N0
<P><A NAME="DB1L109">DB1L109</A> = AMPP_FUNCTION(!<A HREF="#Q1_irf_reg[1][0]">Q1_irf_reg[1][0]</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#K1_splitter_nodes_receive_0[3]">K1_splitter_nodes_receive_0[3]</A>, !<A HREF="#DB1_count[1]">DB1_count[1]</A>);


<P> --DB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X4_Y3_N34
<P> --register power-up is low

<P><A NAME="DB1_td_shift[3]">DB1_td_shift[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L80">DB1L80</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#DB1L63">DB1L63</A>);


<P> --DB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at LABCELL_X4_Y3_N51
<P><A NAME="DB1L79">DB1L79</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#Q1_irf_reg[1][0]">Q1_irf_reg[1][0]</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#DB1L77">DB1L77</A>, !<A HREF="#DB1_rdata[0]">DB1_rdata[0]</A>, !<A HREF="#DB1_td_shift[3]">DB1_td_shift[3]</A>);


<P> --DB1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at LABCELL_X9_Y4_N42
<P><A NAME="DB1L47">DB1L47</A> = AMPP_FUNCTION(!<A HREF="#W1_r_val">W1_r_val</A>, !<A HREF="#DB1_rvalid0">DB1_rvalid0</A>, !<A HREF="#DB1_r_ena1">DB1_r_ena1</A>);


<P> --DB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X4_Y4_N43
<P> --register power-up is low

<P><A NAME="DB1_read_req">DB1_read_req</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L40">DB1L40</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#DB1L109">DB1L109</A>);


<P> --DB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X10_Y8_N59
<P> --register power-up is low

<P><A NAME="DB1_read1">DB1_read1</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1_read">DB1_read</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, GND);


<P> --DB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X9_Y4_N20
<P> --register power-up is low

<P><A NAME="DB1_read2">DB1_read2</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1_read1">DB1_read1</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, GND);


<P> --DB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X9_Y4_N17
<P> --register power-up is low

<P><A NAME="DB1_rst2">DB1_rst2</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1_rst1">DB1_rst1</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, GND);


<P> --DB1L48 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at LABCELL_X9_Y4_N21
<P><A NAME="DB1L48">DB1L48</A> = AMPP_FUNCTION(!<A HREF="#DB1_read2">DB1_read2</A>, !<A HREF="#DB1L47">DB1L47</A>, !<A HREF="#DB1_rst2">DB1_rst2</A>, !<A HREF="#DB1_user_saw_rvalid">DB1_user_saw_rvalid</A>, !<A HREF="#DB1_read_req">DB1_read_req</A>, !<A HREF="#DB1_read1">DB1_read1</A>);


<P> --VD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X3_Y4_N56
<P> --register power-up is low

<P><A NAME="VD1_jdo[25]">VD1_jdo[25]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[25]">WD1_sr[25]</A>,  ,  , VCC);


<P> --CD1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X7_Y4_N19
<P> --register power-up is low

<P><A NAME="CD1_writedata[0]">CD1_writedata[0]</A> = DFFEAS(<A HREF="#BC1L22">BC1L22</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CD1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X13_Y7_N56
<P> --register power-up is low

<P><A NAME="CD1_address[0]">CD1_address[0]</A> = DFFEAS(<A HREF="#BC1_src_data[38]">BC1_src_data[38]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CD1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X12_Y6_N46
<P> --register power-up is low

<P><A NAME="CD1_address[3]">CD1_address[3]</A> = DFFEAS(<A HREF="#BC1_src_data[41]">BC1_src_data[41]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CD1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X12_Y6_N22
<P> --register power-up is low

<P><A NAME="CD1_address[2]">CD1_address[2]</A> = DFFEAS(<A HREF="#BC1_src_data[40]">BC1_src_data[40]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CD1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X12_Y5_N38
<P> --register power-up is low

<P><A NAME="CD1_address[1]">CD1_address[1]</A> = DFFEAS(<A HREF="#BC1_src_data[39]">BC1_src_data[39]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CD1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X12_Y5_N8
<P> --register power-up is low

<P><A NAME="CD1_address[7]">CD1_address[7]</A> = DFFEAS(<A HREF="#BC1_src_data[45]">BC1_src_data[45]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CD1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X12_Y5_N2
<P> --register power-up is low

<P><A NAME="CD1_address[6]">CD1_address[6]</A> = DFFEAS(<A HREF="#BC1_src_data[44]">BC1_src_data[44]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CD1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X12_Y5_N43
<P> --register power-up is low

<P><A NAME="CD1_address[5]">CD1_address[5]</A> = DFFEAS(<A HREF="#BC1_src_data[43]">BC1_src_data[43]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CD1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X12_Y5_N10
<P> --register power-up is low

<P><A NAME="CD1_address[4]">CD1_address[4]</A> = DFFEAS(<A HREF="#BC1_src_data[42]">BC1_src_data[42]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --HD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at LABCELL_X12_Y5_N54
<P><A NAME="HD1L1">HD1L1</A> = ( <A HREF="#CD1_address[8]">CD1_address[8]</A> & ( (!<A HREF="#CD1_address[5]">CD1_address[5]</A> & (!<A HREF="#CD1_address[7]">CD1_address[7]</A> & (!<A HREF="#CD1_address[6]">CD1_address[6]</A> & !<A HREF="#CD1_address[4]">CD1_address[4]</A>))) ) );


<P> --HD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at MLABCELL_X6_Y4_N12
<P><A NAME="HD1L2">HD1L2</A> = ( !<A HREF="#CD1_address[1]">CD1_address[1]</A> & ( <A HREF="#HD1L1">HD1L1</A> & ( (!<A HREF="#CD1_address[2]">CD1_address[2]</A> & !<A HREF="#CD1_address[3]">CD1_address[3]</A>) ) ) );


<P> --CD1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X9_Y5_N58
<P> --register power-up is low

<P><A NAME="CD1_debugaccess">CD1_debugaccess</A> = DFFEAS(<A HREF="#BC1L23">BC1L23</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L192 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at LABCELL_X7_Y4_N24
<P><A NAME="TD1L192">TD1L192</A> = ( <A HREF="#CD1_debugaccess">CD1_debugaccess</A> & ( <A HREF="#CD1_write">CD1_write</A> ) );


<P> --HD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at MLABCELL_X6_Y4_N45
<P><A NAME="HD1L14">HD1L14</A> = ( !<A HREF="#CD1_address[0]">CD1_address[0]</A> & ( (<A HREF="#TD1L192">TD1L192</A> & <A HREF="#HD1L2">HD1L2</A>) ) );


<P> --LD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at MLABCELL_X3_Y4_N54
<P><A NAME="LD1L10">LD1L10</A> = ( <A HREF="#LD1_monitor_ready">LD1_monitor_ready</A> & ( (!<A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A>) # (!<A HREF="#VD1_jdo[25]">VD1_jdo[25]</A>) ) ) # ( !<A HREF="#LD1_monitor_ready">LD1_monitor_ready</A> & ( (<A HREF="#CD1_writedata[0]">CD1_writedata[0]</A> & (<A HREF="#HD1L14">HD1L14</A> & ((!<A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A>) # (!<A HREF="#VD1_jdo[25]">VD1_jdo[25]</A>)))) ) );


<P> --WD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at LABCELL_X1_Y5_N54
<P><A NAME="WD1L60">WD1L60</A> = ( <A HREF="#WD1_sr[4]">WD1_sr[4]</A> & ( ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#TD1_MonDReg[2]">TD1_MonDReg[2]</A>))) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[2]">JD1_break_readreg[2]</A>))) # (<A HREF="#UD1L3">UD1L3</A>) ) ) # ( !<A HREF="#WD1_sr[4]">WD1_sr[4]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#TD1_MonDReg[2]">TD1_MonDReg[2]</A>))) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[2]">JD1_break_readreg[2]</A>)))) ) );


<P> --VD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X2_Y4_N58
<P> --register power-up is low

<P><A NAME="VD1_jdo[1]">VD1_jdo[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[1]">WD1_sr[1]</A>,  ,  , VCC);


<P> --VD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X1_Y5_N23
<P> --register power-up is low

<P><A NAME="VD1_jdo[4]">VD1_jdo[4]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[4]">WD1_sr[4]</A>,  ,  , VCC);


<P> --TD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~3 at MLABCELL_X8_Y5_N12
<P><A NAME="TD1L88">TD1L88</A> = (!<A HREF="#TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A> & !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --VD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X7_Y4_N59
<P> --register power-up is low

<P><A NAME="VD1_update_jdo_strobe">VD1_update_jdo_strobe</A> = DFFEAS(<A HREF="#VD1L69">VD1L69</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --WD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X2_Y4_N26
<P> --register power-up is low

<P><A NAME="WD1_sr[36]">WD1_sr[36]</A> = DFFEAS(<A HREF="#WD1L62">WD1L62</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L54">WD1L54</A>,  ,  ,  ,  );


<P> --WD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X2_Y4_N29
<P> --register power-up is low

<P><A NAME="WD1_sr[37]">WD1_sr[37]</A> = DFFEAS(<A HREF="#WD1L63">WD1L63</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L54">WD1L54</A>,  ,  ,  ,  );


<P> --VD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X3_Y5_N38
<P> --register power-up is low

<P><A NAME="VD1_jxuir">VD1_jxuir</A> = DFFEAS(<A HREF="#VD1L59">VD1L59</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --WD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X1_Y4_N5
<P> --register power-up is low

<P><A NAME="WD1_sr[35]">WD1_sr[35]</A> = DFFEAS(<A HREF="#WD1L64">WD1L64</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --TD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X6_Y5_N37
<P> --register power-up is low

<P><A NAME="TD1_jtag_ram_rd">TD1_jtag_ram_rd</A> = DFFEAS(<A HREF="#TD1L141">TD1L141</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>,  ,  ,  ,  );


<P> --TD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X7_Y5_N22
<P> --register power-up is low

<P><A NAME="TD1_jtag_ram_wr">TD1_jtag_ram_wr</A> = DFFEAS(<A HREF="#TD1L143">TD1L143</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 at LABCELL_X9_Y5_N30
<P><A NAME="TD1L193">TD1L193</A> = ( <A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & ( <A HREF="#TD1_jtag_ram_wr">TD1_jtag_ram_wr</A> ) ) # ( !<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & ( (<A HREF="#CD1_write">CD1_write</A> & (!<A HREF="#CD1_address[8]">CD1_address[8]</A> & <A HREF="#CD1_debugaccess">CD1_debugaccess</A>)) ) );


<P> --TD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at MLABCELL_X3_Y5_N54
<P><A NAME="TD1_ociram_reset_req">TD1_ociram_reset_req</A> = (!<A HREF="#BB1_r_early_rst">BB1_r_early_rst</A>) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>);


<P> --TD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at LABCELL_X7_Y4_N12
<P><A NAME="TD1L160">TD1L160</A> = ( <A HREF="#TD1_MonDReg[0]">TD1_MonDReg[0]</A> & ( (<A HREF="#CD1_writedata[0]">CD1_writedata[0]</A>) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#TD1_MonDReg[0]">TD1_MonDReg[0]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & <A HREF="#CD1_writedata[0]">CD1_writedata[0]</A>) ) );


<P> --TD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at MLABCELL_X6_Y7_N12
<P><A NAME="TD1L147">TD1L147</A> = ( <A HREF="#CD1_address[0]">CD1_address[0]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#TD1_MonAReg[2]">TD1_MonAReg[2]</A>) ) ) # ( !<A HREF="#CD1_address[0]">CD1_address[0]</A> & ( (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & <A HREF="#TD1_MonAReg[2]">TD1_MonAReg[2]</A>) ) );


<P> --TD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at LABCELL_X9_Y5_N27
<P><A NAME="TD1L148">TD1L148</A> = ( <A HREF="#CD1_address[1]">CD1_address[1]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#TD1_MonAReg[3]">TD1_MonAReg[3]</A>) ) ) # ( !<A HREF="#CD1_address[1]">CD1_address[1]</A> & ( (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & <A HREF="#TD1_MonAReg[3]">TD1_MonAReg[3]</A>) ) );


<P> --TD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at LABCELL_X7_Y5_N27
<P><A NAME="TD1L149">TD1L149</A> = (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & ((<A HREF="#CD1_address[2]">CD1_address[2]</A>))) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & (<A HREF="#TD1_MonAReg[4]">TD1_MonAReg[4]</A>));


<P> --TD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at MLABCELL_X3_Y5_N57
<P><A NAME="TD1L150">TD1L150</A> = ( <A HREF="#TD1_MonAReg[5]">TD1_MonAReg[5]</A> & ( (<A HREF="#CD1_address[3]">CD1_address[3]</A>) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#TD1_MonAReg[5]">TD1_MonAReg[5]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & <A HREF="#CD1_address[3]">CD1_address[3]</A>) ) );


<P> --TD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at LABCELL_X12_Y5_N39
<P><A NAME="TD1L151">TD1L151</A> = (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & (<A HREF="#CD1_address[4]">CD1_address[4]</A>)) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & ((<A HREF="#TD1_MonAReg[6]">TD1_MonAReg[6]</A>)));


<P> --TD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at MLABCELL_X8_Y5_N27
<P><A NAME="TD1L152">TD1L152</A> = (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & ((<A HREF="#CD1_address[5]">CD1_address[5]</A>))) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & (<A HREF="#TD1_MonAReg[7]">TD1_MonAReg[7]</A>));


<P> --TD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at LABCELL_X11_Y5_N45
<P><A NAME="TD1L153">TD1L153</A> = ( <A HREF="#CD1L9Q">CD1L9Q</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#TD1_MonAReg[8]">TD1_MonAReg[8]</A>) ) ) # ( !<A HREF="#CD1L9Q">CD1L9Q</A> & ( (<A HREF="#TD1_MonAReg[8]">TD1_MonAReg[8]</A> & <A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) );


<P> --TD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at LABCELL_X12_Y5_N57
<P><A NAME="TD1L154">TD1L154</A> = ( <A HREF="#TD1_MonAReg[9]">TD1_MonAReg[9]</A> & ( (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#CD1_address[7]">CD1_address[7]</A>) ) ) # ( !<A HREF="#TD1_MonAReg[9]">TD1_MonAReg[9]</A> & ( (<A HREF="#CD1_address[7]">CD1_address[7]</A> & !<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) );


<P> --CD1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X8_Y4_N50
<P> --register power-up is low

<P><A NAME="CD1_byteenable[0]">CD1_byteenable[0]</A> = DFFEAS(<A HREF="#BC1_src_data[32]">BC1_src_data[32]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at LABCELL_X7_Y4_N9
<P><A NAME="TD1L155">TD1L155</A> = ( <A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> ) # ( !<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & ( <A HREF="#CD1_byteenable[0]">CD1_byteenable[0]</A> ) );


<P> --VD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X2_Y4_N32
<P> --register power-up is low

<P><A NAME="VD1_jdo[26]">VD1_jdo[26]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[26]">WD1_sr[26]</A>,  ,  , VCC);


<P> --VD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X2_Y4_N35
<P> --register power-up is low

<P><A NAME="VD1_jdo[28]">VD1_jdo[28]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[28]">WD1_sr[28]</A>,  ,  , VCC);


<P> --VD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X2_Y4_N14
<P> --register power-up is low

<P><A NAME="VD1_jdo[27]">VD1_jdo[27]</A> = DFFEAS(<A HREF="#VD1L44">VD1L44</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X6_Y5_N40
<P> --register power-up is low

<P><A NAME="TD1_jtag_rd">TD1_jtag_rd</A> = DFFEAS(<A HREF="#VD1L64">VD1L64</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>,  ,  ,  ,  );


<P> --ZC1L897 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at LABCELL_X16_Y7_N24
<P><A NAME="ZC1L897">ZC1L897</A> = ( <A HREF="#ZC1_av_ld_align_cycle[0]">ZC1_av_ld_align_cycle[0]</A> & ( (!<A HREF="#ZC1_av_ld_align_cycle[1]">ZC1_av_ld_align_cycle[1]</A> & ((!<A HREF="#ZC1_d_read">ZC1_d_read</A>) # (<A HREF="#LC1_WideOr1">LC1_WideOr1</A>))) ) ) # ( !<A HREF="#ZC1_av_ld_align_cycle[0]">ZC1_av_ld_align_cycle[0]</A> & ( (<A HREF="#ZC1_av_ld_align_cycle[1]">ZC1_av_ld_align_cycle[1]</A> & ((!<A HREF="#ZC1_d_read">ZC1_d_read</A>) # (<A HREF="#LC1_WideOr1">LC1_WideOr1</A>))) ) );


<P> --ZC1L896 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at LABCELL_X16_Y7_N42
<P><A NAME="ZC1L896">ZC1L896</A> = ( <A HREF="#ZC1_d_read">ZC1_d_read</A> & ( (<A HREF="#LC1_WideOr1">LC1_WideOr1</A> & !<A HREF="#ZC1_av_ld_align_cycle[0]">ZC1_av_ld_align_cycle[0]</A>) ) ) # ( !<A HREF="#ZC1_d_read">ZC1_d_read</A> & ( !<A HREF="#ZC1_av_ld_align_cycle[0]">ZC1_av_ld_align_cycle[0]</A> ) );


<P> --ZC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at LABCELL_X24_Y5_N6
<P><A NAME="ZC1L197">ZC1L197</A> = !<A HREF="#ZC1L590">ZC1L590</A> $ (!<A HREF="#ZC1_E_shift_rot_cnt[4]">ZC1_E_shift_rot_cnt[4]</A>);


<P> --ZC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at LABCELL_X24_Y5_N9
<P><A NAME="ZC1L198">ZC1L198</A> = ( <A HREF="#ZC1_E_shift_rot_cnt[1]">ZC1_E_shift_rot_cnt[1]</A> & ( <A HREF="#ZC1_E_shift_rot_cnt[3]">ZC1_E_shift_rot_cnt[3]</A> ) ) # ( !<A HREF="#ZC1_E_shift_rot_cnt[1]">ZC1_E_shift_rot_cnt[1]</A> & ( !<A HREF="#ZC1_E_shift_rot_cnt[3]">ZC1_E_shift_rot_cnt[3]</A> $ (((<A HREF="#ZC1_E_shift_rot_cnt[2]">ZC1_E_shift_rot_cnt[2]</A>) # (<A HREF="#ZC1L396Q">ZC1L396Q</A>))) ) );


<P> --ZC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at LABCELL_X24_Y5_N12
<P><A NAME="ZC1L199">ZC1L199</A> = ( <A HREF="#ZC1_E_shift_rot_cnt[2]">ZC1_E_shift_rot_cnt[2]</A> & ( <A HREF="#ZC1L396Q">ZC1L396Q</A> ) ) # ( <A HREF="#ZC1_E_shift_rot_cnt[2]">ZC1_E_shift_rot_cnt[2]</A> & ( !<A HREF="#ZC1L396Q">ZC1L396Q</A> & ( <A HREF="#ZC1_E_shift_rot_cnt[1]">ZC1_E_shift_rot_cnt[1]</A> ) ) ) # ( !<A HREF="#ZC1_E_shift_rot_cnt[2]">ZC1_E_shift_rot_cnt[2]</A> & ( !<A HREF="#ZC1L396Q">ZC1L396Q</A> & ( !<A HREF="#ZC1_E_shift_rot_cnt[1]">ZC1_E_shift_rot_cnt[1]</A> ) ) );


<P> --ZC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at LABCELL_X24_Y5_N33
<P><A NAME="ZC1L200">ZC1L200</A> = ( <A HREF="#ZC1_E_shift_rot_cnt[1]">ZC1_E_shift_rot_cnt[1]</A> & ( <A HREF="#ZC1L396Q">ZC1L396Q</A> ) ) # ( !<A HREF="#ZC1_E_shift_rot_cnt[1]">ZC1_E_shift_rot_cnt[1]</A> & ( !<A HREF="#ZC1L396Q">ZC1L396Q</A> ) );


<P> --U1L48 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[0]~0 at LABCELL_X16_Y6_N0
<P><A NAME="U1L48">U1L48</A> = ( <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> ) # ( !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A> & ( !<A HREF="#U1L72">U1L72</A> ) );


<P> --UB1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~0 at MLABCELL_X15_Y6_N0
<P><A NAME="UB1L20">UB1L20</A> = ( <A HREF="#U1L49Q">U1L49Q</A> & ( (<A HREF="#UB1_data_reg[0]">UB1_data_reg[0]</A>) # (<A HREF="#NC2L15">NC2L15</A>) ) ) # ( !<A HREF="#U1L49Q">U1L49Q</A> & ( <A HREF="#UB1_data_reg[0]">UB1_data_reg[0]</A> ) );


<P> --UB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|always10~1 at LABCELL_X16_Y4_N36
<P><A NAME="UB1L2">UB1L2</A> = ( <A HREF="#UB1L1">UB1L1</A> & ( (!<A HREF="#RB2L1">RB2L1</A> & (((<A HREF="#NC2_burst_uncompress_address_offset[1]">NC2_burst_uncompress_address_offset[1]</A>)) # (<A HREF="#NC2_burst_uncompress_address_base[1]">NC2_burst_uncompress_address_base[1]</A>))) # (<A HREF="#RB2L1">RB2L1</A> & (((<A HREF="#SB2_mem[0][19]">SB2_mem[0][19]</A>)))) ) ) # ( !<A HREF="#UB1L1">UB1L1</A> );


<P> --X1_readdata[0] is nios_system:u0|nios_system_LEDR:ledr|readdata[0] at LABCELL_X11_Y6_N3
<P><A NAME="X1_readdata[0]">X1_readdata[0]</A> = ( <A HREF="#X1_data_out[0]">X1_data_out[0]</A> & ( (!<A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & !<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A>) ) );


<P> --W1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X11_Y8_N59
<P> --register power-up is low

<P><A NAME="W1_read_0">W1_read_0</A> = DFFEAS(<A HREF="#W1L73">W1L73</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L771 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~2 at LABCELL_X27_Y8_N42
<P><A NAME="ZC1L771">ZC1L771</A> = ( <A HREF="#FD2_q_b[26]">FD2_q_b[26]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>)) # (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>))) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A>)))) ) ) # ( !<A HREF="#FD2_q_b[26]">FD2_q_b[26]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A> & (<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>))) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A>)))) ) );


<P> --ZC1L527 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]~0 at LABCELL_X27_Y6_N12
<P><A NAME="ZC1L527">ZC1L527</A> = ( <A HREF="#ZC1L759">ZC1L759</A> ) # ( !<A HREF="#ZC1L759">ZC1L759</A> & ( <A HREF="#ZC1L760">ZC1L760</A> ) );


<P> --ZC1L770 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~3 at LABCELL_X27_Y8_N45
<P><A NAME="ZC1L770">ZC1L770</A> = ( <A HREF="#FD2_q_b[25]">FD2_q_b[25]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>)) # (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>))) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A>)))) ) ) # ( !<A HREF="#FD2_q_b[25]">FD2_q_b[25]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A> & (<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>))) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A>)))) ) );


<P> --ZC1L769 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~4 at LABCELL_X27_Y8_N48
<P><A NAME="ZC1L769">ZC1L769</A> = ( <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( ((!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & ((<A HREF="#FD2_q_b[24]">FD2_q_b[24]</A>))) # (<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>))) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & ((<A HREF="#FD2_q_b[24]">FD2_q_b[24]</A>))) # (<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>)))) ) );


<P> --ZC1L768 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~5 at LABCELL_X27_Y8_N51
<P><A NAME="ZC1L768">ZC1L768</A> = ( <A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & ( ((!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & ((<A HREF="#FD2_q_b[23]">FD2_q_b[23]</A>))) # (<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>))) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & ((<A HREF="#FD2_q_b[23]">FD2_q_b[23]</A>))) # (<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>)))) ) );


<P> --ZC1L776 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~6 at LABCELL_X27_Y8_N15
<P><A NAME="ZC1L776">ZC1L776</A> = ( <A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A> & ( !<A HREF="#ZC1L777">ZC1L777</A> & ( ((<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>) # (<A HREF="#FD2_q_b[31]">FD2_q_b[31]</A>)) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A>) ) ) ) # ( !<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A> & ( !<A HREF="#ZC1L777">ZC1L777</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (<A HREF="#FD2_q_b[31]">FD2_q_b[31]</A> & !<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>)) ) ) );


<P> --ZC1L775 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~7 at LABCELL_X27_Y8_N6
<P><A NAME="ZC1L775">ZC1L775</A> = ( <A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>)) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ((<A HREF="#ZC1_D_iw[20]">ZC1_D_iw[20]</A>))) ) ) # ( !<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (<A HREF="#FD2_q_b[30]">FD2_q_b[30]</A>)) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ((<A HREF="#ZC1_D_iw[20]">ZC1_D_iw[20]</A>))) ) );


<P> --ZC1L774 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~8 at LABCELL_X27_Y8_N9
<P><A NAME="ZC1L774">ZC1L774</A> = ( <A HREF="#ZC1_D_iw[19]">ZC1_D_iw[19]</A> & ( ((!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & ((<A HREF="#FD2_q_b[29]">FD2_q_b[29]</A>))) # (<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>))) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#ZC1_D_iw[19]">ZC1_D_iw[19]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & ((<A HREF="#FD2_q_b[29]">FD2_q_b[29]</A>))) # (<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>)))) ) );


<P> --ZC1L773 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~9 at LABCELL_X27_Y8_N36
<P><A NAME="ZC1L773">ZC1L773</A> = ( <A HREF="#FD2_q_b[28]">FD2_q_b[28]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>)) # (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>))) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZC1_D_iw[18]">ZC1_D_iw[18]</A>)))) ) ) # ( !<A HREF="#FD2_q_b[28]">FD2_q_b[28]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A> & (<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>))) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZC1_D_iw[18]">ZC1_D_iw[18]</A>)))) ) );


<P> --ZC1L765 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~10 at LABCELL_X27_Y8_N39
<P><A NAME="ZC1L765">ZC1L765</A> = ( <A HREF="#FD2_q_b[20]">FD2_q_b[20]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>)) # (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>))) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZC1_D_iw[10]">ZC1_D_iw[10]</A>)))) ) ) # ( !<A HREF="#FD2_q_b[20]">FD2_q_b[20]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A> & (<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>))) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZC1_D_iw[10]">ZC1_D_iw[10]</A>)))) ) );


<P> --ZC1L764 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~11 at LABCELL_X27_Y8_N30
<P><A NAME="ZC1L764">ZC1L764</A> = ( <A HREF="#ZC1L280Q">ZC1L280Q</A> & ( ((!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & ((<A HREF="#FD2_q_b[19]">FD2_q_b[19]</A>))) # (<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>))) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#ZC1L280Q">ZC1L280Q</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & ((<A HREF="#FD2_q_b[19]">FD2_q_b[19]</A>))) # (<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>)))) ) );


<P> --ZC1L763 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~12 at LABCELL_X27_Y8_N24
<P><A NAME="ZC1L763">ZC1L763</A> = ( <A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ( <A HREF="#ZC1_D_iw[8]">ZC1_D_iw[8]</A> ) ) # ( !<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ( (!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & ((<A HREF="#FD2_q_b[18]">FD2_q_b[18]</A>))) # (<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>)) ) );


<P> --ZC1L762 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~13 at LABCELL_X27_Y8_N27
<P><A NAME="ZC1L762">ZC1L762</A> = ( <A HREF="#ZC1_D_iw[7]">ZC1_D_iw[7]</A> & ( ((!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & ((<A HREF="#FD2_q_b[17]">FD2_q_b[17]</A>))) # (<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>))) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#ZC1_D_iw[7]">ZC1_D_iw[7]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & ((<A HREF="#FD2_q_b[17]">FD2_q_b[17]</A>))) # (<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>)))) ) );


<P> --ZC1L779 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4 at LABCELL_X23_Y8_N12
<P><A NAME="ZC1L779">ZC1L779</A> = ( <A HREF="#FD2_q_b[1]">FD2_q_b[1]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (!<A HREF="#ZC1_R_ctrl_force_src2_zero">ZC1_R_ctrl_force_src2_zero</A> & ((<A HREF="#ZC1_D_iw[7]">ZC1_D_iw[7]</A>) # (<A HREF="#ZC1L783">ZC1L783</A>)))) ) ) # ( !<A HREF="#FD2_q_b[1]">FD2_q_b[1]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (!<A HREF="#ZC1_R_ctrl_force_src2_zero">ZC1_R_ctrl_force_src2_zero</A> & (!<A HREF="#ZC1L783">ZC1L783</A> & <A HREF="#ZC1_D_iw[7]">ZC1_D_iw[7]</A>))) ) );


<P> --ZC1L772 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~14 at LABCELL_X27_Y8_N33
<P><A NAME="ZC1L772">ZC1L772</A> = ( <A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ( <A HREF="#ZC1_D_iw[17]">ZC1_D_iw[17]</A> ) ) # ( !<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ( (!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & ((<A HREF="#FD2_q_b[27]">FD2_q_b[27]</A>))) # (<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>)) ) );


<P> --ZC1L778 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5 at LABCELL_X23_Y8_N36
<P><A NAME="ZC1L778">ZC1L778</A> = ( !<A HREF="#ZC1_R_ctrl_force_src2_zero">ZC1_R_ctrl_force_src2_zero</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#ZC1L783">ZC1L783</A> & ((<A HREF="#ZC1_D_iw[6]">ZC1_D_iw[6]</A>))) # (<A HREF="#ZC1L783">ZC1L783</A> & (<A HREF="#FD2_q_b[0]">FD2_q_b[0]</A>)))) ) );


<P> --ZC1L767 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~15 at LABCELL_X27_Y8_N18
<P><A NAME="ZC1L767">ZC1L767</A> = ( <A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>)) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ((<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A>))) ) ) # ( !<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (<A HREF="#FD2_q_b[22]">FD2_q_b[22]</A>)) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & ((<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A>))) ) );


<P> --ZC1L766 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~16 at LABCELL_X27_Y8_N21
<P><A NAME="ZC1L766">ZC1L766</A> = ( <A HREF="#FD2_q_b[21]">FD2_q_b[21]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>)) # (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A>))) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A>)))) ) ) # ( !<A HREF="#FD2_q_b[21]">FD2_q_b[21]</A> & ( (!<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (<A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A> & (<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>))) # (<A HREF="#ZC1_R_ctrl_hi_imm16">ZC1_R_ctrl_hi_imm16</A> & (((<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A>)))) ) );


<P> --ZC1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at LABCELL_X22_Y8_N12
<P><A NAME="ZC1L838">ZC1L838</A> = ( <A HREF="#ZC1_W_estatus_reg">ZC1_W_estatus_reg</A> & ( <A HREF="#ZC1_E_src1[0]">ZC1_E_src1[0]</A> & ( (!<A HREF="#ZC1_R_ctrl_exception">ZC1_R_ctrl_exception</A>) # (<A HREF="#ZC1_W_status_reg_pie">ZC1_W_status_reg_pie</A>) ) ) ) # ( !<A HREF="#ZC1_W_estatus_reg">ZC1_W_estatus_reg</A> & ( <A HREF="#ZC1_E_src1[0]">ZC1_E_src1[0]</A> & ( (!<A HREF="#ZC1_R_ctrl_exception">ZC1_R_ctrl_exception</A> & (((<A HREF="#ZC1_R_ctrl_wrctl_inst">ZC1_R_ctrl_wrctl_inst</A> & <A HREF="#ZC1L635">ZC1L635</A>)))) # (<A HREF="#ZC1_R_ctrl_exception">ZC1_R_ctrl_exception</A> & (<A HREF="#ZC1_W_status_reg_pie">ZC1_W_status_reg_pie</A>)) ) ) ) # ( <A HREF="#ZC1_W_estatus_reg">ZC1_W_estatus_reg</A> & ( !<A HREF="#ZC1_E_src1[0]">ZC1_E_src1[0]</A> & ( (!<A HREF="#ZC1_R_ctrl_exception">ZC1_R_ctrl_exception</A> & (((!<A HREF="#ZC1_R_ctrl_wrctl_inst">ZC1_R_ctrl_wrctl_inst</A>) # (!<A HREF="#ZC1L635">ZC1L635</A>)))) # (<A HREF="#ZC1_R_ctrl_exception">ZC1_R_ctrl_exception</A> & (<A HREF="#ZC1_W_status_reg_pie">ZC1_W_status_reg_pie</A>)) ) ) ) # ( !<A HREF="#ZC1_W_estatus_reg">ZC1_W_estatus_reg</A> & ( !<A HREF="#ZC1_E_src1[0]">ZC1_E_src1[0]</A> & ( (<A HREF="#ZC1_W_status_reg_pie">ZC1_W_status_reg_pie</A> & <A HREF="#ZC1_R_ctrl_exception">ZC1_R_ctrl_exception</A>) ) ) );


<P> --ZC1L844 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0 at LABCELL_X22_Y8_N39
<P><A NAME="ZC1L844">ZC1L844</A> = (<A HREF="#ZC1_D_iw[6]">ZC1_D_iw[6]</A> & (<A HREF="#ZC1L636">ZC1L636</A> & (<A HREF="#ZC1_R_ctrl_wrctl_inst">ZC1_R_ctrl_wrctl_inst</A> & <A HREF="#ZC1_E_valid_from_R">ZC1_E_valid_from_R</A>)));


<P> --ZC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X25_Y6_N23
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_shift_logical">ZC1_R_ctrl_shift_logical</A> = DFFEAS(<A HREF="#ZC1L246">ZC1L246</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X25_Y6_N32
<P> --register power-up is low

<P><A NAME="ZC1_R_ctrl_rot_right">ZC1_R_ctrl_rot_right</A> = DFFEAS(<A HREF="#ZC1_R_ctrl_rot_right_nxt">ZC1_R_ctrl_rot_right_nxt</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L403 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at MLABCELL_X25_Y6_N18
<P><A NAME="ZC1L403">ZC1L403</A> = ( <A HREF="#ZC1_R_ctrl_rot_right">ZC1_R_ctrl_rot_right</A> & ( (<A HREF="#ZC1_E_shift_rot_result[0]">ZC1_E_shift_rot_result[0]</A> & !<A HREF="#ZC1_R_ctrl_shift_logical">ZC1_R_ctrl_shift_logical</A>) ) ) # ( !<A HREF="#ZC1_R_ctrl_rot_right">ZC1_R_ctrl_rot_right</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_logical">ZC1_R_ctrl_shift_logical</A> & <A HREF="#ZC1_E_shift_rot_result[31]">ZC1_E_shift_rot_result[31]</A>) ) );


<P> --ZC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~17 at MLABCELL_X25_Y6_N33
<P><A NAME="ZC1L452">ZC1L452</A> = ( <A HREF="#ZC1_E_shift_rot_result[1]">ZC1_E_shift_rot_result[1]</A> & ( (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZC1L403">ZC1L403</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[1]">ZC1_E_shift_rot_result[1]</A> & ( (<A HREF="#ZC1L403">ZC1L403</A> & !<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) ) );


<P> --BC2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~5 at LABCELL_X11_Y9_N36
<P><A NAME="BC2L30">BC2L30</A> = ( <A HREF="#ZC1_d_writedata[22]">ZC1_d_writedata[22]</A> & ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> ) );


<P> --BC2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[34] at MLABCELL_X21_Y9_N9
<P><A NAME="BC2_src_data[34]">BC2_src_data[34]</A> = ( <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> ) # ( !<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & <A HREF="#ZC1_d_byteenable[2]">ZC1_d_byteenable[2]</A>) ) );


<P> --BC2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~6 at MLABCELL_X21_Y10_N39
<P><A NAME="BC2L31">BC2L31</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[23]">ZC1_d_writedata[23]</A> ) );


<P> --ZC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X21_Y8_N25
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[24]">ZC1_d_writedata[24]</A> = DFFEAS(<A HREF="#ZC1L580">ZC1L580</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~7 at MLABCELL_X6_Y7_N18
<P><A NAME="BC2L32">BC2L32</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[24]">ZC1_d_writedata[24]</A> ) );


<P> --BC2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[35] at LABCELL_X13_Y7_N12
<P><A NAME="BC2_src_data[35]">BC2_src_data[35]</A> = ( <A HREF="#ZC1_d_byteenable[3]">ZC1_d_byteenable[3]</A> & ( (<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A>) # (<A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>) ) ) # ( !<A HREF="#ZC1_d_byteenable[3]">ZC1_d_byteenable[3]</A> & ( <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> ) );


<P> --ZC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X21_Y8_N19
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[25]">ZC1_d_writedata[25]</A> = DFFEAS(<A HREF="#ZC1L581">ZC1L581</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~8 at LABCELL_X11_Y9_N9
<P><A NAME="BC2L33">BC2L33</A> = ( <A HREF="#ZC1_d_writedata[25]">ZC1_d_writedata[25]</A> & ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> ) );


<P> --ZC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X21_Y8_N31
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[26]">ZC1_d_writedata[26]</A> = DFFEAS(<A HREF="#ZC1L582">ZC1L582</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~9 at MLABCELL_X6_Y7_N0
<P><A NAME="BC2L34">BC2L34</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[26]">ZC1_d_writedata[26]</A> ) );


<P> --BB1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X10_Y4_N26
<P> --register power-up is low

<P><A NAME="BB1_altera_reset_synchronizer_int_chain[0]">BB1_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS(<A HREF="#BB1L6">BB1L6</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --ZC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at LABCELL_X24_Y8_N3
<P><A NAME="ZC1L255">ZC1L255</A> = ( !<A HREF="#ZC1L620">ZC1L620</A> & ( (!<A HREF="#ZC1L622">ZC1L622</A> & !<A HREF="#ZC1L621">ZC1L621</A>) ) );


<P> --ZC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X19_Y7_N57
<P><A NAME="ZC1L256">ZC1L256</A> = ( <A HREF="#ZC1L623">ZC1L623</A> & ( <A HREF="#ZC1L624">ZC1L624</A> & ( (<A HREF="#ZC1L594">ZC1L594</A>) # (<A HREF="#ZC1L231">ZC1L231</A>) ) ) ) # ( !<A HREF="#ZC1L623">ZC1L623</A> & ( <A HREF="#ZC1L624">ZC1L624</A> & ( (<A HREF="#ZC1L594">ZC1L594</A>) # (<A HREF="#ZC1L231">ZC1L231</A>) ) ) ) # ( <A HREF="#ZC1L623">ZC1L623</A> & ( !<A HREF="#ZC1L624">ZC1L624</A> & ( (<A HREF="#ZC1L594">ZC1L594</A>) # (<A HREF="#ZC1L231">ZC1L231</A>) ) ) ) # ( !<A HREF="#ZC1L623">ZC1L623</A> & ( !<A HREF="#ZC1L624">ZC1L624</A> & ( ((<A HREF="#ZC1L594">ZC1L594</A> & !<A HREF="#ZC1L255">ZC1L255</A>)) # (<A HREF="#ZC1L231">ZC1L231</A>) ) ) );


<P> --ZC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2 at MLABCELL_X25_Y8_N36
<P><A NAME="ZC1L216">ZC1L216</A> = ( <A HREF="#ZC1L217">ZC1L217</A> & ( (!<A HREF="#ZC1L214">ZC1L214</A>) # (<A HREF="#ZC1L594">ZC1L594</A>) ) ) # ( !<A HREF="#ZC1L217">ZC1L217</A> & ( (!<A HREF="#ZC1L214">ZC1L214</A>) # ((<A HREF="#ZC1L594">ZC1L594</A> & <A HREF="#ZC1L227">ZC1L227</A>)) ) );


<P> --ZC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~1 at MLABCELL_X21_Y6_N21
<P><A NAME="ZC1L213">ZC1L213</A> = ( <A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & ( !<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & ( (<A HREF="#ZC1L212">ZC1L212</A> & (<A HREF="#ZC1L594">ZC1L594</A> & <A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A>)) ) ) );


<P> --WD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X1_Y4_N56
<P> --register power-up is low

<P><A NAME="WD1_sr[34]">WD1_sr[34]</A> = DFFEAS(<A HREF="#WD1L65">WD1L65</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>,  ,  ,  ,  );


<P> --BC2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~10 at MLABCELL_X21_Y10_N54
<P><A NAME="BC2L35">BC2L35</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[11]">ZC1_d_writedata[11]</A> ) );


<P> --BC2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[33] at MLABCELL_X21_Y10_N27
<P><A NAME="BC2_src_data[33]">BC2_src_data[33]</A> = ( <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( <A HREF="#ZC1_d_byteenable[1]">ZC1_d_byteenable[1]</A> ) ) # ( !<A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( <A HREF="#ZC1_d_byteenable[1]">ZC1_d_byteenable[1]</A> & ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> ) ) ) # ( <A HREF="#BC2_saved_grant[1]">BC2_saved_grant[1]</A> & ( !<A HREF="#ZC1_d_byteenable[1]">ZC1_d_byteenable[1]</A> ) );


<P> --BC2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~11 at MLABCELL_X6_Y7_N42
<P><A NAME="BC2L36">BC2L36</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[12]">ZC1_d_writedata[12]</A> ) );


<P> --BC2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~12 at LABCELL_X13_Y7_N15
<P><A NAME="BC2L37">BC2L37</A> = ( <A HREF="#ZC1_d_writedata[13]">ZC1_d_writedata[13]</A> & ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> ) );


<P> --BC2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~13 at MLABCELL_X6_Y7_N36
<P><A NAME="BC2L38">BC2L38</A> = ( <A HREF="#ZC1_d_writedata[14]">ZC1_d_writedata[14]</A> & ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> ) );


<P> --BC2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~14 at LABCELL_X19_Y9_N39
<P><A NAME="BC2L39">BC2L39</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[15]">ZC1_d_writedata[15]</A> ) );


<P> --BC2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~15 at MLABCELL_X21_Y10_N30
<P><A NAME="BC2L40">BC2L40</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[16]">ZC1_d_writedata[16]</A> ) );


<P> --BC2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~16 at LABCELL_X22_Y4_N45
<P><A NAME="BC2L41">BC2L41</A> = (<A HREF="#ZC1_d_writedata[5]">ZC1_d_writedata[5]</A> & <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>);


<P> --BC2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~17 at MLABCELL_X21_Y9_N24
<P><A NAME="BC2L42">BC2L42</A> = ( <A HREF="#ZC1_d_writedata[8]">ZC1_d_writedata[8]</A> & ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> ) );


<P> --VB4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X12_Y8_N38
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[27]">VB4_av_readdata_pre[27]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[27]">CD1_readdata[27]</A>,  ,  , VCC);


<P> --ZC1L664 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27 at LABCELL_X18_Y8_N12
<P><A NAME="ZC1L664">ZC1L664</A> = ( <A HREF="#ZB2L2">ZB2L2</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (((<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[27]">FE1_q_a[27]</A>)) # (<A HREF="#VB4_av_readdata_pre[27]">VB4_av_readdata_pre[27]</A>))) ) ) # ( !<A HREF="#ZB2L2">ZB2L2</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[27]">FE1_q_a[27]</A>)) ) );


<P> --VB4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X21_Y9_N31
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[28]">VB4_av_readdata_pre[28]</A> = DFFEAS(<A HREF="#VB4L33">VB4L33</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L665 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28 at LABCELL_X18_Y8_N15
<P><A NAME="ZC1L665">ZC1L665</A> = ( <A HREF="#ZB2L2">ZB2L2</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (((<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[28]">FE1_q_a[28]</A>)) # (<A HREF="#VB4_av_readdata_pre[28]">VB4_av_readdata_pre[28]</A>))) ) ) # ( !<A HREF="#ZB2L2">ZB2L2</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[28]">FE1_q_a[28]</A>)) ) );


<P> --VB4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X16_Y8_N26
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[29]">VB4_av_readdata_pre[29]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[29]">CD1_readdata[29]</A>,  ,  , VCC);


<P> --ZC1L666 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29 at LABCELL_X16_Y8_N45
<P><A NAME="ZC1L666">ZC1L666</A> = ( <A HREF="#VB4_av_readdata_pre[29]">VB4_av_readdata_pre[29]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (((<A HREF="#ZB3L2">ZB3L2</A> & <A HREF="#FE1_q_a[29]">FE1_q_a[29]</A>)) # (<A HREF="#ZB2L2">ZB2L2</A>))) ) ) # ( !<A HREF="#VB4_av_readdata_pre[29]">VB4_av_readdata_pre[29]</A> & ( (<A HREF="#ZB3L2">ZB3L2</A> & (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & <A HREF="#FE1_q_a[29]">FE1_q_a[29]</A>)) ) );


<P> --VB4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X16_Y8_N56
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[30]">VB4_av_readdata_pre[30]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[30]">CD1_readdata[30]</A>,  ,  , VCC);


<P> --ZC1L667 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30 at LABCELL_X16_Y8_N48
<P><A NAME="ZC1L667">ZC1L667</A> = ( <A HREF="#FE1_q_a[30]">FE1_q_a[30]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (((<A HREF="#ZB2L2">ZB2L2</A> & <A HREF="#VB4_av_readdata_pre[30]">VB4_av_readdata_pre[30]</A>)) # (<A HREF="#ZB3L2">ZB3L2</A>))) ) ) # ( !<A HREF="#FE1_q_a[30]">FE1_q_a[30]</A> & ( (<A HREF="#ZB2L2">ZB2L2</A> & (<A HREF="#VB4_av_readdata_pre[30]">VB4_av_readdata_pre[30]</A> & !<A HREF="#ZC1_intr_req">ZC1_intr_req</A>)) ) );


<P> --VB4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X10_Y6_N58
<P> --register power-up is low

<P><A NAME="VB4_av_readdata_pre[31]">VB4_av_readdata_pre[31]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[31]">CD1_readdata[31]</A>,  ,  , VCC);


<P> --ZC1L668 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31 at LABCELL_X16_Y8_N42
<P><A NAME="ZC1L668">ZC1L668</A> = ( <A HREF="#FE1_q_a[31]">FE1_q_a[31]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (((<A HREF="#VB4_av_readdata_pre[31]">VB4_av_readdata_pre[31]</A> & <A HREF="#ZB2L2">ZB2L2</A>)) # (<A HREF="#ZB3L2">ZB3L2</A>))) ) ) # ( !<A HREF="#FE1_q_a[31]">FE1_q_a[31]</A> & ( (!<A HREF="#ZC1_intr_req">ZC1_intr_req</A> & (<A HREF="#VB4_av_readdata_pre[31]">VB4_av_readdata_pre[31]</A> & <A HREF="#ZB2L2">ZB2L2</A>)) ) );


<P> --BC2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~18 at LABCELL_X11_Y9_N15
<P><A NAME="BC2L43">BC2L43</A> = ( <A HREF="#ZC1_d_writedata[10]">ZC1_d_writedata[10]</A> & ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> ) );


<P> --VB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X11_Y6_N20
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[10]">VB1_av_readdata_pre[10]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#W1_ac">W1_ac</A>,  ,  , VCC);


<P> --ZC1L932 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~4 at LABCELL_X11_Y6_N18
<P><A NAME="ZC1L932">ZC1L932</A> = ( <A HREF="#VB3_read_latency_shift_reg[0]">VB3_read_latency_shift_reg[0]</A> & ( ((<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & <A HREF="#VB1_av_readdata_pre[10]">VB1_av_readdata_pre[10]</A>)) # (<A HREF="#VB3_av_readdata_pre[30]">VB3_av_readdata_pre[30]</A>) ) ) # ( !<A HREF="#VB3_read_latency_shift_reg[0]">VB3_read_latency_shift_reg[0]</A> & ( (<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & <A HREF="#VB1_av_readdata_pre[10]">VB1_av_readdata_pre[10]</A>) ) );


<P> --ZC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X17_Y8_N40
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte2_data[2]">ZC1_av_ld_byte2_data[2]</A> = DFFEAS(<A HREF="#ZC1L976">ZC1L976</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L933 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~5 at LABCELL_X13_Y8_N45
<P><A NAME="ZC1L933">ZC1L933</A> = ( <A HREF="#FE1_q_a[10]">FE1_q_a[10]</A> & ( <A HREF="#ZC1L935">ZC1L935</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (<A HREF="#ZB3L1">ZB3L1</A>)) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((<A HREF="#ZC1L936">ZC1L936</A>))) ) ) ) # ( !<A HREF="#FE1_q_a[10]">FE1_q_a[10]</A> & ( <A HREF="#ZC1L935">ZC1L935</A> & ( (<A HREF="#ZC1L936">ZC1L936</A> & <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) ) ) ) # ( <A HREF="#FE1_q_a[10]">FE1_q_a[10]</A> & ( !<A HREF="#ZC1L935">ZC1L935</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # (<A HREF="#ZC1L936">ZC1L936</A>) ) ) ) # ( !<A HREF="#FE1_q_a[10]">FE1_q_a[10]</A> & ( !<A HREF="#ZC1L935">ZC1L935</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # (<A HREF="#ZC1L936">ZC1L936</A>) ) ) );


<P> --VB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X15_Y8_N23
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[12]">VB1_av_readdata_pre[12]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#MB2_b_non_empty">MB2_b_non_empty</A>,  ,  , VCC);


<P> --ZC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X15_Y8_N16
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte2_data[4]">ZC1_av_ld_byte2_data[4]</A> = DFFEAS(<A HREF="#ZC1L982">ZC1L982</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L941 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~6 at MLABCELL_X15_Y8_N48
<P><A NAME="ZC1L941">ZC1L941</A> = ( <A HREF="#FE1_q_a[12]">FE1_q_a[12]</A> & ( <A HREF="#ZC1L892">ZC1L892</A> & ( (!<A HREF="#ZC1L944">ZC1L944</A>) # ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (<A HREF="#ZB3L1">ZB3L1</A>)) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((!<A HREF="#ZC1L706">ZC1L706</A>)))) ) ) ) # ( !<A HREF="#FE1_q_a[12]">FE1_q_a[12]</A> & ( <A HREF="#ZC1L892">ZC1L892</A> & ( (!<A HREF="#ZC1L944">ZC1L944</A>) # ((!<A HREF="#ZC1L706">ZC1L706</A> & <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>)) ) ) ) # ( <A HREF="#FE1_q_a[12]">FE1_q_a[12]</A> & ( !<A HREF="#ZC1L892">ZC1L892</A> & ( (!<A HREF="#ZC1L944">ZC1L944</A> & (((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # (<A HREF="#ZC1L706">ZC1L706</A>)))) # (<A HREF="#ZC1L944">ZC1L944</A> & (<A HREF="#ZB3L1">ZB3L1</A> & ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>)))) ) ) ) # ( !<A HREF="#FE1_q_a[12]">FE1_q_a[12]</A> & ( !<A HREF="#ZC1L892">ZC1L892</A> & ( (!<A HREF="#ZC1L944">ZC1L944</A> & ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # (<A HREF="#ZC1L706">ZC1L706</A>))) ) ) );


<P> --BC2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~19 at LABCELL_X7_Y4_N51
<P><A NAME="BC2L44">BC2L44</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[18]">ZC1_d_writedata[18]</A> ) );


<P> --BC2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~20 at MLABCELL_X21_Y9_N51
<P><A NAME="BC2L45">BC2L45</A> = ( <A HREF="#ZC1_d_writedata[9]">ZC1_d_writedata[9]</A> & ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> ) );


<P> --ZC1L700 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[3]~1 at LABCELL_X22_Y7_N0
<P><A NAME="ZC1L700">ZC1L700</A> = ( <A HREF="#ZC1L26">ZC1L26</A> & ( (!<A HREF="#ZC1L702">ZC1L702</A>) # ((<A HREF="#ZC1L86">ZC1L86</A>) # (<A HREF="#ZC1L704">ZC1L704</A>)) ) ) # ( !<A HREF="#ZC1L26">ZC1L26</A> & ( (!<A HREF="#ZC1L702">ZC1L702</A>) # ((!<A HREF="#ZC1L704">ZC1L704</A> & <A HREF="#ZC1L86">ZC1L86</A>)) ) );


<P> --BC2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~21 at MLABCELL_X21_Y10_N12
<P><A NAME="BC2L46">BC2L46</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[17]">ZC1_d_writedata[17]</A> ) );


<P> --ZC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X17_Y8_N8
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte2_data[3]">ZC1_av_ld_byte2_data[3]</A> = DFFEAS(<A HREF="#ZC1L979">ZC1L979</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L937 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~7 at LABCELL_X17_Y8_N45
<P><A NAME="ZC1L937">ZC1L937</A> = ( <A HREF="#FE1_q_a[11]">FE1_q_a[11]</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((<A HREF="#ZC1L939">ZC1L939</A>)) # (<A HREF="#ZB3L1">ZB3L1</A>))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((<A HREF="#ZC1L940">ZC1L940</A>)))) ) ) # ( !<A HREF="#FE1_q_a[11]">FE1_q_a[11]</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (<A HREF="#ZC1L939">ZC1L939</A>)) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((<A HREF="#ZC1L940">ZC1L940</A>))) ) );


<P> --VB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X12_Y8_N53
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[13]">VB1_av_readdata_pre[13]</A> = DFFEAS(<A HREF="#VB1L23">VB1L23</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X17_Y8_N11
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte2_data[5]">ZC1_av_ld_byte2_data[5]</A> = DFFEAS(<A HREF="#ZC1L985">ZC1L985</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L945 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~8 at LABCELL_X17_Y8_N3
<P><A NAME="ZC1L945">ZC1L945</A> = ( <A HREF="#FE1_q_a[13]">FE1_q_a[13]</A> & ( <A HREF="#ZC1L948">ZC1L948</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((<A HREF="#ZB3L1">ZB3L1</A>)))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1L706">ZC1L706</A> & (<A HREF="#ZC1L892">ZC1L892</A>))) ) ) ) # ( !<A HREF="#FE1_q_a[13]">FE1_q_a[13]</A> & ( <A HREF="#ZC1L948">ZC1L948</A> & ( (!<A HREF="#ZC1L706">ZC1L706</A> & (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & <A HREF="#ZC1L892">ZC1L892</A>)) ) ) ) # ( <A HREF="#FE1_q_a[13]">FE1_q_a[13]</A> & ( !<A HREF="#ZC1L948">ZC1L948</A> & ( ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # (<A HREF="#ZC1L892">ZC1L892</A>)) # (<A HREF="#ZC1L706">ZC1L706</A>) ) ) ) # ( !<A HREF="#FE1_q_a[13]">FE1_q_a[13]</A> & ( !<A HREF="#ZC1L948">ZC1L948</A> & ( ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # (<A HREF="#ZC1L892">ZC1L892</A>)) # (<A HREF="#ZC1L706">ZC1L706</A>) ) ) );


<P> --BC2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~22 at LABCELL_X12_Y7_N33
<P><A NAME="BC2L47">BC2L47</A> = (<A HREF="#ZC1_d_writedata[19]">ZC1_d_writedata[19]</A> & <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>);


<P> --VB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X9_Y8_N56
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[14]">VB1_av_readdata_pre[14]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#W1_woverflow">W1_woverflow</A>,  ,  , VCC);


<P> --ZC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X17_Y8_N50
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte2_data[6]">ZC1_av_ld_byte2_data[6]</A> = DFFEAS(<A HREF="#ZC1L988">ZC1L988</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L949 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~9 at LABCELL_X17_Y8_N18
<P><A NAME="ZC1L949">ZC1L949</A> = ( <A HREF="#ZC1L706">ZC1L706</A> & ( <A HREF="#ZB3L1">ZB3L1</A> & ( (!<A HREF="#ZC1L952">ZC1L952</A>) # ((<A HREF="#FE1_q_a[14]">FE1_q_a[14]</A> & !<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>)) ) ) ) # ( !<A HREF="#ZC1L706">ZC1L706</A> & ( <A HREF="#ZB3L1">ZB3L1</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((!<A HREF="#ZC1L952">ZC1L952</A>) # ((<A HREF="#FE1_q_a[14]">FE1_q_a[14]</A>)))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((<A HREF="#ZC1L892">ZC1L892</A>)))) ) ) ) # ( <A HREF="#ZC1L706">ZC1L706</A> & ( !<A HREF="#ZB3L1">ZB3L1</A> & ( !<A HREF="#ZC1L952">ZC1L952</A> ) ) ) # ( !<A HREF="#ZC1L706">ZC1L706</A> & ( !<A HREF="#ZB3L1">ZB3L1</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1L952">ZC1L952</A>)) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((<A HREF="#ZC1L892">ZC1L892</A>))) ) ) );


<P> --BC2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~23 at LABCELL_X22_Y9_N45
<P><A NAME="BC2L48">BC2L48</A> = ( <A HREF="#ZC1_d_writedata[20]">ZC1_d_writedata[20]</A> & ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> ) );


<P> --VB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X19_Y7_N31
<P> --register power-up is low

<P><A NAME="VB1_av_readdata_pre[15]">VB1_av_readdata_pre[15]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#W1_rvalid">W1_rvalid</A>,  ,  , VCC);


<P> --ZC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X17_Y8_N13
<P> --register power-up is low

<P><A NAME="ZC1_av_ld_byte2_data[7]">ZC1_av_ld_byte2_data[7]</A> = DFFEAS(<A HREF="#ZC1L992">ZC1L992</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L953 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~10 at LABCELL_X17_Y8_N0
<P><A NAME="ZC1L953">ZC1L953</A> = ( <A HREF="#FE1_q_a[15]">FE1_q_a[15]</A> & ( <A HREF="#ZC1L956">ZC1L956</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((<A HREF="#ZB3L1">ZB3L1</A>)))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1L706">ZC1L706</A> & ((<A HREF="#ZC1L892">ZC1L892</A>)))) ) ) ) # ( !<A HREF="#FE1_q_a[15]">FE1_q_a[15]</A> & ( <A HREF="#ZC1L956">ZC1L956</A> & ( (!<A HREF="#ZC1L706">ZC1L706</A> & (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & <A HREF="#ZC1L892">ZC1L892</A>)) ) ) ) # ( <A HREF="#FE1_q_a[15]">FE1_q_a[15]</A> & ( !<A HREF="#ZC1L956">ZC1L956</A> & ( ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # (<A HREF="#ZC1L892">ZC1L892</A>)) # (<A HREF="#ZC1L706">ZC1L706</A>) ) ) ) # ( !<A HREF="#FE1_q_a[15]">FE1_q_a[15]</A> & ( !<A HREF="#ZC1L956">ZC1L956</A> & ( ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # (<A HREF="#ZC1L892">ZC1L892</A>)) # (<A HREF="#ZC1L706">ZC1L706</A>) ) ) );


<P> --BC2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~24 at MLABCELL_X21_Y10_N21
<P><A NAME="BC2L49">BC2L49</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[21]">ZC1_d_writedata[21]</A> ) );


<P> --ZC1L470 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~18 at MLABCELL_X25_Y6_N0
<P><A NAME="ZC1L470">ZC1L470</A> = ( <A HREF="#ZC1_E_shift_rot_result[19]">ZC1_E_shift_rot_result[19]</A> & ( (<A HREF="#ZC1_E_shift_rot_result[17]">ZC1_E_shift_rot_result[17]</A>) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[19]">ZC1_E_shift_rot_result[19]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1_E_shift_rot_result[17]">ZC1_E_shift_rot_result[17]</A>) ) );


<P> --LC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at LABCELL_X17_Y6_N33
<P><A NAME="LC1L33">LC1L33</A> = ( <A HREF="#RB2_rp_valid">RB2_rp_valid</A> & ( !<A HREF="#NC2L15">NC2L15</A> ) );


<P> --ZC1L970 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0 at MLABCELL_X15_Y8_N12
<P><A NAME="ZC1L970">ZC1L970</A> = ( <A HREF="#FE1_q_a[16]">FE1_q_a[16]</A> & ( <A HREF="#ZC1L972">ZC1L972</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((<A HREF="#ZB3L1">ZB3L1</A>)))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1L706">ZC1L706</A> & (<A HREF="#ZC1L892">ZC1L892</A>))) ) ) ) # ( !<A HREF="#FE1_q_a[16]">FE1_q_a[16]</A> & ( <A HREF="#ZC1L972">ZC1L972</A> & ( (!<A HREF="#ZC1L706">ZC1L706</A> & (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & <A HREF="#ZC1L892">ZC1L892</A>)) ) ) ) # ( <A HREF="#FE1_q_a[16]">FE1_q_a[16]</A> & ( !<A HREF="#ZC1L972">ZC1L972</A> & ( ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # (<A HREF="#ZC1L892">ZC1L892</A>)) # (<A HREF="#ZC1L706">ZC1L706</A>) ) ) ) # ( !<A HREF="#FE1_q_a[16]">FE1_q_a[16]</A> & ( !<A HREF="#ZC1L972">ZC1L972</A> & ( ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # (<A HREF="#ZC1L892">ZC1L892</A>)) # (<A HREF="#ZC1L706">ZC1L706</A>) ) ) );


<P> --BC2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~25 at MLABCELL_X21_Y4_N9
<P><A NAME="BC2L50">BC2L50</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[6]">ZC1_d_writedata[6]</A> ) );


<P> --BC2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~26 at MLABCELL_X21_Y4_N42
<P><A NAME="BC2L51">BC2L51</A> = (<A HREF="#ZC1_d_writedata[7]">ZC1_d_writedata[7]</A> & <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A>);


<P> --UB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~1 at MLABCELL_X15_Y6_N21
<P><A NAME="UB1L21">UB1L21</A> = ( <A HREF="#U1L51Q">U1L51Q</A> & ( (<A HREF="#UB1_data_reg[1]">UB1_data_reg[1]</A>) # (<A HREF="#NC2L15">NC2L15</A>) ) ) # ( !<A HREF="#U1L51Q">U1L51Q</A> & ( <A HREF="#UB1_data_reg[1]">UB1_data_reg[1]</A> ) );


<P> --X1_readdata[1] is nios_system:u0|nios_system_LEDR:ledr|readdata[1] at LABCELL_X11_Y6_N57
<P><A NAME="X1_readdata[1]">X1_readdata[1]</A> = ( !<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A> & ( (!<A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & <A HREF="#X1_data_out[1]">X1_data_out[1]</A>) ) );


<P> --UB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~2 at MLABCELL_X15_Y6_N24
<P><A NAME="UB1L22">UB1L22</A> = ((<A HREF="#NC2L15">NC2L15</A> & <A HREF="#U1_avalon_readdata[2]">U1_avalon_readdata[2]</A>)) # (<A HREF="#UB1_data_reg[2]">UB1_data_reg[2]</A>);


<P> --X1_readdata[2] is nios_system:u0|nios_system_LEDR:ledr|readdata[2] at LABCELL_X9_Y6_N39
<P><A NAME="X1_readdata[2]">X1_readdata[2]</A> = ( !<A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & ( (<A HREF="#X1_data_out[2]">X1_data_out[2]</A> & !<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A>) ) );


<P> --UB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~3 at MLABCELL_X15_Y6_N27
<P><A NAME="UB1L23">UB1L23</A> = ( <A HREF="#U1_avalon_readdata[3]">U1_avalon_readdata[3]</A> & ( (<A HREF="#UB1_data_reg[3]">UB1_data_reg[3]</A>) # (<A HREF="#NC2L15">NC2L15</A>) ) ) # ( !<A HREF="#U1_avalon_readdata[3]">U1_avalon_readdata[3]</A> & ( <A HREF="#UB1_data_reg[3]">UB1_data_reg[3]</A> ) );


<P> --X1_readdata[3] is nios_system:u0|nios_system_LEDR:ledr|readdata[3] at LABCELL_X9_Y6_N9
<P><A NAME="X1_readdata[3]">X1_readdata[3]</A> = (<A HREF="#X1_data_out[3]">X1_data_out[3]</A> & (!<A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & !<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A>));


<P> --UB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~4 at LABCELL_X16_Y6_N9
<P><A NAME="UB1L24">UB1L24</A> = ( <A HREF="#U1_avalon_readdata[4]">U1_avalon_readdata[4]</A> & ( <A HREF="#UB1_data_reg[4]">UB1_data_reg[4]</A> ) ) # ( !<A HREF="#U1_avalon_readdata[4]">U1_avalon_readdata[4]</A> & ( <A HREF="#UB1_data_reg[4]">UB1_data_reg[4]</A> ) ) # ( <A HREF="#U1_avalon_readdata[4]">U1_avalon_readdata[4]</A> & ( !<A HREF="#UB1_data_reg[4]">UB1_data_reg[4]</A> & ( <A HREF="#NC2L15">NC2L15</A> ) ) );


<P> --X1_readdata[4] is nios_system:u0|nios_system_LEDR:ledr|readdata[4] at LABCELL_X9_Y6_N27
<P><A NAME="X1_readdata[4]">X1_readdata[4]</A> = ( !<A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & ( (<A HREF="#X1_data_out[4]">X1_data_out[4]</A> & !<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A>) ) );


<P> --UB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~5 at MLABCELL_X15_Y6_N57
<P><A NAME="UB1L25">UB1L25</A> = ((<A HREF="#NC2L15">NC2L15</A> & <A HREF="#U1_avalon_readdata[5]">U1_avalon_readdata[5]</A>)) # (<A HREF="#UB1_data_reg[5]">UB1_data_reg[5]</A>);


<P> --X1_readdata[5] is nios_system:u0|nios_system_LEDR:ledr|readdata[5] at LABCELL_X12_Y5_N30
<P><A NAME="X1_readdata[5]">X1_readdata[5]</A> = ( <A HREF="#X1_data_out[5]">X1_data_out[5]</A> & ( (!<A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & !<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A>) ) );


<P> --UB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~6 at MLABCELL_X15_Y6_N3
<P><A NAME="UB1L26">UB1L26</A> = ((<A HREF="#NC2L15">NC2L15</A> & <A HREF="#U1_avalon_readdata[6]">U1_avalon_readdata[6]</A>)) # (<A HREF="#UB1_data_reg[6]">UB1_data_reg[6]</A>);


<P> --X1_readdata[6] is nios_system:u0|nios_system_LEDR:ledr|readdata[6] at LABCELL_X9_Y6_N42
<P><A NAME="X1_readdata[6]">X1_readdata[6]</A> = (!<A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & (<A HREF="#X1_data_out[6]">X1_data_out[6]</A> & !<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A>));


<P> --UB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~7 at MLABCELL_X15_Y6_N18
<P><A NAME="UB1L27">UB1L27</A> = ( <A HREF="#U1_avalon_readdata[7]">U1_avalon_readdata[7]</A> & ( (<A HREF="#UB1_data_reg[7]">UB1_data_reg[7]</A>) # (<A HREF="#NC2L15">NC2L15</A>) ) ) # ( !<A HREF="#U1_avalon_readdata[7]">U1_avalon_readdata[7]</A> & ( <A HREF="#UB1_data_reg[7]">UB1_data_reg[7]</A> ) );


<P> --X1_readdata[7] is nios_system:u0|nios_system_LEDR:ledr|readdata[7] at LABCELL_X13_Y6_N24
<P><A NAME="X1_readdata[7]">X1_readdata[7]</A> = ( <A HREF="#X1_data_out[7]">X1_data_out[7]</A> & ( (!<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A> & !<A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A>) ) );


<P> --UB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~8 at MLABCELL_X15_Y6_N51
<P><A NAME="UB1L28">UB1L28</A> = ((<A HREF="#NC2L15">NC2L15</A> & <A HREF="#U1_avalon_readdata[8]">U1_avalon_readdata[8]</A>)) # (<A HREF="#UB1_data_reg[8]">UB1_data_reg[8]</A>);


<P> --X1_readdata[8] is nios_system:u0|nios_system_LEDR:ledr|readdata[8] at LABCELL_X13_Y6_N27
<P><A NAME="X1_readdata[8]">X1_readdata[8]</A> = ( <A HREF="#X1_data_out[8]">X1_data_out[8]</A> & ( (!<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A> & !<A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A>) ) );


<P> --HD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X9_Y5_N20
<P> --register power-up is low

<P><A NAME="HD1_oci_ienable[31]">HD1_oci_ienable[31]</A> = DFFEAS(<A HREF="#HD1L9">HD1L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#HD1L13">HD1L13</A>,  ,  ,  ,  );


<P> --HD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0 at LABCELL_X9_Y5_N24
<P><A NAME="HD1L10">HD1L10</A> = ( <A HREF="#HD1L2">HD1L2</A> & ( (<A HREF="#HD1_oci_ienable[31]">HD1_oci_ienable[31]</A> & <A HREF="#CD1_address[0]">CD1_address[0]</A>) ) );


<P> --GE2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X10_Y4_N49
<P> --register power-up is low

<P><A NAME="GE2_altera_reset_synchronizer_int_chain_out">GE2_altera_reset_synchronizer_int_chain_out</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#GE2_altera_reset_synchronizer_int_chain[0]">GE2_altera_reset_synchronizer_int_chain[0]</A>,  ,  , VCC);


<P> --BB1L13 is nios_system:u0|altera_reset_controller:rst_controller|always2~0 at LABCELL_X10_Y4_N51
<P><A NAME="BB1L13">BB1L13</A> = ( <A HREF="#GE2_altera_reset_synchronizer_int_chain_out">GE2_altera_reset_synchronizer_int_chain_out</A> ) # ( !<A HREF="#GE2_altera_reset_synchronizer_int_chain_out">GE2_altera_reset_synchronizer_int_chain_out</A> & ( !<A HREF="#BB1_r_sync_rst_chain[2]">BB1_r_sync_rst_chain[2]</A> ) );


<P> --ZC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16 at LABCELL_X22_Y4_N18
<P><A NAME="ZC1L625">ZC1L625</A> = ( !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( !<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>))) ) ) );


<P> --ZC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at LABCELL_X22_Y4_N39
<P><A NAME="ZC1_D_op_wrctl">ZC1_D_op_wrctl</A> = ( <A HREF="#ZC1L625">ZC1L625</A> & ( <A HREF="#ZC1L594">ZC1L594</A> ) );


<P> --HD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at MLABCELL_X6_Y4_N48
<P><A NAME="HD1L13">HD1L13</A> = ( !<A HREF="#CD1_address[3]">CD1_address[3]</A> & ( <A HREF="#CD1_address[0]">CD1_address[0]</A> & ( (!<A HREF="#CD1_address[2]">CD1_address[2]</A> & (<A HREF="#TD1L192">TD1L192</A> & (!<A HREF="#CD1_address[1]">CD1_address[1]</A> & <A HREF="#HD1L1">HD1L1</A>))) ) ) );


<P> --MB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X10_Y8_N25
<P> --register power-up is low

<P><A NAME="MB1_b_full">MB1_b_full</A> = DFFEAS(<A HREF="#MB1L4">MB1L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X9_Y8_N40
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita3">QB1_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X9_Y8_N31
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita0">QB1_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X9_Y8_N37
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita2">QB1_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X9_Y8_N34
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita1">QB1_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --W1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at LABCELL_X10_Y8_N15
<P><A NAME="W1L57">W1L57</A> = ( <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> & ( <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> ) ) # ( !<A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> & ( (<A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> & ((<A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A>) # (<A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A>))) ) );


<P> --QB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X9_Y8_N46
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita5">QB1_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X9_Y8_N43
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita4">QB1_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --W1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at LABCELL_X12_Y8_N12
<P><A NAME="W1L58">W1L58</A> = ( !<A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> & ( !<A HREF="#QB1L31Q">QB1L31Q</A> & ( (!<A HREF="#MB1_b_full">MB1_b_full</A> & !<A HREF="#W1L57">W1L57</A>) ) ) );


<P> --W1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0 at LABCELL_X9_Y8_N27
<P><A NAME="W1L77">W1L77</A> = ( <A HREF="#EC1L6">EC1L6</A> & ( (<A HREF="#VB1L35">VB1L35</A> & (<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A> & (!<A HREF="#W1_av_waitrequest">W1_av_waitrequest</A> & <A HREF="#X1L1">X1L1</A>))) ) );


<P> --MB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X10_Y8_N7
<P> --register power-up is low

<P><A NAME="MB2_b_non_empty">MB2_b_non_empty</A> = DFFEAS(<A HREF="#MB2L8">MB2L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DB1L58Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X9_Y4_N50
<P> --register power-up is low

<P><A NAME="DB1L58Q">DB1L58Q</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L57">DB1L57</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --W1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at LABCELL_X12_Y8_N57
<P><A NAME="W1L81">W1L81</A> = ( <A HREF="#W1_read_0">W1_read_0</A> & ( (<A HREF="#DB1L58Q">DB1L58Q</A> & <A HREF="#MB2_b_non_empty">MB2_b_non_empty</A>) ) ) # ( !<A HREF="#W1_read_0">W1_read_0</A> & ( ((<A HREF="#DB1L58Q">DB1L58Q</A> & <A HREF="#MB2_b_non_empty">MB2_b_non_empty</A>)) # (<A HREF="#W1_pause_irq">W1_pause_irq</A>) ) );


<P> --QB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X11_Y8_N1
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita0">QB2_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --W1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at LABCELL_X11_Y8_N54
<P><A NAME="W1L59">W1L59</A> = ( <A HREF="#W1L26">W1L26</A> & ( <A HREF="#W1L18">W1L18</A> ) ) # ( !<A HREF="#W1L26">W1L26</A> & ( (<A HREF="#W1L18">W1L18</A> & ((<A HREF="#QB2L27Q">QB2L27Q</A>) # (<A HREF="#W1L22">W1L22</A>))) ) );


<P> --W1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at LABCELL_X11_Y8_N18
<P><A NAME="W1L60">W1L60</A> = ( !<A HREF="#W1L6">W1L6</A> & ( (!<A HREF="#W1L14">W1L14</A> & (!<A HREF="#W1L2">W1L2</A> & (!<A HREF="#W1L59">W1L59</A> & !<A HREF="#W1L10">W1L10</A>))) ) );


<P> --VD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X3_Y4_N58
<P> --register power-up is low

<P><A NAME="VD1_jdo[19]">VD1_jdo[19]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[19]">WD1_sr[19]</A>,  ,  , VCC);


<P> --VD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X2_Y4_N17
<P> --register power-up is low

<P><A NAME="VD1_jdo[18]">VD1_jdo[18]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[18]">WD1_sr[18]</A>,  ,  , VCC);


<P> --LD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at LABCELL_X9_Y5_N12
<P><A NAME="LD1L2">LD1L2</A> = ( <A HREF="#LD1_break_on_reset">LD1_break_on_reset</A> & ( <A HREF="#VD1_jdo[19]">VD1_jdo[19]</A> ) ) # ( !<A HREF="#LD1_break_on_reset">LD1_break_on_reset</A> & ( <A HREF="#VD1_jdo[19]">VD1_jdo[19]</A> ) ) # ( <A HREF="#LD1_break_on_reset">LD1_break_on_reset</A> & ( !<A HREF="#VD1_jdo[19]">VD1_jdo[19]</A> & ( !<A HREF="#VD1_jdo[18]">VD1_jdo[18]</A> ) ) );


<P> --YD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X10_Y6_N47
<P> --register power-up is low

<P><A NAME="YD1_din_s1">YD1_din_s1</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , VCC);


<P> --CD1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X6_Y4_N43
<P> --register power-up is low

<P><A NAME="CD1_writedata[3]">CD1_writedata[3]</A> = DFFEAS(<A HREF="#BC1L24">BC1L24</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --HD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at MLABCELL_X6_Y4_N39
<P><A NAME="HD1L12">HD1L12</A> = ( <A HREF="#HD1_oci_single_step_mode">HD1_oci_single_step_mode</A> & ( (!<A HREF="#HD1L14">HD1L14</A>) # (<A HREF="#CD1_writedata[3]">CD1_writedata[3]</A>) ) ) # ( !<A HREF="#HD1_oci_single_step_mode">HD1_oci_single_step_mode</A> & ( (<A HREF="#CD1_writedata[3]">CD1_writedata[3]</A> & <A HREF="#HD1L14">HD1L14</A>) ) );


<P> --LD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X3_Y4_N10
<P> --register power-up is low

<P><A NAME="LD1_monitor_error">LD1_monitor_error</A> = DFFEAS(<A HREF="#LD1L6">LD1L6</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 at MLABCELL_X6_Y6_N45
<P><A NAME="CD1L80">CD1L80</A> = ( <A HREF="#CD1_address[0]">CD1_address[0]</A> & ( <A HREF="#EE1_q_a[0]">EE1_q_a[0]</A> & ( (!<A HREF="#CD1_address[8]">CD1_address[8]</A>) # ((<A HREF="#HD1L2">HD1L2</A> & !<A HREF="#HD1_oci_ienable[0]">HD1_oci_ienable[0]</A>)) ) ) ) # ( !<A HREF="#CD1_address[0]">CD1_address[0]</A> & ( <A HREF="#EE1_q_a[0]">EE1_q_a[0]</A> & ( (!<A HREF="#CD1_address[8]">CD1_address[8]</A>) # ((<A HREF="#HD1L2">HD1L2</A> & <A HREF="#LD1_monitor_error">LD1_monitor_error</A>)) ) ) ) # ( <A HREF="#CD1_address[0]">CD1_address[0]</A> & ( !<A HREF="#EE1_q_a[0]">EE1_q_a[0]</A> & ( (<A HREF="#HD1L2">HD1L2</A> & (!<A HREF="#HD1_oci_ienable[0]">HD1_oci_ienable[0]</A> & <A HREF="#CD1_address[8]">CD1_address[8]</A>)) ) ) ) # ( !<A HREF="#CD1_address[0]">CD1_address[0]</A> & ( !<A HREF="#EE1_q_a[0]">EE1_q_a[0]</A> & ( (<A HREF="#HD1L2">HD1L2</A> & (<A HREF="#LD1_monitor_error">LD1_monitor_error</A> & <A HREF="#CD1_address[8]">CD1_address[8]</A>)) ) ) );


<P> --HD1_oci_ienable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] at FF_X8_Y4_N22
<P> --register power-up is low

<P><A NAME="HD1_oci_ienable[1]">HD1_oci_ienable[1]</A> = DFFEAS(<A HREF="#HD1L7">HD1L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#HD1L13">HD1L13</A>,  ,  ,  ,  );


<P> --CD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 at MLABCELL_X6_Y4_N18
<P><A NAME="CD1L81">CD1L81</A> = ( <A HREF="#CD1_address[8]">CD1_address[8]</A> & ( <A HREF="#EE1_q_a[1]">EE1_q_a[1]</A> & ( (<A HREF="#HD1L2">HD1L2</A> & ((!<A HREF="#CD1_address[0]">CD1_address[0]</A> & ((<A HREF="#LD1_monitor_ready">LD1_monitor_ready</A>))) # (<A HREF="#CD1_address[0]">CD1_address[0]</A> & (!<A HREF="#HD1_oci_ienable[1]">HD1_oci_ienable[1]</A>)))) ) ) ) # ( !<A HREF="#CD1_address[8]">CD1_address[8]</A> & ( <A HREF="#EE1_q_a[1]">EE1_q_a[1]</A> ) ) # ( <A HREF="#CD1_address[8]">CD1_address[8]</A> & ( !<A HREF="#EE1_q_a[1]">EE1_q_a[1]</A> & ( (<A HREF="#HD1L2">HD1L2</A> & ((!<A HREF="#CD1_address[0]">CD1_address[0]</A> & ((<A HREF="#LD1_monitor_ready">LD1_monitor_ready</A>))) # (<A HREF="#CD1_address[0]">CD1_address[0]</A> & (!<A HREF="#HD1_oci_ienable[1]">HD1_oci_ienable[1]</A>)))) ) ) );


<P> --LD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X9_Y5_N44
<P> --register power-up is low

<P><A NAME="LD1_monitor_go">LD1_monitor_go</A> = DFFEAS(<A HREF="#LD1L8">LD1L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --CD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at LABCELL_X9_Y5_N51
<P><A NAME="CD1L82">CD1L82</A> = ( <A HREF="#LD1_monitor_go">LD1_monitor_go</A> & ( (<A HREF="#HD1L2">HD1L2</A> & ((!<A HREF="#CD1_address[0]">CD1_address[0]</A>) # (<A HREF="#HD1_oci_ienable[31]">HD1_oci_ienable[31]</A>))) ) ) # ( !<A HREF="#LD1_monitor_go">LD1_monitor_go</A> & ( (<A HREF="#HD1_oci_ienable[31]">HD1_oci_ienable[31]</A> & (<A HREF="#CD1_address[0]">CD1_address[0]</A> & <A HREF="#HD1L2">HD1L2</A>)) ) );


<P> --CD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3 at LABCELL_X9_Y5_N48
<P><A NAME="CD1L83">CD1L83</A> = ( <A HREF="#HD1L2">HD1L2</A> & ( (!<A HREF="#CD1_address[0]">CD1_address[0]</A> & ((<A HREF="#HD1_oci_single_step_mode">HD1_oci_single_step_mode</A>))) # (<A HREF="#CD1_address[0]">CD1_address[0]</A> & (<A HREF="#HD1_oci_ienable[31]">HD1_oci_ienable[31]</A>)) ) );


<P> --UB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~9 at MLABCELL_X15_Y6_N6
<P><A NAME="UB1L29">UB1L29</A> = ((<A HREF="#NC2L15">NC2L15</A> & <A HREF="#U1_avalon_readdata[9]">U1_avalon_readdata[9]</A>)) # (<A HREF="#UB1_data_reg[9]">UB1_data_reg[9]</A>);


<P> --X1_readdata[9] is nios_system:u0|nios_system_LEDR:ledr|readdata[9] at LABCELL_X11_Y6_N36
<P><A NAME="X1_readdata[9]">X1_readdata[9]</A> = ( !<A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & ( (!<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A> & <A HREF="#X1_data_out[9]">X1_data_out[9]</A>) ) );


<P> --LC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1 at LABCELL_X11_Y6_N27
<P><A NAME="LC1L34">LC1L34</A> = ( <A HREF="#VB3_read_latency_shift_reg[0]">VB3_read_latency_shift_reg[0]</A> & ( <A HREF="#VB3_av_readdata_pre[30]">VB3_av_readdata_pre[30]</A> ) );


<P> --ZC1L973 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~1 at LABCELL_X17_Y8_N36
<P><A NAME="ZC1L973">ZC1L973</A> = ( <A HREF="#FE1_q_a[17]">FE1_q_a[17]</A> & ( <A HREF="#ZC1L975">ZC1L975</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (<A HREF="#ZB3L1">ZB3L1</A>)) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((!<A HREF="#ZC1L706">ZC1L706</A> & <A HREF="#ZC1L892">ZC1L892</A>)))) ) ) ) # ( !<A HREF="#FE1_q_a[17]">FE1_q_a[17]</A> & ( <A HREF="#ZC1L975">ZC1L975</A> & ( (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1L706">ZC1L706</A> & <A HREF="#ZC1L892">ZC1L892</A>)) ) ) ) # ( <A HREF="#FE1_q_a[17]">FE1_q_a[17]</A> & ( !<A HREF="#ZC1L975">ZC1L975</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # ((<A HREF="#ZC1L892">ZC1L892</A>) # (<A HREF="#ZC1L706">ZC1L706</A>)) ) ) ) # ( !<A HREF="#FE1_q_a[17]">FE1_q_a[17]</A> & ( !<A HREF="#ZC1L975">ZC1L975</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # ((<A HREF="#ZC1L892">ZC1L892</A>) # (<A HREF="#ZC1L706">ZC1L706</A>)) ) ) );


<P> --W1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X9_Y8_N5
<P> --register power-up is low

<P><A NAME="W1_fifo_wr">W1_fifo_wr</A> = DFFEAS(<A HREF="#W1L75">W1L75</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --MB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X9_Y8_N1
<P> --register power-up is low

<P><A NAME="MB1_b_non_empty">MB1_b_non_empty</A> = DFFEAS(<A HREF="#MB1L8">MB1L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --W1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0 at LABCELL_X9_Y4_N33
<P><A NAME="W1L83">W1L83</A> = ( <A HREF="#MB1_b_non_empty">MB1_b_non_empty</A> & ( (!<A HREF="#DB1_rvalid0">DB1_rvalid0</A> & ((!<A HREF="#W1_r_val">W1_r_val</A>) # (!<A HREF="#DB1_r_ena1">DB1_r_ena1</A>))) ) );


<P> --PB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X6_Y3_N32
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita0">PB2_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1_fifo_wr">W1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X6_Y3_N34
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita1">PB2_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1_fifo_wr">W1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X6_Y3_N37
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita2">PB2_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1_fifo_wr">W1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X6_Y3_N40
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita3">PB2_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1_fifo_wr">W1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X6_Y3_N43
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita4">PB2_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1_fifo_wr">W1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X6_Y3_N46
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita5">PB2_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1_fifo_wr">W1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X6_Y3_N1
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita0">PB1_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L83">W1L83</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X6_Y3_N4
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita1">PB1_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L83">W1L83</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X6_Y3_N7
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita2">PB1_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L83">W1L83</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X6_Y3_N10
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita3">PB1_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L83">W1L83</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X6_Y3_N13
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita4">PB1_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L83">W1L83</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X6_Y3_N16
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita5">PB1_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L83">W1L83</A>,  ,  ,  ,  );


<P> --QB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X11_Y8_N5
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita1">QB2_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --W1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at LABCELL_X4_Y4_N36
<P><A NAME="W1L71">W1L71</A> = ( !<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A> & ( (<A HREF="#ZC1_d_read">ZC1_d_read</A> & !<A HREF="#DC1_read_accepted">DC1_read_accepted</A>) ) );


<P> --W1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at LABCELL_X9_Y8_N6
<P><A NAME="W1L72">W1L72</A> = ( !<A HREF="#W1_av_waitrequest">W1_av_waitrequest</A> & ( (<A HREF="#EC1L6">EC1L6</A> & (<A HREF="#MB2_b_non_empty">MB2_b_non_empty</A> & (<A HREF="#VB1L35">VB1L35</A> & <A HREF="#W1L71">W1L71</A>))) ) );


<P> --DB1L56Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X9_Y4_N38
<P> --register power-up is low

<P><A NAME="DB1L56Q">DB1L56Q</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L55">DB1L55</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>);


<P> --QB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X11_Y8_N14
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita4">QB2_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --QB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X11_Y8_N10
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita3">QB2_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --QB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X11_Y8_N8
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita2">QB2_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --QB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X11_Y8_N16
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita5">QB2_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --MB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X10_Y8_N0
<P><A NAME="MB2L5">MB2L5</A> = ( <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> & ( (<A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> & (<A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> & (<A HREF="#QB2L33Q">QB2L33Q</A> & <A HREF="#MB2_b_non_empty">MB2_b_non_empty</A>))) ) );


<P> --MB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X10_Y8_N54
<P><A NAME="MB2L6">MB2L6</A> = ( <A HREF="#MB2_b_full">MB2_b_full</A> & ( <A HREF="#DB1L56Q">DB1L56Q</A> & ( !<A HREF="#W1L72">W1L72</A> ) ) ) # ( !<A HREF="#MB2_b_full">MB2_b_full</A> & ( <A HREF="#DB1L56Q">DB1L56Q</A> & ( (<A HREF="#MB2L5">MB2L5</A> & (<A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> & (<A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> & !<A HREF="#W1L72">W1L72</A>))) ) ) ) # ( <A HREF="#MB2_b_full">MB2_b_full</A> & ( !<A HREF="#DB1L56Q">DB1L56Q</A> & ( !<A HREF="#W1L72">W1L72</A> ) ) );


<P> --DB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X4_Y3_N19
<P> --register power-up is low

<P><A NAME="DB1_td_shift[4]">DB1_td_shift[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L81">DB1L81</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#DB1L63">DB1L63</A>);


<P> --DB1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at LABCELL_X4_Y3_N33
<P><A NAME="DB1L80">DB1L80</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#DB1_rdata[1]">DB1_rdata[1]</A>, !<A HREF="#DB1L77">DB1L77</A>, !<A HREF="#DB1_td_shift[4]">DB1_td_shift[4]</A>);


<P> --DB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X4_Y4_N46
<P> --register power-up is low

<P><A NAME="DB1_read">DB1_read</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L41">DB1L41</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, GND, <A HREF="#DB1L109">DB1L109</A>);


<P> --BC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0 at LABCELL_X7_Y4_N18
<P><A NAME="BC1L22">BC1L22</A> = ( <A HREF="#ZC1_d_writedata[0]">ZC1_d_writedata[0]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --BC1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38] at LABCELL_X13_Y7_N54
<P><A NAME="BC1_src_data[38]">BC1_src_data[38]</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( ((<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & <A HREF="#ZC1_F_pc[0]">ZC1_F_pc[0]</A>)) # (<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A>) ) ) # ( !<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( (<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & <A HREF="#ZC1_F_pc[0]">ZC1_F_pc[0]</A>) ) );


<P> --BC1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41] at LABCELL_X12_Y6_N45
<P><A NAME="BC1_src_data[41]">BC1_src_data[41]</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( ((<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & <A HREF="#ZC1_F_pc[3]">ZC1_F_pc[3]</A>)) # (<A HREF="#ZC1_W_alu_result[5]">ZC1_W_alu_result[5]</A>) ) ) # ( !<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( (<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & <A HREF="#ZC1_F_pc[3]">ZC1_F_pc[3]</A>) ) );


<P> --BC1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40] at LABCELL_X12_Y6_N21
<P><A NAME="BC1_src_data[40]">BC1_src_data[40]</A> = ( <A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & ( <A HREF="#ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A> & ( (<A HREF="#ZC1_F_pc[2]">ZC1_F_pc[2]</A>) # (<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A>) ) ) ) # ( !<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & ( <A HREF="#ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) ) ) # ( <A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & ( !<A HREF="#ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A> & ( <A HREF="#ZC1_F_pc[2]">ZC1_F_pc[2]</A> ) ) );


<P> --BC1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39] at LABCELL_X12_Y5_N36
<P><A NAME="BC1_src_data[39]">BC1_src_data[39]</A> = ( <A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & ( ((<A HREF="#ZC1_F_pc[1]">ZC1_F_pc[1]</A> & <A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A>)) # (<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A>) ) ) # ( !<A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & ( (<A HREF="#ZC1_F_pc[1]">ZC1_F_pc[1]</A> & <A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A>) ) );


<P> --BC1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45] at LABCELL_X12_Y5_N6
<P><A NAME="BC1_src_data[45]">BC1_src_data[45]</A> = ( <A HREF="#ZC1_W_alu_result[9]">ZC1_W_alu_result[9]</A> & ( ((<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & <A HREF="#ZC1_F_pc[7]">ZC1_F_pc[7]</A>)) # (<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A>) ) ) # ( !<A HREF="#ZC1_W_alu_result[9]">ZC1_W_alu_result[9]</A> & ( (<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & <A HREF="#ZC1_F_pc[7]">ZC1_F_pc[7]</A>) ) );


<P> --BC1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44] at LABCELL_X12_Y5_N0
<P><A NAME="BC1_src_data[44]">BC1_src_data[44]</A> = ( <A HREF="#ZC1_F_pc[6]">ZC1_F_pc[6]</A> & ( ((<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & <A HREF="#ZC1L803Q">ZC1L803Q</A>)) # (<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A>) ) ) # ( !<A HREF="#ZC1_F_pc[6]">ZC1_F_pc[6]</A> & ( (<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & <A HREF="#ZC1L803Q">ZC1L803Q</A>) ) );


<P> --BC1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43] at LABCELL_X12_Y5_N42
<P><A NAME="BC1_src_data[43]">BC1_src_data[43]</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( ((<A HREF="#ZC1_F_pc[5]">ZC1_F_pc[5]</A> & <A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A>)) # (<A HREF="#ZC1_W_alu_result[7]">ZC1_W_alu_result[7]</A>) ) ) # ( !<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( (<A HREF="#ZC1_F_pc[5]">ZC1_F_pc[5]</A> & <A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A>) ) );


<P> --BC1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42] at LABCELL_X12_Y5_N9
<P><A NAME="BC1_src_data[42]">BC1_src_data[42]</A> = ( <A HREF="#ZC1_W_alu_result[6]">ZC1_W_alu_result[6]</A> & ( ((<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & <A HREF="#ZC1_F_pc[4]">ZC1_F_pc[4]</A>)) # (<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A>) ) ) # ( !<A HREF="#ZC1_W_alu_result[6]">ZC1_W_alu_result[6]</A> & ( (<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & <A HREF="#ZC1_F_pc[4]">ZC1_F_pc[4]</A>) ) );


<P> --BC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1 at LABCELL_X9_Y5_N57
<P><A NAME="BC1L23">BC1L23</A> = ( <A HREF="#ZC1_hbreak_enabled">ZC1_hbreak_enabled</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --WD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at LABCELL_X1_Y5_N57
<P><A NAME="WD1L61">WD1L61</A> = ( <A HREF="#WD1_sr[5]">WD1_sr[5]</A> & ( ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#TD1_MonDReg[3]">TD1_MonDReg[3]</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[3]">JD1_break_readreg[3]</A>)))) # (<A HREF="#UD1L3">UD1L3</A>) ) ) # ( !<A HREF="#WD1_sr[5]">WD1_sr[5]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#TD1_MonDReg[3]">TD1_MonDReg[3]</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[3]">JD1_break_readreg[3]</A>))))) ) );


<P> --VD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X1_Y5_N20
<P> --register power-up is low

<P><A NAME="VD1_jdo[2]">VD1_jdo[2]</A> = DFFEAS(<A HREF="#VD1L9">VD1L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X1_Y5_N14
<P> --register power-up is low

<P><A NAME="VD1_jdo[5]">VD1_jdo[5]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[5]">WD1_sr[5]</A>,  ,  , VCC);


<P> --CD1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X9_Y4_N1
<P> --register power-up is low

<P><A NAME="CD1_writedata[1]">CD1_writedata[1]</A> = DFFEAS(<A HREF="#BC1L25">BC1L25</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 at LABCELL_X4_Y5_N6
<P><A NAME="TD1L161">TD1L161</A> = ( <A HREF="#TD1_MonDReg[1]">TD1_MonDReg[1]</A> & ( (<A HREF="#CD1_writedata[1]">CD1_writedata[1]</A>) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#TD1_MonDReg[1]">TD1_MonDReg[1]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & <A HREF="#CD1_writedata[1]">CD1_writedata[1]</A>) ) );


<P> --VD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X4_Y4_N22
<P> --register power-up is low

<P><A NAME="VD1_sync2_udr">VD1_sync2_udr</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#YD4_dreg[0]">YD4_dreg[0]</A>,  ,  , VCC);


<P> --YD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X3_Y5_N56
<P> --register power-up is low

<P><A NAME="YD4_dreg[0]">YD4_dreg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#YD4_din_s1">YD4_din_s1</A>,  ,  , VCC);


<P> --VD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at LABCELL_X7_Y4_N57
<P><A NAME="VD1L69">VD1L69</A> = ( !<A HREF="#VD1_sync2_udr">VD1_sync2_udr</A> & ( <A HREF="#YD4_dreg[0]">YD4_dreg[0]</A> ) );


<P> --WD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 at LABCELL_X2_Y4_N24
<P><A NAME="WD1L62">WD1L62</A> = ( <A HREF="#WD1_sr[37]">WD1_sr[37]</A> & ( (!<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A> & (<A HREF="#S1_state[4]">S1_state[4]</A> & <A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A>)) ) );


<P> --WD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 at LABCELL_X1_Y3_N18
<P><A NAME="WD1L54">WD1L54</A> = ( !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A> & ( <A HREF="#S1_state[4]">S1_state[4]</A> & ( <A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> ) ) ) # ( !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A> & ( !<A HREF="#S1_state[4]">S1_state[4]</A> & ( (<A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & (<A HREF="#S1_state[3]">S1_state[3]</A> & (!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> $ (!<A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A>)))) ) ) );


<P> --WD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 at LABCELL_X2_Y4_N27
<P><A NAME="WD1L63">WD1L63</A> = ( <A HREF="#A1L6">A1L6</A> & ( (!<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A> & (<A HREF="#S1_state[4]">S1_state[4]</A> & <A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A>)) ) );


<P> --VD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X7_Y5_N20
<P> --register power-up is low

<P><A NAME="VD1_sync2_uir">VD1_sync2_uir</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#YD5_dreg[0]">YD5_dreg[0]</A>,  ,  , VCC);


<P> --YD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X3_Y5_N41
<P> --register power-up is low

<P><A NAME="YD5_dreg[0]">YD5_dreg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#YD5_din_s1">YD5_din_s1</A>,  ,  , VCC);


<P> --VD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at MLABCELL_X3_Y5_N36
<P><A NAME="VD1L59">VD1L59</A> = ( !<A HREF="#VD1_sync2_uir">VD1_sync2_uir</A> & ( <A HREF="#YD5_dreg[0]">YD5_dreg[0]</A> ) );


<P> --UD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at LABCELL_X1_Y4_N15
<P><A NAME="UD1_virtual_state_cdr">UD1_virtual_state_cdr</A> = ( <A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & ( (<A HREF="#S1_state[3]">S1_state[3]</A> & !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>) ) );


<P> --WD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X1_Y4_N40
<P> --register power-up is low

<P><A NAME="WD1_DRsize.100">WD1_DRsize.100</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#UD1_virtual_state_uir">UD1_virtual_state_uir</A>, <A HREF="#WD1L5">WD1L5</A>,  ,  , VCC);


<P> --WD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 at LABCELL_X1_Y4_N3
<P><A NAME="WD1L64">WD1L64</A> = ( <A HREF="#WD1L99">WD1L99</A> & ( (!<A HREF="#UD1L3">UD1L3</A>) # ((!<A HREF="#WD1_DRsize.100">WD1_DRsize.100</A> & ((<A HREF="#WD1_sr[36]">WD1_sr[36]</A>))) # (<A HREF="#WD1_DRsize.100">WD1_DRsize.100</A> & (<A HREF="#A1L6">A1L6</A>))) ) ) # ( !<A HREF="#WD1L99">WD1L99</A> & ( (<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#WD1_DRsize.100">WD1_DRsize.100</A> & ((<A HREF="#WD1_sr[36]">WD1_sr[36]</A>))) # (<A HREF="#WD1_DRsize.100">WD1_DRsize.100</A> & (<A HREF="#A1L6">A1L6</A>)))) ) );


<P> --VD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at MLABCELL_X6_Y5_N39
<P><A NAME="VD1L64">VD1L64</A> = ( !<A HREF="#VD1_ir[1]">VD1_ir[1]</A> & ( (!<A HREF="#VD1_jdo[35]">VD1_jdo[35]</A> & (<A HREF="#VD1_enable_action_strobe">VD1_enable_action_strobe</A> & !<A HREF="#VD1_ir[0]">VD1_ir[0]</A>)) ) );


<P> --TD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at MLABCELL_X6_Y5_N36
<P><A NAME="TD1L141">TD1L141</A> = ( <A HREF="#VD1L64">VD1L64</A> & ( (!<A HREF="#VD1_jdo[34]">VD1_jdo[34]</A> & ((<A HREF="#TD1L2">TD1L2</A>))) # (<A HREF="#VD1_jdo[34]">VD1_jdo[34]</A> & (!<A HREF="#VD1_jdo[17]">VD1_jdo[17]</A>)) ) );


<P> --TD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at LABCELL_X7_Y5_N21
<P><A NAME="TD1L143">TD1L143</A> = (<A HREF="#VD1L63">VD1L63</A> & ((!<A HREF="#VD1_jdo[35]">VD1_jdo[35]</A> & ((<A HREF="#TD1_jtag_ram_wr">TD1_jtag_ram_wr</A>))) # (<A HREF="#VD1_jdo[35]">VD1_jdo[35]</A> & (<A HREF="#TD1L2">TD1L2</A>))));


<P> --VD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X3_Y4_N38
<P> --register power-up is low

<P><A NAME="VD1_jdo[29]">VD1_jdo[29]</A> = DFFEAS(<A HREF="#VD1L47">VD1L47</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X2_Y4_N8
<P> --register power-up is low

<P><A NAME="VD1_jdo[30]">VD1_jdo[30]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[30]">WD1_sr[30]</A>,  ,  , VCC);


<P> --VD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X2_Y4_N11
<P> --register power-up is low

<P><A NAME="VD1_jdo[31]">VD1_jdo[31]</A> = DFFEAS(<A HREF="#VD1L50">VD1L50</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X7_Y5_N25
<P> --register power-up is low

<P><A NAME="VD1_jdo[32]">VD1_jdo[32]</A> = DFFEAS(<A HREF="#VD1L52">VD1L52</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X7_Y5_N26
<P> --register power-up is low

<P><A NAME="VD1_jdo[33]">VD1_jdo[33]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[33]">WD1_sr[33]</A>,  ,  , VCC);


<P> --BC1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32] at MLABCELL_X8_Y4_N48
<P><A NAME="BC1_src_data[32]">BC1_src_data[32]</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( (<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A>) # (<A HREF="#ZC1_d_byteenable[0]">ZC1_d_byteenable[0]</A>) ) ) # ( !<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( <A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> ) );


<P> --E1_ram_wren is RAM_controller:u1|ram_wren at LABCELL_X17_Y4_N9
<P><A NAME="E1_ram_wren">E1_ram_wren</A> = ( !<A HREF="#U1_rw">U1_rw</A> & ( <A HREF="#U1_bus_enable">U1_bus_enable</A> ) );


<P> --W1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at LABCELL_X4_Y4_N3
<P><A NAME="W1_wr_rfifo">W1_wr_rfifo</A> = ( <A HREF="#DB1L56Q">DB1L56Q</A> & ( !<A HREF="#MB2_b_full">MB2_b_full</A> ) );


<P> --DB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X4_Y4_N1
<P> --register power-up is low

<P><A NAME="DB1_wdata[0]">DB1_wdata[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#A1L6">A1L6</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, GND, <A HREF="#DB1L109">DB1L109</A>);


<P> --PB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X4_Y6_N31
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita0">PB4_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X4_Y6_N34
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita1">PB4_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X4_Y6_N37
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita2">PB4_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X4_Y6_N40
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita3">PB4_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X4_Y6_N43
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita4">PB4_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X4_Y6_N46
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita5">PB4_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X4_Y6_N1
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita0">PB3_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L72">W1L72</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X4_Y6_N4
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita1">PB3_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L72">W1L72</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X4_Y6_N7
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita2">PB3_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L72">W1L72</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X4_Y6_N10
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita3">PB3_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L72">W1L72</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X4_Y6_N13
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita4">PB3_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L72">W1L72</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X4_Y6_N16
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita5">PB3_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#W1L72">W1L72</A>,  ,  ,  ,  );


<P> --W1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2 at LABCELL_X11_Y8_N57
<P><A NAME="W1L73">W1L73</A> = ( !<A HREF="#W1_av_waitrequest">W1_av_waitrequest</A> & ( (<A HREF="#EC1L6">EC1L6</A> & (<A HREF="#W1L71">W1L71</A> & <A HREF="#VB1L35">VB1L35</A>)) ) );


<P> --ZC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X18_Y5_N1
<P> --register power-up is low

<P><A NAME="ZC1_E_invert_arith_src_msb">ZC1_E_invert_arith_src_msb</A> = DFFEAS(<A HREF="#ZC1L355">ZC1L355</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L877 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~16 at LABCELL_X22_Y6_N3
<P><A NAME="ZC1L877">ZC1L877</A> = ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( <A HREF="#ZC1_av_ld_byte3_data[2]">ZC1_av_ld_byte3_data[2]</A> ) ) # ( !<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & <A HREF="#ZC1_W_alu_result[26]">ZC1_W_alu_result[26]</A>)) ) );


<P> --ZC1L876 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~17 at LABCELL_X23_Y7_N30
<P><A NAME="ZC1L876">ZC1L876</A> = ( <A HREF="#ZC1_W_alu_result[25]">ZC1_W_alu_result[25]</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & ((!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A>)))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (((<A HREF="#ZC1_av_ld_byte3_data[1]">ZC1_av_ld_byte3_data[1]</A>)))) ) ) # ( !<A HREF="#ZC1_W_alu_result[25]">ZC1_W_alu_result[25]</A> & ( (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & <A HREF="#ZC1_av_ld_byte3_data[1]">ZC1_av_ld_byte3_data[1]</A>) ) );


<P> --ZC1L875 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~18 at LABCELL_X22_Y6_N33
<P><A NAME="ZC1L875">ZC1L875</A> = ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( <A HREF="#ZC1_av_ld_byte3_data[0]">ZC1_av_ld_byte3_data[0]</A> ) ) # ( !<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & <A HREF="#ZC1_W_alu_result[24]">ZC1_W_alu_result[24]</A>)) ) );


<P> --ZC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~19 at LABCELL_X22_Y6_N42
<P><A NAME="ZC1L874">ZC1L874</A> = ( <A HREF="#ZC1_W_alu_result[23]">ZC1_W_alu_result[23]</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A>))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (((<A HREF="#ZC1_av_ld_byte2_data[7]">ZC1_av_ld_byte2_data[7]</A>)))) ) ) # ( !<A HREF="#ZC1_W_alu_result[23]">ZC1_W_alu_result[23]</A> & ( (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & <A HREF="#ZC1_av_ld_byte2_data[7]">ZC1_av_ld_byte2_data[7]</A>) ) );


<P> --ZC1L882 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~20 at LABCELL_X22_Y6_N45
<P><A NAME="ZC1L882">ZC1L882</A> = ( <A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ( (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & <A HREF="#ZC1_av_ld_byte3_data[7]">ZC1_av_ld_byte3_data[7]</A>) ) ) # ( !<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & (<A HREF="#ZC1_W_alu_result[31]">ZC1_W_alu_result[31]</A>))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (((<A HREF="#ZC1_av_ld_byte3_data[7]">ZC1_av_ld_byte3_data[7]</A>)))) ) );


<P> --ZC1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~21 at LABCELL_X22_Y6_N12
<P><A NAME="ZC1L881">ZC1L881</A> = ( <A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ( (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & <A HREF="#ZC1_av_ld_byte3_data[6]">ZC1_av_ld_byte3_data[6]</A>) ) ) # ( !<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & ((<A HREF="#ZC1_W_alu_result[30]">ZC1_W_alu_result[30]</A>)))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (((<A HREF="#ZC1_av_ld_byte3_data[6]">ZC1_av_ld_byte3_data[6]</A>)))) ) );


<P> --ZC1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~22 at LABCELL_X22_Y6_N15
<P><A NAME="ZC1L880">ZC1L880</A> = ( <A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ( (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & <A HREF="#ZC1_av_ld_byte3_data[5]">ZC1_av_ld_byte3_data[5]</A>) ) ) # ( !<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & (<A HREF="#ZC1_W_alu_result[29]">ZC1_W_alu_result[29]</A>))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (((<A HREF="#ZC1_av_ld_byte3_data[5]">ZC1_av_ld_byte3_data[5]</A>)))) ) );


<P> --ZC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~23 at LABCELL_X22_Y6_N6
<P><A NAME="ZC1L879">ZC1L879</A> = ( <A HREF="#ZC1_W_alu_result[28]">ZC1_W_alu_result[28]</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A>))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (((<A HREF="#ZC1_av_ld_byte3_data[4]">ZC1_av_ld_byte3_data[4]</A>)))) ) ) # ( !<A HREF="#ZC1_W_alu_result[28]">ZC1_W_alu_result[28]</A> & ( (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & <A HREF="#ZC1_av_ld_byte3_data[4]">ZC1_av_ld_byte3_data[4]</A>) ) );


<P> --ZC1L871 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~24 at LABCELL_X22_Y6_N9
<P><A NAME="ZC1L871">ZC1L871</A> = ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( <A HREF="#ZC1_av_ld_byte2_data[4]">ZC1_av_ld_byte2_data[4]</A> ) ) # ( !<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & <A HREF="#ZC1_W_alu_result[20]">ZC1_W_alu_result[20]</A>)) ) );


<P> --ZC1L870 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~25 at LABCELL_X22_Y6_N36
<P><A NAME="ZC1L870">ZC1L870</A> = ( <A HREF="#ZC1_W_alu_result[19]">ZC1_W_alu_result[19]</A> & ( (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A>))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (((<A HREF="#ZC1L963Q">ZC1L963Q</A>)))) ) ) # ( !<A HREF="#ZC1_W_alu_result[19]">ZC1_W_alu_result[19]</A> & ( (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & <A HREF="#ZC1L963Q">ZC1L963Q</A>) ) );


<P> --ZC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~26 at LABCELL_X22_Y6_N21
<P><A NAME="ZC1L869">ZC1L869</A> = ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( <A HREF="#ZC1_av_ld_byte2_data[2]">ZC1_av_ld_byte2_data[2]</A> ) ) # ( !<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & <A HREF="#ZC1_W_alu_result[18]">ZC1_W_alu_result[18]</A>)) ) );


<P> --ZC1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~27 at LABCELL_X23_Y7_N15
<P><A NAME="ZC1L868">ZC1L868</A> = ( <A HREF="#ZC1_av_ld_byte2_data[1]">ZC1_av_ld_byte2_data[1]</A> & ( ((!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & (<A HREF="#ZC1_W_alu_result[17]">ZC1_W_alu_result[17]</A> & !<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A>))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZC1_av_ld_byte2_data[1]">ZC1_av_ld_byte2_data[1]</A> & ( (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & (<A HREF="#ZC1_W_alu_result[17]">ZC1_W_alu_result[17]</A> & !<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A>))) ) );


<P> --ZC1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~28 at LABCELL_X22_Y6_N39
<P><A NAME="ZC1L878">ZC1L878</A> = ( <A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( <A HREF="#ZC1_av_ld_byte3_data[3]">ZC1_av_ld_byte3_data[3]</A> ) ) # ( !<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & ( (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & <A HREF="#ZC1_W_alu_result[27]">ZC1_W_alu_result[27]</A>)) ) );


<P> --ZC1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~29 at LABCELL_X22_Y6_N18
<P><A NAME="ZC1L873">ZC1L873</A> = ( <A HREF="#ZC1L968Q">ZC1L968Q</A> & ( ((!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & <A HREF="#ZC1_W_alu_result[22]">ZC1_W_alu_result[22]</A>))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZC1L968Q">ZC1L968Q</A> & ( (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & <A HREF="#ZC1_W_alu_result[22]">ZC1_W_alu_result[22]</A>))) ) );


<P> --ZC1L872 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~30 at LABCELL_X22_Y6_N0
<P><A NAME="ZC1L872">ZC1L872</A> = ( <A HREF="#ZC1L966Q">ZC1L966Q</A> & ( ((!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & <A HREF="#ZC1_W_alu_result[21]">ZC1_W_alu_result[21]</A>))) # (<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#ZC1L966Q">ZC1L966Q</A> & ( (!<A HREF="#ZC1_R_ctrl_br_cmp">ZC1_R_ctrl_br_cmp</A> & (!<A HREF="#ZC1_R_ctrl_rd_ctl_reg">ZC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#ZC1_R_ctrl_ld">ZC1_R_ctrl_ld</A> & <A HREF="#ZC1_W_alu_result[21]">ZC1_W_alu_result[21]</A>))) ) );


<P> --ZC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at MLABCELL_X25_Y6_N21
<P><A NAME="ZC1L246">ZC1L246</A> = ( <A HREF="#ZC1L251">ZC1L251</A> & ( <A HREF="#ZC1L594">ZC1L594</A> ) ) # ( !<A HREF="#ZC1L251">ZC1L251</A> & ( (<A HREF="#ZC1L609">ZC1L609</A> & <A HREF="#ZC1L594">ZC1L594</A>) ) );


<P> --ZC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at MLABCELL_X25_Y6_N30
<P><A NAME="ZC1_R_ctrl_rot_right_nxt">ZC1_R_ctrl_rot_right_nxt</A> = (<A HREF="#ZC1L594">ZC1L594</A> & <A HREF="#ZC1L610">ZC1L610</A>);


<P> --ZC1L483 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~19 at MLABCELL_X25_Y6_N45
<P><A NAME="ZC1L483">ZC1L483</A> = ( <A HREF="#ZC1L403">ZC1L403</A> & ( (<A HREF="#ZC1_E_shift_rot_result[30]">ZC1_E_shift_rot_result[30]</A>) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZC1L403">ZC1L403</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1_E_shift_rot_result[30]">ZC1_E_shift_rot_result[30]</A>) ) );


<P> --ZC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0 at LABCELL_X23_Y8_N0
<P><A NAME="ZC1L579">ZC1L579</A> = ( <A HREF="#ZC1L239">ZC1L239</A> & ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> ) ) # ( !<A HREF="#ZC1L239">ZC1L239</A> & ( (!<A HREF="#ZC1L237">ZC1L237</A>) # (<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A>) ) );


<P> --ZC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1 at MLABCELL_X21_Y8_N24
<P><A NAME="ZC1L580">ZC1L580</A> = ( <A HREF="#FD2_q_b[8]">FD2_q_b[8]</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & (<A HREF="#FD2_q_b[0]">FD2_q_b[0]</A>)) # (<A HREF="#ZC1L238">ZC1L238</A> & (((<A HREF="#FD2_q_b[24]">FD2_q_b[24]</A>) # (<A HREF="#ZC1L240">ZC1L240</A>)))) ) ) # ( !<A HREF="#FD2_q_b[8]">FD2_q_b[8]</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & (<A HREF="#FD2_q_b[0]">FD2_q_b[0]</A>)) # (<A HREF="#ZC1L238">ZC1L238</A> & (((!<A HREF="#ZC1L240">ZC1L240</A> & <A HREF="#FD2_q_b[24]">FD2_q_b[24]</A>)))) ) );


<P> --ZC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2 at MLABCELL_X21_Y8_N18
<P><A NAME="ZC1L581">ZC1L581</A> = ( <A HREF="#FD2_q_b[9]">FD2_q_b[9]</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & (<A HREF="#FD2_q_b[1]">FD2_q_b[1]</A>)) # (<A HREF="#ZC1L238">ZC1L238</A> & (((<A HREF="#ZC1L240">ZC1L240</A>) # (<A HREF="#FD2_q_b[25]">FD2_q_b[25]</A>)))) ) ) # ( !<A HREF="#FD2_q_b[9]">FD2_q_b[9]</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & (<A HREF="#FD2_q_b[1]">FD2_q_b[1]</A>)) # (<A HREF="#ZC1L238">ZC1L238</A> & (((<A HREF="#FD2_q_b[25]">FD2_q_b[25]</A> & !<A HREF="#ZC1L240">ZC1L240</A>)))) ) );


<P> --ZC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3 at MLABCELL_X21_Y8_N30
<P><A NAME="ZC1L582">ZC1L582</A> = ( <A HREF="#ZC1L238">ZC1L238</A> & ( (!<A HREF="#ZC1L240">ZC1L240</A> & ((<A HREF="#FD2_q_b[26]">FD2_q_b[26]</A>))) # (<A HREF="#ZC1L240">ZC1L240</A> & (<A HREF="#FD2_q_b[10]">FD2_q_b[10]</A>)) ) ) # ( !<A HREF="#ZC1L238">ZC1L238</A> & ( <A HREF="#FD2_q_b[2]">FD2_q_b[2]</A> ) );


<P> --GE1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X10_Y4_N8
<P> --register power-up is low

<P><A NAME="GE1_altera_reset_synchronizer_int_chain_out">GE1_altera_reset_synchronizer_int_chain_out</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1L14">BB1L14</A>,  ,  , <A HREF="#GE1_altera_reset_synchronizer_int_chain[0]">GE1_altera_reset_synchronizer_int_chain[0]</A>,  ,  , VCC);


<P> --WD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at LABCELL_X1_Y4_N33
<P><A NAME="WD1L5">WD1L5</A> = (!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & !<A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A>);


<P> --WD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at LABCELL_X1_Y4_N54
<P><A NAME="WD1L65">WD1L65</A> = ( <A HREF="#UD1L3">UD1L3</A> & ( <A HREF="#WD1_sr[35]">WD1_sr[35]</A> ) ) # ( !<A HREF="#UD1L3">UD1L3</A> & ( (<A HREF="#WD1L5">WD1L5</A> & <A HREF="#LD1_monitor_error">LD1_monitor_error</A>) ) );


<P> --WD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]~19 at LABCELL_X1_Y4_N36
<P><A NAME="WD1L34">WD1L34</A> = ( <A HREF="#S1_state[4]">S1_state[4]</A> & ( <A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & ( !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A> ) ) ) # ( !<A HREF="#S1_state[4]">S1_state[4]</A> & ( <A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & ( (<A HREF="#S1_state[3]">S1_state[3]</A> & (!<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>) # (!<A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A>)))) ) ) );


<P> --WD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20 at LABCELL_X1_Y4_N27
<P><A NAME="WD1L66">WD1L66</A> = ( <A HREF="#TD1_MonDReg[16]">TD1_MonDReg[16]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>) # ((<A HREF="#JD1_break_readreg[16]">JD1_break_readreg[16]</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[18]">WD1_sr[18]</A>)))) ) ) # ( !<A HREF="#TD1_MonDReg[16]">TD1_MonDReg[16]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[16]">JD1_break_readreg[16]</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[18]">WD1_sr[18]</A>)))) ) );


<P> --WD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]~21 at LABCELL_X1_Y4_N45
<P><A NAME="WD1L35">WD1L35</A> = ( <A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A> & ( (!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & <A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A>) ) ) # ( !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A> & ( (!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A> & ((!<A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A>) # (!<A HREF="#S1_state[4]">S1_state[4]</A>)))) ) );


<P> --ZC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X21_Y8_N13
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[27]">ZC1_d_writedata[27]</A> = DFFEAS(<A HREF="#ZC1L583">ZC1L583</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~27 at LABCELL_X11_Y9_N21
<P><A NAME="BC2L52">BC2L52</A> = ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[27]">ZC1_d_writedata[27]</A> ) );


<P> --ZC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X21_Y8_N7
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[28]">ZC1_d_writedata[28]</A> = DFFEAS(<A HREF="#ZC1L584">ZC1L584</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~28 at MLABCELL_X6_Y7_N9
<P><A NAME="BC2L53">BC2L53</A> = ( <A HREF="#ZC1_d_writedata[28]">ZC1_d_writedata[28]</A> & ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> ) );


<P> --ZC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X21_Y8_N2
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[29]">ZC1_d_writedata[29]</A> = DFFEAS(<A HREF="#ZC1L585">ZC1L585</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~29 at LABCELL_X13_Y8_N57
<P><A NAME="BC2L54">BC2L54</A> = ( <A HREF="#ZC1_d_writedata[29]">ZC1_d_writedata[29]</A> & ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> ) );


<P> --ZC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X21_Y8_N56
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[30]">ZC1_d_writedata[30]</A> = DFFEAS(<A HREF="#ZC1L586">ZC1L586</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~30 at LABCELL_X13_Y10_N24
<P><A NAME="BC2L55">BC2L55</A> = ( <A HREF="#ZC1_d_writedata[30]">ZC1_d_writedata[30]</A> & ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> ) );


<P> --ZC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X21_Y8_N37
<P> --register power-up is low

<P><A NAME="ZC1_d_writedata[31]">ZC1_d_writedata[31]</A> = DFFEAS(<A HREF="#ZC1L587">ZC1L587</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~31 at LABCELL_X16_Y11_N3
<P><A NAME="BC2L56">BC2L56</A> = ( <A HREF="#ZC1_d_writedata[31]">ZC1_d_writedata[31]</A> & ( <A HREF="#BC2_saved_grant[0]">BC2_saved_grant[0]</A> ) );


<P> --UB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~10 at MLABCELL_X15_Y6_N9
<P><A NAME="UB1L30">UB1L30</A> = ((<A HREF="#U1_avalon_readdata[10]">U1_avalon_readdata[10]</A> & <A HREF="#NC2L15">NC2L15</A>)) # (<A HREF="#UB1_data_reg[10]">UB1_data_reg[10]</A>);


<P> --W1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X12_Y8_N55
<P> --register power-up is low

<P><A NAME="W1_ac">W1_ac</A> = DFFEAS(<A HREF="#W1L62">W1L62</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L976 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~2 at LABCELL_X17_Y8_N39
<P><A NAME="ZC1L976">ZC1L976</A> = ( <A HREF="#FE1_q_a[18]">FE1_q_a[18]</A> & ( <A HREF="#ZC1L978">ZC1L978</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (<A HREF="#ZB3L1">ZB3L1</A>)) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((<A HREF="#ZC1L892">ZC1L892</A> & !<A HREF="#ZC1L706">ZC1L706</A>)))) ) ) ) # ( !<A HREF="#FE1_q_a[18]">FE1_q_a[18]</A> & ( <A HREF="#ZC1L978">ZC1L978</A> & ( (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (<A HREF="#ZC1L892">ZC1L892</A> & !<A HREF="#ZC1L706">ZC1L706</A>)) ) ) ) # ( <A HREF="#FE1_q_a[18]">FE1_q_a[18]</A> & ( !<A HREF="#ZC1L978">ZC1L978</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # ((<A HREF="#ZC1L706">ZC1L706</A>) # (<A HREF="#ZC1L892">ZC1L892</A>)) ) ) ) # ( !<A HREF="#FE1_q_a[18]">FE1_q_a[18]</A> & ( !<A HREF="#ZC1L978">ZC1L978</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # ((<A HREF="#ZC1L706">ZC1L706</A>) # (<A HREF="#ZC1L892">ZC1L892</A>)) ) ) );


<P> --UB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~11 at MLABCELL_X15_Y6_N36
<P><A NAME="UB1L31">UB1L31</A> = ( <A HREF="#U1_avalon_readdata[12]">U1_avalon_readdata[12]</A> & ( (<A HREF="#UB1_data_reg[12]">UB1_data_reg[12]</A>) # (<A HREF="#NC2L15">NC2L15</A>) ) ) # ( !<A HREF="#U1_avalon_readdata[12]">U1_avalon_readdata[12]</A> & ( <A HREF="#UB1_data_reg[12]">UB1_data_reg[12]</A> ) );


<P> --ZC1L982 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~3 at MLABCELL_X15_Y8_N15
<P><A NAME="ZC1L982">ZC1L982</A> = ( <A HREF="#FE1_q_a[20]">FE1_q_a[20]</A> & ( <A HREF="#ZC1L984">ZC1L984</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((<A HREF="#ZB3L1">ZB3L1</A>)))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1L706">ZC1L706</A> & ((<A HREF="#ZC1L892">ZC1L892</A>)))) ) ) ) # ( !<A HREF="#FE1_q_a[20]">FE1_q_a[20]</A> & ( <A HREF="#ZC1L984">ZC1L984</A> & ( (!<A HREF="#ZC1L706">ZC1L706</A> & (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & <A HREF="#ZC1L892">ZC1L892</A>)) ) ) ) # ( <A HREF="#FE1_q_a[20]">FE1_q_a[20]</A> & ( !<A HREF="#ZC1L984">ZC1L984</A> & ( ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # (<A HREF="#ZC1L892">ZC1L892</A>)) # (<A HREF="#ZC1L706">ZC1L706</A>) ) ) ) # ( !<A HREF="#FE1_q_a[20]">FE1_q_a[20]</A> & ( !<A HREF="#ZC1L984">ZC1L984</A> & ( ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # (<A HREF="#ZC1L892">ZC1L892</A>)) # (<A HREF="#ZC1L706">ZC1L706</A>) ) ) );


<P> --UB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~12 at MLABCELL_X15_Y6_N39
<P><A NAME="UB1L32">UB1L32</A> = ( <A HREF="#U1_avalon_readdata[11]">U1_avalon_readdata[11]</A> & ( (<A HREF="#UB1_data_reg[11]">UB1_data_reg[11]</A>) # (<A HREF="#NC2L15">NC2L15</A>) ) ) # ( !<A HREF="#U1_avalon_readdata[11]">U1_avalon_readdata[11]</A> & ( <A HREF="#UB1_data_reg[11]">UB1_data_reg[11]</A> ) );


<P> --ZC1L979 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~4 at LABCELL_X17_Y8_N6
<P><A NAME="ZC1L979">ZC1L979</A> = ( <A HREF="#FE1_q_a[19]">FE1_q_a[19]</A> & ( <A HREF="#ZC1L981">ZC1L981</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((<A HREF="#ZB3L1">ZB3L1</A>)))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1L706">ZC1L706</A> & (<A HREF="#ZC1L892">ZC1L892</A>))) ) ) ) # ( !<A HREF="#FE1_q_a[19]">FE1_q_a[19]</A> & ( <A HREF="#ZC1L981">ZC1L981</A> & ( (!<A HREF="#ZC1L706">ZC1L706</A> & (<A HREF="#ZC1L892">ZC1L892</A> & <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>)) ) ) ) # ( <A HREF="#FE1_q_a[19]">FE1_q_a[19]</A> & ( !<A HREF="#ZC1L981">ZC1L981</A> & ( ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # (<A HREF="#ZC1L892">ZC1L892</A>)) # (<A HREF="#ZC1L706">ZC1L706</A>) ) ) ) # ( !<A HREF="#FE1_q_a[19]">FE1_q_a[19]</A> & ( !<A HREF="#ZC1L981">ZC1L981</A> & ( ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # (<A HREF="#ZC1L892">ZC1L892</A>)) # (<A HREF="#ZC1L706">ZC1L706</A>) ) ) );


<P> --UB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~13 at MLABCELL_X15_Y6_N42
<P><A NAME="UB1L33">UB1L33</A> = ((<A HREF="#NC2L15">NC2L15</A> & <A HREF="#U1_avalon_readdata[13]">U1_avalon_readdata[13]</A>)) # (<A HREF="#UB1_data_reg[13]">UB1_data_reg[13]</A>);


<P> --ZC1L985 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~5 at LABCELL_X17_Y8_N9
<P><A NAME="ZC1L985">ZC1L985</A> = ( <A HREF="#FE1_q_a[21]">FE1_q_a[21]</A> & ( <A HREF="#ZC1L987">ZC1L987</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((<A HREF="#ZB3L1">ZB3L1</A>)))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1L706">ZC1L706</A> & (<A HREF="#ZC1L892">ZC1L892</A>))) ) ) ) # ( !<A HREF="#FE1_q_a[21]">FE1_q_a[21]</A> & ( <A HREF="#ZC1L987">ZC1L987</A> & ( (!<A HREF="#ZC1L706">ZC1L706</A> & (<A HREF="#ZC1L892">ZC1L892</A> & <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>)) ) ) ) # ( <A HREF="#FE1_q_a[21]">FE1_q_a[21]</A> & ( !<A HREF="#ZC1L987">ZC1L987</A> & ( ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # (<A HREF="#ZC1L892">ZC1L892</A>)) # (<A HREF="#ZC1L706">ZC1L706</A>) ) ) ) # ( !<A HREF="#FE1_q_a[21]">FE1_q_a[21]</A> & ( !<A HREF="#ZC1L987">ZC1L987</A> & ( ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # (<A HREF="#ZC1L892">ZC1L892</A>)) # (<A HREF="#ZC1L706">ZC1L706</A>) ) ) );


<P> --UB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~14 at LABCELL_X16_Y6_N30
<P><A NAME="UB1L34">UB1L34</A> = ( <A HREF="#U1_avalon_readdata[14]">U1_avalon_readdata[14]</A> & ( (<A HREF="#UB1_data_reg[14]">UB1_data_reg[14]</A>) # (<A HREF="#NC2L15">NC2L15</A>) ) ) # ( !<A HREF="#U1_avalon_readdata[14]">U1_avalon_readdata[14]</A> & ( <A HREF="#UB1_data_reg[14]">UB1_data_reg[14]</A> ) );


<P> --W1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X9_Y8_N19
<P> --register power-up is low

<P><A NAME="W1_woverflow">W1_woverflow</A> = DFFEAS(<A HREF="#W1L92">W1L92</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L988 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~6 at LABCELL_X17_Y8_N48
<P><A NAME="ZC1L988">ZC1L988</A> = ( <A HREF="#ZC1L892">ZC1L892</A> & ( <A HREF="#ZB3L1">ZB3L1</A> & ( (!<A HREF="#ZC1L990">ZC1L990</A>) # ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((<A HREF="#FE1_q_a[22]">FE1_q_a[22]</A>))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1L706">ZC1L706</A>))) ) ) ) # ( !<A HREF="#ZC1L892">ZC1L892</A> & ( <A HREF="#ZB3L1">ZB3L1</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((!<A HREF="#ZC1L990">ZC1L990</A>) # (<A HREF="#FE1_q_a[22]">FE1_q_a[22]</A>)))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (<A HREF="#ZC1L706">ZC1L706</A> & ((!<A HREF="#ZC1L990">ZC1L990</A>)))) ) ) ) # ( <A HREF="#ZC1L892">ZC1L892</A> & ( !<A HREF="#ZB3L1">ZB3L1</A> & ( (!<A HREF="#ZC1L990">ZC1L990</A>) # ((!<A HREF="#ZC1L706">ZC1L706</A> & <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>)) ) ) ) # ( !<A HREF="#ZC1L892">ZC1L892</A> & ( !<A HREF="#ZB3L1">ZB3L1</A> & ( (!<A HREF="#ZC1L990">ZC1L990</A> & ((!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) # (<A HREF="#ZC1L706">ZC1L706</A>))) ) ) );


<P> --UB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_rsp_width_adapter|data_reg~15 at MLABCELL_X15_Y6_N45
<P><A NAME="UB1L35">UB1L35</A> = ( <A HREF="#U1_avalon_readdata[15]">U1_avalon_readdata[15]</A> & ( (<A HREF="#UB1_data_reg[15]">UB1_data_reg[15]</A>) # (<A HREF="#NC2L15">NC2L15</A>) ) ) # ( !<A HREF="#U1_avalon_readdata[15]">U1_avalon_readdata[15]</A> & ( <A HREF="#UB1_data_reg[15]">UB1_data_reg[15]</A> ) );


<P> --W1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X9_Y8_N10
<P> --register power-up is low

<P><A NAME="W1_rvalid">W1_rvalid</A> = DFFEAS(<A HREF="#W1L86">W1L86</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L471 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~20 at MLABCELL_X25_Y6_N12
<P><A NAME="ZC1L471">ZC1L471</A> = ( <A HREF="#ZC1_E_shift_rot_result[18]">ZC1_E_shift_rot_result[18]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZC1_E_shift_rot_result[20]">ZC1_E_shift_rot_result[20]</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[18]">ZC1_E_shift_rot_result[18]</A> & ( (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1_E_shift_rot_result[20]">ZC1_E_shift_rot_result[20]</A>) ) );


<P> --LC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2 at LABCELL_X16_Y8_N30
<P><A NAME="LC1L35">LC1L35</A> = (!<A HREF="#LC1L34">LC1L34</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[24]">VB4_av_readdata_pre[24]</A>)));


<P> --LC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3 at LABCELL_X12_Y8_N24
<P><A NAME="LC1L36">LC1L36</A> = ( <A HREF="#LC1L35">LC1L35</A> & ( <A HREF="#LC1L33">LC1L33</A> & ( ((<A HREF="#FE1_q_a[24]">FE1_q_a[24]</A> & <A HREF="#ZB3L1">ZB3L1</A>)) # (<A HREF="#U1_avalon_readdata[8]">U1_avalon_readdata[8]</A>) ) ) ) # ( !<A HREF="#LC1L35">LC1L35</A> & ( <A HREF="#LC1L33">LC1L33</A> ) ) # ( <A HREF="#LC1L35">LC1L35</A> & ( !<A HREF="#LC1L33">LC1L33</A> & ( (<A HREF="#FE1_q_a[24]">FE1_q_a[24]</A> & <A HREF="#ZB3L1">ZB3L1</A>) ) ) ) # ( !<A HREF="#LC1L35">LC1L35</A> & ( !<A HREF="#LC1L33">LC1L33</A> ) );


<P> --DB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X4_Y4_N34
<P> --register power-up is low

<P><A NAME="DB1_wdata[1]">DB1_wdata[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L92">DB1L92</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#DB1L91">DB1L91</A>);


<P> --DB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X4_Y4_N49
<P> --register power-up is low

<P><A NAME="DB1_wdata[2]">DB1_wdata[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L94">DB1L94</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#DB1L91">DB1L91</A>);


<P> --DB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X4_Y4_N52
<P> --register power-up is low

<P><A NAME="DB1_wdata[3]">DB1_wdata[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L96">DB1L96</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#DB1L91">DB1L91</A>);


<P> --DB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X4_Y4_N55
<P> --register power-up is low

<P><A NAME="DB1_wdata[4]">DB1_wdata[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L98">DB1L98</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#DB1L91">DB1L91</A>);


<P> --DB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X4_Y4_N29
<P> --register power-up is low

<P><A NAME="DB1_wdata[5]">DB1_wdata[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L100">DB1L100</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#DB1L91">DB1L91</A>);


<P> --DB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X4_Y4_N25
<P> --register power-up is low

<P><A NAME="DB1_wdata[6]">DB1_wdata[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L102">DB1L102</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#DB1L91">DB1L91</A>);


<P> --DB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X4_Y4_N31
<P> --register power-up is low

<P><A NAME="DB1_wdata[7]">DB1_wdata[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#A1L6">A1L6</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, GND, <A HREF="#DB1L91">DB1L91</A>);


<P> --TD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X2_Y4_N38
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[4]">TD1_MonDReg[4]</A> = DFFEAS(<A HREF="#TD1L121">TD1L121</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>,  ,  ,  ,  );


<P> --CD1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X7_Y4_N46
<P> --register power-up is low

<P><A NAME="CD1_writedata[4]">CD1_writedata[4]</A> = DFFEAS(<A HREF="#BC1L26">BC1L26</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~2 at LABCELL_X2_Y4_N51
<P><A NAME="TD1L164">TD1L164</A> = ( <A HREF="#CD1_writedata[4]">CD1_writedata[4]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#TD1_MonDReg[4]">TD1_MonDReg[4]</A>) ) ) # ( !<A HREF="#CD1_writedata[4]">CD1_writedata[4]</A> & ( (<A HREF="#TD1_MonDReg[4]">TD1_MonDReg[4]</A> & <A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) );


<P> --GE2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X10_Y4_N2
<P> --register power-up is low

<P><A NAME="GE2_altera_reset_synchronizer_int_chain[0]">GE2_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#GE2_altera_reset_synchronizer_int_chain[1]">GE2_altera_reset_synchronizer_int_chain[1]</A>,  ,  , VCC);


<P> --MB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X10_Y8_N18
<P><A NAME="MB1L3">MB1L3</A> = ( <A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> & ( (<A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> & (<A HREF="#MB1_b_non_empty">MB1_b_non_empty</A> & (<A HREF="#W1_fifo_wr">W1_fifo_wr</A> & <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A>))) ) );


<P> --MB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X10_Y8_N24
<P><A NAME="MB1L4">MB1L4</A> = ( <A HREF="#MB1_b_full">MB1_b_full</A> & ( <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> & ( !<A HREF="#W1L83">W1L83</A> ) ) ) # ( !<A HREF="#MB1_b_full">MB1_b_full</A> & ( <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> & ( (<A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> & (<A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> & (<A HREF="#MB1L3">MB1L3</A> & !<A HREF="#W1L83">W1L83</A>))) ) ) ) # ( <A HREF="#MB1_b_full">MB1_b_full</A> & ( !<A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> & ( !<A HREF="#W1L83">W1L83</A> ) ) );


<P> --MB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X9_Y4_N30
<P><A NAME="MB1L1">MB1L1</A> = ( <A HREF="#MB1_b_non_empty">MB1_b_non_empty</A> & ( !<A HREF="#W1_fifo_wr">W1_fifo_wr</A> $ ((((<A HREF="#W1_r_val">W1_r_val</A> & <A HREF="#DB1_r_ena1">DB1_r_ena1</A>)) # (<A HREF="#DB1_rvalid0">DB1_rvalid0</A>))) ) ) # ( !<A HREF="#MB1_b_non_empty">MB1_b_non_empty</A> & ( <A HREF="#W1_fifo_wr">W1_fifo_wr</A> ) );


<P> --MB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X10_Y8_N9
<P><A NAME="MB2L1">MB2L1</A> = ( !<A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A> & ( (!<A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> & !<A HREF="#W1_wr_rfifo">W1_wr_rfifo</A>) ) );


<P> --MB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at LABCELL_X10_Y8_N3
<P><A NAME="MB2L2">MB2L2</A> = ( <A HREF="#MB2L1">MB2L1</A> & ( (!<A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> & (!<A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> & (!<A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> & <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A>))) ) );


<P> --MB2L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X10_Y8_N6
<P><A NAME="MB2L8">MB2L8</A> = ( <A HREF="#W1L72">W1L72</A> & ( ((!<A HREF="#MB2_b_non_empty">MB2_b_non_empty</A> & ((<A HREF="#DB1L56Q">DB1L56Q</A>))) # (<A HREF="#MB2_b_non_empty">MB2_b_non_empty</A> & (!<A HREF="#MB2L2">MB2L2</A>))) # (<A HREF="#MB2_b_full">MB2_b_full</A>) ) ) # ( !<A HREF="#W1L72">W1L72</A> & ( ((<A HREF="#MB2_b_non_empty">MB2_b_non_empty</A>) # (<A HREF="#DB1L56Q">DB1L56Q</A>)) # (<A HREF="#MB2_b_full">MB2_b_full</A>) ) );


<P> --DB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X6_Y3_N20
<P> --register power-up is low

<P><A NAME="DB1_jupdate1">DB1_jupdate1</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1_jupdate">DB1_jupdate</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, GND);


<P> --DB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X6_Y4_N32
<P> --register power-up is low

<P><A NAME="DB1_jupdate2">DB1_jupdate2</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1_jupdate1">DB1_jupdate1</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, GND);


<P> --DB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at MLABCELL_X6_Y4_N30
<P><A NAME="DB1L3">DB1L3</A> = AMPP_FUNCTION(!<A HREF="#DB1_jupdate1">DB1_jupdate1</A>, !<A HREF="#DB1_jupdate2">DB1_jupdate2</A>);


<P> --DB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X9_Y4_N8
<P> --register power-up is low

<P><A NAME="DB1_write1">DB1_write1</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1_write">DB1_write</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, GND);


<P> --DB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X9_Y4_N11
<P> --register power-up is low

<P><A NAME="DB1_write2">DB1_write2</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1_write1">DB1_write1</A>, !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, GND);


<P> --DB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at LABCELL_X9_Y4_N9
<P><A NAME="DB1L4">DB1L4</A> = AMPP_FUNCTION(!<A HREF="#DB1_write2">DB1_write2</A>, !<A HREF="#DB1_write1">DB1_write1</A>);


<P> --DB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X4_Y4_N16
<P> --register power-up is low

<P><A NAME="DB1_write_valid">DB1_write_valid</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L112">DB1L112</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#DB1L109">DB1L109</A>);


<P> --DB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at LABCELL_X9_Y4_N48
<P><A NAME="DB1L57">DB1L57</A> = AMPP_FUNCTION(!<A HREF="#DB1L4">DB1L4</A>, !<A HREF="#DB1_rst2">DB1_rst2</A>, !<A HREF="#DB1L3">DB1L3</A>, !<A HREF="#DB1_write_stalled">DB1_write_stalled</A>, !<A HREF="#W1L88Q">W1L88Q</A>, !<A HREF="#DB1_write_valid">DB1_write_valid</A>);


<P> --MB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at LABCELL_X11_Y8_N24
<P><A NAME="MB2L3">MB2L3</A> = ( <A HREF="#W1L71">W1L71</A> & ( <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A> & ( (!<A HREF="#VB1L35">VB1L35</A>) # (((!<A HREF="#EC1L6">EC1L6</A>) # (!<A HREF="#MB2_b_non_empty">MB2_b_non_empty</A>)) # (<A HREF="#W1_av_waitrequest">W1_av_waitrequest</A>)) ) ) ) # ( !<A HREF="#W1L71">W1L71</A> & ( <A HREF="#W1_wr_rfifo">W1_wr_rfifo</A> ) ) # ( <A HREF="#W1L71">W1L71</A> & ( !<A HREF="#W1_wr_rfifo">W1_wr_rfifo</A> & ( (<A HREF="#VB1L35">VB1L35</A> & (!<A HREF="#W1_av_waitrequest">W1_av_waitrequest</A> & (<A HREF="#EC1L6">EC1L6</A> & <A HREF="#MB2_b_non_empty">MB2_b_non_empty</A>))) ) ) );


<P> --WD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22 at MLABCELL_X3_Y4_N51
<P><A NAME="WD1L67">WD1L67</A> = ( <A HREF="#WD1_sr[22]">WD1_sr[22]</A> & ( ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#TD1_MonDReg[20]">TD1_MonDReg[20]</A>))) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[20]">JD1_break_readreg[20]</A>))) # (<A HREF="#UD1L3">UD1L3</A>) ) ) # ( !<A HREF="#WD1_sr[22]">WD1_sr[22]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#TD1_MonDReg[20]">TD1_MonDReg[20]</A>))) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[20]">JD1_break_readreg[20]</A>)))) ) );


<P> --WD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at MLABCELL_X3_Y4_N18
<P><A NAME="WD1L68">WD1L68</A> = ( <A HREF="#WD1_sr[21]">WD1_sr[21]</A> & ( ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#TD1_MonDReg[19]">TD1_MonDReg[19]</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[19]">JD1_break_readreg[19]</A>)))) # (<A HREF="#UD1L3">UD1L3</A>) ) ) # ( !<A HREF="#WD1_sr[21]">WD1_sr[21]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#TD1_MonDReg[19]">TD1_MonDReg[19]</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[19]">JD1_break_readreg[19]</A>))))) ) );


<P> --BC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2 at MLABCELL_X6_Y4_N42
<P><A NAME="BC1L24">BC1L24</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[3]">ZC1_d_writedata[3]</A> ) );


<P> --LD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at MLABCELL_X3_Y4_N9
<P><A NAME="LD1L6">LD1L6</A> = ( <A HREF="#LD1_monitor_error">LD1_monitor_error</A> & ( <A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A> & ( !<A HREF="#VD1_jdo[25]">VD1_jdo[25]</A> ) ) ) # ( !<A HREF="#LD1_monitor_error">LD1_monitor_error</A> & ( <A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A> & ( (<A HREF="#CD1_writedata[1]">CD1_writedata[1]</A> & (<A HREF="#HD1L14">HD1L14</A> & !<A HREF="#VD1_jdo[25]">VD1_jdo[25]</A>)) ) ) ) # ( <A HREF="#LD1_monitor_error">LD1_monitor_error</A> & ( !<A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A> ) ) # ( !<A HREF="#LD1_monitor_error">LD1_monitor_error</A> & ( !<A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A> & ( (<A HREF="#CD1_writedata[1]">CD1_writedata[1]</A> & <A HREF="#HD1L14">HD1L14</A>) ) ) );


<P> --VD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X3_Y4_N40
<P> --register power-up is low

<P><A NAME="VD1_jdo[23]">VD1_jdo[23]</A> = DFFEAS(<A HREF="#VD1L38">VD1L38</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --LD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at LABCELL_X9_Y5_N42
<P><A NAME="LD1L8">LD1L8</A> = ( <A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A> & ( ((!<A HREF="#S1_state[1]">S1_state[1]</A> & <A HREF="#LD1_monitor_go">LD1_monitor_go</A>)) # (<A HREF="#VD1_jdo[23]">VD1_jdo[23]</A>) ) ) # ( !<A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A> & ( (!<A HREF="#S1_state[1]">S1_state[1]</A> & <A HREF="#LD1_monitor_go">LD1_monitor_go</A>) ) );


<P> --CD1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X7_Y4_N4
<P> --register power-up is low

<P><A NAME="CD1_writedata[2]">CD1_writedata[2]</A> = DFFEAS(<A HREF="#BC1L27">BC1L27</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3 at LABCELL_X2_Y5_N3
<P><A NAME="TD1L162">TD1L162</A> = ( <A HREF="#TD1_MonDReg[2]">TD1_MonDReg[2]</A> & ( (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#CD1_writedata[2]">CD1_writedata[2]</A>) ) ) # ( !<A HREF="#TD1_MonDReg[2]">TD1_MonDReg[2]</A> & ( (<A HREF="#CD1_writedata[2]">CD1_writedata[2]</A> & !<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) );


<P> --TD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4 at LABCELL_X2_Y5_N27
<P><A NAME="TD1L163">TD1L163</A> = ( <A HREF="#CD1_writedata[3]">CD1_writedata[3]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#TD1_MonDReg[3]">TD1_MonDReg[3]</A>) ) ) # ( !<A HREF="#CD1_writedata[3]">CD1_writedata[3]</A> & ( (<A HREF="#TD1_MonDReg[3]">TD1_MonDReg[3]</A> & <A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) );


<P> --LC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4 at LABCELL_X16_Y8_N33
<P><A NAME="LC1L37">LC1L37</A> = (!<A HREF="#LC1L34">LC1L34</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[25]">VB4_av_readdata_pre[25]</A>)));


<P> --LC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5 at LABCELL_X16_Y7_N12
<P><A NAME="LC1L38">LC1L38</A> = ( <A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#LC1L37">LC1L37</A>) # (((<A HREF="#ZB3L1">ZB3L1</A> & <A HREF="#FE1_q_a[25]">FE1_q_a[25]</A>)) # (<A HREF="#U1_avalon_readdata[9]">U1_avalon_readdata[9]</A>)) ) ) # ( !<A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#LC1L37">LC1L37</A>) # ((<A HREF="#ZB3L1">ZB3L1</A> & <A HREF="#FE1_q_a[25]">FE1_q_a[25]</A>)) ) );


<P> --W1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at LABCELL_X9_Y8_N3
<P><A NAME="W1L75">W1L75</A> = ( !<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A> & ( (!<A HREF="#MB1_b_full">MB1_b_full</A> & (<A HREF="#W1L67">W1L67</A> & <A HREF="#X1L1">X1L1</A>)) ) );


<P> --MB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X10_Y8_N12
<P><A NAME="MB1L6">MB1L6</A> = ( !<A HREF="#QB1L31Q">QB1L31Q</A> & ( (!<A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> & (!<A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> & !<A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A>)) ) );


<P> --MB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at LABCELL_X10_Y8_N21
<P><A NAME="MB1L7">MB1L7</A> = ( <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> & ( (!<A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> & (<A HREF="#MB1L6">MB1L6</A> & <A HREF="#W1L83">W1L83</A>)) ) );


<P> --MB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at LABCELL_X9_Y8_N0
<P><A NAME="MB1L8">MB1L8</A> = ( <A HREF="#MB1L7">MB1L7</A> & ( (<A HREF="#W1_fifo_wr">W1_fifo_wr</A>) # (<A HREF="#MB1_b_full">MB1_b_full</A>) ) ) # ( !<A HREF="#MB1L7">MB1L7</A> & ( ((<A HREF="#MB1_b_non_empty">MB1_b_non_empty</A>) # (<A HREF="#W1_fifo_wr">W1_fifo_wr</A>)) # (<A HREF="#MB1_b_full">MB1_b_full</A>) ) );


<P> --DB1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at LABCELL_X9_Y4_N36
<P><A NAME="DB1L55">DB1L55</A> = AMPP_FUNCTION(!<A HREF="#W1_t_dav">W1_t_dav</A>, !<A HREF="#DB1_write_stalled">DB1_write_stalled</A>, !<A HREF="#DB1L4">DB1L4</A>, !<A HREF="#DB1_write_valid">DB1_write_valid</A>, !<A HREF="#DB1L56Q">DB1L56Q</A>, !<A HREF="#DB1_rst2">DB1_rst2</A>);


<P> --DB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X4_Y3_N38
<P> --register power-up is low

<P><A NAME="DB1_td_shift[5]">DB1_td_shift[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L82">DB1L82</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#DB1L63">DB1L63</A>);


<P> --DB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at LABCELL_X4_Y3_N18
<P><A NAME="DB1L81">DB1L81</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#DB1_td_shift[5]">DB1_td_shift[5]</A>, !<A HREF="#DB1L77">DB1L77</A>, !<A HREF="#DB1_rdata[2]">DB1_rdata[2]</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>);


<P> --WD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at MLABCELL_X3_Y4_N27
<P><A NAME="WD1L69">WD1L69</A> = ( <A HREF="#TD1_MonDReg[24]">TD1_MonDReg[24]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>) # ((<A HREF="#JD1_break_readreg[24]">JD1_break_readreg[24]</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[26]">WD1_sr[26]</A>)))) ) ) # ( !<A HREF="#TD1_MonDReg[24]">TD1_MonDReg[24]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[24]">JD1_break_readreg[24]</A>))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[26]">WD1_sr[26]</A>)))) ) );


<P> --WD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at LABCELL_X1_Y5_N51
<P><A NAME="WD1L70">WD1L70</A> = ( <A HREF="#TD1L58Q">TD1L58Q</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>) # ((<A HREF="#JD1_break_readreg[4]">JD1_break_readreg[4]</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[6]">WD1_sr[6]</A>)))) ) ) # ( !<A HREF="#TD1L58Q">TD1L58Q</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[4]">JD1_break_readreg[4]</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[6]">WD1_sr[6]</A>)))) ) );


<P> --VD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X1_Y5_N16
<P> --register power-up is low

<P><A NAME="VD1_jdo[6]">VD1_jdo[6]</A> = DFFEAS(<A HREF="#VD1L14">VD1L14</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --BC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3 at LABCELL_X9_Y4_N0
<P><A NAME="BC1L25">BC1L25</A> = ( <A HREF="#ZC1_d_writedata[1]">ZC1_d_writedata[1]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --YD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X4_Y3_N10
<P> --register power-up is low

<P><A NAME="YD4_din_s1">YD4_din_s1</A> = DFFEAS(<A HREF="#UD1L4">UD1L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --YD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X3_Y5_N44
<P> --register power-up is low

<P><A NAME="YD5_din_s1">YD5_din_s1</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#UD1_virtual_state_uir">UD1_virtual_state_uir</A>,  ,  , VCC);


<P> --WD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X1_Y3_N53
<P> --register power-up is low

<P><A NAME="WD1_sr[31]">WD1_sr[31]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#WD1L82">WD1L82</A>,  ,  , VCC);


<P> --WD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X1_Y4_N59
<P> --register power-up is low

<P><A NAME="WD1_sr[33]">WD1_sr[33]</A> = DFFEAS(<A HREF="#WD1L84">WD1L84</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#WD1L34">WD1L34</A>,  ,  ,  ,  );


<P> --WD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at MLABCELL_X3_Y4_N42
<P><A NAME="WD1L71">WD1L71</A> = ( <A HREF="#JD1_break_readreg[25]">JD1_break_readreg[25]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#TD1_MonDReg[25]">TD1_MonDReg[25]</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[27]">WD1_sr[27]</A>)))) ) ) # ( !<A HREF="#JD1_break_readreg[25]">JD1_break_readreg[25]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#TD1_MonDReg[25]">TD1_MonDReg[25]</A>))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[27]">WD1_sr[27]</A>)))) ) );


<P> --WD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at MLABCELL_X3_Y4_N0
<P><A NAME="WD1L72">WD1L72</A> = ( <A HREF="#WD1_sr[29]">WD1_sr[29]</A> & ( ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#TD1_MonDReg[27]">TD1_MonDReg[27]</A>))) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[27]">JD1_break_readreg[27]</A>))) # (<A HREF="#UD1L3">UD1L3</A>) ) ) # ( !<A HREF="#WD1_sr[29]">WD1_sr[29]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#TD1_MonDReg[27]">TD1_MonDReg[27]</A>))) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[27]">JD1_break_readreg[27]</A>)))) ) );


<P> --WD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at MLABCELL_X3_Y4_N45
<P><A NAME="WD1L73">WD1L73</A> = ( <A HREF="#TD1_MonDReg[26]">TD1_MonDReg[26]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>) # ((<A HREF="#JD1_break_readreg[26]">JD1_break_readreg[26]</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[28]">WD1_sr[28]</A>)))) ) ) # ( !<A HREF="#TD1_MonDReg[26]">TD1_MonDReg[26]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[26]">JD1_break_readreg[26]</A>))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[28]">WD1_sr[28]</A>)))) ) );


<P> --U1L77 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|rw~0 at LABCELL_X16_Y3_N36
<P><A NAME="U1L77">U1L77</A> = (!<A HREF="#RB2L4">RB2L4</A>) # (<A HREF="#VB2L3">VB2L3</A>);


<P> --UB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[17]~1 at MLABCELL_X15_Y5_N39
<P><A NAME="UB2L44">UB2L44</A> = ( <A HREF="#ZC1_d_byteenable[1]">ZC1_d_byteenable[1]</A> & ( (!<A HREF="#UB2_use_reg">UB2_use_reg</A>) # (<A HREF="#UB2_byteen_reg[1]">UB2_byteen_reg[1]</A>) ) ) # ( !<A HREF="#ZC1_d_byteenable[1]">ZC1_d_byteenable[1]</A> & ( (<A HREF="#UB2_use_reg">UB2_use_reg</A> & <A HREF="#UB2_byteen_reg[1]">UB2_byteen_reg[1]</A>) ) );


<P> --UB2_address_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[2] at FF_X23_Y6_N22
<P> --register power-up is low

<P><A NAME="UB2_address_reg[2]">UB2_address_reg[2]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A>,  ,  , VCC);


<P> --UB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[20]~2 at MLABCELL_X15_Y5_N27
<P><A NAME="UB2L46">UB2L46</A> = ( <A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A> & ( (!<A HREF="#UB2_use_reg">UB2_use_reg</A>) # (<A HREF="#UB2_address_reg[2]">UB2_address_reg[2]</A>) ) ) # ( !<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A> & ( (<A HREF="#UB2_use_reg">UB2_use_reg</A> & <A HREF="#UB2_address_reg[2]">UB2_address_reg[2]</A>) ) );


<P> --UB2_address_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[3] at FF_X21_Y5_N10
<P> --register power-up is low

<P><A NAME="UB2_address_reg[3]">UB2_address_reg[3]</A> = DFFEAS(<A HREF="#UB2L5">UB2L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>,  ,  ,  ,  );


<P> --UB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[21]~3 at MLABCELL_X15_Y5_N36
<P><A NAME="UB2L47">UB2L47</A> = ( <A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & ( (!<A HREF="#UB2_use_reg">UB2_use_reg</A>) # (<A HREF="#UB2_address_reg[3]">UB2_address_reg[3]</A>) ) ) # ( !<A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> & ( (<A HREF="#UB2_use_reg">UB2_use_reg</A> & <A HREF="#UB2_address_reg[3]">UB2_address_reg[3]</A>) ) );


<P> --UB2_address_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[4] at FF_X15_Y5_N53
<P> --register power-up is low

<P><A NAME="UB2_address_reg[4]">UB2_address_reg[4]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A>,  ,  , VCC);


<P> --UB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[22]~4 at MLABCELL_X15_Y5_N21
<P><A NAME="UB2L48">UB2L48</A> = ( <A HREF="#UB2_address_reg[4]">UB2_address_reg[4]</A> & ( (<A HREF="#ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A>) # (<A HREF="#UB2_use_reg">UB2_use_reg</A>) ) ) # ( !<A HREF="#UB2_address_reg[4]">UB2_address_reg[4]</A> & ( (!<A HREF="#UB2_use_reg">UB2_use_reg</A> & <A HREF="#ZC1_W_alu_result[4]">ZC1_W_alu_result[4]</A>) ) );


<P> --UB2_address_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[5] at FF_X15_Y5_N8
<P> --register power-up is low

<P><A NAME="UB2_address_reg[5]">UB2_address_reg[5]</A> = DFFEAS(<A HREF="#UB2L8">UB2L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>,  ,  ,  ,  );


<P> --UB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[23]~5 at MLABCELL_X15_Y5_N0
<P><A NAME="UB2L49">UB2L49</A> = ( <A HREF="#UB2_address_reg[5]">UB2_address_reg[5]</A> & ( (<A HREF="#ZC1_W_alu_result[5]">ZC1_W_alu_result[5]</A>) # (<A HREF="#UB2_use_reg">UB2_use_reg</A>) ) ) # ( !<A HREF="#UB2_address_reg[5]">UB2_address_reg[5]</A> & ( (!<A HREF="#UB2_use_reg">UB2_use_reg</A> & <A HREF="#ZC1_W_alu_result[5]">ZC1_W_alu_result[5]</A>) ) );


<P> --UB2_address_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[6] at FF_X15_Y5_N11
<P> --register power-up is low

<P><A NAME="UB2_address_reg[6]">UB2_address_reg[6]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_W_alu_result[6]">ZC1_W_alu_result[6]</A>,  ,  , VCC);


<P> --UB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[24]~6 at MLABCELL_X15_Y5_N3
<P><A NAME="UB2L50">UB2L50</A> = ( <A HREF="#UB2_address_reg[6]">UB2_address_reg[6]</A> & ( (<A HREF="#ZC1_W_alu_result[6]">ZC1_W_alu_result[6]</A>) # (<A HREF="#UB2_use_reg">UB2_use_reg</A>) ) ) # ( !<A HREF="#UB2_address_reg[6]">UB2_address_reg[6]</A> & ( (!<A HREF="#UB2_use_reg">UB2_use_reg</A> & <A HREF="#ZC1_W_alu_result[6]">ZC1_W_alu_result[6]</A>) ) );


<P> --UB2_address_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[7] at FF_X15_Y5_N14
<P> --register power-up is low

<P><A NAME="UB2_address_reg[7]">UB2_address_reg[7]</A> = DFFEAS(<A HREF="#UB2L11">UB2L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>,  ,  ,  ,  );


<P> --UB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[25]~7 at MLABCELL_X15_Y5_N54
<P><A NAME="UB2L51">UB2L51</A> = ( <A HREF="#UB2_address_reg[7]">UB2_address_reg[7]</A> & ( (<A HREF="#ZC1_W_alu_result[7]">ZC1_W_alu_result[7]</A>) # (<A HREF="#UB2_use_reg">UB2_use_reg</A>) ) ) # ( !<A HREF="#UB2_address_reg[7]">UB2_address_reg[7]</A> & ( (!<A HREF="#UB2_use_reg">UB2_use_reg</A> & <A HREF="#ZC1_W_alu_result[7]">ZC1_W_alu_result[7]</A>) ) );


<P> --UB2_address_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[8] at FF_X15_Y5_N17
<P> --register power-up is low

<P><A NAME="UB2_address_reg[8]">UB2_address_reg[8]</A> = DFFEAS(<A HREF="#UB2L13">UB2L13</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>,  ,  ,  ,  );


<P> --UB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[26]~8 at MLABCELL_X15_Y5_N57
<P><A NAME="UB2L52">UB2L52</A> = ( <A HREF="#UB2_address_reg[8]">UB2_address_reg[8]</A> & ( (<A HREF="#ZC1L803Q">ZC1L803Q</A>) # (<A HREF="#UB2_use_reg">UB2_use_reg</A>) ) ) # ( !<A HREF="#UB2_address_reg[8]">UB2_address_reg[8]</A> & ( (!<A HREF="#UB2_use_reg">UB2_use_reg</A> & <A HREF="#ZC1L803Q">ZC1L803Q</A>) ) );


<P> --UB2_address_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[9] at FF_X15_Y5_N32
<P> --register power-up is low

<P><A NAME="UB2_address_reg[9]">UB2_address_reg[9]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>, <A HREF="#ZC1_W_alu_result[9]">ZC1_W_alu_result[9]</A>,  ,  , VCC);


<P> --UB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[27]~9 at MLABCELL_X15_Y5_N24
<P><A NAME="UB2L53">UB2L53</A> = ( <A HREF="#UB2_address_reg[9]">UB2_address_reg[9]</A> & ( (<A HREF="#ZC1_W_alu_result[9]">ZC1_W_alu_result[9]</A>) # (<A HREF="#UB2_use_reg">UB2_use_reg</A>) ) ) # ( !<A HREF="#UB2_address_reg[9]">UB2_address_reg[9]</A> & ( (!<A HREF="#UB2_use_reg">UB2_use_reg</A> & <A HREF="#ZC1_W_alu_result[9]">ZC1_W_alu_result[9]</A>) ) );


<P> --UB2_address_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[10] at FF_X15_Y5_N50
<P> --register power-up is low

<P><A NAME="UB2_address_reg[10]">UB2_address_reg[10]</A> = DFFEAS(<A HREF="#UB2L16">UB2L16</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#UB2L30">UB2L30</A>,  ,  ,  ,  );


<P> --UB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|out_data[28]~10 at MLABCELL_X15_Y5_N18
<P><A NAME="UB2L54">UB2L54</A> = ( <A HREF="#UB2_address_reg[10]">UB2_address_reg[10]</A> & ( (<A HREF="#ZC1_W_alu_result[10]">ZC1_W_alu_result[10]</A>) # (<A HREF="#UB2_use_reg">UB2_use_reg</A>) ) ) # ( !<A HREF="#UB2_address_reg[10]">UB2_address_reg[10]</A> & ( (!<A HREF="#UB2_use_reg">UB2_use_reg</A> & <A HREF="#ZC1_W_alu_result[10]">ZC1_W_alu_result[10]</A>) ) );


<P> --ZC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at LABCELL_X18_Y5_N18
<P><A NAME="ZC1L354">ZC1L354</A> = ( !<A HREF="#ZC1L596">ZC1L596</A> & ( (!<A HREF="#ZC1L597">ZC1L597</A> & ((!<A HREF="#ZC1L594">ZC1L594</A>) # ((!<A HREF="#ZC1L613">ZC1L613</A> & !<A HREF="#ZC1L611">ZC1L611</A>)))) ) );


<P> --ZC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at LABCELL_X18_Y5_N0
<P><A NAME="ZC1L355">ZC1L355</A> = ( <A HREF="#ZC1_R_valid">ZC1_R_valid</A> & ( ((!<A HREF="#ZC1L354">ZC1L354</A>) # (<A HREF="#ZC1L608">ZC1L608</A>)) # (<A HREF="#ZC1L602">ZC1L602</A>) ) );


<P> --LC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6 at LABCELL_X16_Y8_N15
<P><A NAME="LC1L39">LC1L39</A> = (!<A HREF="#LC1L34">LC1L34</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[26]">VB4_av_readdata_pre[26]</A>)));


<P> --LC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7 at LABCELL_X16_Y7_N54
<P><A NAME="LC1L40">LC1L40</A> = ( <A HREF="#U1_avalon_readdata[10]">U1_avalon_readdata[10]</A> & ( <A HREF="#ZB3L1">ZB3L1</A> & ( (!<A HREF="#LC1L39">LC1L39</A>) # ((<A HREF="#LC1L33">LC1L33</A>) # (<A HREF="#FE1_q_a[26]">FE1_q_a[26]</A>)) ) ) ) # ( !<A HREF="#U1_avalon_readdata[10]">U1_avalon_readdata[10]</A> & ( <A HREF="#ZB3L1">ZB3L1</A> & ( (!<A HREF="#LC1L39">LC1L39</A>) # (<A HREF="#FE1_q_a[26]">FE1_q_a[26]</A>) ) ) ) # ( <A HREF="#U1_avalon_readdata[10]">U1_avalon_readdata[10]</A> & ( !<A HREF="#ZB3L1">ZB3L1</A> & ( (!<A HREF="#LC1L39">LC1L39</A>) # (<A HREF="#LC1L33">LC1L33</A>) ) ) ) # ( !<A HREF="#U1_avalon_readdata[10]">U1_avalon_readdata[10]</A> & ( !<A HREF="#ZB3L1">ZB3L1</A> & ( !<A HREF="#LC1L39">LC1L39</A> ) ) );


<P> --ZC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~18 at LABCELL_X24_Y6_N15
<P><A NAME="ZC1L339">ZC1L339</A> = ( <A HREF="#ZC1_E_shift_rot_result[26]">ZC1_E_shift_rot_result[26]</A> & ( <A HREF="#ZC1L150">ZC1L150</A> & ( ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) # (<A HREF="#ZC1L382">ZC1L382</A>)) # (<A HREF="#ZC1L729Q">ZC1L729Q</A>) ) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[26]">ZC1_E_shift_rot_result[26]</A> & ( <A HREF="#ZC1L150">ZC1L150</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) # (<A HREF="#ZC1L382">ZC1L382</A>))) ) ) ) # ( <A HREF="#ZC1_E_shift_rot_result[26]">ZC1_E_shift_rot_result[26]</A> & ( !<A HREF="#ZC1L150">ZC1L150</A> & ( ((<A HREF="#ZC1L382">ZC1L382</A> & <A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>)) # (<A HREF="#ZC1L729Q">ZC1L729Q</A>) ) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[26]">ZC1_E_shift_rot_result[26]</A> & ( !<A HREF="#ZC1L150">ZC1L150</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & (<A HREF="#ZC1L382">ZC1L382</A> & <A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>)) ) ) );


<P> --ZC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~19 at LABCELL_X24_Y6_N18
<P><A NAME="ZC1L338">ZC1L338</A> = ( <A HREF="#ZC1L154">ZC1L154</A> & ( <A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & (<A HREF="#ZC1L381">ZC1L381</A>)) # (<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((<A HREF="#ZC1L442Q">ZC1L442Q</A>))) ) ) ) # ( !<A HREF="#ZC1L154">ZC1L154</A> & ( <A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & (<A HREF="#ZC1L381">ZC1L381</A>)) # (<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((<A HREF="#ZC1L442Q">ZC1L442Q</A>))) ) ) ) # ( <A HREF="#ZC1L154">ZC1L154</A> & ( !<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A>) # (<A HREF="#ZC1L442Q">ZC1L442Q</A>) ) ) ) # ( !<A HREF="#ZC1L154">ZC1L154</A> & ( !<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (<A HREF="#ZC1L729Q">ZC1L729Q</A> & <A HREF="#ZC1L442Q">ZC1L442Q</A>) ) ) );


<P> --ZC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~20 at LABCELL_X24_Y6_N0
<P><A NAME="ZC1L337">ZC1L337</A> = ( <A HREF="#ZC1L380">ZC1L380</A> & ( <A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A>) # (<A HREF="#ZC1_E_shift_rot_result[24]">ZC1_E_shift_rot_result[24]</A>) ) ) ) # ( !<A HREF="#ZC1L380">ZC1L380</A> & ( <A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (<A HREF="#ZC1_E_shift_rot_result[24]">ZC1_E_shift_rot_result[24]</A> & <A HREF="#ZC1L729Q">ZC1L729Q</A>) ) ) ) # ( <A HREF="#ZC1L380">ZC1L380</A> & ( !<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((<A HREF="#ZC1L158">ZC1L158</A>))) # (<A HREF="#ZC1L729Q">ZC1L729Q</A> & (<A HREF="#ZC1_E_shift_rot_result[24]">ZC1_E_shift_rot_result[24]</A>)) ) ) ) # ( !<A HREF="#ZC1L380">ZC1L380</A> & ( !<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((<A HREF="#ZC1L158">ZC1L158</A>))) # (<A HREF="#ZC1L729Q">ZC1L729Q</A> & (<A HREF="#ZC1_E_shift_rot_result[24]">ZC1_E_shift_rot_result[24]</A>)) ) ) );


<P> --ZC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~21 at LABCELL_X24_Y6_N33
<P><A NAME="ZC1L336">ZC1L336</A> = ( <A HREF="#ZC1L162">ZC1L162</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) # ((<A HREF="#ZC1L379">ZC1L379</A>)))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (((<A HREF="#ZC1_E_shift_rot_result[23]">ZC1_E_shift_rot_result[23]</A>)))) ) ) # ( !<A HREF="#ZC1L162">ZC1L162</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ((<A HREF="#ZC1L379">ZC1L379</A>)))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (((<A HREF="#ZC1_E_shift_rot_result[23]">ZC1_E_shift_rot_result[23]</A>)))) ) );


<P> --LC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8 at LABCELL_X16_Y7_N36
<P><A NAME="LC1L41">LC1L41</A> = ( <A HREF="#ZB2L1">ZB2L1</A> & ( <A HREF="#ZB3L1">ZB3L1</A> & ( (((<A HREF="#LC1L33">LC1L33</A> & <A HREF="#U1_avalon_readdata[15]">U1_avalon_readdata[15]</A>)) # (<A HREF="#VB4_av_readdata_pre[31]">VB4_av_readdata_pre[31]</A>)) # (<A HREF="#FE1_q_a[31]">FE1_q_a[31]</A>) ) ) ) # ( !<A HREF="#ZB2L1">ZB2L1</A> & ( <A HREF="#ZB3L1">ZB3L1</A> & ( ((<A HREF="#LC1L33">LC1L33</A> & <A HREF="#U1_avalon_readdata[15]">U1_avalon_readdata[15]</A>)) # (<A HREF="#FE1_q_a[31]">FE1_q_a[31]</A>) ) ) ) # ( <A HREF="#ZB2L1">ZB2L1</A> & ( !<A HREF="#ZB3L1">ZB3L1</A> & ( ((<A HREF="#LC1L33">LC1L33</A> & <A HREF="#U1_avalon_readdata[15]">U1_avalon_readdata[15]</A>)) # (<A HREF="#VB4_av_readdata_pre[31]">VB4_av_readdata_pre[31]</A>) ) ) ) # ( !<A HREF="#ZB2L1">ZB2L1</A> & ( !<A HREF="#ZB3L1">ZB3L1</A> & ( (<A HREF="#LC1L33">LC1L33</A> & <A HREF="#U1_avalon_readdata[15]">U1_avalon_readdata[15]</A>) ) ) );


<P> --ZC1L344 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~22 at LABCELL_X24_Y6_N39
<P><A NAME="ZC1L344">ZC1L344</A> = ( <A HREF="#ZC1L451Q">ZC1L451Q</A> & ( <A HREF="#ZC1L138">ZC1L138</A> & ( ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) # (<A HREF="#ZC1L387">ZC1L387</A>)) # (<A HREF="#ZC1L729Q">ZC1L729Q</A>) ) ) ) # ( !<A HREF="#ZC1L451Q">ZC1L451Q</A> & ( <A HREF="#ZC1L138">ZC1L138</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) # (<A HREF="#ZC1L387">ZC1L387</A>))) ) ) ) # ( <A HREF="#ZC1L451Q">ZC1L451Q</A> & ( !<A HREF="#ZC1L138">ZC1L138</A> & ( ((<A HREF="#ZC1L387">ZC1L387</A> & <A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>)) # (<A HREF="#ZC1L729Q">ZC1L729Q</A>) ) ) ) # ( !<A HREF="#ZC1L451Q">ZC1L451Q</A> & ( !<A HREF="#ZC1L138">ZC1L138</A> & ( (!<A HREF="#ZC1L729Q">ZC1L729Q</A> & (<A HREF="#ZC1L387">ZC1L387</A> & <A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>)) ) ) );


<P> --LC1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9 at LABCELL_X16_Y8_N54
<P><A NAME="LC1L42">LC1L42</A> = (!<A HREF="#LC1L34">LC1L34</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[30]">VB4_av_readdata_pre[30]</A>)));


<P> --LC1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10 at LABCELL_X16_Y7_N30
<P><A NAME="LC1L43">LC1L43</A> = ( <A HREF="#LC1L33">LC1L33</A> & ( ((!<A HREF="#LC1L42">LC1L42</A>) # ((<A HREF="#ZB3L1">ZB3L1</A> & <A HREF="#FE1_q_a[30]">FE1_q_a[30]</A>))) # (<A HREF="#U1L68Q">U1L68Q</A>) ) ) # ( !<A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#LC1L42">LC1L42</A>) # ((<A HREF="#ZB3L1">ZB3L1</A> & <A HREF="#FE1_q_a[30]">FE1_q_a[30]</A>)) ) );


<P> --ZC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~23 at LABCELL_X24_Y6_N42
<P><A NAME="ZC1L343">ZC1L343</A> = ( <A HREF="#ZC1L142">ZC1L142</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) # ((<A HREF="#ZC1L386">ZC1L386</A>)))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (((<A HREF="#ZC1_E_shift_rot_result[30]">ZC1_E_shift_rot_result[30]</A>)))) ) ) # ( !<A HREF="#ZC1L142">ZC1L142</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L386">ZC1L386</A>))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (((<A HREF="#ZC1_E_shift_rot_result[30]">ZC1_E_shift_rot_result[30]</A>)))) ) );


<P> --LC1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11 at LABCELL_X16_Y8_N24
<P><A NAME="LC1L44">LC1L44</A> = (!<A HREF="#LC1L34">LC1L34</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[29]">VB4_av_readdata_pre[29]</A>)));


<P> --LC1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12 at LABCELL_X16_Y7_N0
<P><A NAME="LC1L45">LC1L45</A> = ( <A HREF="#U1_avalon_readdata[13]">U1_avalon_readdata[13]</A> & ( <A HREF="#LC1L33">LC1L33</A> ) ) # ( !<A HREF="#U1_avalon_readdata[13]">U1_avalon_readdata[13]</A> & ( <A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#LC1L44">LC1L44</A>) # ((<A HREF="#ZB3L1">ZB3L1</A> & <A HREF="#FE1_q_a[29]">FE1_q_a[29]</A>)) ) ) ) # ( <A HREF="#U1_avalon_readdata[13]">U1_avalon_readdata[13]</A> & ( !<A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#LC1L44">LC1L44</A>) # ((<A HREF="#ZB3L1">ZB3L1</A> & <A HREF="#FE1_q_a[29]">FE1_q_a[29]</A>)) ) ) ) # ( !<A HREF="#U1_avalon_readdata[13]">U1_avalon_readdata[13]</A> & ( !<A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#LC1L44">LC1L44</A>) # ((<A HREF="#ZB3L1">ZB3L1</A> & <A HREF="#FE1_q_a[29]">FE1_q_a[29]</A>)) ) ) );


<P> --ZC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~24 at LABCELL_X24_Y6_N27
<P><A NAME="ZC1L342">ZC1L342</A> = ( <A HREF="#ZC1L146">ZC1L146</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) # ((<A HREF="#ZC1L385">ZC1L385</A>)))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (((<A HREF="#ZC1_E_shift_rot_result[29]">ZC1_E_shift_rot_result[29]</A>)))) ) ) # ( !<A HREF="#ZC1L146">ZC1L146</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L385">ZC1L385</A>))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (((<A HREF="#ZC1_E_shift_rot_result[29]">ZC1_E_shift_rot_result[29]</A>)))) ) );


<P> --LC1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13 at LABCELL_X16_Y7_N18
<P><A NAME="LC1L46">LC1L46</A> = ( <A HREF="#ZB2L1">ZB2L1</A> & ( <A HREF="#VB4_av_readdata_pre[28]">VB4_av_readdata_pre[28]</A> ) ) # ( !<A HREF="#ZB2L1">ZB2L1</A> & ( <A HREF="#VB4_av_readdata_pre[28]">VB4_av_readdata_pre[28]</A> & ( (!<A HREF="#ZB3L1">ZB3L1</A> & (<A HREF="#U1_avalon_readdata[12]">U1_avalon_readdata[12]</A> & (<A HREF="#LC1L33">LC1L33</A>))) # (<A HREF="#ZB3L1">ZB3L1</A> & (((<A HREF="#U1_avalon_readdata[12]">U1_avalon_readdata[12]</A> & <A HREF="#LC1L33">LC1L33</A>)) # (<A HREF="#FE1_q_a[28]">FE1_q_a[28]</A>))) ) ) ) # ( <A HREF="#ZB2L1">ZB2L1</A> & ( !<A HREF="#VB4_av_readdata_pre[28]">VB4_av_readdata_pre[28]</A> & ( (!<A HREF="#ZB3L1">ZB3L1</A> & (<A HREF="#U1_avalon_readdata[12]">U1_avalon_readdata[12]</A> & (<A HREF="#LC1L33">LC1L33</A>))) # (<A HREF="#ZB3L1">ZB3L1</A> & (((<A HREF="#U1_avalon_readdata[12]">U1_avalon_readdata[12]</A> & <A HREF="#LC1L33">LC1L33</A>)) # (<A HREF="#FE1_q_a[28]">FE1_q_a[28]</A>))) ) ) ) # ( !<A HREF="#ZB2L1">ZB2L1</A> & ( !<A HREF="#VB4_av_readdata_pre[28]">VB4_av_readdata_pre[28]</A> & ( (!<A HREF="#ZB3L1">ZB3L1</A> & (<A HREF="#U1_avalon_readdata[12]">U1_avalon_readdata[12]</A> & (<A HREF="#LC1L33">LC1L33</A>))) # (<A HREF="#ZB3L1">ZB3L1</A> & (((<A HREF="#U1_avalon_readdata[12]">U1_avalon_readdata[12]</A> & <A HREF="#LC1L33">LC1L33</A>)) # (<A HREF="#FE1_q_a[28]">FE1_q_a[28]</A>))) ) ) );


<P> --ZC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~25 at LABCELL_X24_Y6_N45
<P><A NAME="ZC1L341">ZC1L341</A> = ( <A HREF="#ZC1L166">ZC1L166</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) # ((<A HREF="#ZC1L384">ZC1L384</A>)))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (((<A HREF="#ZC1_E_shift_rot_result[28]">ZC1_E_shift_rot_result[28]</A>)))) ) ) # ( !<A HREF="#ZC1L166">ZC1L166</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L384">ZC1L384</A>))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (((<A HREF="#ZC1_E_shift_rot_result[28]">ZC1_E_shift_rot_result[28]</A>)))) ) );


<P> --ZC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~26 at LABCELL_X23_Y6_N33
<P><A NAME="ZC1L333">ZC1L333</A> = ( <A HREF="#ZC1_E_shift_rot_result[20]">ZC1_E_shift_rot_result[20]</A> & ( ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ((<A HREF="#ZC1L170">ZC1L170</A>))) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L376">ZC1L376</A>))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[20]">ZC1_E_shift_rot_result[20]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ((<A HREF="#ZC1L170">ZC1L170</A>))) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L376">ZC1L376</A>)))) ) );


<P> --ZC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~27 at LABCELL_X23_Y6_N30
<P><A NAME="ZC1L332">ZC1L332</A> = ( <A HREF="#ZC1_E_shift_rot_result[19]">ZC1_E_shift_rot_result[19]</A> & ( ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ((<A HREF="#ZC1L174">ZC1L174</A>))) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L375">ZC1L375</A>))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[19]">ZC1_E_shift_rot_result[19]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ((<A HREF="#ZC1L174">ZC1L174</A>))) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L375">ZC1L375</A>)))) ) );


<P> --ZC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~28 at LABCELL_X23_Y6_N45
<P><A NAME="ZC1L331">ZC1L331</A> = ( <A HREF="#ZC1L178">ZC1L178</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) # ((<A HREF="#ZC1L374">ZC1L374</A>)))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (((<A HREF="#ZC1_E_shift_rot_result[18]">ZC1_E_shift_rot_result[18]</A>)))) ) ) # ( !<A HREF="#ZC1L178">ZC1L178</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L374">ZC1L374</A>))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (((<A HREF="#ZC1_E_shift_rot_result[18]">ZC1_E_shift_rot_result[18]</A>)))) ) );


<P> --ZC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~29 at LABCELL_X24_Y6_N30
<P><A NAME="ZC1L330">ZC1L330</A> = ( <A HREF="#ZC1L373">ZC1L373</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (((<A HREF="#ZC1L182">ZC1L182</A>)) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (((<A HREF="#ZC1L432Q">ZC1L432Q</A>)))) ) ) # ( !<A HREF="#ZC1L373">ZC1L373</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L182">ZC1L182</A>))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (((<A HREF="#ZC1L432Q">ZC1L432Q</A>)))) ) );


<P> --LC1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14 at LABCELL_X12_Y8_N42
<P><A NAME="LC1L47">LC1L47</A> = ( <A HREF="#FE1_q_a[27]">FE1_q_a[27]</A> & ( <A HREF="#LC1L33">LC1L33</A> & ( (((<A HREF="#ZB2L1">ZB2L1</A> & <A HREF="#VB4_av_readdata_pre[27]">VB4_av_readdata_pre[27]</A>)) # (<A HREF="#ZB3L1">ZB3L1</A>)) # (<A HREF="#U1_avalon_readdata[11]">U1_avalon_readdata[11]</A>) ) ) ) # ( !<A HREF="#FE1_q_a[27]">FE1_q_a[27]</A> & ( <A HREF="#LC1L33">LC1L33</A> & ( ((<A HREF="#ZB2L1">ZB2L1</A> & <A HREF="#VB4_av_readdata_pre[27]">VB4_av_readdata_pre[27]</A>)) # (<A HREF="#U1_avalon_readdata[11]">U1_avalon_readdata[11]</A>) ) ) ) # ( <A HREF="#FE1_q_a[27]">FE1_q_a[27]</A> & ( !<A HREF="#LC1L33">LC1L33</A> & ( ((<A HREF="#ZB2L1">ZB2L1</A> & <A HREF="#VB4_av_readdata_pre[27]">VB4_av_readdata_pre[27]</A>)) # (<A HREF="#ZB3L1">ZB3L1</A>) ) ) ) # ( !<A HREF="#FE1_q_a[27]">FE1_q_a[27]</A> & ( !<A HREF="#LC1L33">LC1L33</A> & ( (<A HREF="#ZB2L1">ZB2L1</A> & <A HREF="#VB4_av_readdata_pre[27]">VB4_av_readdata_pre[27]</A>) ) ) );


<P> --ZC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~30 at LABCELL_X23_Y6_N24
<P><A NAME="ZC1L340">ZC1L340</A> = ( <A HREF="#ZC1_E_shift_rot_result[27]">ZC1_E_shift_rot_result[27]</A> & ( ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L186">ZC1L186</A>)) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ((<A HREF="#ZC1L383">ZC1L383</A>)))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[27]">ZC1_E_shift_rot_result[27]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & ((!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L186">ZC1L186</A>)) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & ((<A HREF="#ZC1L383">ZC1L383</A>))))) ) );


<P> --ZC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~31 at LABCELL_X23_Y6_N27
<P><A NAME="ZC1L335">ZC1L335</A> = ( <A HREF="#ZC1L378">ZC1L378</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (((<A HREF="#ZC1L190">ZC1L190</A>)) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (((<A HREF="#ZC1_E_shift_rot_result[22]">ZC1_E_shift_rot_result[22]</A>)))) ) ) # ( !<A HREF="#ZC1L378">ZC1L378</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & (<A HREF="#ZC1L190">ZC1L190</A>))) # (<A HREF="#ZC1_R_ctrl_shift_rot">ZC1_R_ctrl_shift_rot</A> & (((<A HREF="#ZC1_E_shift_rot_result[22]">ZC1_E_shift_rot_result[22]</A>)))) ) );


<P> --ZC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~32 at LABCELL_X23_Y6_N57
<P><A NAME="ZC1L334">ZC1L334</A> = ( <A HREF="#ZC1L377">ZC1L377</A> & ( <A HREF="#ZC1L729Q">ZC1L729Q</A> & ( <A HREF="#ZC1_E_shift_rot_result[21]">ZC1_E_shift_rot_result[21]</A> ) ) ) # ( !<A HREF="#ZC1L377">ZC1L377</A> & ( <A HREF="#ZC1L729Q">ZC1L729Q</A> & ( <A HREF="#ZC1_E_shift_rot_result[21]">ZC1_E_shift_rot_result[21]</A> ) ) ) # ( <A HREF="#ZC1L377">ZC1L377</A> & ( !<A HREF="#ZC1L729Q">ZC1L729Q</A> & ( (<A HREF="#ZC1L194">ZC1L194</A>) # (<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A>) ) ) ) # ( !<A HREF="#ZC1L377">ZC1L377</A> & ( !<A HREF="#ZC1L729Q">ZC1L729Q</A> & ( (!<A HREF="#ZC1_R_ctrl_logic">ZC1_R_ctrl_logic</A> & <A HREF="#ZC1L194">ZC1L194</A>) ) ) );


<P> --ZC1L482 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~21 at MLABCELL_X25_Y6_N42
<P><A NAME="ZC1L482">ZC1L482</A> = (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZC1_E_shift_rot_result[29]">ZC1_E_shift_rot_result[29]</A>))) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZC1_E_shift_rot_result[31]">ZC1_E_shift_rot_result[31]</A>));


<P> --CD1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X11_Y5_N52
<P> --register power-up is low

<P><A NAME="CD1_writedata[22]">CD1_writedata[22]</A> = DFFEAS(<A HREF="#BC1L28">BC1L28</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5 at LABCELL_X4_Y5_N9
<P><A NAME="TD1L182">TD1L182</A> = ( <A HREF="#CD1_writedata[22]">CD1_writedata[22]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#TD1_MonDReg[22]">TD1_MonDReg[22]</A>) ) ) # ( !<A HREF="#CD1_writedata[22]">CD1_writedata[22]</A> & ( (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & <A HREF="#TD1_MonDReg[22]">TD1_MonDReg[22]</A>) ) );


<P> --CD1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X11_Y9_N25
<P> --register power-up is low

<P><A NAME="CD1_byteenable[2]">CD1_byteenable[2]</A> = DFFEAS(<A HREF="#BC1_src_data[34]">BC1_src_data[34]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 at MLABCELL_X6_Y7_N15
<P><A NAME="TD1L157">TD1L157</A> = ( <A HREF="#CD1_byteenable[2]">CD1_byteenable[2]</A> ) # ( !<A HREF="#CD1_byteenable[2]">CD1_byteenable[2]</A> & ( <A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> ) );


<P> --CD1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X11_Y5_N10
<P> --register power-up is low

<P><A NAME="CD1_writedata[23]">CD1_writedata[23]</A> = DFFEAS(<A HREF="#BC1L29">BC1L29</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6 at MLABCELL_X6_Y5_N24
<P><A NAME="TD1L183">TD1L183</A> = (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & (<A HREF="#CD1_writedata[23]">CD1_writedata[23]</A>)) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & ((<A HREF="#TD1_MonDReg[23]">TD1_MonDReg[23]</A>)));


<P> --CD1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X6_Y7_N23
<P> --register power-up is low

<P><A NAME="CD1_writedata[24]">CD1_writedata[24]</A> = DFFEAS(<A HREF="#BC1L30">BC1L30</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L184 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7 at MLABCELL_X6_Y7_N24
<P><A NAME="TD1L184">TD1L184</A> = (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & (<A HREF="#CD1_writedata[24]">CD1_writedata[24]</A>)) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & ((<A HREF="#TD1_MonDReg[24]">TD1_MonDReg[24]</A>)));


<P> --CD1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X11_Y9_N44
<P> --register power-up is low

<P><A NAME="CD1_byteenable[3]">CD1_byteenable[3]</A> = DFFEAS(<A HREF="#BC1_src_data[35]">BC1_src_data[35]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 at LABCELL_X11_Y9_N45
<P><A NAME="TD1L158">TD1L158</A> = ( <A HREF="#CD1_byteenable[3]">CD1_byteenable[3]</A> ) # ( !<A HREF="#CD1_byteenable[3]">CD1_byteenable[3]</A> & ( <A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> ) );


<P> --CD1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X11_Y9_N2
<P> --register power-up is low

<P><A NAME="CD1_writedata[25]">CD1_writedata[25]</A> = DFFEAS(<A HREF="#BC1L31">BC1L31</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L185 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8 at LABCELL_X11_Y9_N6
<P><A NAME="TD1L185">TD1L185</A> = ( <A HREF="#TD1_MonDReg[25]">TD1_MonDReg[25]</A> & ( (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#CD1_writedata[25]">CD1_writedata[25]</A>) ) ) # ( !<A HREF="#TD1_MonDReg[25]">TD1_MonDReg[25]</A> & ( (<A HREF="#CD1_writedata[25]">CD1_writedata[25]</A> & !<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) );


<P> --CD1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X6_Y7_N5
<P> --register power-up is low

<P><A NAME="CD1_writedata[26]">CD1_writedata[26]</A> = DFFEAS(<A HREF="#BC1L32">BC1L32</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9 at MLABCELL_X6_Y7_N27
<P><A NAME="TD1L186">TD1L186</A> = (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & ((<A HREF="#CD1_writedata[26]">CD1_writedata[26]</A>))) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & (<A HREF="#TD1_MonDReg[26]">TD1_MonDReg[26]</A>));


<P> --GE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X10_Y4_N47
<P> --register power-up is low

<P><A NAME="GE1_altera_reset_synchronizer_int_chain[0]">GE1_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS(<A HREF="#GE1L3">GE1L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1L14">BB1L14</A>,  ,  ,  ,  ,  ,  );


<P> --LD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X11_Y4_N29
<P> --register power-up is low

<P><A NAME="LD1_resetrequest">LD1_resetrequest</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A>, <A HREF="#VD1_jdo[22]">VD1_jdo[22]</A>,  ,  , VCC);


<P> --BB1L14 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0 at LABCELL_X11_Y4_N27
<P><A NAME="BB1L14">BB1L14</A> = ( <A HREF="#LD1_resetrequest">LD1_resetrequest</A> & ( <A HREF="#A1L78">A1L78</A> ) ) # ( <A HREF="#LD1_resetrequest">LD1_resetrequest</A> & ( !<A HREF="#A1L78">A1L78</A> ) ) # ( !<A HREF="#LD1_resetrequest">LD1_resetrequest</A> & ( !<A HREF="#A1L78">A1L78</A> ) );


<P> --WD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at MLABCELL_X3_Y4_N21
<P><A NAME="WD1L74">WD1L74</A> = ( <A HREF="#JD1_break_readreg[17]">JD1_break_readreg[17]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#TD1_MonDReg[17]">TD1_MonDReg[17]</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[19]">WD1_sr[19]</A>)))) ) ) # ( !<A HREF="#JD1_break_readreg[17]">JD1_break_readreg[17]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#TD1_MonDReg[17]">TD1_MonDReg[17]</A>))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[19]">WD1_sr[19]</A>)))) ) );


<P> --VD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X2_Y4_N50
<P> --register power-up is low

<P><A NAME="VD1_jdo[16]">VD1_jdo[16]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[16]">WD1_sr[16]</A>,  ,  , VCC);


<P> --CD1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X7_Y7_N26
<P> --register power-up is low

<P><A NAME="CD1_writedata[11]">CD1_writedata[11]</A> = DFFEAS(<A HREF="#BC1L33">BC1L33</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~10 at MLABCELL_X6_Y7_N54
<P><A NAME="TD1L171">TD1L171</A> = ( <A HREF="#CD1_writedata[11]">CD1_writedata[11]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#TD1_MonDReg[11]">TD1_MonDReg[11]</A>) ) ) # ( !<A HREF="#CD1_writedata[11]">CD1_writedata[11]</A> & ( (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & <A HREF="#TD1_MonDReg[11]">TD1_MonDReg[11]</A>) ) );


<P> --CD1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X11_Y9_N5
<P> --register power-up is low

<P><A NAME="CD1_byteenable[1]">CD1_byteenable[1]</A> = DFFEAS(<A HREF="#BC1_src_data[33]">BC1_src_data[33]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 at LABCELL_X11_Y9_N12
<P><A NAME="TD1L156">TD1L156</A> = (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#CD1_byteenable[1]">CD1_byteenable[1]</A>);


<P> --TD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X8_Y5_N19
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[12]">TD1_MonDReg[12]</A> = DFFEAS(<A HREF="#TD1L77">TD1L77</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L76">TD1L76</A>,  ,  ,  ,  );


<P> --CD1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X6_Y7_N47
<P> --register power-up is low

<P><A NAME="CD1_writedata[12]">CD1_writedata[12]</A> = DFFEAS(<A HREF="#BC1L34">BC1L34</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L172 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~11 at MLABCELL_X6_Y7_N57
<P><A NAME="TD1L172">TD1L172</A> = ( <A HREF="#TD1_MonDReg[12]">TD1_MonDReg[12]</A> & ( (<A HREF="#CD1_writedata[12]">CD1_writedata[12]</A>) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#TD1_MonDReg[12]">TD1_MonDReg[12]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & <A HREF="#CD1_writedata[12]">CD1_writedata[12]</A>) ) );


<P> --CD1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X13_Y7_N49
<P> --register power-up is low

<P><A NAME="CD1_writedata[13]">CD1_writedata[13]</A> = DFFEAS(<A HREF="#BC1L35">BC1L35</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L173 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~12 at LABCELL_X2_Y5_N48
<P><A NAME="TD1L173">TD1L173</A> = ( <A HREF="#CD1_writedata[13]">CD1_writedata[13]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#TD1_MonDReg[13]">TD1_MonDReg[13]</A>) ) ) # ( !<A HREF="#CD1_writedata[13]">CD1_writedata[13]</A> & ( (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & <A HREF="#TD1_MonDReg[13]">TD1_MonDReg[13]</A>) ) );


<P> --CD1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X6_Y7_N53
<P> --register power-up is low

<P><A NAME="CD1_writedata[14]">CD1_writedata[14]</A> = DFFEAS(<A HREF="#BC1L36">BC1L36</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~13 at MLABCELL_X6_Y7_N48
<P><A NAME="TD1L174">TD1L174</A> = ( <A HREF="#TD1_MonDReg[14]">TD1_MonDReg[14]</A> & ( (<A HREF="#CD1_writedata[14]">CD1_writedata[14]</A>) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#TD1_MonDReg[14]">TD1_MonDReg[14]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & <A HREF="#CD1_writedata[14]">CD1_writedata[14]</A>) ) );


<P> --CD1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X11_Y5_N16
<P> --register power-up is low

<P><A NAME="CD1_writedata[15]">CD1_writedata[15]</A> = DFFEAS(<A HREF="#BC1L37">BC1L37</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~14 at MLABCELL_X8_Y5_N54
<P><A NAME="TD1L175">TD1L175</A> = ( <A HREF="#TD1_MonDReg[15]">TD1_MonDReg[15]</A> & ( (<A HREF="#CD1_writedata[15]">CD1_writedata[15]</A>) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#TD1_MonDReg[15]">TD1_MonDReg[15]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & <A HREF="#CD1_writedata[15]">CD1_writedata[15]</A>) ) );


<P> --CD1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X9_Y5_N55
<P> --register power-up is low

<P><A NAME="CD1_writedata[16]">CD1_writedata[16]</A> = DFFEAS(<A HREF="#BC1L38">BC1L38</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L176 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15 at MLABCELL_X6_Y7_N6
<P><A NAME="TD1L176">TD1L176</A> = ( <A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & ( <A HREF="#TD1_MonDReg[16]">TD1_MonDReg[16]</A> ) ) # ( !<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & ( <A HREF="#CD1_writedata[16]">CD1_writedata[16]</A> ) );


<P> --TD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X8_Y5_N1
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[5]">TD1_MonDReg[5]</A> = DFFEAS(<A HREF="#TD1L130">TD1L130</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>,  ,  ,  ,  );


<P> --CD1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X13_Y6_N22
<P> --register power-up is low

<P><A NAME="CD1_writedata[5]">CD1_writedata[5]</A> = DFFEAS(<A HREF="#BC1L39">BC1L39</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L165 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16 at MLABCELL_X8_Y5_N57
<P><A NAME="TD1L165">TD1L165</A> = (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & (<A HREF="#CD1_writedata[5]">CD1_writedata[5]</A>)) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & ((<A HREF="#TD1L60Q">TD1L60Q</A>)));


<P> --TD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X8_Y5_N37
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[8]">TD1_MonDReg[8]</A> = DFFEAS(<A HREF="#TD1L66">TD1L66</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L76">TD1L76</A>,  ,  ,  ,  );


<P> --CD1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X8_Y5_N44
<P> --register power-up is low

<P><A NAME="CD1_writedata[8]">CD1_writedata[8]</A> = DFFEAS(<A HREF="#BC1L40">BC1L40</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L168 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~17 at MLABCELL_X8_Y5_N45
<P><A NAME="TD1L168">TD1L168</A> = ( <A HREF="#CD1_writedata[8]">CD1_writedata[8]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#TD1_MonDReg[8]">TD1_MonDReg[8]</A>) ) ) # ( !<A HREF="#CD1_writedata[8]">CD1_writedata[8]</A> & ( (<A HREF="#TD1_MonDReg[8]">TD1_MonDReg[8]</A> & <A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) );


<P> --ZC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4 at MLABCELL_X21_Y8_N12
<P><A NAME="ZC1L583">ZC1L583</A> = ( <A HREF="#FD2_q_b[11]">FD2_q_b[11]</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & (((<A HREF="#FD2_q_b[3]">FD2_q_b[3]</A>)))) # (<A HREF="#ZC1L238">ZC1L238</A> & (((<A HREF="#FD2_q_b[27]">FD2_q_b[27]</A>)) # (<A HREF="#ZC1L240">ZC1L240</A>))) ) ) # ( !<A HREF="#FD2_q_b[11]">FD2_q_b[11]</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & (((<A HREF="#FD2_q_b[3]">FD2_q_b[3]</A>)))) # (<A HREF="#ZC1L238">ZC1L238</A> & (!<A HREF="#ZC1L240">ZC1L240</A> & ((<A HREF="#FD2_q_b[27]">FD2_q_b[27]</A>)))) ) );


<P> --ZC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5 at MLABCELL_X21_Y8_N6
<P><A NAME="ZC1L584">ZC1L584</A> = ( <A HREF="#FD2_q_b[12]">FD2_q_b[12]</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & (<A HREF="#FD2_q_b[4]">FD2_q_b[4]</A>)) # (<A HREF="#ZC1L238">ZC1L238</A> & (((<A HREF="#FD2_q_b[28]">FD2_q_b[28]</A>) # (<A HREF="#ZC1L240">ZC1L240</A>)))) ) ) # ( !<A HREF="#FD2_q_b[12]">FD2_q_b[12]</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & (<A HREF="#FD2_q_b[4]">FD2_q_b[4]</A>)) # (<A HREF="#ZC1L238">ZC1L238</A> & (((!<A HREF="#ZC1L240">ZC1L240</A> & <A HREF="#FD2_q_b[28]">FD2_q_b[28]</A>)))) ) );


<P> --ZC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6 at MLABCELL_X21_Y8_N0
<P><A NAME="ZC1L585">ZC1L585</A> = ( <A HREF="#FD2_q_b[13]">FD2_q_b[13]</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & (<A HREF="#FD2_q_b[5]">FD2_q_b[5]</A>)) # (<A HREF="#ZC1L238">ZC1L238</A> & (((<A HREF="#ZC1L240">ZC1L240</A>) # (<A HREF="#FD2_q_b[29]">FD2_q_b[29]</A>)))) ) ) # ( !<A HREF="#FD2_q_b[13]">FD2_q_b[13]</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & (<A HREF="#FD2_q_b[5]">FD2_q_b[5]</A>)) # (<A HREF="#ZC1L238">ZC1L238</A> & (((<A HREF="#FD2_q_b[29]">FD2_q_b[29]</A> & !<A HREF="#ZC1L240">ZC1L240</A>)))) ) );


<P> --ZC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7 at MLABCELL_X21_Y8_N54
<P><A NAME="ZC1L586">ZC1L586</A> = ( <A HREF="#FD2_q_b[14]">FD2_q_b[14]</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & (((<A HREF="#FD2_q_b[6]">FD2_q_b[6]</A>)))) # (<A HREF="#ZC1L238">ZC1L238</A> & (((<A HREF="#FD2_q_b[30]">FD2_q_b[30]</A>)) # (<A HREF="#ZC1L240">ZC1L240</A>))) ) ) # ( !<A HREF="#FD2_q_b[14]">FD2_q_b[14]</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & (((<A HREF="#FD2_q_b[6]">FD2_q_b[6]</A>)))) # (<A HREF="#ZC1L238">ZC1L238</A> & (!<A HREF="#ZC1L240">ZC1L240</A> & ((<A HREF="#FD2_q_b[30]">FD2_q_b[30]</A>)))) ) );


<P> --ZC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8 at MLABCELL_X21_Y8_N36
<P><A NAME="ZC1L587">ZC1L587</A> = ( <A HREF="#FD2_q_b[15]">FD2_q_b[15]</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & (<A HREF="#FD2_q_b[7]">FD2_q_b[7]</A>)) # (<A HREF="#ZC1L238">ZC1L238</A> & (((<A HREF="#FD2_q_b[31]">FD2_q_b[31]</A>) # (<A HREF="#ZC1L240">ZC1L240</A>)))) ) ) # ( !<A HREF="#FD2_q_b[15]">FD2_q_b[15]</A> & ( (!<A HREF="#ZC1L238">ZC1L238</A> & (<A HREF="#FD2_q_b[7]">FD2_q_b[7]</A>)) # (<A HREF="#ZC1L238">ZC1L238</A> & (((!<A HREF="#ZC1L240">ZC1L240</A> & <A HREF="#FD2_q_b[31]">FD2_q_b[31]</A>)))) ) );


<P> --CD1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X11_Y9_N34
<P> --register power-up is low

<P><A NAME="CD1_writedata[10]">CD1_writedata[10]</A> = DFFEAS(<A HREF="#BC1L41">BC1L41</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18 at LABCELL_X1_Y5_N21
<P><A NAME="TD1L170">TD1L170</A> = ( <A HREF="#CD1_writedata[10]">CD1_writedata[10]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#TD1_MonDReg[10]">TD1_MonDReg[10]</A>) ) ) # ( !<A HREF="#CD1_writedata[10]">CD1_writedata[10]</A> & ( (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & <A HREF="#TD1_MonDReg[10]">TD1_MonDReg[10]</A>) ) );


<P> --W1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at LABCELL_X12_Y8_N54
<P><A NAME="W1L62">W1L62</A> = ( <A HREF="#W1L77">W1L77</A> & ( (((!<A HREF="#ZC1_d_writedata[10]">ZC1_d_writedata[10]</A> & <A HREF="#W1_ac">W1_ac</A>)) # (<A HREF="#DB1L56Q">DB1L56Q</A>)) # (<A HREF="#DB1L58Q">DB1L58Q</A>) ) ) # ( !<A HREF="#W1L77">W1L77</A> & ( ((<A HREF="#W1_ac">W1_ac</A>) # (<A HREF="#DB1L56Q">DB1L56Q</A>)) # (<A HREF="#DB1L58Q">DB1L58Q</A>) ) );


<P> --TD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X8_Y5_N31
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[18]">TD1_MonDReg[18]</A> = DFFEAS(<A HREF="#TD1L126">TD1L126</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>,  ,  ,  ,  );


<P> --CD1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X11_Y5_N23
<P> --register power-up is low

<P><A NAME="CD1_writedata[18]">CD1_writedata[18]</A> = DFFEAS(<A HREF="#BC1L42">BC1L42</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~19 at LABCELL_X11_Y5_N18
<P><A NAME="TD1L178">TD1L178</A> = (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & (<A HREF="#CD1_writedata[18]">CD1_writedata[18]</A>)) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & ((<A HREF="#TD1_MonDReg[18]">TD1_MonDReg[18]</A>)));


<P> --CD1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X11_Y6_N43
<P> --register power-up is low

<P><A NAME="CD1_writedata[9]">CD1_writedata[9]</A> = DFFEAS(<A HREF="#BC1L43">BC1L43</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L169 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~20 at MLABCELL_X6_Y6_N39
<P><A NAME="TD1L169">TD1L169</A> = ( <A HREF="#TD1L68Q">TD1L68Q</A> & ( <A HREF="#CD1_writedata[9]">CD1_writedata[9]</A> ) ) # ( !<A HREF="#TD1L68Q">TD1L68Q</A> & ( <A HREF="#CD1_writedata[9]">CD1_writedata[9]</A> & ( !<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> ) ) ) # ( <A HREF="#TD1L68Q">TD1L68Q</A> & ( !<A HREF="#CD1_writedata[9]">CD1_writedata[9]</A> & ( <A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> ) ) );


<P> --CD1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X6_Y5_N11
<P> --register power-up is low

<P><A NAME="CD1_writedata[17]">CD1_writedata[17]</A> = DFFEAS(<A HREF="#BC1L44">BC1L44</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L177 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~21 at MLABCELL_X6_Y5_N6
<P><A NAME="TD1L177">TD1L177</A> = ( <A HREF="#CD1_writedata[17]">CD1_writedata[17]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#TD1_MonDReg[17]">TD1_MonDReg[17]</A>) ) ) # ( !<A HREF="#CD1_writedata[17]">CD1_writedata[17]</A> & ( (<A HREF="#TD1_MonDReg[17]">TD1_MonDReg[17]</A> & <A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) );


<P> --CD1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X12_Y7_N31
<P> --register power-up is low

<P><A NAME="CD1_writedata[19]">CD1_writedata[19]</A> = DFFEAS(<A HREF="#BC1L45">BC1L45</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~22 at LABCELL_X4_Y5_N27
<P><A NAME="TD1L179">TD1L179</A> = (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & (<A HREF="#CD1_writedata[19]">CD1_writedata[19]</A>)) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & ((<A HREF="#TD1_MonDReg[19]">TD1_MonDReg[19]</A>)));


<P> --W1L92 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at LABCELL_X9_Y8_N18
<P><A NAME="W1L92">W1L92</A> = ( <A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A> & ( <A HREF="#W1_woverflow">W1_woverflow</A> ) ) # ( !<A HREF="#ZC1_W_alu_result[2]">ZC1_W_alu_result[2]</A> & ( (!<A HREF="#X1L1">X1L1</A> & (((<A HREF="#W1_woverflow">W1_woverflow</A>)))) # (<A HREF="#X1L1">X1L1</A> & ((!<A HREF="#W1L67">W1L67</A> & ((<A HREF="#W1_woverflow">W1_woverflow</A>))) # (<A HREF="#W1L67">W1L67</A> & (<A HREF="#MB1_b_full">MB1_b_full</A>)))) ) );


<P> --CD1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X11_Y5_N28
<P> --register power-up is low

<P><A NAME="CD1_writedata[20]">CD1_writedata[20]</A> = DFFEAS(<A HREF="#BC1L46">BC1L46</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L180 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~23 at LABCELL_X11_Y5_N24
<P><A NAME="TD1L180">TD1L180</A> = ( <A HREF="#CD1_writedata[20]">CD1_writedata[20]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#TD1_MonDReg[20]">TD1_MonDReg[20]</A>) ) ) # ( !<A HREF="#CD1_writedata[20]">CD1_writedata[20]</A> & ( (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & <A HREF="#TD1_MonDReg[20]">TD1_MonDReg[20]</A>) ) );


<P> --W1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at LABCELL_X9_Y8_N9
<P><A NAME="W1L86">W1L86</A> = ( <A HREF="#W1L73">W1L73</A> & ( <A HREF="#MB2_b_non_empty">MB2_b_non_empty</A> ) ) # ( !<A HREF="#W1L73">W1L73</A> & ( <A HREF="#W1_rvalid">W1_rvalid</A> ) );


<P> --CD1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X6_Y5_N1
<P> --register power-up is low

<P><A NAME="CD1_writedata[21]">CD1_writedata[21]</A> = DFFEAS(<A HREF="#BC1L47">BC1L47</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L181 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~24 at MLABCELL_X6_Y5_N3
<P><A NAME="TD1L181">TD1L181</A> = ( <A HREF="#CD1_writedata[21]">CD1_writedata[21]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#TD1_MonDReg[21]">TD1_MonDReg[21]</A>) ) ) # ( !<A HREF="#CD1_writedata[21]">CD1_writedata[21]</A> & ( (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & <A HREF="#TD1_MonDReg[21]">TD1_MonDReg[21]</A>) ) );


<P> --ZC1L472 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~22 at MLABCELL_X25_Y6_N57
<P><A NAME="ZC1L472">ZC1L472</A> = ( <A HREF="#ZC1_E_shift_rot_result[19]">ZC1_E_shift_rot_result[19]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZC1L437Q">ZC1L437Q</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[19]">ZC1_E_shift_rot_result[19]</A> & ( (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1L437Q">ZC1L437Q</A>) ) );


<P> --CD1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X12_Y5_N4
<P> --register power-up is low

<P><A NAME="CD1_writedata[6]">CD1_writedata[6]</A> = DFFEAS(<A HREF="#BC1L48">BC1L48</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~25 at LABCELL_X2_Y5_N57
<P><A NAME="TD1L166">TD1L166</A> = ( <A HREF="#TD1_MonDReg[6]">TD1_MonDReg[6]</A> & ( (<A HREF="#CD1_writedata[6]">CD1_writedata[6]</A>) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#TD1_MonDReg[6]">TD1_MonDReg[6]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & <A HREF="#CD1_writedata[6]">CD1_writedata[6]</A>) ) );


<P> --CD1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X7_Y4_N31
<P> --register power-up is low

<P><A NAME="CD1_writedata[7]">CD1_writedata[7]</A> = DFFEAS(<A HREF="#BC1L49">BC1L49</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~26 at LABCELL_X2_Y4_N54
<P><A NAME="TD1L167">TD1L167</A> = (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & ((<A HREF="#CD1_writedata[7]">CD1_writedata[7]</A>))) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & (<A HREF="#TD1_MonDReg[7]">TD1_MonDReg[7]</A>));


<P> --DB1L91 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 at MLABCELL_X3_Y1_N3
<P><A NAME="DB1L91">DB1L91</A> = AMPP_FUNCTION(!<A HREF="#Q1_irf_reg[1][0]">Q1_irf_reg[1][0]</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#DB1_count[8]">DB1_count[8]</A>, !<A HREF="#K1_splitter_nodes_receive_0[3]">K1_splitter_nodes_receive_0[3]</A>);


<P> --DB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X4_Y3_N41
<P> --register power-up is low

<P><A NAME="DB1_td_shift[6]">DB1_td_shift[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L83">DB1L83</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#DB1L63">DB1L63</A>);


<P> --DB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X4_Y3_N26
<P> --register power-up is low

<P><A NAME="DB1_td_shift[7]">DB1_td_shift[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L84">DB1L84</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#DB1L63">DB1L63</A>);


<P> --VD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X2_Y4_N53
<P> --register power-up is low

<P><A NAME="VD1_jdo[7]">VD1_jdo[7]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[7]">WD1_sr[7]</A>,  ,  , VCC);


<P> --TD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 at LABCELL_X2_Y4_N36
<P><A NAME="TD1L121">TD1L121</A> = ( <A HREF="#EE1_q_a[4]">EE1_q_a[4]</A> & ( (!<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & (((<A HREF="#TD1L119">TD1L119</A>)) # (<A HREF="#TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A>))) # (<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & (((<A HREF="#VD1_jdo[7]">VD1_jdo[7]</A>)))) ) ) # ( !<A HREF="#EE1_q_a[4]">EE1_q_a[4]</A> & ( (!<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & (<A HREF="#TD1L119">TD1L119</A>)) # (<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & ((<A HREF="#VD1_jdo[7]">VD1_jdo[7]</A>))) ) );


<P> --BC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4 at LABCELL_X7_Y4_N45
<P><A NAME="BC1L26">BC1L26</A> = ( <A HREF="#ZC1_d_writedata[4]">ZC1_d_writedata[4]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --GE2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X10_Y4_N5
<P> --register power-up is low

<P><A NAME="GE2_altera_reset_synchronizer_int_chain[1]">GE2_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#GE2L4">GE2L4</A>,  ,  , VCC);


<P> --DB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X1_Y3_N10
<P> --register power-up is low

<P><A NAME="DB1_jupdate">DB1_jupdate</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L24">DB1L24</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, GND);


<P> --DB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X4_Y4_N58
<P> --register power-up is low

<P><A NAME="DB1_write">DB1_write</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L113">DB1L113</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, GND, <A HREF="#DB1L91">DB1L91</A>);


<P> --WD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30 at MLABCELL_X3_Y4_N30
<P><A NAME="WD1L75">WD1L75</A> = ( <A HREF="#WD1_sr[23]">WD1_sr[23]</A> & ( ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#TD1_MonDReg[21]">TD1_MonDReg[21]</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[21]">JD1_break_readreg[21]</A>)))) # (<A HREF="#UD1L3">UD1L3</A>) ) ) # ( !<A HREF="#WD1_sr[23]">WD1_sr[23]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#TD1_MonDReg[21]">TD1_MonDReg[21]</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[21]">JD1_break_readreg[21]</A>))))) ) );


<P> --VD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X3_Y4_N37
<P> --register power-up is low

<P><A NAME="VD1_jdo[22]">VD1_jdo[22]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[22]">WD1_sr[22]</A>,  ,  , VCC);


<P> --WD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at MLABCELL_X3_Y4_N12
<P><A NAME="WD1L76">WD1L76</A> = ( <A HREF="#JD1_break_readreg[18]">JD1_break_readreg[18]</A> & ( <A HREF="#TD1_MonDReg[18]">TD1_MonDReg[18]</A> & ( (!<A HREF="#UD1L3">UD1L3</A>) # (<A HREF="#WD1_sr[20]">WD1_sr[20]</A>) ) ) ) # ( !<A HREF="#JD1_break_readreg[18]">JD1_break_readreg[18]</A> & ( <A HREF="#TD1_MonDReg[18]">TD1_MonDReg[18]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>))) # (<A HREF="#UD1L3">UD1L3</A> & (<A HREF="#WD1_sr[20]">WD1_sr[20]</A>)) ) ) ) # ( <A HREF="#JD1_break_readreg[18]">JD1_break_readreg[18]</A> & ( !<A HREF="#TD1_MonDReg[18]">TD1_MonDReg[18]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>))) # (<A HREF="#UD1L3">UD1L3</A> & (<A HREF="#WD1_sr[20]">WD1_sr[20]</A>)) ) ) ) # ( !<A HREF="#JD1_break_readreg[18]">JD1_break_readreg[18]</A> & ( !<A HREF="#TD1_MonDReg[18]">TD1_MonDReg[18]</A> & ( (<A HREF="#WD1_sr[20]">WD1_sr[20]</A> & <A HREF="#UD1L3">UD1L3</A>) ) ) );


<P> --BC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5 at LABCELL_X7_Y4_N3
<P><A NAME="BC1L27">BC1L27</A> = ( <A HREF="#ZC1_d_writedata[2]">ZC1_d_writedata[2]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --DB1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at LABCELL_X4_Y3_N36
<P><A NAME="DB1L82">DB1L82</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#Q1_irf_reg[1][0]">Q1_irf_reg[1][0]</A>, !<A HREF="#DB1L77">DB1L77</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#DB1_td_shift[6]">DB1_td_shift[6]</A>, !<A HREF="#DB1_rdata[3]">DB1_rdata[3]</A>);


<P> --VD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X2_Y4_N20
<P> --register power-up is low

<P><A NAME="VD1_jdo[24]">VD1_jdo[24]</A> = DFFEAS(<A HREF="#VD1L40">VD1L40</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --WD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X1_Y4_N20
<P> --register power-up is low

<P><A NAME="WD1_sr[7]">WD1_sr[7]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#WD1L87">WD1L87</A>,  ,  , VCC);


<P> --WD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at LABCELL_X1_Y5_N48
<P><A NAME="WD1L77">WD1L77</A> = ( <A HREF="#TD1_MonDReg[5]">TD1_MonDReg[5]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>) # ((<A HREF="#JD1_break_readreg[5]">JD1_break_readreg[5]</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[7]">WD1_sr[7]</A>)))) ) ) # ( !<A HREF="#TD1_MonDReg[5]">TD1_MonDReg[5]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[5]">JD1_break_readreg[5]</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[7]">WD1_sr[7]</A>)))) ) );


<P> --UD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at LABCELL_X4_Y3_N9
<P><A NAME="UD1L4">UD1L4</A> = ( <A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & ( (!<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A> & <A HREF="#S1_state[8]">S1_state[8]</A>) ) );


<P> --WD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33 at MLABCELL_X3_Y4_N3
<P><A NAME="WD1L78">WD1L78</A> = ( <A HREF="#WD1_sr[30]">WD1_sr[30]</A> & ( ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#TD1_MonDReg[28]">TD1_MonDReg[28]</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[28]">JD1_break_readreg[28]</A>)))) # (<A HREF="#UD1L3">UD1L3</A>) ) ) # ( !<A HREF="#WD1_sr[30]">WD1_sr[30]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#TD1_MonDReg[28]">TD1_MonDReg[28]</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[28]">JD1_break_readreg[28]</A>))))) ) );


<P> --TD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X8_Y5_N49
<P> --register power-up is low

<P><A NAME="TD1_MonDReg[29]">TD1_MonDReg[29]</A> = DFFEAS(<A HREF="#TD1L122">TD1L122</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>,  ,  ,  ,  );


<P> --WD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at MLABCELL_X3_Y4_N48
<P><A NAME="WD1L79">WD1L79</A> = ( <A HREF="#TD1_MonDReg[29]">TD1_MonDReg[29]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>) # ((<A HREF="#JD1_break_readreg[29]">JD1_break_readreg[29]</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[31]">WD1_sr[31]</A>)))) ) ) # ( !<A HREF="#TD1_MonDReg[29]">TD1_MonDReg[29]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[29]">JD1_break_readreg[29]</A>))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[31]">WD1_sr[31]</A>)))) ) );


<P> --WD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]~35 at LABCELL_X4_Y3_N12
<P><A NAME="WD1L36">WD1L36</A> = ( !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A> & ( (<A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & (<A HREF="#S1_state[3]">S1_state[3]</A> & ((!<A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A>) # (!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>)))) ) );


<P> --WD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36 at LABCELL_X4_Y3_N42
<P><A NAME="WD1L80">WD1L80</A> = ( <A HREF="#JD1_break_readreg[30]">JD1_break_readreg[30]</A> & ( (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>) # (<A HREF="#TD1L115Q">TD1L115Q</A>) ) ) # ( !<A HREF="#JD1_break_readreg[30]">JD1_break_readreg[30]</A> & ( (<A HREF="#TD1L115Q">TD1L115Q</A> & !<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>) ) );


<P> --WD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at LABCELL_X4_Y3_N15
<P><A NAME="WD1L81">WD1L81</A> = ( <A HREF="#S1_state[3]">S1_state[3]</A> & ( (<A HREF="#K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> & (!<A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A> & !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>)) ) );


<P> --WD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at LABCELL_X4_Y3_N54
<P><A NAME="WD1L82">WD1L82</A> = ( <A HREF="#WD1_sr[31]">WD1_sr[31]</A> & ( <A HREF="#WD1L36">WD1L36</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (<A HREF="#WD1L81">WD1L81</A> & ((<A HREF="#WD1L80">WD1L80</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[32]">WD1_sr[32]</A>)))) ) ) ) # ( !<A HREF="#WD1_sr[31]">WD1_sr[31]</A> & ( <A HREF="#WD1L36">WD1L36</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (<A HREF="#WD1L81">WD1L81</A> & ((<A HREF="#WD1L80">WD1L80</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[32]">WD1_sr[32]</A>)))) ) ) ) # ( <A HREF="#WD1_sr[31]">WD1_sr[31]</A> & ( !<A HREF="#WD1L36">WD1L36</A> & ( (!<A HREF="#UD1L3">UD1L3</A>) # (<A HREF="#WD1_sr[32]">WD1_sr[32]</A>) ) ) ) # ( !<A HREF="#WD1_sr[31]">WD1_sr[31]</A> & ( !<A HREF="#WD1L36">WD1L36</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (<A HREF="#WD1L81">WD1L81</A> & ((<A HREF="#WD1L80">WD1L80</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[32]">WD1_sr[32]</A>)))) ) ) );


<P> --WD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at LABCELL_X1_Y4_N24
<P><A NAME="WD1L83">WD1L83</A> = ( <A HREF="#JD1_break_readreg[31]">JD1_break_readreg[31]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#TD1_MonDReg[31]">TD1_MonDReg[31]</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[33]">WD1_sr[33]</A>)))) ) ) # ( !<A HREF="#JD1_break_readreg[31]">JD1_break_readreg[31]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#TD1_MonDReg[31]">TD1_MonDReg[31]</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[33]">WD1_sr[33]</A>)))) ) );


<P> --LD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X9_Y5_N1
<P> --register power-up is low

<P><A NAME="LD1_resetlatch">LD1_resetlatch</A> = DFFEAS(<A HREF="#LD1L13">LD1L13</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --WD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at LABCELL_X1_Y4_N57
<P><A NAME="WD1L84">WD1L84</A> = ( <A HREF="#WD1_sr[34]">WD1_sr[34]</A> & ( ((<A HREF="#WD1L5">WD1L5</A> & <A HREF="#LD1_resetlatch">LD1_resetlatch</A>)) # (<A HREF="#UD1L3">UD1L3</A>) ) ) # ( !<A HREF="#WD1_sr[34]">WD1_sr[34]</A> & ( (<A HREF="#WD1L5">WD1L5</A> & (!<A HREF="#UD1L3">UD1L3</A> & <A HREF="#LD1_resetlatch">LD1_resetlatch</A>)) ) );


<P> --ZC1L478 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~23 at MLABCELL_X25_Y6_N15
<P><A NAME="ZC1L478">ZC1L478</A> = ( <A HREF="#ZC1_E_shift_rot_result[25]">ZC1_E_shift_rot_result[25]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#ZC1_E_shift_rot_result[27]">ZC1_E_shift_rot_result[27]</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[25]">ZC1_E_shift_rot_result[25]</A> & ( (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1_E_shift_rot_result[27]">ZC1_E_shift_rot_result[27]</A>) ) );


<P> --ZC1L477 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~24 at MLABCELL_X25_Y6_N51
<P><A NAME="ZC1L477">ZC1L477</A> = (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZC1_E_shift_rot_result[24]">ZC1_E_shift_rot_result[24]</A>)) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZC1L444Q">ZC1L444Q</A>)));


<P> --ZC1L476 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~25 at MLABCELL_X25_Y6_N48
<P><A NAME="ZC1L476">ZC1L476</A> = (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZC1_E_shift_rot_result[23]">ZC1_E_shift_rot_result[23]</A>))) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZC1_E_shift_rot_result[25]">ZC1_E_shift_rot_result[25]</A>));


<P> --ZC1L475 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~26 at MLABCELL_X25_Y6_N9
<P><A NAME="ZC1L475">ZC1L475</A> = (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZC1_E_shift_rot_result[22]">ZC1_E_shift_rot_result[22]</A>)) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZC1_E_shift_rot_result[24]">ZC1_E_shift_rot_result[24]</A>)));


<P> --ZC1L481 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~27 at MLABCELL_X25_Y6_N3
<P><A NAME="ZC1L481">ZC1L481</A> = ( <A HREF="#ZC1_E_shift_rot_result[30]">ZC1_E_shift_rot_result[30]</A> & ( (<A HREF="#ZC1L447Q">ZC1L447Q</A>) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#ZC1_E_shift_rot_result[30]">ZC1_E_shift_rot_result[30]</A> & ( (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & <A HREF="#ZC1L447Q">ZC1L447Q</A>) ) );


<P> --ZC1L480 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~28 at MLABCELL_X25_Y6_N39
<P><A NAME="ZC1L480">ZC1L480</A> = (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZC1_E_shift_rot_result[27]">ZC1_E_shift_rot_result[27]</A>)) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZC1_E_shift_rot_result[29]">ZC1_E_shift_rot_result[29]</A>)));


<P> --ZC1L479 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~29 at MLABCELL_X25_Y6_N36
<P><A NAME="ZC1L479">ZC1L479</A> = (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZC1L444Q">ZC1L444Q</A>)) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZC1_E_shift_rot_result[28]">ZC1_E_shift_rot_result[28]</A>)));


<P> --ZC1L474 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~30 at MLABCELL_X25_Y6_N54
<P><A NAME="ZC1L474">ZC1L474</A> = (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZC1L437Q">ZC1L437Q</A>)) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZC1_E_shift_rot_result[23]">ZC1_E_shift_rot_result[23]</A>)));


<P> --ZC1L473 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~31 at MLABCELL_X25_Y6_N6
<P><A NAME="ZC1L473">ZC1L473</A> = (!<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#ZC1_E_shift_rot_result[20]">ZC1_E_shift_rot_result[20]</A>))) # (<A HREF="#ZC1_R_ctrl_shift_rot_right">ZC1_R_ctrl_shift_rot_right</A> & (<A HREF="#ZC1_E_shift_rot_result[22]">ZC1_E_shift_rot_result[22]</A>));


<P> --BC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6 at LABCELL_X11_Y5_N51
<P><A NAME="BC1L28">BC1L28</A> = ( <A HREF="#ZC1_d_writedata[22]">ZC1_d_writedata[22]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --BC1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34] at LABCELL_X11_Y9_N24
<P><A NAME="BC1_src_data[34]">BC1_src_data[34]</A> = ( <A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & ( <A HREF="#ZC1_d_byteenable[2]">ZC1_d_byteenable[2]</A> ) ) # ( !<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & ( <A HREF="#ZC1_d_byteenable[2]">ZC1_d_byteenable[2]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) ) ) # ( <A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> & ( !<A HREF="#ZC1_d_byteenable[2]">ZC1_d_byteenable[2]</A> ) );


<P> --BC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7 at LABCELL_X11_Y5_N9
<P><A NAME="BC1L29">BC1L29</A> = ( <A HREF="#ZC1_d_writedata[23]">ZC1_d_writedata[23]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --BC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8 at MLABCELL_X6_Y7_N21
<P><A NAME="BC1L30">BC1L30</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[24]">ZC1_d_writedata[24]</A> ) );


<P> --BC1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35] at LABCELL_X11_Y9_N42
<P><A NAME="BC1_src_data[35]">BC1_src_data[35]</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( (<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A>) # (<A HREF="#ZC1_d_byteenable[3]">ZC1_d_byteenable[3]</A>) ) ) # ( !<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( <A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A> ) );


<P> --BC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9 at LABCELL_X11_Y9_N0
<P><A NAME="BC1L31">BC1L31</A> = ( <A HREF="#ZC1_d_writedata[25]">ZC1_d_writedata[25]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --BC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10 at MLABCELL_X6_Y7_N3
<P><A NAME="BC1L32">BC1L32</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[26]">ZC1_d_writedata[26]</A> ) );


<P> --GE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X10_Y4_N44
<P> --register power-up is low

<P><A NAME="GE1_altera_reset_synchronizer_int_chain[1]">GE1_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#GE1L5">GE1L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1L14">BB1L14</A>,  ,  ,  ,  ,  ,  );


<P> --VD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X1_Y5_N17
<P> --register power-up is low

<P><A NAME="VD1_jdo[14]">VD1_jdo[14]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[14]">WD1_sr[14]</A>,  ,  , VCC);


<P> --BC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11 at LABCELL_X7_Y7_N24
<P><A NAME="BC1L33">BC1L33</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[11]">ZC1_d_writedata[11]</A> ) );


<P> --BC1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33] at LABCELL_X11_Y9_N3
<P><A NAME="BC1_src_data[33]">BC1_src_data[33]</A> = ((<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & <A HREF="#ZC1_d_byteenable[1]">ZC1_d_byteenable[1]</A>)) # (<A HREF="#BC1_saved_grant[1]">BC1_saved_grant[1]</A>);


<P> --VD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X2_Y4_N44
<P> --register power-up is low

<P><A NAME="VD1_jdo[15]">VD1_jdo[15]</A> = DFFEAS(<A HREF="#VD1L27">VD1L27</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --TD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~5 at LABCELL_X7_Y5_N6
<P><A NAME="TD1L76">TD1L76</A> = ( <A HREF="#VD1_jdo[35]">VD1_jdo[35]</A> & ( ((!<A HREF="#VD1_ir[0]">VD1_ir[0]</A> & (<A HREF="#VD1_enable_action_strobe">VD1_enable_action_strobe</A> & !<A HREF="#VD1_ir[1]">VD1_ir[1]</A>))) # (<A HREF="#TD1_jtag_rd_d1">TD1_jtag_rd_d1</A>) ) ) # ( !<A HREF="#VD1_jdo[35]">VD1_jdo[35]</A> & ( (<A HREF="#TD1_jtag_rd_d1">TD1_jtag_rd_d1</A> & (((!<A HREF="#VD1_enable_action_strobe">VD1_enable_action_strobe</A>) # (<A HREF="#VD1_ir[1]">VD1_ir[1]</A>)) # (<A HREF="#VD1_ir[0]">VD1_ir[0]</A>))) ) );


<P> --BC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12 at MLABCELL_X6_Y7_N45
<P><A NAME="BC1L34">BC1L34</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[12]">ZC1_d_writedata[12]</A> ) );


<P> --BC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13 at LABCELL_X13_Y7_N48
<P><A NAME="BC1L35">BC1L35</A> = ( <A HREF="#ZC1_d_writedata[13]">ZC1_d_writedata[13]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --BC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14 at MLABCELL_X6_Y7_N51
<P><A NAME="BC1L36">BC1L36</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[14]">ZC1_d_writedata[14]</A> ) );


<P> --BC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15 at LABCELL_X11_Y5_N15
<P><A NAME="BC1L37">BC1L37</A> = ( <A HREF="#ZC1_d_writedata[15]">ZC1_d_writedata[15]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --BC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16 at LABCELL_X9_Y5_N54
<P><A NAME="BC1L38">BC1L38</A> = ( <A HREF="#ZC1_d_writedata[16]">ZC1_d_writedata[16]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --VD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X2_Y4_N47
<P> --register power-up is low

<P><A NAME="VD1_jdo[8]">VD1_jdo[8]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[8]">WD1_sr[8]</A>,  ,  , VCC);


<P> --BC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17 at LABCELL_X13_Y6_N21
<P><A NAME="BC1L39">BC1L39</A> = ( <A HREF="#ZC1_d_writedata[5]">ZC1_d_writedata[5]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --VD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X1_Y5_N46
<P> --register power-up is low

<P><A NAME="VD1_jdo[11]">VD1_jdo[11]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[11]">WD1_sr[11]</A>,  ,  , VCC);


<P> --TD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~6 at MLABCELL_X8_Y5_N36
<P><A NAME="TD1L66">TD1L66</A> = ( <A HREF="#VD1_jdo[11]">VD1_jdo[11]</A> & ( <A HREF="#EE1_q_a[8]">EE1_q_a[8]</A> & ( (((!<A HREF="#TD1_MonAReg[4]">TD1_MonAReg[4]</A> & <A HREF="#TD1_MonAReg[2]">TD1_MonAReg[2]</A>)) # (<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>)) # (<A HREF="#TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A>) ) ) ) # ( !<A HREF="#VD1_jdo[11]">VD1_jdo[11]</A> & ( <A HREF="#EE1_q_a[8]">EE1_q_a[8]</A> & ( (!<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & (((!<A HREF="#TD1_MonAReg[4]">TD1_MonAReg[4]</A> & <A HREF="#TD1_MonAReg[2]">TD1_MonAReg[2]</A>)) # (<A HREF="#TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A>))) ) ) ) # ( <A HREF="#VD1_jdo[11]">VD1_jdo[11]</A> & ( !<A HREF="#EE1_q_a[8]">EE1_q_a[8]</A> & ( ((!<A HREF="#TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A> & (!<A HREF="#TD1_MonAReg[4]">TD1_MonAReg[4]</A> & <A HREF="#TD1_MonAReg[2]">TD1_MonAReg[2]</A>))) # (<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>) ) ) ) # ( !<A HREF="#VD1_jdo[11]">VD1_jdo[11]</A> & ( !<A HREF="#EE1_q_a[8]">EE1_q_a[8]</A> & ( (!<A HREF="#TD1_jtag_ram_rd_d1">TD1_jtag_ram_rd_d1</A> & (!<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A> & (!<A HREF="#TD1_MonAReg[4]">TD1_MonAReg[4]</A> & <A HREF="#TD1_MonAReg[2]">TD1_MonAReg[2]</A>))) ) ) );


<P> --BC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18 at MLABCELL_X8_Y5_N42
<P><A NAME="BC1L40">BC1L40</A> = ( <A HREF="#ZC1_d_writedata[8]">ZC1_d_writedata[8]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --CD1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X11_Y9_N52
<P> --register power-up is low

<P><A NAME="CD1_writedata[27]">CD1_writedata[27]</A> = DFFEAS(<A HREF="#BC1L50">BC1L50</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 at LABCELL_X4_Y5_N15
<P><A NAME="TD1L187">TD1L187</A> = ( <A HREF="#CD1_writedata[27]">CD1_writedata[27]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#TD1_MonDReg[27]">TD1_MonDReg[27]</A>) ) ) # ( !<A HREF="#CD1_writedata[27]">CD1_writedata[27]</A> & ( (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & <A HREF="#TD1_MonDReg[27]">TD1_MonDReg[27]</A>) ) );


<P> --CD1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X6_Y7_N32
<P> --register power-up is low

<P><A NAME="CD1_writedata[28]">CD1_writedata[28]</A> = DFFEAS(<A HREF="#BC1L51">BC1L51</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L188 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 at MLABCELL_X6_Y7_N33
<P><A NAME="TD1L188">TD1L188</A> = ( <A HREF="#CD1_writedata[28]">CD1_writedata[28]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#TD1_MonDReg[28]">TD1_MonDReg[28]</A>) ) ) # ( !<A HREF="#CD1_writedata[28]">CD1_writedata[28]</A> & ( (<A HREF="#TD1_MonDReg[28]">TD1_MonDReg[28]</A> & <A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) );


<P> --CD1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X13_Y7_N34
<P> --register power-up is low

<P><A NAME="CD1_writedata[29]">CD1_writedata[29]</A> = DFFEAS(<A HREF="#BC1L52">BC1L52</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L189 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 at MLABCELL_X8_Y5_N15
<P><A NAME="TD1L189">TD1L189</A> = ( <A HREF="#CD1_writedata[29]">CD1_writedata[29]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) # (<A HREF="#TD1_MonDReg[29]">TD1_MonDReg[29]</A>) ) ) # ( !<A HREF="#CD1_writedata[29]">CD1_writedata[29]</A> & ( (<A HREF="#TD1_MonDReg[29]">TD1_MonDReg[29]</A> & <A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) );


<P> --CD1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X6_Y5_N23
<P> --register power-up is low

<P><A NAME="CD1_writedata[30]">CD1_writedata[30]</A> = DFFEAS(<A HREF="#BC1L53">BC1L53</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 at MLABCELL_X6_Y5_N18
<P><A NAME="TD1L190">TD1L190</A> = ( <A HREF="#TD1_MonDReg[30]">TD1_MonDReg[30]</A> & ( (<A HREF="#CD1_writedata[30]">CD1_writedata[30]</A>) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#TD1_MonDReg[30]">TD1_MonDReg[30]</A> & ( (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & <A HREF="#CD1_writedata[30]">CD1_writedata[30]</A>) ) );


<P> --CD1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X11_Y9_N56
<P> --register power-up is low

<P><A NAME="CD1_writedata[31]">CD1_writedata[31]</A> = DFFEAS(<A HREF="#BC1L54">BC1L54</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --TD1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 at LABCELL_X11_Y9_N57
<P><A NAME="TD1L191">TD1L191</A> = (!<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & ((<A HREF="#CD1_writedata[31]">CD1_writedata[31]</A>))) # (<A HREF="#TD1_jtag_ram_access">TD1_jtag_ram_access</A> & (<A HREF="#TD1_MonDReg[31]">TD1_MonDReg[31]</A>));


<P> --VD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X1_Y5_N13
<P> --register power-up is low

<P><A NAME="VD1_jdo[13]">VD1_jdo[13]</A> = DFFEAS(<A HREF="#VD1L24">VD1L24</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --BC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19 at LABCELL_X11_Y9_N33
<P><A NAME="BC1L41">BC1L41</A> = ( <A HREF="#ZC1_d_writedata[10]">ZC1_d_writedata[10]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --BC1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20 at LABCELL_X11_Y5_N21
<P><A NAME="BC1L42">BC1L42</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[18]">ZC1_d_writedata[18]</A> ) );


<P> --VD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X1_Y5_N44
<P> --register power-up is low

<P><A NAME="VD1_jdo[12]">VD1_jdo[12]</A> = DFFEAS(<A HREF="#VD1L22">VD1L22</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --BC1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21 at LABCELL_X11_Y6_N42
<P><A NAME="BC1L43">BC1L43</A> = ( <A HREF="#ZC1_d_writedata[9]">ZC1_d_writedata[9]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --BC1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22 at MLABCELL_X6_Y5_N9
<P><A NAME="BC1L44">BC1L44</A> = (<A HREF="#ZC1_d_writedata[17]">ZC1_d_writedata[17]</A> & <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A>);


<P> --BC1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23 at LABCELL_X12_Y7_N30
<P><A NAME="BC1L45">BC1L45</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[19]">ZC1_d_writedata[19]</A> ) );


<P> --BC1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24 at LABCELL_X11_Y5_N27
<P><A NAME="BC1L46">BC1L46</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[20]">ZC1_d_writedata[20]</A> ) );


<P> --BC1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25 at MLABCELL_X6_Y5_N0
<P><A NAME="BC1L47">BC1L47</A> = ( <A HREF="#ZC1_d_writedata[21]">ZC1_d_writedata[21]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --VD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X1_Y5_N43
<P> --register power-up is low

<P><A NAME="VD1_jdo[9]">VD1_jdo[9]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>, <A HREF="#WD1_sr[9]">WD1_sr[9]</A>,  ,  , VCC);


<P> --BC1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26 at LABCELL_X12_Y5_N3
<P><A NAME="BC1L48">BC1L48</A> = (<A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & <A HREF="#ZC1_d_writedata[6]">ZC1_d_writedata[6]</A>);


<P> --VD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X1_Y5_N47
<P> --register power-up is low

<P><A NAME="VD1_jdo[10]">VD1_jdo[10]</A> = DFFEAS(<A HREF="#VD1L19">VD1L19</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#VD1_update_jdo_strobe">VD1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --BC1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27 at LABCELL_X7_Y4_N30
<P><A NAME="BC1L49">BC1L49</A> = ( <A HREF="#ZC1_d_writedata[7]">ZC1_d_writedata[7]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --DB1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at LABCELL_X4_Y3_N39
<P><A NAME="DB1L83">DB1L83</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#Q1_irf_reg[1][0]">Q1_irf_reg[1][0]</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#DB1L77">DB1L77</A>, !<A HREF="#DB1_td_shift[7]">DB1_td_shift[7]</A>, !<A HREF="#DB1_rdata[4]">DB1_rdata[4]</A>);


<P> --DB1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at LABCELL_X4_Y3_N24
<P><A NAME="DB1L84">DB1L84</A> = AMPP_FUNCTION(!<A HREF="#DB1L77">DB1L77</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#DB1_rdata[5]">DB1_rdata[5]</A>, !<A HREF="#DB1_td_shift[8]">DB1_td_shift[8]</A>);


<P> --DB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at LABCELL_X4_Y3_N21
<P><A NAME="DB1L85">DB1L85</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#DB1_td_shift[9]">DB1_td_shift[9]</A>, !<A HREF="#DB1_rdata[6]">DB1_rdata[6]</A>);


<P> --DB1L24 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at LABCELL_X4_Y3_N6
<P><A NAME="DB1L24">DB1L24</A> = AMPP_FUNCTION(!<A HREF="#DB1_jupdate">DB1_jupdate</A>, !<A HREF="#Q1_irf_reg[1][0]">Q1_irf_reg[1][0]</A>, !<A HREF="#S1_state[8]">S1_state[8]</A>, !<A HREF="#K1_splitter_nodes_receive_0[3]">K1_splitter_nodes_receive_0[3]</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>);


<P> --WD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at MLABCELL_X3_Y4_N33
<P><A NAME="WD1L85">WD1L85</A> = ( <A HREF="#WD1_sr[24]">WD1_sr[24]</A> & ( ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#TD1_MonDReg[22]">TD1_MonDReg[22]</A>))) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[22]">JD1_break_readreg[22]</A>))) # (<A HREF="#UD1L3">UD1L3</A>) ) ) # ( !<A HREF="#WD1_sr[24]">WD1_sr[24]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#TD1_MonDReg[22]">TD1_MonDReg[22]</A>))) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[22]">JD1_break_readreg[22]</A>)))) ) );


<P> --WD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at LABCELL_X1_Y4_N42
<P><A NAME="WD1L86">WD1L86</A> = (!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#TD1_MonDReg[6]">TD1_MonDReg[6]</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[6]">JD1_break_readreg[6]</A>)));


<P> --WD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at LABCELL_X1_Y4_N48
<P><A NAME="WD1L87">WD1L87</A> = ( <A HREF="#UD1_virtual_state_cdr">UD1_virtual_state_cdr</A> & ( <A HREF="#UD1L3">UD1L3</A> & ( <A HREF="#WD1_sr[8]">WD1_sr[8]</A> ) ) ) # ( !<A HREF="#UD1_virtual_state_cdr">UD1_virtual_state_cdr</A> & ( <A HREF="#UD1L3">UD1L3</A> & ( <A HREF="#WD1_sr[8]">WD1_sr[8]</A> ) ) ) # ( <A HREF="#UD1_virtual_state_cdr">UD1_virtual_state_cdr</A> & ( !<A HREF="#UD1L3">UD1L3</A> & ( (!<A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A> & <A HREF="#WD1L86">WD1L86</A>) ) ) ) # ( !<A HREF="#UD1_virtual_state_cdr">UD1_virtual_state_cdr</A> & ( !<A HREF="#UD1L3">UD1L3</A> & ( <A HREF="#WD1_sr[7]">WD1_sr[7]</A> ) ) );


<P> --LD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at LABCELL_X9_Y5_N0
<P><A NAME="LD1L13">LD1L13</A> = ( <A HREF="#VD1_jdo[24]">VD1_jdo[24]</A> & ( (!<A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A> & ((<A HREF="#LD1_resetlatch">LD1_resetlatch</A>) # (<A HREF="#YD1_dreg[0]">YD1_dreg[0]</A>))) ) ) # ( !<A HREF="#VD1_jdo[24]">VD1_jdo[24]</A> & ( ((!<A HREF="#VD1_take_action_ocimem_a">VD1_take_action_ocimem_a</A> & <A HREF="#YD1_dreg[0]">YD1_dreg[0]</A>)) # (<A HREF="#LD1_resetlatch">LD1_resetlatch</A>) ) );


<P> --WD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at LABCELL_X1_Y4_N12
<P><A NAME="WD1L88">WD1L88</A> = ( <A HREF="#WD1_sr[17]">WD1_sr[17]</A> & ( ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#TD1_MonDReg[15]">TD1_MonDReg[15]</A>))) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[15]">JD1_break_readreg[15]</A>))) # (<A HREF="#UD1L3">UD1L3</A>) ) ) # ( !<A HREF="#WD1_sr[17]">WD1_sr[17]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#TD1_MonDReg[15]">TD1_MonDReg[15]</A>))) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[15]">JD1_break_readreg[15]</A>)))) ) );


<P> --WD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X1_Y4_N2
<P> --register power-up is low

<P><A NAME="WD1_sr[15]">WD1_sr[15]</A> = DFFEAS(<A HREF="#WD1L93">WD1L93</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --BC1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28 at LABCELL_X11_Y9_N51
<P><A NAME="BC1L50">BC1L50</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[27]">ZC1_d_writedata[27]</A> ) );


<P> --BC1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29 at MLABCELL_X6_Y7_N30
<P><A NAME="BC1L51">BC1L51</A> = ( <A HREF="#ZC1_d_writedata[28]">ZC1_d_writedata[28]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --BC1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30 at LABCELL_X13_Y7_N33
<P><A NAME="BC1L52">BC1L52</A> = ( <A HREF="#ZC1_d_writedata[29]">ZC1_d_writedata[29]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --BC1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31 at MLABCELL_X6_Y5_N21
<P><A NAME="BC1L53">BC1L53</A> = ( <A HREF="#ZC1_d_writedata[30]">ZC1_d_writedata[30]</A> & ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> ) );


<P> --BC1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32 at LABCELL_X11_Y9_N54
<P><A NAME="BC1L54">BC1L54</A> = ( <A HREF="#BC1_saved_grant[0]">BC1_saved_grant[0]</A> & ( <A HREF="#ZC1_d_writedata[31]">ZC1_d_writedata[31]</A> ) );


<P> --WD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at MLABCELL_X3_Y4_N24
<P><A NAME="WD1L89">WD1L89</A> = ( <A HREF="#TD1_MonDReg[23]">TD1_MonDReg[23]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>) # ((<A HREF="#JD1_break_readreg[23]">JD1_break_readreg[23]</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[25]">WD1_sr[25]</A>)))) ) ) # ( !<A HREF="#TD1_MonDReg[23]">TD1_MonDReg[23]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[23]">JD1_break_readreg[23]</A>))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[25]">WD1_sr[25]</A>)))) ) );


<P> --WD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at LABCELL_X1_Y5_N6
<P><A NAME="WD1L90">WD1L90</A> = ( <A HREF="#WD1_sr[9]">WD1_sr[9]</A> & ( ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#TD1_MonDReg[7]">TD1_MonDReg[7]</A>))) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[7]">JD1_break_readreg[7]</A>))) # (<A HREF="#UD1L3">UD1L3</A>) ) ) # ( !<A HREF="#WD1_sr[9]">WD1_sr[9]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#TD1_MonDReg[7]">TD1_MonDReg[7]</A>))) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[7]">JD1_break_readreg[7]</A>)))) ) );


<P> --WD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at LABCELL_X1_Y5_N36
<P><A NAME="WD1L91">WD1L91</A> = ( <A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ( <A HREF="#WD1_sr[15]">WD1_sr[15]</A> & ( (<A HREF="#UD1L3">UD1L3</A>) # (<A HREF="#JD1_break_readreg[13]">JD1_break_readreg[13]</A>) ) ) ) # ( !<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ( <A HREF="#WD1_sr[15]">WD1_sr[15]</A> & ( (<A HREF="#UD1L3">UD1L3</A>) # (<A HREF="#TD1_MonDReg[13]">TD1_MonDReg[13]</A>) ) ) ) # ( <A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ( !<A HREF="#WD1_sr[15]">WD1_sr[15]</A> & ( (<A HREF="#JD1_break_readreg[13]">JD1_break_readreg[13]</A> & !<A HREF="#UD1L3">UD1L3</A>) ) ) ) # ( !<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ( !<A HREF="#WD1_sr[15]">WD1_sr[15]</A> & ( (<A HREF="#TD1_MonDReg[13]">TD1_MonDReg[13]</A> & !<A HREF="#UD1L3">UD1L3</A>) ) ) );


<P> --WD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X1_Y4_N31
<P> --register power-up is low

<P><A NAME="WD1_DRsize.010">WD1_DRsize.010</A> = DFFEAS(<A HREF="#WD1L37">WD1L37</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#UD1_virtual_state_uir">UD1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --WD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at LABCELL_X1_Y4_N6
<P><A NAME="WD1L92">WD1L92</A> = ( <A HREF="#WD1_sr[15]">WD1_sr[15]</A> & ( <A HREF="#TD1_MonDReg[14]">TD1_MonDReg[14]</A> & ( (!<A HREF="#UD1_virtual_state_cdr">UD1_virtual_state_cdr</A>) # ((!<A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>) # (<A HREF="#JD1_break_readreg[14]">JD1_break_readreg[14]</A>)))) ) ) ) # ( !<A HREF="#WD1_sr[15]">WD1_sr[15]</A> & ( <A HREF="#TD1_MonDReg[14]">TD1_MonDReg[14]</A> & ( (<A HREF="#UD1_virtual_state_cdr">UD1_virtual_state_cdr</A> & (!<A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>) # (<A HREF="#JD1_break_readreg[14]">JD1_break_readreg[14]</A>)))) ) ) ) # ( <A HREF="#WD1_sr[15]">WD1_sr[15]</A> & ( !<A HREF="#TD1_MonDReg[14]">TD1_MonDReg[14]</A> & ( (!<A HREF="#UD1_virtual_state_cdr">UD1_virtual_state_cdr</A>) # ((!<A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A> & (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & <A HREF="#JD1_break_readreg[14]">JD1_break_readreg[14]</A>))) ) ) ) # ( !<A HREF="#WD1_sr[15]">WD1_sr[15]</A> & ( !<A HREF="#TD1_MonDReg[14]">TD1_MonDReg[14]</A> & ( (<A HREF="#UD1_virtual_state_cdr">UD1_virtual_state_cdr</A> & (!<A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A> & (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & <A HREF="#JD1_break_readreg[14]">JD1_break_readreg[14]</A>))) ) ) );


<P> --WD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at LABCELL_X1_Y4_N0
<P><A NAME="WD1L93">WD1L93</A> = ( <A HREF="#WD1_DRsize.010">WD1_DRsize.010</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((<A HREF="#WD1L92">WD1L92</A>))) # (<A HREF="#UD1L3">UD1L3</A> & (<A HREF="#A1L6">A1L6</A>)) ) ) # ( !<A HREF="#WD1_DRsize.010">WD1_DRsize.010</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (<A HREF="#WD1L92">WD1L92</A>)) # (<A HREF="#UD1L3">UD1L3</A> & ((<A HREF="#WD1_sr[16]">WD1_sr[16]</A>))) ) );


<P> --WD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at LABCELL_X1_Y5_N33
<P><A NAME="WD1L94">WD1L94</A> = ( <A HREF="#WD1_sr[12]">WD1_sr[12]</A> & ( ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#TD1_MonDReg[10]">TD1_MonDReg[10]</A>))) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[10]">JD1_break_readreg[10]</A>))) # (<A HREF="#UD1L3">UD1L3</A>) ) ) # ( !<A HREF="#WD1_sr[12]">WD1_sr[12]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#TD1_MonDReg[10]">TD1_MonDReg[10]</A>))) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#JD1_break_readreg[10]">JD1_break_readreg[10]</A>)))) ) );


<P> --WD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at LABCELL_X1_Y5_N27
<P><A NAME="WD1L95">WD1L95</A> = ( <A HREF="#JD1_break_readreg[12]">JD1_break_readreg[12]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#TD1_MonDReg[12]">TD1_MonDReg[12]</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[14]">WD1_sr[14]</A>)))) ) ) # ( !<A HREF="#JD1_break_readreg[12]">JD1_break_readreg[12]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#TD1_MonDReg[12]">TD1_MonDReg[12]</A>))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[14]">WD1_sr[14]</A>)))) ) );


<P> --WD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at LABCELL_X1_Y5_N24
<P><A NAME="WD1L96">WD1L96</A> = ( <A HREF="#WD1_sr[13]">WD1_sr[13]</A> & ( ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#TD1L73Q">TD1L73Q</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[11]">JD1_break_readreg[11]</A>)))) # (<A HREF="#UD1L3">UD1L3</A>) ) ) # ( !<A HREF="#WD1_sr[13]">WD1_sr[13]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#TD1L73Q">TD1L73Q</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[11]">JD1_break_readreg[11]</A>))))) ) );


<P> --WD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 at LABCELL_X1_Y5_N9
<P><A NAME="WD1L97">WD1L97</A> = ( <A HREF="#WD1_sr[10]">WD1_sr[10]</A> & ( ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#TD1_MonDReg[8]">TD1_MonDReg[8]</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[8]">JD1_break_readreg[8]</A>)))) # (<A HREF="#UD1L3">UD1L3</A>) ) ) # ( !<A HREF="#WD1_sr[10]">WD1_sr[10]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & (<A HREF="#TD1_MonDReg[8]">TD1_MonDReg[8]</A>)) # (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[8]">JD1_break_readreg[8]</A>))))) ) );


<P> --WD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at LABCELL_X1_Y5_N30
<P><A NAME="WD1L98">WD1L98</A> = ( <A HREF="#TD1_MonDReg[9]">TD1_MonDReg[9]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>) # ((<A HREF="#JD1_break_readreg[9]">JD1_break_readreg[9]</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[11]">WD1_sr[11]</A>)))) ) ) # ( !<A HREF="#TD1_MonDReg[9]">TD1_MonDReg[9]</A> & ( (!<A HREF="#UD1L3">UD1L3</A> & (<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> & ((<A HREF="#JD1_break_readreg[9]">JD1_break_readreg[9]</A>)))) # (<A HREF="#UD1L3">UD1L3</A> & (((<A HREF="#WD1_sr[11]">WD1_sr[11]</A>)))) ) );


<P> --WD1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]~55 at LABCELL_X1_Y4_N30
<P><A NAME="WD1L37">WD1L37</A> = (<A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A> & <A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>);


<P> --ZC1L971 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~7 at LABCELL_X12_Y8_N9
<P><A NAME="ZC1L971">ZC1L971</A> = ( <A HREF="#VB4_av_readdata_pre[16]">VB4_av_readdata_pre[16]</A> & ( ((<A HREF="#VB1_av_readdata_pre[16]">VB1_av_readdata_pre[16]</A> & <A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>)) # (<A HREF="#ZB2L1">ZB2L1</A>) ) ) # ( !<A HREF="#VB4_av_readdata_pre[16]">VB4_av_readdata_pre[16]</A> & ( (<A HREF="#VB1_av_readdata_pre[16]">VB1_av_readdata_pre[16]</A> & <A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) ) );


<P> --ZC1L972 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~8 at MLABCELL_X15_Y8_N42
<P><A NAME="ZC1L972">ZC1L972</A> = ( <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ( <A HREF="#ZC1L971">ZC1L971</A> & ( !<A HREF="#ZC1_av_ld_byte3_data[0]">ZC1_av_ld_byte3_data[0]</A> ) ) ) # ( <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ( !<A HREF="#ZC1L971">ZC1L971</A> & ( !<A HREF="#ZC1_av_ld_byte3_data[0]">ZC1_av_ld_byte3_data[0]</A> ) ) ) # ( !<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ( !<A HREF="#ZC1L971">ZC1L971</A> & ( (!<A HREF="#LC1L33">LC1L33</A>) # (!<A HREF="#U1L49Q">U1L49Q</A>) ) ) );


<P> --ZC1L974 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~9 at LABCELL_X16_Y8_N9
<P><A NAME="ZC1L974">ZC1L974</A> = ( <A HREF="#VB1_av_readdata_pre[17]">VB1_av_readdata_pre[17]</A> & ( (!<A HREF="#LC1L34">LC1L34</A> & (!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[17]">VB4_av_readdata_pre[17]</A>)))) ) ) # ( !<A HREF="#VB1_av_readdata_pre[17]">VB1_av_readdata_pre[17]</A> & ( (!<A HREF="#LC1L34">LC1L34</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[17]">VB4_av_readdata_pre[17]</A>))) ) );


<P> --ZC1L975 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~10 at LABCELL_X17_Y6_N39
<P><A NAME="ZC1L975">ZC1L975</A> = ( <A HREF="#U1_avalon_readdata[1]">U1_avalon_readdata[1]</A> & ( <A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#ZC1_av_ld_byte3_data[1]">ZC1_av_ld_byte3_data[1]</A> & <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) ) ) ) # ( !<A HREF="#U1_avalon_readdata[1]">U1_avalon_readdata[1]</A> & ( <A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((<A HREF="#ZC1L974">ZC1L974</A>))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1_av_ld_byte3_data[1]">ZC1_av_ld_byte3_data[1]</A>)) ) ) ) # ( <A HREF="#U1_avalon_readdata[1]">U1_avalon_readdata[1]</A> & ( !<A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((<A HREF="#ZC1L974">ZC1L974</A>))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1_av_ld_byte3_data[1]">ZC1_av_ld_byte3_data[1]</A>)) ) ) ) # ( !<A HREF="#U1_avalon_readdata[1]">U1_avalon_readdata[1]</A> & ( !<A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((<A HREF="#ZC1L974">ZC1L974</A>))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1_av_ld_byte3_data[1]">ZC1_av_ld_byte3_data[1]</A>)) ) ) );


<P> --WD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at LABCELL_X1_Y4_N21
<P><A NAME="WD1L99">WD1L99</A> = ( <A HREF="#YD2_dreg[0]">YD2_dreg[0]</A> & ( <A HREF="#UD1_virtual_state_cdr">UD1_virtual_state_cdr</A> & ( (!<A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A> & ((!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>))) # (<A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A> & (<A HREF="#WD1_sr[35]">WD1_sr[35]</A> & <A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>)) ) ) ) # ( !<A HREF="#YD2_dreg[0]">YD2_dreg[0]</A> & ( <A HREF="#UD1_virtual_state_cdr">UD1_virtual_state_cdr</A> & ( (<A HREF="#WD1_sr[35]">WD1_sr[35]</A> & (<A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A> & <A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>)) ) ) ) # ( <A HREF="#YD2_dreg[0]">YD2_dreg[0]</A> & ( !<A HREF="#UD1_virtual_state_cdr">UD1_virtual_state_cdr</A> & ( <A HREF="#WD1_sr[35]">WD1_sr[35]</A> ) ) ) # ( !<A HREF="#YD2_dreg[0]">YD2_dreg[0]</A> & ( !<A HREF="#UD1_virtual_state_cdr">UD1_virtual_state_cdr</A> & ( <A HREF="#WD1_sr[35]">WD1_sr[35]</A> ) ) );


<P> --ZC1L977 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~11 at LABCELL_X16_Y8_N57
<P><A NAME="ZC1L977">ZC1L977</A> = ( <A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & ( (!<A HREF="#LC1L34">LC1L34</A> & (!<A HREF="#VB1_av_readdata_pre[18]">VB1_av_readdata_pre[18]</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[18]">VB4_av_readdata_pre[18]</A>)))) ) ) # ( !<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & ( (!<A HREF="#LC1L34">LC1L34</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[18]">VB4_av_readdata_pre[18]</A>))) ) );


<P> --ZC1L978 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~12 at LABCELL_X13_Y6_N57
<P><A NAME="ZC1L978">ZC1L978</A> = ( <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ( !<A HREF="#ZC1_av_ld_byte3_data[2]">ZC1_av_ld_byte3_data[2]</A> ) ) # ( !<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ( (<A HREF="#ZC1L977">ZC1L977</A> & ((!<A HREF="#LC1L33">LC1L33</A>) # (!<A HREF="#U1_avalon_readdata[2]">U1_avalon_readdata[2]</A>))) ) );


<P> --ZC1L983 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~13 at MLABCELL_X15_Y8_N6
<P><A NAME="ZC1L983">ZC1L983</A> = ( <A HREF="#VB4_av_readdata_pre[20]">VB4_av_readdata_pre[20]</A> & ( !<A HREF="#LC1L34">LC1L34</A> & ( (!<A HREF="#ZB2L1">ZB2L1</A> & ((!<A HREF="#VB1_av_readdata_pre[20]">VB1_av_readdata_pre[20]</A>) # (!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#VB4_av_readdata_pre[20]">VB4_av_readdata_pre[20]</A> & ( !<A HREF="#LC1L34">LC1L34</A> & ( (!<A HREF="#VB1_av_readdata_pre[20]">VB1_av_readdata_pre[20]</A>) # (!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) ) ) );


<P> --ZC1L984 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~14 at MLABCELL_X15_Y8_N39
<P><A NAME="ZC1L984">ZC1L984</A> = ( <A HREF="#U1_avalon_readdata[4]">U1_avalon_readdata[4]</A> & ( <A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#ZC1_av_ld_byte3_data[4]">ZC1_av_ld_byte3_data[4]</A> & <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) ) ) ) # ( !<A HREF="#U1_avalon_readdata[4]">U1_avalon_readdata[4]</A> & ( <A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((<A HREF="#ZC1L983">ZC1L983</A>))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1_av_ld_byte3_data[4]">ZC1_av_ld_byte3_data[4]</A>)) ) ) ) # ( <A HREF="#U1_avalon_readdata[4]">U1_avalon_readdata[4]</A> & ( !<A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((<A HREF="#ZC1L983">ZC1L983</A>))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1_av_ld_byte3_data[4]">ZC1_av_ld_byte3_data[4]</A>)) ) ) ) # ( !<A HREF="#U1_avalon_readdata[4]">U1_avalon_readdata[4]</A> & ( !<A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((<A HREF="#ZC1L983">ZC1L983</A>))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1_av_ld_byte3_data[4]">ZC1_av_ld_byte3_data[4]</A>)) ) ) );


<P> --ZC1L980 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~15 at LABCELL_X12_Y8_N36
<P><A NAME="ZC1L980">ZC1L980</A> = ( <A HREF="#ZB2L1">ZB2L1</A> & ( <A HREF="#VB1_av_readdata_pre[19]">VB1_av_readdata_pre[19]</A> & ( (<A HREF="#VB4_av_readdata_pre[19]">VB4_av_readdata_pre[19]</A>) # (<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#ZB2L1">ZB2L1</A> & ( <A HREF="#VB1_av_readdata_pre[19]">VB1_av_readdata_pre[19]</A> & ( <A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> ) ) ) # ( <A HREF="#ZB2L1">ZB2L1</A> & ( !<A HREF="#VB1_av_readdata_pre[19]">VB1_av_readdata_pre[19]</A> & ( <A HREF="#VB4_av_readdata_pre[19]">VB4_av_readdata_pre[19]</A> ) ) );


<P> --ZC1L981 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~16 at LABCELL_X12_Y8_N18
<P><A NAME="ZC1L981">ZC1L981</A> = ( <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ( <A HREF="#U1_avalon_readdata[3]">U1_avalon_readdata[3]</A> & ( !<A HREF="#ZC1_av_ld_byte3_data[3]">ZC1_av_ld_byte3_data[3]</A> ) ) ) # ( !<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ( <A HREF="#U1_avalon_readdata[3]">U1_avalon_readdata[3]</A> & ( (!<A HREF="#LC1L33">LC1L33</A> & !<A HREF="#ZC1L980">ZC1L980</A>) ) ) ) # ( <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ( !<A HREF="#U1_avalon_readdata[3]">U1_avalon_readdata[3]</A> & ( !<A HREF="#ZC1_av_ld_byte3_data[3]">ZC1_av_ld_byte3_data[3]</A> ) ) ) # ( !<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ( !<A HREF="#U1_avalon_readdata[3]">U1_avalon_readdata[3]</A> & ( !<A HREF="#ZC1L980">ZC1L980</A> ) ) );


<P> --ZC1L986 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~17 at LABCELL_X16_Y8_N12
<P><A NAME="ZC1L986">ZC1L986</A> = ( <A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & ( (!<A HREF="#LC1L34">LC1L34</A> & (!<A HREF="#VB1_av_readdata_pre[21]">VB1_av_readdata_pre[21]</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[21]">VB4_av_readdata_pre[21]</A>)))) ) ) # ( !<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & ( (!<A HREF="#LC1L34">LC1L34</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[21]">VB4_av_readdata_pre[21]</A>))) ) );


<P> --ZC1L987 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~18 at LABCELL_X17_Y6_N18
<P><A NAME="ZC1L987">ZC1L987</A> = ( <A HREF="#U1_avalon_readdata[5]">U1_avalon_readdata[5]</A> & ( <A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#ZC1_av_ld_byte3_data[5]">ZC1_av_ld_byte3_data[5]</A> & <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) ) ) ) # ( !<A HREF="#U1_avalon_readdata[5]">U1_avalon_readdata[5]</A> & ( <A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((<A HREF="#ZC1L986">ZC1L986</A>))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1_av_ld_byte3_data[5]">ZC1_av_ld_byte3_data[5]</A>)) ) ) ) # ( <A HREF="#U1_avalon_readdata[5]">U1_avalon_readdata[5]</A> & ( !<A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((<A HREF="#ZC1L986">ZC1L986</A>))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1_av_ld_byte3_data[5]">ZC1_av_ld_byte3_data[5]</A>)) ) ) ) # ( !<A HREF="#U1_avalon_readdata[5]">U1_avalon_readdata[5]</A> & ( !<A HREF="#LC1L33">LC1L33</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((<A HREF="#ZC1L986">ZC1L986</A>))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1_av_ld_byte3_data[5]">ZC1_av_ld_byte3_data[5]</A>)) ) ) );


<P> --ZC1L989 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~19 at LABCELL_X16_Y8_N6
<P><A NAME="ZC1L989">ZC1L989</A> = ( <A HREF="#VB1_av_readdata_pre[22]">VB1_av_readdata_pre[22]</A> & ( (!<A HREF="#LC1L34">LC1L34</A> & (!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[22]">VB4_av_readdata_pre[22]</A>)))) ) ) # ( !<A HREF="#VB1_av_readdata_pre[22]">VB1_av_readdata_pre[22]</A> & ( (!<A HREF="#LC1L34">LC1L34</A> & ((!<A HREF="#ZB2L1">ZB2L1</A>) # (!<A HREF="#VB4_av_readdata_pre[22]">VB4_av_readdata_pre[22]</A>))) ) );


<P> --ZC1L990 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~20 at LABCELL_X13_Y6_N18
<P><A NAME="ZC1L990">ZC1L990</A> = ( <A HREF="#ZC1L989">ZC1L989</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((!<A HREF="#U1_avalon_readdata[6]">U1_avalon_readdata[6]</A>) # ((!<A HREF="#LC1L33">LC1L33</A>)))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((!<A HREF="#ZC1_av_ld_byte3_data[6]">ZC1_av_ld_byte3_data[6]</A>)))) ) ) # ( !<A HREF="#ZC1L989">ZC1L989</A> & ( (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & !<A HREF="#ZC1_av_ld_byte3_data[6]">ZC1_av_ld_byte3_data[6]</A>) ) );


<P> --ZC1L991 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~21 at LABCELL_X16_Y8_N27
<P><A NAME="ZC1L991">ZC1L991</A> = ( <A HREF="#LC1L33">LC1L33</A> & ( (((<A HREF="#ZB2L1">ZB2L1</A> & <A HREF="#VB4_av_readdata_pre[23]">VB4_av_readdata_pre[23]</A>)) # (<A HREF="#U1_avalon_readdata[7]">U1_avalon_readdata[7]</A>)) # (<A HREF="#LC1L34">LC1L34</A>) ) ) # ( !<A HREF="#LC1L33">LC1L33</A> & ( ((<A HREF="#ZB2L1">ZB2L1</A> & <A HREF="#VB4_av_readdata_pre[23]">VB4_av_readdata_pre[23]</A>)) # (<A HREF="#LC1L34">LC1L34</A>) ) );


<P> --LC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~20 at LABCELL_X9_Y6_N30
<P><A NAME="LC1L14">LC1L14</A> = ( <A HREF="#VB4_av_readdata_pre[2]">VB4_av_readdata_pre[2]</A> & ( <A HREF="#VB6_av_readdata_pre[2]">VB6_av_readdata_pre[2]</A> & ( (!<A HREF="#ZB2L1">ZB2L1</A> & (!<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#VB1_av_readdata_pre[2]">VB1_av_readdata_pre[2]</A>)))) ) ) ) # ( !<A HREF="#VB4_av_readdata_pre[2]">VB4_av_readdata_pre[2]</A> & ( <A HREF="#VB6_av_readdata_pre[2]">VB6_av_readdata_pre[2]</A> & ( (!<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#VB1_av_readdata_pre[2]">VB1_av_readdata_pre[2]</A>))) ) ) ) # ( <A HREF="#VB4_av_readdata_pre[2]">VB4_av_readdata_pre[2]</A> & ( !<A HREF="#VB6_av_readdata_pre[2]">VB6_av_readdata_pre[2]</A> & ( (!<A HREF="#ZB2L1">ZB2L1</A> & ((!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#VB1_av_readdata_pre[2]">VB1_av_readdata_pre[2]</A>))) ) ) ) # ( !<A HREF="#VB4_av_readdata_pre[2]">VB4_av_readdata_pre[2]</A> & ( !<A HREF="#VB6_av_readdata_pre[2]">VB6_av_readdata_pre[2]</A> & ( (!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#VB1_av_readdata_pre[2]">VB1_av_readdata_pre[2]</A>) ) ) );


<P> --LC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~21 at LABCELL_X16_Y6_N24
<P><A NAME="LC1L15">LC1L15</A> = ( <A HREF="#U1_avalon_readdata[2]">U1_avalon_readdata[2]</A> & ( ((<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & <A HREF="#UB1_data_reg[2]">UB1_data_reg[2]</A>)) # (<A HREF="#NC2L15">NC2L15</A>) ) ) # ( !<A HREF="#U1_avalon_readdata[2]">U1_avalon_readdata[2]</A> & ( (<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & <A HREF="#UB1_data_reg[2]">UB1_data_reg[2]</A>) ) );


<P> --LC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~22 at LABCELL_X9_Y6_N0
<P><A NAME="LC1L17">LC1L17</A> = ( <A HREF="#VB4_av_readdata_pre[3]">VB4_av_readdata_pre[3]</A> & ( <A HREF="#VB6_av_readdata_pre[3]">VB6_av_readdata_pre[3]</A> & ( (!<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & (!<A HREF="#ZB2L1">ZB2L1</A> & ((!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#VB1_av_readdata_pre[3]">VB1_av_readdata_pre[3]</A>)))) ) ) ) # ( !<A HREF="#VB4_av_readdata_pre[3]">VB4_av_readdata_pre[3]</A> & ( <A HREF="#VB6_av_readdata_pre[3]">VB6_av_readdata_pre[3]</A> & ( (!<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#VB1_av_readdata_pre[3]">VB1_av_readdata_pre[3]</A>))) ) ) ) # ( <A HREF="#VB4_av_readdata_pre[3]">VB4_av_readdata_pre[3]</A> & ( !<A HREF="#VB6_av_readdata_pre[3]">VB6_av_readdata_pre[3]</A> & ( (!<A HREF="#ZB2L1">ZB2L1</A> & ((!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#VB1_av_readdata_pre[3]">VB1_av_readdata_pre[3]</A>))) ) ) ) # ( !<A HREF="#VB4_av_readdata_pre[3]">VB4_av_readdata_pre[3]</A> & ( !<A HREF="#VB6_av_readdata_pre[3]">VB6_av_readdata_pre[3]</A> & ( (!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#VB1_av_readdata_pre[3]">VB1_av_readdata_pre[3]</A>) ) ) );


<P> --LC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~23 at LABCELL_X16_Y6_N42
<P><A NAME="LC1L18">LC1L18</A> = ( <A HREF="#U1_avalon_readdata[3]">U1_avalon_readdata[3]</A> & ( ((<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & <A HREF="#UB1_data_reg[3]">UB1_data_reg[3]</A>)) # (<A HREF="#NC2L15">NC2L15</A>) ) ) # ( !<A HREF="#U1_avalon_readdata[3]">U1_avalon_readdata[3]</A> & ( (<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & <A HREF="#UB1_data_reg[3]">UB1_data_reg[3]</A>) ) );


<P> --LC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~24 at LABCELL_X9_Y6_N48
<P><A NAME="LC1L20">LC1L20</A> = ( <A HREF="#VB4_av_readdata_pre[4]">VB4_av_readdata_pre[4]</A> & ( <A HREF="#VB1_av_readdata_pre[4]">VB1_av_readdata_pre[4]</A> & ( (!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & (!<A HREF="#ZB2L1">ZB2L1</A> & ((!<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A>) # (!<A HREF="#VB6_av_readdata_pre[4]">VB6_av_readdata_pre[4]</A>)))) ) ) ) # ( !<A HREF="#VB4_av_readdata_pre[4]">VB4_av_readdata_pre[4]</A> & ( <A HREF="#VB1_av_readdata_pre[4]">VB1_av_readdata_pre[4]</A> & ( (!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & ((!<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A>) # (!<A HREF="#VB6_av_readdata_pre[4]">VB6_av_readdata_pre[4]</A>))) ) ) ) # ( <A HREF="#VB4_av_readdata_pre[4]">VB4_av_readdata_pre[4]</A> & ( !<A HREF="#VB1_av_readdata_pre[4]">VB1_av_readdata_pre[4]</A> & ( (!<A HREF="#ZB2L1">ZB2L1</A> & ((!<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A>) # (!<A HREF="#VB6_av_readdata_pre[4]">VB6_av_readdata_pre[4]</A>))) ) ) ) # ( !<A HREF="#VB4_av_readdata_pre[4]">VB4_av_readdata_pre[4]</A> & ( !<A HREF="#VB1_av_readdata_pre[4]">VB1_av_readdata_pre[4]</A> & ( (!<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A>) # (!<A HREF="#VB6_av_readdata_pre[4]">VB6_av_readdata_pre[4]</A>) ) ) );


<P> --LC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~25 at LABCELL_X16_Y6_N45
<P><A NAME="LC1L21">LC1L21</A> = ( <A HREF="#UB1_data_reg[4]">UB1_data_reg[4]</A> & ( ((<A HREF="#NC2L15">NC2L15</A> & <A HREF="#U1_avalon_readdata[4]">U1_avalon_readdata[4]</A>)) # (<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A>) ) ) # ( !<A HREF="#UB1_data_reg[4]">UB1_data_reg[4]</A> & ( (<A HREF="#NC2L15">NC2L15</A> & <A HREF="#U1_avalon_readdata[4]">U1_avalon_readdata[4]</A>) ) );


<P> --LC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~26 at LABCELL_X9_Y6_N18
<P><A NAME="LC1L27">LC1L27</A> = ( <A HREF="#VB4_av_readdata_pre[6]">VB4_av_readdata_pre[6]</A> & ( <A HREF="#VB6_av_readdata_pre[6]">VB6_av_readdata_pre[6]</A> & ( (!<A HREF="#ZB2L1">ZB2L1</A> & (!<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#VB1_av_readdata_pre[6]">VB1_av_readdata_pre[6]</A>) # (!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#VB4_av_readdata_pre[6]">VB4_av_readdata_pre[6]</A> & ( <A HREF="#VB6_av_readdata_pre[6]">VB6_av_readdata_pre[6]</A> & ( (!<A HREF="#VB6_read_latency_shift_reg[0]">VB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#VB1_av_readdata_pre[6]">VB1_av_readdata_pre[6]</A>) # (!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#VB4_av_readdata_pre[6]">VB4_av_readdata_pre[6]</A> & ( !<A HREF="#VB6_av_readdata_pre[6]">VB6_av_readdata_pre[6]</A> & ( (!<A HREF="#ZB2L1">ZB2L1</A> & ((!<A HREF="#VB1_av_readdata_pre[6]">VB1_av_readdata_pre[6]</A>) # (!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#VB4_av_readdata_pre[6]">VB4_av_readdata_pre[6]</A> & ( !<A HREF="#VB6_av_readdata_pre[6]">VB6_av_readdata_pre[6]</A> & ( (!<A HREF="#VB1_av_readdata_pre[6]">VB1_av_readdata_pre[6]</A>) # (!<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) ) ) );


<P> --LC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~27 at MLABCELL_X15_Y6_N48
<P><A NAME="LC1L28">LC1L28</A> = ( <A HREF="#U1_avalon_readdata[6]">U1_avalon_readdata[6]</A> & ( ((<A HREF="#UB1_data_reg[6]">UB1_data_reg[6]</A> & <A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A>)) # (<A HREF="#NC2L15">NC2L15</A>) ) ) # ( !<A HREF="#U1_avalon_readdata[6]">U1_avalon_readdata[6]</A> & ( (<A HREF="#UB1_data_reg[6]">UB1_data_reg[6]</A> & <A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A>) ) );


<P> --ZC1L924 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~11 at MLABCELL_X15_Y8_N30
<P><A NAME="ZC1L924">ZC1L924</A> = ( <A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & ( <A HREF="#NC2L15">NC2L15</A> & ( (<A HREF="#UB1_data_reg[8]">UB1_data_reg[8]</A>) # (<A HREF="#U1_avalon_readdata[8]">U1_avalon_readdata[8]</A>) ) ) ) # ( !<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & ( <A HREF="#NC2L15">NC2L15</A> & ( <A HREF="#U1_avalon_readdata[8]">U1_avalon_readdata[8]</A> ) ) ) # ( <A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & ( !<A HREF="#NC2L15">NC2L15</A> & ( <A HREF="#UB1_data_reg[8]">UB1_data_reg[8]</A> ) ) );


<P> --ZC1L925 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~12 at MLABCELL_X15_Y8_N57
<P><A NAME="ZC1L925">ZC1L925</A> = ( <A HREF="#VB4_av_readdata_pre[8]">VB4_av_readdata_pre[8]</A> & ( <A HREF="#UB1L36">UB1L36</A> & ( (!<A HREF="#ZC1L922">ZC1L922</A> & (!<A HREF="#ZC1L924">ZC1L924</A> & !<A HREF="#ZB2L1">ZB2L1</A>)) ) ) ) # ( !<A HREF="#VB4_av_readdata_pre[8]">VB4_av_readdata_pre[8]</A> & ( <A HREF="#UB1L36">UB1L36</A> & ( (!<A HREF="#ZC1L922">ZC1L922</A> & !<A HREF="#ZC1L924">ZC1L924</A>) ) ) ) # ( <A HREF="#VB4_av_readdata_pre[8]">VB4_av_readdata_pre[8]</A> & ( !<A HREF="#UB1L36">UB1L36</A> & ( (!<A HREF="#ZC1L922">ZC1L922</A> & !<A HREF="#ZB2L1">ZB2L1</A>) ) ) ) # ( !<A HREF="#VB4_av_readdata_pre[8]">VB4_av_readdata_pre[8]</A> & ( !<A HREF="#UB1L36">UB1L36</A> & ( !<A HREF="#ZC1L922">ZC1L922</A> ) ) );


<P> --ZC1L926 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~13 at MLABCELL_X15_Y8_N27
<P><A NAME="ZC1L926">ZC1L926</A> = ( <A HREF="#ZC1L892">ZC1L892</A> & ( (!<A HREF="#ZC1L706">ZC1L706</A>) # (<A HREF="#ZC1_av_ld_byte2_data[0]">ZC1_av_ld_byte2_data[0]</A>) ) ) # ( !<A HREF="#ZC1L892">ZC1L892</A> & ( (<A HREF="#ZC1_av_ld_byte2_data[0]">ZC1_av_ld_byte2_data[0]</A> & <A HREF="#ZC1L706">ZC1L706</A>) ) );


<P> --ZC1L929 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~14 at LABCELL_X17_Y6_N57
<P><A NAME="ZC1L929">ZC1L929</A> = ( <A HREF="#NC2L15">NC2L15</A> & ( ((<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & <A HREF="#UB1_data_reg[9]">UB1_data_reg[9]</A>)) # (<A HREF="#U1_avalon_readdata[9]">U1_avalon_readdata[9]</A>) ) ) # ( !<A HREF="#NC2L15">NC2L15</A> & ( (<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & <A HREF="#UB1_data_reg[9]">UB1_data_reg[9]</A>) ) );


<P> --ZC1L930 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~15 at LABCELL_X17_Y6_N9
<P><A NAME="ZC1L930">ZC1L930</A> = ( !<A HREF="#ZC1L927">ZC1L927</A> & ( (!<A HREF="#ZB2L1">ZB2L1</A> & ((!<A HREF="#UB1L36">UB1L36</A>) # ((!<A HREF="#ZC1L929">ZC1L929</A>)))) # (<A HREF="#ZB2L1">ZB2L1</A> & (!<A HREF="#VB4_av_readdata_pre[9]">VB4_av_readdata_pre[9]</A> & ((!<A HREF="#UB1L36">UB1L36</A>) # (!<A HREF="#ZC1L929">ZC1L929</A>)))) ) );


<P> --ZC1L931 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~16 at LABCELL_X17_Y8_N57
<P><A NAME="ZC1L931">ZC1L931</A> = ( <A HREF="#ZC1_av_ld_byte2_data[1]">ZC1_av_ld_byte2_data[1]</A> & ( (<A HREF="#ZC1L706">ZC1L706</A>) # (<A HREF="#ZC1L892">ZC1L892</A>) ) ) # ( !<A HREF="#ZC1_av_ld_byte2_data[1]">ZC1_av_ld_byte2_data[1]</A> & ( (<A HREF="#ZC1L892">ZC1L892</A> & !<A HREF="#ZC1L706">ZC1L706</A>) ) );


<P> --ZC1L934 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~17 at MLABCELL_X15_Y6_N54
<P><A NAME="ZC1L934">ZC1L934</A> = ( <A HREF="#UB1_data_reg[10]">UB1_data_reg[10]</A> & ( ((<A HREF="#U1_avalon_readdata[10]">U1_avalon_readdata[10]</A> & <A HREF="#NC2L15">NC2L15</A>)) # (<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A>) ) ) # ( !<A HREF="#UB1_data_reg[10]">UB1_data_reg[10]</A> & ( (<A HREF="#U1_avalon_readdata[10]">U1_avalon_readdata[10]</A> & <A HREF="#NC2L15">NC2L15</A>) ) );


<P> --ZC1L935 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~18 at LABCELL_X13_Y8_N51
<P><A NAME="ZC1L935">ZC1L935</A> = ( <A HREF="#VB4_av_readdata_pre[10]">VB4_av_readdata_pre[10]</A> & ( <A HREF="#UB1L36">UB1L36</A> & ( (!<A HREF="#ZC1L932">ZC1L932</A> & (!<A HREF="#ZC1L934">ZC1L934</A> & !<A HREF="#ZB2L1">ZB2L1</A>)) ) ) ) # ( !<A HREF="#VB4_av_readdata_pre[10]">VB4_av_readdata_pre[10]</A> & ( <A HREF="#UB1L36">UB1L36</A> & ( (!<A HREF="#ZC1L932">ZC1L932</A> & !<A HREF="#ZC1L934">ZC1L934</A>) ) ) ) # ( <A HREF="#VB4_av_readdata_pre[10]">VB4_av_readdata_pre[10]</A> & ( !<A HREF="#UB1L36">UB1L36</A> & ( (!<A HREF="#ZC1L932">ZC1L932</A> & !<A HREF="#ZB2L1">ZB2L1</A>) ) ) ) # ( !<A HREF="#VB4_av_readdata_pre[10]">VB4_av_readdata_pre[10]</A> & ( !<A HREF="#UB1L36">UB1L36</A> & ( !<A HREF="#ZC1L932">ZC1L932</A> ) ) );


<P> --ZC1L936 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~19 at LABCELL_X17_Y8_N24
<P><A NAME="ZC1L936">ZC1L936</A> = (!<A HREF="#ZC1L706">ZC1L706</A> & (<A HREF="#ZC1L892">ZC1L892</A>)) # (<A HREF="#ZC1L706">ZC1L706</A> & ((<A HREF="#ZC1_av_ld_byte2_data[2]">ZC1_av_ld_byte2_data[2]</A>)));


<P> --ZC1L942 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~20 at MLABCELL_X15_Y8_N18
<P><A NAME="ZC1L942">ZC1L942</A> = ( <A HREF="#NC2L15">NC2L15</A> & ( ((<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & <A HREF="#UB1_data_reg[12]">UB1_data_reg[12]</A>)) # (<A HREF="#U1_avalon_readdata[12]">U1_avalon_readdata[12]</A>) ) ) # ( !<A HREF="#NC2L15">NC2L15</A> & ( (<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & <A HREF="#UB1_data_reg[12]">UB1_data_reg[12]</A>) ) );


<P> --ZC1L943 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~21 at MLABCELL_X15_Y8_N21
<P><A NAME="ZC1L943">ZC1L943</A> = ( <A HREF="#VB4_av_readdata_pre[12]">VB4_av_readdata_pre[12]</A> & ( ((<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & <A HREF="#VB1_av_readdata_pre[12]">VB1_av_readdata_pre[12]</A>)) # (<A HREF="#ZB2L1">ZB2L1</A>) ) ) # ( !<A HREF="#VB4_av_readdata_pre[12]">VB4_av_readdata_pre[12]</A> & ( (<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & <A HREF="#VB1_av_readdata_pre[12]">VB1_av_readdata_pre[12]</A>) ) );


<P> --ZC1L944 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~22 at MLABCELL_X15_Y8_N0
<P><A NAME="ZC1L944">ZC1L944</A> = ( <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ( <A HREF="#ZC1L942">ZC1L942</A> & ( !<A HREF="#ZC1_av_ld_byte2_data[4]">ZC1_av_ld_byte2_data[4]</A> ) ) ) # ( !<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ( <A HREF="#ZC1L942">ZC1L942</A> & ( (!<A HREF="#ZC1L943">ZC1L943</A> & !<A HREF="#UB1L36">UB1L36</A>) ) ) ) # ( <A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ( !<A HREF="#ZC1L942">ZC1L942</A> & ( !<A HREF="#ZC1_av_ld_byte2_data[4]">ZC1_av_ld_byte2_data[4]</A> ) ) ) # ( !<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ( !<A HREF="#ZC1L942">ZC1L942</A> & ( !<A HREF="#ZC1L943">ZC1L943</A> ) ) );


<P> --ZC1L938 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~23 at LABCELL_X17_Y6_N48
<P><A NAME="ZC1L938">ZC1L938</A> = ( <A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & ( ((<A HREF="#NC2L15">NC2L15</A> & <A HREF="#U1_avalon_readdata[11]">U1_avalon_readdata[11]</A>)) # (<A HREF="#UB1_data_reg[11]">UB1_data_reg[11]</A>) ) ) # ( !<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & ( (<A HREF="#NC2L15">NC2L15</A> & <A HREF="#U1_avalon_readdata[11]">U1_avalon_readdata[11]</A>) ) );


<P> --ZC1L939 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~24 at LABCELL_X17_Y6_N6
<P><A NAME="ZC1L939">ZC1L939</A> = (!<A HREF="#ZB2L1">ZB2L1</A> & (<A HREF="#UB1L36">UB1L36</A> & (<A HREF="#ZC1L938">ZC1L938</A>))) # (<A HREF="#ZB2L1">ZB2L1</A> & (((<A HREF="#UB1L36">UB1L36</A> & <A HREF="#ZC1L938">ZC1L938</A>)) # (<A HREF="#VB4_av_readdata_pre[11]">VB4_av_readdata_pre[11]</A>)));


<P> --ZC1L940 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~25 at LABCELL_X17_Y8_N27
<P><A NAME="ZC1L940">ZC1L940</A> = ( <A HREF="#ZC1_av_ld_byte2_data[3]">ZC1_av_ld_byte2_data[3]</A> & ( (<A HREF="#ZC1L892">ZC1L892</A>) # (<A HREF="#ZC1L706">ZC1L706</A>) ) ) # ( !<A HREF="#ZC1_av_ld_byte2_data[3]">ZC1_av_ld_byte2_data[3]</A> & ( (!<A HREF="#ZC1L706">ZC1L706</A> & <A HREF="#ZC1L892">ZC1L892</A>) ) );


<P> --ZC1L946 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~26 at LABCELL_X16_Y6_N15
<P><A NAME="ZC1L946">ZC1L946</A> = ( <A HREF="#U1_avalon_readdata[13]">U1_avalon_readdata[13]</A> & ( ((<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & <A HREF="#UB1_data_reg[13]">UB1_data_reg[13]</A>)) # (<A HREF="#NC2L15">NC2L15</A>) ) ) # ( !<A HREF="#U1_avalon_readdata[13]">U1_avalon_readdata[13]</A> & ( (<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & <A HREF="#UB1_data_reg[13]">UB1_data_reg[13]</A>) ) );


<P> --ZC1L947 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~27 at LABCELL_X12_Y8_N48
<P><A NAME="ZC1L947">ZC1L947</A> = ( <A HREF="#VB1_av_readdata_pre[13]">VB1_av_readdata_pre[13]</A> & ( ((<A HREF="#ZB2L1">ZB2L1</A> & <A HREF="#VB4_av_readdata_pre[13]">VB4_av_readdata_pre[13]</A>)) # (<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A>) ) ) # ( !<A HREF="#VB1_av_readdata_pre[13]">VB1_av_readdata_pre[13]</A> & ( (<A HREF="#ZB2L1">ZB2L1</A> & <A HREF="#VB4_av_readdata_pre[13]">VB4_av_readdata_pre[13]</A>) ) );


<P> --ZC1L948 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~28 at LABCELL_X17_Y8_N33
<P><A NAME="ZC1L948">ZC1L948</A> = ( <A HREF="#ZC1L947">ZC1L947</A> & ( (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & !<A HREF="#ZC1_av_ld_byte2_data[5]">ZC1_av_ld_byte2_data[5]</A>) ) ) # ( !<A HREF="#ZC1L947">ZC1L947</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((!<A HREF="#UB1L36">UB1L36</A>) # ((!<A HREF="#ZC1L946">ZC1L946</A>)))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((!<A HREF="#ZC1_av_ld_byte2_data[5]">ZC1_av_ld_byte2_data[5]</A>)))) ) );


<P> --ZC1L950 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~29 at LABCELL_X16_Y6_N27
<P><A NAME="ZC1L950">ZC1L950</A> = ( <A HREF="#U1_avalon_readdata[14]">U1_avalon_readdata[14]</A> & ( ((<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & <A HREF="#UB1_data_reg[14]">UB1_data_reg[14]</A>)) # (<A HREF="#NC2L15">NC2L15</A>) ) ) # ( !<A HREF="#U1_avalon_readdata[14]">U1_avalon_readdata[14]</A> & ( (<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> & <A HREF="#UB1_data_reg[14]">UB1_data_reg[14]</A>) ) );


<P> --ZC1L951 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~30 at LABCELL_X9_Y8_N54
<P><A NAME="ZC1L951">ZC1L951</A> = ( <A HREF="#VB4_av_readdata_pre[14]">VB4_av_readdata_pre[14]</A> & ( ((<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & <A HREF="#VB1_av_readdata_pre[14]">VB1_av_readdata_pre[14]</A>)) # (<A HREF="#ZB2L1">ZB2L1</A>) ) ) # ( !<A HREF="#VB4_av_readdata_pre[14]">VB4_av_readdata_pre[14]</A> & ( (<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & <A HREF="#VB1_av_readdata_pre[14]">VB1_av_readdata_pre[14]</A>) ) );


<P> --ZC1L952 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~31 at LABCELL_X17_Y8_N54
<P><A NAME="ZC1L952">ZC1L952</A> = ( <A HREF="#UB1L36">UB1L36</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (((!<A HREF="#ZC1L950">ZC1L950</A> & !<A HREF="#ZC1L951">ZC1L951</A>)))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1_av_ld_byte2_data[6]">ZC1_av_ld_byte2_data[6]</A>)) ) ) # ( !<A HREF="#UB1L36">UB1L36</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & ((!<A HREF="#ZC1L951">ZC1L951</A>))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1_av_ld_byte2_data[6]">ZC1_av_ld_byte2_data[6]</A>)) ) );


<P> --ZC1L954 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~32 at MLABCELL_X15_Y4_N9
<P><A NAME="ZC1L954">ZC1L954</A> = ( <A HREF="#UB1_data_reg[15]">UB1_data_reg[15]</A> & ( <A HREF="#U1_avalon_readdata[15]">U1_avalon_readdata[15]</A> & ( (<A HREF="#NC2L15">NC2L15</A>) # (<A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A>) ) ) ) # ( !<A HREF="#UB1_data_reg[15]">UB1_data_reg[15]</A> & ( <A HREF="#U1_avalon_readdata[15]">U1_avalon_readdata[15]</A> & ( <A HREF="#NC2L15">NC2L15</A> ) ) ) # ( <A HREF="#UB1_data_reg[15]">UB1_data_reg[15]</A> & ( !<A HREF="#U1_avalon_readdata[15]">U1_avalon_readdata[15]</A> & ( <A HREF="#SB2_mem[0][42]">SB2_mem[0][42]</A> ) ) );


<P> --ZC1L955 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~33 at LABCELL_X16_Y7_N45
<P><A NAME="ZC1L955">ZC1L955</A> = ( <A HREF="#VB4_av_readdata_pre[15]">VB4_av_readdata_pre[15]</A> & ( ((<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & <A HREF="#VB1_av_readdata_pre[15]">VB1_av_readdata_pre[15]</A>)) # (<A HREF="#ZB2L1">ZB2L1</A>) ) ) # ( !<A HREF="#VB4_av_readdata_pre[15]">VB4_av_readdata_pre[15]</A> & ( (<A HREF="#VB1_read_latency_shift_reg[0]">VB1_read_latency_shift_reg[0]</A> & <A HREF="#VB1_av_readdata_pre[15]">VB1_av_readdata_pre[15]</A>) ) );


<P> --ZC1L956 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~34 at LABCELL_X17_Y8_N30
<P><A NAME="ZC1L956">ZC1L956</A> = ( <A HREF="#ZC1_av_ld_byte2_data[7]">ZC1_av_ld_byte2_data[7]</A> & ( (!<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A> & (!<A HREF="#ZC1L955">ZC1L955</A> & ((!<A HREF="#UB1L36">UB1L36</A>) # (!<A HREF="#ZC1L954">ZC1L954</A>)))) ) ) # ( !<A HREF="#ZC1_av_ld_byte2_data[7]">ZC1_av_ld_byte2_data[7]</A> & ( ((!<A HREF="#ZC1L955">ZC1L955</A> & ((!<A HREF="#UB1L36">UB1L36</A>) # (!<A HREF="#ZC1L954">ZC1L954</A>)))) # (<A HREF="#ZC1_av_ld_aligning_data">ZC1_av_ld_aligning_data</A>) ) );


<P> --ZC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3 at LABCELL_X24_Y8_N54
<P><A NAME="ZC1L217">ZC1L217</A> = ( <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & !<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A>))) ) ) ) # ( <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( !<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & !<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A>)) ) ) ) # ( !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( !<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & ((!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A>) # (<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A>)))) ) ) );


<P> --ZC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at LABCELL_X19_Y5_N57
<P><A NAME="ZC1L205">ZC1L205</A> = ( <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & (<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & !<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>))) ) ) # ( !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & (!<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & !<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>))) ) );


<P> --ZC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at LABCELL_X22_Y4_N0
<P><A NAME="ZC1L206">ZC1L206</A> = ( <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>))) ) ) ) # ( !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>)) ) ) ) # ( !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( !<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>)) ) ) );


<P> --ZC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at MLABCELL_X21_Y6_N15
<P><A NAME="ZC1L244">ZC1L244</A> = ( <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( !<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & ( (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (!<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> $ (!<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A>))) ) ) );


<P> --ZC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at LABCELL_X24_Y8_N57
<P><A NAME="ZC1L245">ZC1L245</A> = ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A>))) ) ) ) # ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & !<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A>)) ) ) ) # ( !<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ( (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & ((!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A>) # (<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A>)))) ) ) );


<P> --ZC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at LABCELL_X19_Y5_N54
<P><A NAME="ZC1L233">ZC1L233</A> = ( <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & (<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ((!<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A>) # (!<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>)))) ) ) # ( !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (!<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & (<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & <A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A>)) ) );


<P> --ZC1L790 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~5 at LABCELL_X18_Y5_N9
<P><A NAME="ZC1L790">ZC1L790</A> = ( !<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ( (<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & (<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & ((!<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A>) # (!<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>)))) ) );


<P> --ZC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4 at LABCELL_X18_Y7_N12
<P><A NAME="ZC1L218">ZC1L218</A> = ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & (!<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & <A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>)) ) ) ) # ( !<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & ((!<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ((<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>))) # (<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & (!<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & !<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>)))) ) ) );


<P> --ZC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5 at LABCELL_X18_Y7_N48
<P><A NAME="ZC1L219">ZC1L219</A> = ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (!<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & (!<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> $ (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>))) ) ) ) # ( !<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (!<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & (!<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> $ (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>)))) ) ) );


<P> --ZC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6 at LABCELL_X18_Y7_N6
<P><A NAME="ZC1L220">ZC1L220</A> = ( <A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( (<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & ((!<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & (!<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A>)) # (<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ((<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>))))) ) ) ) # ( !<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( (<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & (!<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> $ (<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A>)))) ) ) );


<P> --ZC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at MLABCELL_X21_Y6_N54
<P><A NAME="ZC1L226">ZC1L226</A> = ( <A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & ( <A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & ( (!<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & (!<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & (<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & <A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A>))) ) ) ) # ( <A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & ( !<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & ( (!<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & ((!<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>) # (!<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A>)))) ) ) );


<P> --ZC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at LABCELL_X22_Y4_N12
<P><A NAME="ZC1L227">ZC1L227</A> = ( <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( <A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & ( (!<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ((!<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A>)) # (<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & ((<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A>))))) # (<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & (<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & ((!<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>) # (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A>)))) ) ) ) # ( !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( <A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & ( (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> $ (((!<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A>) # (!<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>))))) # (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ((<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>)))) ) ) ) # ( <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( !<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & ( (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & (<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ((!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A>) # (!<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>)))) # (<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A>)) ) ) ) # ( !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( !<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & ( (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (!<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> $ (<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>)))) # (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>))) ) ) );


<P> --ZC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at LABCELL_X22_Y4_N54
<P><A NAME="ZC1L228">ZC1L228</A> = ( <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (!<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>))) ) ) ) # ( <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( !<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & ((!<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>) # (<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A>)))) ) ) ) # ( !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( !<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & <A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A>)) ) ) );


<P> --ZC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at LABCELL_X22_Y4_N24
<P><A NAME="ZC1L229">ZC1L229</A> = ( <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (!<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>)) ) ) ) # ( !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (!<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>))) ) ) ) # ( <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( !<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (!<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>))) ) ) ) # ( !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( !<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (!<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> $ (<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>)))) ) ) );


<P> --ZC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at LABCELL_X22_Y4_N6
<P><A NAME="ZC1L230">ZC1L230</A> = ( <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>)) ) ) ) # ( !<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & ((!<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & ((<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>))) # (<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & (!<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & !<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>)))) ) ) ) # ( <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ( !<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & ( (<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>))) ) ) );


<P> --ZC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at LABCELL_X19_Y5_N30
<P><A NAME="ZC1L201">ZC1L201</A> = ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( <A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ( (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & (!<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> $ (!<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A>)))) ) ) ) # ( !<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( <A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ( (<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & !<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>) ) ) ) # ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( !<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ( (!<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & (!<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & !<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>))) ) ) ) # ( !<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( !<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ( (!<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & ((<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>) # (<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A>)))) ) ) );


<P> --ZC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at LABCELL_X18_Y7_N18
<P><A NAME="ZC1L202">ZC1L202</A> = ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & (<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & (!<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & !<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>))) ) ) ) # ( !<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & !<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>) ) ) ) # ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & (!<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & (!<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & !<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A>))) ) ) ) # ( !<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (!<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & ((<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A>) # (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>)))) ) ) );


<P> --ZC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2 at MLABCELL_X21_Y9_N45
<P><A NAME="ZC1L203">ZC1L203</A> = ( <A HREF="#ZC1L201">ZC1L201</A> & ( <A HREF="#ZC1L204">ZC1L204</A> ) ) # ( <A HREF="#ZC1L201">ZC1L201</A> & ( !<A HREF="#ZC1L204">ZC1L204</A> & ( <A HREF="#ZC1L202">ZC1L202</A> ) ) ) # ( !<A HREF="#ZC1L201">ZC1L201</A> & ( !<A HREF="#ZC1L204">ZC1L204</A> & ( <A HREF="#ZC1L202">ZC1L202</A> ) ) );


<P> --ZC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at LABCELL_X19_Y5_N15
<P><A NAME="ZC1L207">ZC1L207</A> = ( <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (!<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & (<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & <A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>))) ) ) # ( !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (!<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & (!<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & <A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>))) ) );


<P> --ZC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3 at MLABCELL_X21_Y6_N24
<P><A NAME="ZC1L204">ZC1L204</A> = ( !<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & ( !<A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & ( (!<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & ((!<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & (<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>)) # (<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & ((!<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A>))))) ) ) );


<P> --ZC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at LABCELL_X19_Y5_N18
<P><A NAME="ZC1L235">ZC1L235</A> = ( <A HREF="#ZC1L234">ZC1L234</A> & ( <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> ) ) # ( !<A HREF="#ZC1L234">ZC1L234</A> & ( <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> & ( (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & (!<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & ((<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A>) # (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A>)))) ) ) ) # ( <A HREF="#ZC1L234">ZC1L234</A> & ( !<A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A> ) );


<P> --ZC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at LABCELL_X18_Y5_N54
<P><A NAME="ZC1L236">ZC1L236</A> = ( <A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( !<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & ( (!<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A>)) ) ) ) # ( !<A HREF="#ZC1_D_iw[4]">ZC1_D_iw[4]</A> & ( !<A HREF="#ZC1_D_iw[5]">ZC1_D_iw[5]</A> & ( (!<A HREF="#ZC1_D_iw[1]">ZC1_D_iw[1]</A> & (!<A HREF="#ZC1_D_iw[0]">ZC1_D_iw[0]</A> & (<A HREF="#ZC1_D_iw[3]">ZC1_D_iw[3]</A> & <A HREF="#ZC1_D_iw[2]">ZC1_D_iw[2]</A>))) ) ) );


<P> --ZC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at MLABCELL_X21_Y6_N42
<P><A NAME="ZC1L249">ZC1L249</A> = ( !<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & ( <A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & ( (!<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & (((!<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A>)))) # (<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A> & (((<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> & !<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A>)) # (<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A>))) ) ) );


<P> --ZC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at LABCELL_X24_Y6_N57
<P><A NAME="ZC1L250">ZC1L250</A> = ( <A HREF="#ZC1L249">ZC1L249</A> & ( <A HREF="#ZC1L594">ZC1L594</A> ) );


<P> --ZC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2 at MLABCELL_X21_Y6_N36
<P><A NAME="ZC1L251">ZC1L251</A> = ( !<A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> & ( <A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> & ( (<A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> & (!<A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A> & ((!<A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>) # (<A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A>)))) ) ) );


<P> --DC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at LABCELL_X13_Y5_N18
<P><A NAME="DC1L12">DC1L12</A> = ( <A HREF="#DC1_write_accepted">DC1_write_accepted</A> & ( <A HREF="#ZC1_d_write">ZC1_d_write</A> & ( <A HREF="#DC1L2">DC1L2</A> ) ) ) # ( !<A HREF="#DC1_write_accepted">DC1_write_accepted</A> & ( <A HREF="#ZC1_d_write">ZC1_d_write</A> & ( (<A HREF="#DC1L2">DC1L2</A> & (<A HREF="#DB1_rst1">DB1_rst1</A> & ((!<A HREF="#YB1L3">YB1L3</A>) # (<A HREF="#YB1L4">YB1L4</A>)))) ) ) ) # ( <A HREF="#DC1_write_accepted">DC1_write_accepted</A> & ( !<A HREF="#ZC1_d_write">ZC1_d_write</A> & ( <A HREF="#DC1L2">DC1L2</A> ) ) );


<P> --BB1L12 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at LABCELL_X10_Y4_N15
<P><A NAME="BB1L12">BB1L12</A> = !<A HREF="#BB1_altera_reset_synchronizer_int_chain[3]">BB1_altera_reset_synchronizer_int_chain[3]</A>;


<P> --DB1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at MLABCELL_X3_Y1_N30
<P><A NAME="DB1L60">DB1L60</A> = AMPP_FUNCTION(!<A HREF="#W1L88Q">W1L88Q</A>);


<P> --SC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X17_Y7_N42
<P><A NAME="SC2L7">SC2L7</A> = !<A HREF="#SC2L3">SC2L3</A>;


<P> --BC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress~0 at LABCELL_X13_Y7_N36
<P><A NAME="BC2L3">BC2L3</A> = ( !<A HREF="#BC2L58">BC2L58</A> );


<P> --SC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X12_Y7_N15
<P><A NAME="SC1L7">SC1L7</A> = !<A HREF="#SC1L3">SC1L3</A>;


<P> --BC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0 at LABCELL_X12_Y7_N36
<P><A NAME="BC1L4">BC1L4</A> = ( !<A HREF="#BC1L55">BC1L55</A> );


<P> --HD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 at MLABCELL_X6_Y6_N24
<P><A NAME="HD1L5">HD1L5</A> = ( !<A HREF="#CD1_writedata[0]">CD1_writedata[0]</A> );


<P> --VB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at LABCELL_X12_Y8_N51
<P><A NAME="VB1L23">VB1L23</A> = !<A HREF="#MB1_b_full">MB1_b_full</A>;


<P> --HD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1 at MLABCELL_X8_Y4_N21
<P><A NAME="HD1L7">HD1L7</A> = ( !<A HREF="#CD1_writedata[1]">CD1_writedata[1]</A> );


<P> --DB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at LABCELL_X9_Y4_N3
<P><A NAME="DB1L41">DB1L41</A> = AMPP_FUNCTION(!<A HREF="#DB1_read">DB1_read</A>);


<P> --GE2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at LABCELL_X10_Y4_N36
<P><A NAME="GE2L4">GE2L4</A> = GND;


<P> --DB1L113 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at LABCELL_X9_Y4_N12
<P><A NAME="DB1L113">DB1L113</A> = AMPP_FUNCTION(!<A HREF="#DB1_write">DB1_write</A>);


<P> --A1L109 is ~GND at LABCELL_X4_Y4_N6
<P><A NAME="A1L109">A1L109</A> = GND;


<P> --DB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at MLABCELL_X3_Y1_N36
<P><A NAME="DB1L19">DB1L19</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>);


<P> --ZC1L397 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X27_Y9_N36
<P><A NAME="ZC1L397">ZC1L397</A> = ( !<A HREF="#ZC1_E_shift_rot_cnt[0]">ZC1_E_shift_rot_cnt[0]</A> );


<P> --TD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at LABCELL_X7_Y5_N0
<P><A NAME="TD1L3">TD1L3</A> = !<A HREF="#TD1L2">TD1L2</A>;


<P> --A1L7 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
<P><A NAME="A1L7">A1L7</A> = EQUATION NOT SUPPORTED;

<P> --A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
<P><A NAME="A1L8">A1L8</A> = EQUATION NOT SUPPORTED;

<P> --A1L5 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
<P><A NAME="A1L5">A1L5</A> = EQUATION NOT SUPPORTED;

<P> --A1L6 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
<P><A NAME="A1L6">A1L6</A> = EQUATION NOT SUPPORTED;


<P> --S1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X3_Y2_N14
<P> --register power-up is low

<P><A NAME="S1_state[1]">S1_state[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#S1L20">S1L20</A>, <A HREF="#A1L8">A1L8</A>, GND);


<P> --S1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X2_Y2_N41
<P> --register power-up is low

<P><A NAME="S1_state[4]">S1_state[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#S1L23">S1L23</A>, <A HREF="#A1L8">A1L8</A>, GND);


<P> --S1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X3_Y2_N58
<P> --register power-up is low

<P><A NAME="S1_state[6]">S1_state[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#S1L25">S1L25</A>, <A HREF="#A1L8">A1L8</A>, GND);


<P> --S1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X3_Y2_N5
<P> --register power-up is low

<P><A NAME="S1_state[11]">S1_state[11]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#S1L29">S1L29</A>, <A HREF="#A1L8">A1L8</A>, GND);


<P> --S1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X3_Y2_N20
<P> --register power-up is low

<P><A NAME="S1_state[13]">S1_state[13]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#S1L31">S1L31</A>, <A HREF="#A1L8">A1L8</A>, GND);


<P> --Q1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X4_Y2_N26
<P> --register power-up is low

<P><A NAME="Q1_irsr_reg[0]">Q1_irsr_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L80">Q1L80</A>, <A HREF="#Q1_irsr_reg[1]">Q1_irsr_reg[1]</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, !<A HREF="#S1_state[3]">S1_state[3]</A>, <A HREF="#Q1L69">Q1L69</A>);


<P> --Q1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X4_Y2_N31
<P> --register power-up is low

<P><A NAME="Q1_irsr_reg[1]">Q1_irsr_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L82">Q1L82</A>, <A HREF="#Q1_irsr_reg[2]">Q1_irsr_reg[2]</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, !<A HREF="#S1_state[3]">S1_state[3]</A>, <A HREF="#Q1L69">Q1L69</A>);


<P> --S1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X6_Y2_N50
<P> --register power-up is low

<P><A NAME="S1_tms_cnt[2]">S1_tms_cnt[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#S1L38">S1L38</A>, !<A HREF="#A1L8">A1L8</A>, GND);


<P> --S1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X6_Y2_N53
<P> --register power-up is low

<P><A NAME="S1_tms_cnt[1]">S1_tms_cnt[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#S1L40">S1L40</A>, !<A HREF="#A1L8">A1L8</A>, GND);


<P> --R1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at LABCELL_X1_Y1_N36
<P><A NAME="R1L28">R1L28</A> = AMPP_FUNCTION(!<A HREF="#R1_word_counter[4]">R1_word_counter[4]</A>, !<A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#R1_clear_signal">R1_clear_signal</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>, !<A HREF="#R1L6Q">R1L6Q</A>);


<P> --Q1L76 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 at LABCELL_X4_Y2_N48
<P><A NAME="Q1L76">Q1L76</A> = AMPP_FUNCTION(!<A HREF="#GE2L4">GE2L4</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#GE2L4">GE2L4</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#Q1_irsr_reg[6]">Q1_irsr_reg[6]</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>);


<P> --Q1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
<P> --register power-up is low

<P><A NAME="Q1_tdo">Q1_tdo</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L145">Q1L145</A>);


<P> --K1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X3_Y3_N50
<P> --register power-up is low

<P><A NAME="K1_splitter_nodes_receive_0[3]">K1_splitter_nodes_receive_0[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L116">Q1L116</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#Q1L117">Q1L117</A>);


<P> --Q1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X3_Y2_N26
<P> --register power-up is low

<P><A NAME="Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L22">Q1L22</A>, <A HREF="#S1_state[0]">S1_state[0]</A>, <A HREF="#Q1L147">Q1L147</A>);


<P> --Q1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X2_Y2_N32
<P> --register power-up is low

<P><A NAME="Q1_clr_reg">Q1_clr_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L2">Q1L2</A>, GND);


<P> --S1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X3_Y2_N17
<P> --register power-up is low

<P><A NAME="S1_state[0]">S1_state[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#S1L19">S1L19</A>, GND);


<P> --S1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X2_Y2_N5
<P> --register power-up is low

<P><A NAME="S1_state[2]">S1_state[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#S1L21">S1L21</A>, GND);


<P> --S1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X4_Y2_N8
<P> --register power-up is low

<P><A NAME="S1_state[3]">S1_state[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#S1L22">S1L22</A>, GND);


<P> --S1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X3_Y2_N2
<P> --register power-up is low

<P><A NAME="S1_state[5]">S1_state[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#S1L24">S1L24</A>);


<P> --S1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X2_Y2_N35
<P> --register power-up is low

<P><A NAME="S1_state[7]">S1_state[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#S1L26">S1L26</A>, GND);


<P> --S1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X2_Y2_N38
<P> --register power-up is low

<P><A NAME="S1_state[8]">S1_state[8]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#S1L27">S1L27</A>, GND);


<P> --S1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X3_Y2_N11
<P> --register power-up is low

<P><A NAME="S1_state[9]">S1_state[9]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L114">Q1L114</A>, GND);


<P> --S1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X2_Y2_N23
<P> --register power-up is low

<P><A NAME="S1_state[10]">S1_state[10]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#S1L28">S1L28</A>, GND);


<P> --S1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X3_Y2_N50
<P> --register power-up is low

<P><A NAME="S1_state[12]">S1_state[12]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#S1L30">S1L30</A>, GND);


<P> --S1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X3_Y2_N56
<P> --register power-up is low

<P><A NAME="S1_state[14]">S1_state[14]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#S1L32">S1L32</A>, GND);


<P> --S1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X3_Y2_N23
<P> --register power-up is low

<P><A NAME="S1_state[15]">S1_state[15]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L147">Q1L147</A>, GND);


<P> --Q1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X2_Y2_N29
<P> --register power-up is low

<P><A NAME="Q1_irf_reg[1][0]">Q1_irf_reg[1][0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L55">Q1L55</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, GND);


<P> --K1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X3_Y3_N56
<P> --register power-up is low

<P><A NAME="K1_splitter_nodes_receive_1[3]">K1_splitter_nodes_receive_1[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L118">Q1L118</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#Q1L117">Q1L117</A>);


<P> --Q1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X3_Y3_N26
<P> --register power-up is low

<P><A NAME="Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L61">Q1L61</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#Q1L59">Q1L59</A>);


<P> --Q1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X3_Y3_N35
<P> --register power-up is low

<P><A NAME="Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L62">Q1L62</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#Q1L59">Q1L59</A>);


<P> --Q1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at LABCELL_X2_Y2_N24
<P><A NAME="Q1L25">Q1L25</A> = AMPP_FUNCTION(!<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>);


<P> --Q1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X2_Y2_N8
<P> --register power-up is low

<P><A NAME="Q1_virtual_ir_tdo_sel_reg[1]">Q1_virtual_ir_tdo_sel_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1_irsr_reg[6]">Q1_irsr_reg[6]</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, GND, <A HREF="#Q1L120">Q1L120</A>);


<P> --Q1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X2_Y2_N17
<P> --register power-up is low

<P><A NAME="Q1_virtual_ir_tdo_sel_reg[0]">Q1_virtual_ir_tdo_sel_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1_irsr_reg[5]">Q1_irsr_reg[5]</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, GND, <A HREF="#Q1L120">Q1L120</A>);


<P> --Q1L138 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X2_Y2_N15
<P><A NAME="Q1L138">Q1L138</A> = AMPP_FUNCTION(!<A HREF="#DB1_adapted_tdo">DB1_adapted_tdo</A>, !<A HREF="#Q1L65Q">Q1L65Q</A>, !<A HREF="#Q1_virtual_ir_tdo_sel_reg[1]">Q1_virtual_ir_tdo_sel_reg[1]</A>, !<A HREF="#Q1_virtual_ir_tdo_sel_reg[0]">Q1_virtual_ir_tdo_sel_reg[0]</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>);


<P> --Q1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X4_Y2_N28
<P> --register power-up is low

<P><A NAME="Q1_irsr_reg[2]">Q1_irsr_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L81">Q1L81</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#Q1L69">Q1L69</A>);


<P> --Q1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X4_Y2_N50
<P> --register power-up is low

<P><A NAME="Q1_irsr_reg[6]">Q1_irsr_reg[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L76">Q1L76</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>);


<P> --Q1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X2_Y2_N55
<P> --register power-up is low

<P><A NAME="Q1_irsr_reg[5]">Q1_irsr_reg[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L74">Q1L74</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, GND);


<P> --Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at LABCELL_X1_Y2_N24
<P><A NAME="Q1L23">Q1L23</A> = AMPP_FUNCTION(!<A HREF="#Q1_irsr_reg[5]">Q1_irsr_reg[5]</A>, !<A HREF="#Q1_irsr_reg[6]">Q1_irsr_reg[6]</A>);


<P> --R1_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X1_Y1_N32
<P> --register power-up is low

<P><A NAME="R1_WORD_SR[0]">R1_WORD_SR[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#R1L22">R1L22</A>, <A HREF="#R1L17">R1L17</A>);


<P> --Q1L139 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X2_Y2_N36
<P><A NAME="Q1L139">Q1L139</A> = AMPP_FUNCTION(!<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#Q1L23">Q1L23</A>, !<A HREF="#Q1_irsr_reg[2]">Q1_irsr_reg[2]</A>, !<A HREF="#Q1L65Q">Q1L65Q</A>, !<A HREF="#R1_WORD_SR[0]">R1_WORD_SR[0]</A>, !<A HREF="#Q1_irsr_reg[1]">Q1_irsr_reg[1]</A>);


<P> --Q1L140 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X2_Y2_N6
<P><A NAME="Q1L140">Q1L140</A> = AMPP_FUNCTION(!<A HREF="#DB1_adapted_tdo">DB1_adapted_tdo</A>, !<A HREF="#WD1_sr[0]">WD1_sr[0]</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_virtual_ir_tdo_sel_reg[1]">Q1_virtual_ir_tdo_sel_reg[1]</A>, !<A HREF="#Q1_irsr_reg[6]">Q1_irsr_reg[6]</A>, !<A HREF="#Q1_irsr_reg[5]">Q1_irsr_reg[5]</A>);


<P> --Q1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X2_Y2_N2
<P> --register power-up is low

<P><A NAME="Q1_tdo_bypass_reg">Q1_tdo_bypass_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L137">Q1L137</A>, GND);


<P> --Q1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X1_Y2_N31
<P> --register power-up is low

<P><A NAME="Q1_hub_minor_ver_reg[0]">Q1_hub_minor_ver_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L31">Q1L31</A>, <A HREF="#Q1L25">Q1L25</A>);


<P> --Q1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X1_Y2_N37
<P> --register power-up is low

<P><A NAME="Q1_design_hash_reg[0]">Q1_design_hash_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L13">Q1L13</A>, <A HREF="#Q1L9">Q1L9</A>);


<P> --Q1L141 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at LABCELL_X2_Y2_N12
<P><A NAME="Q1L141">Q1L141</A> = AMPP_FUNCTION(!<A HREF="#Q1L65Q">Q1L65Q</A>, !<A HREF="#Q1_hub_minor_ver_reg[0]">Q1_hub_minor_ver_reg[0]</A>, !<A HREF="#Q1_design_hash_reg[0]">Q1_design_hash_reg[0]</A>);


<P> --Q1L142 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at LABCELL_X2_Y2_N33
<P><A NAME="Q1L142">Q1L142</A> = AMPP_FUNCTION(!<A HREF="#Q1_irsr_reg[2]">Q1_irsr_reg[2]</A>, !<A HREF="#Q1_irsr_reg[1]">Q1_irsr_reg[1]</A>);


<P> --Q1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X2_Y2_N48
<P><A NAME="Q1L143">Q1L143</A> = AMPP_FUNCTION(!<A HREF="#Q1_irsr_reg[1]">Q1_irsr_reg[1]</A>, !<A HREF="#Q1_irsr_reg[6]">Q1_irsr_reg[6]</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_irsr_reg[5]">Q1_irsr_reg[5]</A>, !<A HREF="#Q1_irsr_reg[2]">Q1_irsr_reg[2]</A>, !<A HREF="#Q1L65Q">Q1L65Q</A>);


<P> --Q1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X2_Y2_N0
<P><A NAME="Q1L144">Q1L144</A> = AMPP_FUNCTION(!<A HREF="#Q1L142">Q1L142</A>, !<A HREF="#Q1L25">Q1L25</A>, !<A HREF="#S1_state[8]">S1_state[8]</A>, !<A HREF="#Q1L141">Q1L141</A>, !<A HREF="#Q1_tdo_bypass_reg">Q1_tdo_bypass_reg</A>, !<A HREF="#Q1L143">Q1L143</A>);


<P> --Q1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
<P><A NAME="Q1L145">Q1L145</A> = AMPP_FUNCTION(!<A HREF="#Q1L144">Q1L144</A>, !<A HREF="#Q1L25">Q1L25</A>, !<A HREF="#Q1L138">Q1L138</A>, !<A HREF="#Q1L140">Q1L140</A>, !<A HREF="#Q1L139">Q1L139</A>);


<P> --Q1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X2_Y2_N53
<P> --register power-up is low

<P><A NAME="Q1_hub_mode_reg[1]">Q1_hub_mode_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L38">Q1L38</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, GND);


<P> --Q1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X4_Y2_N3
<P><A NAME="Q1L115">Q1L115</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#S1_state[2]">S1_state[2]</A>, !<A HREF="#Q1_hub_mode_reg[1]">Q1_hub_mode_reg[1]</A>);


<P> --Q1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at MLABCELL_X3_Y3_N48
<P><A NAME="Q1L116">Q1L116</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#Q1L115">Q1L115</A>, !<A HREF="#Q1_irsr_reg[5]">Q1_irsr_reg[5]</A>, !<A HREF="#Q1_irsr_reg[6]">Q1_irsr_reg[6]</A>, !<A HREF="#A1L6">A1L6</A>);


<P> --Q1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X3_Y2_N44
<P> --register power-up is low

<P><A NAME="Q1_virtual_dr_scan_reg">Q1_virtual_dr_scan_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L21">Q1L21</A>, <A HREF="#S1_state[0]">S1_state[0]</A>, <A HREF="#Q1L147">Q1L147</A>);


<P> --Q1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at LABCELL_X1_Y2_N18
<P><A NAME="Q1L117">Q1L117</A> = AMPP_FUNCTION(!<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#S1_state[2]">S1_state[2]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#S1_state[15]">S1_state[15]</A>, !<A HREF="#Q1_virtual_dr_scan_reg">Q1_virtual_dr_scan_reg</A>);


<P> --Q1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X6_Y2_N56
<P> --register power-up is low

<P><A NAME="Q1_jtag_ir_reg[1]">Q1_jtag_ir_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1_jtag_ir_reg[2]">Q1_jtag_ir_reg[2]</A>, <A HREF="#S1_state[0]">S1_state[0]</A>, GND, <A HREF="#S1_state[11]">S1_state[11]</A>);


<P> --Q1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X6_Y2_N13
<P> --register power-up is low

<P><A NAME="Q1_jtag_ir_reg[4]">Q1_jtag_ir_reg[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1_jtag_ir_reg[5]">Q1_jtag_ir_reg[5]</A>, <A HREF="#S1_state[0]">S1_state[0]</A>, GND, <A HREF="#S1_state[11]">S1_state[11]</A>);


<P> --Q1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X6_Y2_N46
<P> --register power-up is low

<P><A NAME="Q1_jtag_ir_reg[3]">Q1_jtag_ir_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1_jtag_ir_reg[4]">Q1_jtag_ir_reg[4]</A>, <A HREF="#S1_state[0]">S1_state[0]</A>, GND, <A HREF="#S1_state[11]">S1_state[11]</A>);


<P> --Q1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X6_Y2_N58
<P> --register power-up is low

<P><A NAME="Q1_jtag_ir_reg[2]">Q1_jtag_ir_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L90">Q1L90</A>, <A HREF="#S1_state[0]">S1_state[0]</A>, <A HREF="#S1_state[11]">S1_state[11]</A>);


<P> --Q1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X6_Y2_N43
<P> --register power-up is low

<P><A NAME="Q1_jtag_ir_reg[0]">Q1_jtag_ir_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L87">Q1L87</A>, <A HREF="#S1_state[0]">S1_state[0]</A>, <A HREF="#S1_state[11]">S1_state[11]</A>);


<P> --Q1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X6_Y2_N25
<P> --register power-up is low

<P><A NAME="Q1_jtag_ir_reg[9]">Q1_jtag_ir_reg[9]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L100">Q1L100</A>, <A HREF="#S1_state[0]">S1_state[0]</A>, <A HREF="#S1_state[11]">S1_state[11]</A>);


<P> --Q1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X6_Y2_N55
<P> --register power-up is low

<P><A NAME="Q1_jtag_ir_reg[8]">Q1_jtag_ir_reg[8]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L98">Q1L98</A>, <A HREF="#S1_state[0]">S1_state[0]</A>, <A HREF="#S1_state[11]">S1_state[11]</A>);


<P> --Q1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X6_Y2_N28
<P> --register power-up is low

<P><A NAME="Q1_jtag_ir_reg[7]">Q1_jtag_ir_reg[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L96">Q1L96</A>, <A HREF="#S1_state[0]">S1_state[0]</A>, <A HREF="#S1_state[11]">S1_state[11]</A>);


<P> --Q1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X6_Y2_N26
<P> --register power-up is low

<P><A NAME="Q1_jtag_ir_reg[6]">Q1_jtag_ir_reg[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1_jtag_ir_reg[7]">Q1_jtag_ir_reg[7]</A>, <A HREF="#S1_state[0]">S1_state[0]</A>, GND, <A HREF="#S1_state[11]">S1_state[11]</A>);


<P> --Q1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X6_Y2_N17
<P> --register power-up is low

<P><A NAME="Q1_jtag_ir_reg[5]">Q1_jtag_ir_reg[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1_jtag_ir_reg[6]">Q1_jtag_ir_reg[6]</A>, <A HREF="#S1_state[0]">S1_state[0]</A>, GND, <A HREF="#S1_state[11]">S1_state[11]</A>);


<P> --Q1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at MLABCELL_X6_Y2_N15
<P><A NAME="Q1L20">Q1L20</A> = AMPP_FUNCTION(!<A HREF="#Q1_jtag_ir_reg[8]">Q1_jtag_ir_reg[8]</A>, !<A HREF="#Q1_jtag_ir_reg[9]">Q1_jtag_ir_reg[9]</A>, !<A HREF="#Q1_jtag_ir_reg[7]">Q1_jtag_ir_reg[7]</A>, !<A HREF="#Q1_jtag_ir_reg[6]">Q1_jtag_ir_reg[6]</A>, !<A HREF="#Q1_jtag_ir_reg[5]">Q1_jtag_ir_reg[5]</A>);


<P> --Q1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at MLABCELL_X3_Y2_N24
<P><A NAME="Q1L22">Q1L22</A> = AMPP_FUNCTION(!<A HREF="#Q1_jtag_ir_reg[1]">Q1_jtag_ir_reg[1]</A>, !<A HREF="#Q1_jtag_ir_reg[0]">Q1_jtag_ir_reg[0]</A>, !<A HREF="#Q1_jtag_ir_reg[2]">Q1_jtag_ir_reg[2]</A>, !<A HREF="#Q1L20">Q1L20</A>, !<A HREF="#Q1_jtag_ir_reg[4]">Q1_jtag_ir_reg[4]</A>, !<A HREF="#Q1_jtag_ir_reg[3]">Q1_jtag_ir_reg[3]</A>);


<P> --Q1L147 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at MLABCELL_X6_Y2_N6
<P><A NAME="Q1L147">Q1L147</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#S1_state[12]">S1_state[12]</A>, !<A HREF="#S1_state[14]">S1_state[14]</A>);


<P> --Q1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X2_Y3_N1
<P> --register power-up is low

<P><A NAME="Q1_hub_mode_reg[2]">Q1_hub_mode_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L42">Q1L42</A>, <A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>);


<P> --Q1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at MLABCELL_X3_Y2_N48
<P><A NAME="Q1L2">Q1L2</A> = AMPP_FUNCTION(!<A HREF="#Q1_hub_mode_reg[2]">Q1_hub_mode_reg[2]</A>, !<A HREF="#S1_state[1]">S1_state[1]</A>);


<P> --S1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at MLABCELL_X6_Y2_N48
<P><A NAME="S1L19">S1L19</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#S1_state[0]">S1_state[0]</A>, !<A HREF="#S1_tms_cnt[2]">S1_tms_cnt[2]</A>, !<A HREF="#S1_state[9]">S1_state[9]</A>);


<P> --S1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at MLABCELL_X3_Y2_N15
<P><A NAME="S1L20">S1L20</A> = AMPP_FUNCTION(!<A HREF="#S1_state[8]">S1_state[8]</A>, !<A HREF="#S1_state[1]">S1_state[1]</A>, !<A HREF="#S1_state[15]">S1_state[15]</A>, !<A HREF="#S1_state[0]">S1_state[0]</A>);


<P> --S1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at MLABCELL_X3_Y2_N18
<P><A NAME="S1L21">S1L21</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#S1_state[8]">S1_state[8]</A>, !<A HREF="#S1_state[15]">S1_state[15]</A>, !<A HREF="#S1_state[1]">S1_state[1]</A>);


<P> --S1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at MLABCELL_X6_Y2_N36
<P><A NAME="S1L22">S1L22</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#S1_state[2]">S1_state[2]</A>);


<P> --S1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X2_Y2_N27
<P><A NAME="S1L23">S1L23</A> = AMPP_FUNCTION(!<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#S1_state[7]">S1_state[7]</A>);


<P> --S1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at MLABCELL_X3_Y2_N0
<P><A NAME="S1L24">S1L24</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>);


<P> --S1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at MLABCELL_X3_Y3_N0
<P><A NAME="S1L25">S1L25</A> = AMPP_FUNCTION(!<A HREF="#S1_state[5]">S1_state[5]</A>, !<A HREF="#S1_state[6]">S1_state[6]</A>);


<P> --S1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at MLABCELL_X3_Y2_N36
<P><A NAME="S1L26">S1L26</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#S1_state[6]">S1_state[6]</A>);


<P> --S1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at MLABCELL_X3_Y2_N30
<P><A NAME="S1L27">S1L27</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#S1_state[5]">S1_state[5]</A>, !<A HREF="#S1_state[7]">S1_state[7]</A>);


<P> --Q1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at MLABCELL_X6_Y2_N9
<P><A NAME="Q1L114">Q1L114</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#S1_state[2]">S1_state[2]</A>);


<P> --S1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at MLABCELL_X3_Y2_N21
<P><A NAME="S1L28">S1L28</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#S1_state[9]">S1_state[9]</A>);


<P> --S1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at MLABCELL_X6_Y2_N33
<P><A NAME="S1L29">S1L29</A> = AMPP_FUNCTION(!<A HREF="#S1_state[10]">S1_state[10]</A>, !<A HREF="#S1_state[11]">S1_state[11]</A>, !<A HREF="#S1_state[14]">S1_state[14]</A>);


<P> --S1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at MLABCELL_X6_Y2_N30
<P><A NAME="S1L30">S1L30</A> = AMPP_FUNCTION(!<A HREF="#S1_state[10]">S1_state[10]</A>, !<A HREF="#S1_state[11]">S1_state[11]</A>, !<A HREF="#A1L8">A1L8</A>);


<P> --S1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at MLABCELL_X6_Y2_N3
<P><A NAME="S1L31">S1L31</A> = AMPP_FUNCTION(!<A HREF="#S1_state[13]">S1_state[13]</A>, !<A HREF="#S1_state[12]">S1_state[12]</A>);


<P> --S1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at MLABCELL_X6_Y2_N0
<P><A NAME="S1L32">S1L32</A> = AMPP_FUNCTION(!<A HREF="#S1_state[13]">S1_state[13]</A>, !<A HREF="#A1L8">A1L8</A>);


<P> --Q1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X2_Y2_N59
<P> --register power-up is low

<P><A NAME="Q1_shadow_irf_reg[1][0]">Q1_shadow_irf_reg[1][0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L126">Q1L126</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, GND);


<P> --Q1L53 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at LABCELL_X4_Y2_N9
<P><A NAME="Q1L53">Q1L53</A> = AMPP_FUNCTION(!<A HREF="#Q1_hub_mode_reg[1]">Q1_hub_mode_reg[1]</A>, !<A HREF="#Q1_shadow_irf_reg[1][0]">Q1_shadow_irf_reg[1][0]</A>, !<A HREF="#Q1_irsr_reg[1]">Q1_irsr_reg[1]</A>, !<A HREF="#Q1_irsr_reg[5]">Q1_irsr_reg[5]</A>, !<A HREF="#Q1_irsr_reg[2]">Q1_irsr_reg[2]</A>, !<A HREF="#Q1_irsr_reg[0]">Q1_irsr_reg[0]</A>);


<P> --Q1L129 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 at MLABCELL_X3_Y3_N18
<P><A NAME="Q1L129">Q1L129</A> = AMPP_FUNCTION(!<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#S1_state[7]">S1_state[7]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#S1_state[5]">S1_state[5]</A>);


<P> --Q1L54 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at LABCELL_X4_Y2_N57
<P><A NAME="Q1L54">Q1L54</A> = AMPP_FUNCTION(!<A HREF="#Q1_irsr_reg[2]">Q1_irsr_reg[2]</A>, !<A HREF="#Q1_shadow_irf_reg[1][0]">Q1_shadow_irf_reg[1][0]</A>, !<A HREF="#Q1_irsr_reg[1]">Q1_irsr_reg[1]</A>, !<A HREF="#Q1_hub_mode_reg[1]">Q1_hub_mode_reg[1]</A>, !<A HREF="#Q1_irf_reg[1][0]">Q1_irf_reg[1][0]</A>, !<A HREF="#Q1_irsr_reg[5]">Q1_irsr_reg[5]</A>);


<P> --Q1L55 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at LABCELL_X4_Y2_N12
<P><A NAME="Q1L55">Q1L55</A> = AMPP_FUNCTION(!<A HREF="#Q1_irf_reg[1][0]">Q1_irf_reg[1][0]</A>, !<A HREF="#Q1L54">Q1L54</A>, !<A HREF="#Q1_irsr_reg[0]">Q1_irsr_reg[0]</A>, !<A HREF="#Q1L53">Q1L53</A>, !<A HREF="#Q1L129">Q1L129</A>, !<A HREF="#Q1_irsr_reg[6]">Q1_irsr_reg[6]</A>);


<P> --Q1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at MLABCELL_X3_Y3_N54
<P><A NAME="Q1L118">Q1L118</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#Q1L115">Q1L115</A>, !<A HREF="#Q1_irsr_reg[5]">Q1_irsr_reg[5]</A>, !<A HREF="#Q1_irsr_reg[6]">Q1_irsr_reg[6]</A>, !<A HREF="#A1L6">A1L6</A>);


<P> --Q1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X2_Y3_N44
<P> --register power-up is low

<P><A NAME="Q1_shadow_irf_reg[2][0]">Q1_shadow_irf_reg[2][0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L132">Q1L132</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#Q1L130">Q1L130</A>);


<P> --Q1L61 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 at MLABCELL_X3_Y3_N24
<P><A NAME="Q1L61">Q1L61</A> = AMPP_FUNCTION(!<A HREF="#Q1_shadow_irf_reg[2][0]">Q1_shadow_irf_reg[2][0]</A>, !<A HREF="#Q1L65Q">Q1L65Q</A>, !<A HREF="#Q1_hub_mode_reg[1]">Q1_hub_mode_reg[1]</A>);


<P> --S1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at MLABCELL_X3_Y3_N15
<P><A NAME="S1L33">S1L33</A> = AMPP_FUNCTION(!<A HREF="#S1_state[7]">S1_state[7]</A>, !<A HREF="#S1_state[5]">S1_state[5]</A>);


<P> --Q1L58 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 at LABCELL_X2_Y2_N57
<P><A NAME="Q1L58">Q1L58</A> = AMPP_FUNCTION(!<A HREF="#Q1_irsr_reg[1]">Q1_irsr_reg[1]</A>, !<A HREF="#Q1_irsr_reg[5]">Q1_irsr_reg[5]</A>, !<A HREF="#Q1_irsr_reg[6]">Q1_irsr_reg[6]</A>, !<A HREF="#Q1_hub_mode_reg[1]">Q1_hub_mode_reg[1]</A>, !<A HREF="#Q1_irsr_reg[2]">Q1_irsr_reg[2]</A>, !<A HREF="#Q1L65Q">Q1L65Q</A>);


<P> --Q1L59 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 at MLABCELL_X3_Y2_N51
<P><A NAME="Q1L59">Q1L59</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#S1L33">S1L33</A>, !<A HREF="#Q1L58">Q1L58</A>, !<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>);


<P> --Q1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X2_Y3_N52
<P> --register power-up is low

<P><A NAME="Q1_shadow_irf_reg[2][1]">Q1_shadow_irf_reg[2][1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L133">Q1L133</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#Q1L130">Q1L130</A>);


<P> --Q1L62 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 at MLABCELL_X3_Y3_N33
<P><A NAME="Q1L62">Q1L62</A> = AMPP_FUNCTION(!<A HREF="#Q1_shadow_irf_reg[2][1]">Q1_shadow_irf_reg[2][1]</A>, !<A HREF="#Q1_irsr_reg[1]">Q1_irsr_reg[1]</A>, !<A HREF="#Q1_hub_mode_reg[1]">Q1_hub_mode_reg[1]</A>);


<P> --Q1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X2_Y2_N47
<P> --register power-up is low

<P><A NAME="Q1_hub_mode_reg[0]">Q1_hub_mode_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L43">Q1L43</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#Q1L120">Q1L120</A>);


<P> --Q1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X4_Y2_N20
<P> --register power-up is low

<P><A NAME="Q1_irsr_reg[4]">Q1_irsr_reg[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L83">Q1L83</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#Q1L69">Q1L69</A>);


<P> --Q1L80 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at LABCELL_X4_Y2_N24
<P><A NAME="Q1L80">Q1L80</A> = AMPP_FUNCTION(!<A HREF="#Q1_irf_reg[1][0]">Q1_irf_reg[1][0]</A>, !<A HREF="#Q1_irsr_reg[6]">Q1_irsr_reg[6]</A>, !<A HREF="#WD1_ir_out[0]">WD1_ir_out[0]</A>, !<A HREF="#Q1_hub_mode_reg[0]">Q1_hub_mode_reg[0]</A>, !<A HREF="#Q1_irsr_reg[4]">Q1_irsr_reg[4]</A>);


<P> --Q1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X4_Y2_N22
<P> --register power-up is low

<P><A NAME="Q1_irsr_reg[3]">Q1_irsr_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L84">Q1L84</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#Q1L69">Q1L69</A>);


<P> --Q1L68 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 at LABCELL_X4_Y2_N33
<P><A NAME="Q1L68">Q1L68</A> = AMPP_FUNCTION(!<A HREF="#Q1_hub_mode_reg[0]">Q1_hub_mode_reg[0]</A>, !<A HREF="#Q1_irsr_reg[6]">Q1_irsr_reg[6]</A>, !<A HREF="#Q1_irsr_reg[4]">Q1_irsr_reg[4]</A>, !<A HREF="#Q1L71Q">Q1L71Q</A>, !<A HREF="#Q1_irsr_reg[5]">Q1_irsr_reg[5]</A>);


<P> --Q1L69 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at LABCELL_X4_Y2_N39
<P><A NAME="Q1L69">Q1L69</A> = AMPP_FUNCTION(!<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#Q1L68">Q1L68</A>);


<P> --Q1L120 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at MLABCELL_X3_Y2_N3
<P><A NAME="Q1L120">Q1L120</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#S1_state[7]">S1_state[7]</A>, !<A HREF="#S1_state[5]">S1_state[5]</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>);


<P> --Q1L81 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at LABCELL_X4_Y2_N27
<P><A NAME="Q1L81">Q1L81</A> = AMPP_FUNCTION(!<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#Q1_irsr_reg[3]">Q1_irsr_reg[3]</A>);


<P> --Q1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at LABCELL_X4_Y2_N30
<P><A NAME="Q1L82">Q1L82</A> = AMPP_FUNCTION(!<A HREF="#Q1_hub_mode_reg[0]">Q1_hub_mode_reg[0]</A>, !<A HREF="#Q1_irsr_reg[6]">Q1_irsr_reg[6]</A>, !<A HREF="#WD1_ir_out[1]">WD1_ir_out[1]</A>, !<A HREF="#Q1_irsr_reg[4]">Q1_irsr_reg[4]</A>);


<P> --Q1L74 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 at LABCELL_X2_Y2_N42
<P><A NAME="Q1L74">Q1L74</A> = AMPP_FUNCTION(!<A HREF="#Q1_irsr_reg[6]">Q1_irsr_reg[6]</A>, !<A HREF="#Q1_irsr_reg[5]">Q1_irsr_reg[5]</A>, !<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>);


<P> --R1_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X1_Y1_N13
<P> --register power-up is low

<P><A NAME="R1_WORD_SR[1]">R1_WORD_SR[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#R1L24">R1L24</A>, <A HREF="#R1L17">R1L17</A>);


<P> --R1_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at LABCELL_X1_Y2_N9
<P><A NAME="R1_clear_signal">R1_clear_signal</A> = AMPP_FUNCTION(!<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#S1_state[8]">S1_state[8]</A>);


<P> --R1_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X1_Y1_N10
<P> --register power-up is low

<P><A NAME="R1_word_counter[3]">R1_word_counter[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#R1L10">R1L10</A>, GND, <A HREF="#R1L8">R1L8</A>);


<P> --R1_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X1_Y1_N52
<P> --register power-up is low

<P><A NAME="R1_word_counter[4]">R1_word_counter[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#R1L11">R1L11</A>, GND, <A HREF="#R1L8">R1L8</A>);


<P> --R1_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X1_Y1_N59
<P> --register power-up is low

<P><A NAME="R1_word_counter[1]">R1_word_counter[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#R1L12">R1L12</A>, GND, <A HREF="#R1L8">R1L8</A>);


<P> --R1_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X1_Y1_N56
<P> --register power-up is low

<P><A NAME="R1_word_counter[0]">R1_word_counter[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#R1L13">R1L13</A>, GND, <A HREF="#R1L8">R1L8</A>);


<P> --R1_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X1_Y1_N5
<P> --register power-up is low

<P><A NAME="R1_word_counter[2]">R1_word_counter[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#R1L14">R1L14</A>, GND, <A HREF="#R1L8">R1L8</A>);


<P> --R1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at LABCELL_X1_Y1_N42
<P><A NAME="R1L21">R1L21</A> = AMPP_FUNCTION(!<A HREF="#R1_word_counter[2]">R1_word_counter[2]</A>, !<A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>, !<A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>, !<A HREF="#R1_word_counter[4]">R1_word_counter[4]</A>);


<P> --R1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at LABCELL_X1_Y1_N30
<P><A NAME="R1L22">R1L22</A> = AMPP_FUNCTION(!<A HREF="#R1L21">R1L21</A>, !<A HREF="#R1_clear_signal">R1_clear_signal</A>, !<A HREF="#R1_WORD_SR[1]">R1_WORD_SR[1]</A>, !<A HREF="#R1_word_counter[3]">R1_word_counter[3]</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>);


<P> --R1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at LABCELL_X1_Y2_N27
<P><A NAME="R1L17">R1L17</A> = AMPP_FUNCTION(!<A HREF="#Q1_virtual_dr_scan_reg">Q1_virtual_dr_scan_reg</A>, !<A HREF="#S1_state[8]">S1_state[8]</A>, !<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>);


<P> --Q1L137 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X2_Y2_N30
<P><A NAME="Q1L137">Q1L137</A> = AMPP_FUNCTION(!<A HREF="#A1L6">A1L6</A>, !<A HREF="#Q1_tdo_bypass_reg">Q1_tdo_bypass_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>);


<P> --Q1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X1_Y2_N34
<P> --register power-up is low

<P><A NAME="Q1_hub_minor_ver_reg[1]">Q1_hub_minor_ver_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L32">Q1L32</A>, <A HREF="#Q1L25">Q1L25</A>);


<P> --Q1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at LABCELL_X1_Y2_N30
<P><A NAME="Q1L31">Q1L31</A> = AMPP_FUNCTION(!<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#Q1_hub_minor_ver_reg[1]">Q1_hub_minor_ver_reg[1]</A>);


<P> --Q1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at LABCELL_X1_Y2_N6
<P><A NAME="Q1L4">Q1L4</A> = AMPP_FUNCTION(!<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#Q1_virtual_dr_scan_reg">Q1_virtual_dr_scan_reg</A>);


<P> --Q1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X2_Y1_N26
<P> --register power-up is low

<P><A NAME="Q1_mixer_addr_reg_internal[0]">Q1_mixer_addr_reg_internal[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L109">Q1L109</A>, GND, <A HREF="#Q1L104">Q1L104</A>);


<P> --Q1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X1_Y1_N46
<P> --register power-up is low

<P><A NAME="Q1_mixer_addr_reg_internal[3]">Q1_mixer_addr_reg_internal[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L110">Q1L110</A>, GND, <A HREF="#Q1L104">Q1L104</A>);


<P> --Q1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X2_Y1_N56
<P> --register power-up is low

<P><A NAME="Q1_mixer_addr_reg_internal[4]">Q1_mixer_addr_reg_internal[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L108">Q1L108</A>, <A HREF="#Q1L104">Q1L104</A>);


<P> --Q1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X1_Y1_N26
<P> --register power-up is low

<P><A NAME="Q1_mixer_addr_reg_internal[1]">Q1_mixer_addr_reg_internal[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L112">Q1L112</A>, GND, <A HREF="#Q1L104">Q1L104</A>);


<P> --Q1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X2_Y1_N41
<P> --register power-up is low

<P><A NAME="Q1_mixer_addr_reg_internal[2]">Q1_mixer_addr_reg_internal[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L113">Q1L113</A>, GND, <A HREF="#Q1L104">Q1L104</A>);


<P> --Q1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 at LABCELL_X2_Y1_N18
<P><A NAME="Q1L8">Q1L8</A> = AMPP_FUNCTION(!<A HREF="#Q1_mixer_addr_reg_internal[0]">Q1_mixer_addr_reg_internal[0]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[2]">Q1_mixer_addr_reg_internal[2]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[4]">Q1_mixer_addr_reg_internal[4]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[1]">Q1_mixer_addr_reg_internal[1]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[3]">Q1_mixer_addr_reg_internal[3]</A>);


<P> --Q1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at LABCELL_X2_Y1_N21
<P><A NAME="Q1L12">Q1L12</A> = AMPP_FUNCTION(!<A HREF="#Q1_mixer_addr_reg_internal[0]">Q1_mixer_addr_reg_internal[0]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[2]">Q1_mixer_addr_reg_internal[2]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[1]">Q1_mixer_addr_reg_internal[1]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[4]">Q1_mixer_addr_reg_internal[4]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[3]">Q1_mixer_addr_reg_internal[3]</A>);


<P> --Q1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X1_Y2_N40
<P> --register power-up is low

<P><A NAME="Q1_design_hash_reg[1]">Q1_design_hash_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L15">Q1L15</A>, <A HREF="#Q1L9">Q1L9</A>);


<P> --K1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X6_Y4_N25
<P> --register power-up is low

<P><A NAME="K1_sldfabric_ident_writedata[0]">K1_sldfabric_ident_writedata[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1_identity_contrib_shift_reg[0]">Q1_identity_contrib_shift_reg[0]</A>, GND, <A HREF="#K1L6">K1L6</A>);


<P> --Q1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at LABCELL_X1_Y2_N36
<P><A NAME="Q1L13">Q1L13</A> = AMPP_FUNCTION(!<A HREF="#Q1L8">Q1L8</A>, !<A HREF="#Q1L4">Q1L4</A>, !<A HREF="#Q1L12">Q1L12</A>, !<A HREF="#K1_sldfabric_ident_writedata[0]">K1_sldfabric_ident_writedata[0]</A>, !<A HREF="#Q1_design_hash_reg[1]">Q1_design_hash_reg[1]</A>);


<P> --Q1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 at LABCELL_X1_Y2_N51
<P><A NAME="Q1L9">Q1L9</A> = AMPP_FUNCTION(!<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#Q1_virtual_dr_scan_reg">Q1_virtual_dr_scan_reg</A>);


<P> --Q1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at LABCELL_X2_Y2_N18
<P><A NAME="Q1L38">Q1L38</A> = AMPP_FUNCTION(!<A HREF="#Q1_irsr_reg[1]">Q1_irsr_reg[1]</A>, !<A HREF="#Q1L23">Q1L23</A>, !<A HREF="#Q1_irsr_reg[2]">Q1_irsr_reg[2]</A>, !<A HREF="#Q1L65Q">Q1L65Q</A>, !<A HREF="#Q1L120">Q1L120</A>, !<A HREF="#Q1_hub_mode_reg[1]">Q1_hub_mode_reg[1]</A>);


<P> --Q1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at MLABCELL_X3_Y2_N42
<P><A NAME="Q1L21">Q1L21</A> = AMPP_FUNCTION(!<A HREF="#Q1_jtag_ir_reg[1]">Q1_jtag_ir_reg[1]</A>, !<A HREF="#Q1_jtag_ir_reg[0]">Q1_jtag_ir_reg[0]</A>, !<A HREF="#Q1_jtag_ir_reg[2]">Q1_jtag_ir_reg[2]</A>, !<A HREF="#Q1L20">Q1L20</A>, !<A HREF="#Q1_jtag_ir_reg[4]">Q1_jtag_ir_reg[4]</A>, !<A HREF="#Q1_jtag_ir_reg[3]">Q1_jtag_ir_reg[3]</A>);


<P> --Q1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X2_Y2_N19
<P> --register power-up is low

<P><A NAME="Q1_reset_ena_reg">Q1_reset_ena_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L120">Q1L120</A>, GND);


<P> --Q1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 at LABCELL_X4_Y2_N0
<P><A NAME="Q1L40">Q1L40</A> = AMPP_FUNCTION(!<A HREF="#Q1_irsr_reg[6]">Q1_irsr_reg[6]</A>, !<A HREF="#Q1_irsr_reg[2]">Q1_irsr_reg[2]</A>, !<A HREF="#Q1_irsr_reg[1]">Q1_irsr_reg[1]</A>, !<A HREF="#Q1_irsr_reg[5]">Q1_irsr_reg[5]</A>);


<P> --Q1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at MLABCELL_X3_Y2_N39
<P><A NAME="Q1L41">Q1L41</A> = AMPP_FUNCTION(!<A HREF="#Q1_hub_mode_reg[2]">Q1_hub_mode_reg[2]</A>, !<A HREF="#Q1_hub_mode_reg[1]">Q1_hub_mode_reg[1]</A>, !<A HREF="#Q1_reset_ena_reg">Q1_reset_ena_reg</A>, !<A HREF="#Q1L40">Q1L40</A>, !<A HREF="#Q1_irsr_reg[0]">Q1_irsr_reg[0]</A>);


<P> --S1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X3_Y2_N8
<P> --register power-up is low

<P><A NAME="S1_tms_cnt[0]">S1_tms_cnt[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#S1L39">S1L39</A>, GND);


<P> --S1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at MLABCELL_X6_Y2_N51
<P><A NAME="S1L38">S1L38</A> = AMPP_FUNCTION(!<A HREF="#S1_tms_cnt[0]">S1_tms_cnt[0]</A>, !<A HREF="#S1_tms_cnt[1]">S1_tms_cnt[1]</A>, !<A HREF="#S1_tms_cnt[2]">S1_tms_cnt[2]</A>);


<P> --Q1L123 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at MLABCELL_X3_Y2_N33
<P><A NAME="Q1L123">Q1L123</A> = AMPP_FUNCTION(!<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#Q1_hub_mode_reg[1]">Q1_hub_mode_reg[1]</A>);


<P> --Q1L124 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at MLABCELL_X3_Y2_N6
<P><A NAME="Q1L124">Q1L124</A> = AMPP_FUNCTION(!<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#Q1_hub_mode_reg[1]">Q1_hub_mode_reg[1]</A>, !<A HREF="#Q1_irsr_reg[6]">Q1_irsr_reg[6]</A>, !<A HREF="#Q1_irsr_reg[5]">Q1_irsr_reg[5]</A>);


<P> --Q1L125 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 at MLABCELL_X3_Y2_N9
<P><A NAME="Q1L125">Q1L125</A> = AMPP_FUNCTION(!<A HREF="#Q1_irf_reg[1][0]">Q1_irf_reg[1][0]</A>, !<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#Q1_irsr_reg[0]">Q1_irsr_reg[0]</A>);


<P> --Q1L126 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 at MLABCELL_X3_Y2_N54
<P><A NAME="Q1L126">Q1L126</A> = AMPP_FUNCTION(!<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#S1L27">S1L27</A>, !<A HREF="#Q1L125">Q1L125</A>, !<A HREF="#Q1L124">Q1L124</A>, !<A HREF="#Q1_shadow_irf_reg[1][0]">Q1_shadow_irf_reg[1][0]</A>, !<A HREF="#Q1L123">Q1L123</A>);


<P> --Q1L132 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 at LABCELL_X2_Y3_N42
<P><A NAME="Q1L132">Q1L132</A> = AMPP_FUNCTION(!<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#Q1L65Q">Q1L65Q</A>, !<A HREF="#Q1_irf_reg[2][0]">Q1_irf_reg[2][0]</A>);


<P> --Q1L130 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 at LABCELL_X4_Y2_N42
<P><A NAME="Q1L130">Q1L130</A> = AMPP_FUNCTION(!<A HREF="#Q1_irsr_reg[6]">Q1_irsr_reg[6]</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_hub_mode_reg[1]">Q1_hub_mode_reg[1]</A>, !<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#S1L33">S1L33</A>);


<P> --Q1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 at LABCELL_X2_Y3_N51
<P><A NAME="Q1L133">Q1L133</A> = AMPP_FUNCTION(!<A HREF="#Q1_irf_reg[2][1]">Q1_irf_reg[2][1]</A>, !<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#Q1_irsr_reg[1]">Q1_irsr_reg[1]</A>);


<P> --Q1L43 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at LABCELL_X2_Y2_N45
<P><A NAME="Q1L43">Q1L43</A> = AMPP_FUNCTION(!<A HREF="#Q1_irsr_reg[6]">Q1_irsr_reg[6]</A>, !<A HREF="#Q1_irsr_reg[5]">Q1_irsr_reg[5]</A>, !<A HREF="#Q1_irsr_reg[2]">Q1_irsr_reg[2]</A>, !<A HREF="#Q1L65Q">Q1L65Q</A>, !<A HREF="#Q1_irsr_reg[1]">Q1_irsr_reg[1]</A>);


<P> --Q1L83 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 at LABCELL_X4_Y2_N18
<P><A NAME="Q1L83">Q1L83</A> = AMPP_FUNCTION(!<A HREF="#Q1_irsr_reg[5]">Q1_irsr_reg[5]</A>, !<A HREF="#S1_state[3]">S1_state[3]</A>);


<P> --Q1L84 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at LABCELL_X4_Y2_N21
<P><A NAME="Q1L84">Q1L84</A> = AMPP_FUNCTION(!<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#Q1_irsr_reg[4]">Q1_irsr_reg[4]</A>);


<P> --R1_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X1_Y1_N19
<P> --register power-up is low

<P><A NAME="R1_WORD_SR[2]">R1_WORD_SR[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#R1L27">R1L27</A>, <A HREF="#R1L17">R1L17</A>);


<P> --R1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at LABCELL_X1_Y1_N54
<P><A NAME="R1L23">R1L23</A> = AMPP_FUNCTION(!<A HREF="#R1_word_counter[4]">R1_word_counter[4]</A>, !<A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>);


<P> --R1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at LABCELL_X1_Y1_N12
<P><A NAME="R1L24">R1L24</A> = AMPP_FUNCTION(!<A HREF="#R1L6Q">R1L6Q</A>, !<A HREF="#R1L23">R1L23</A>, !<A HREF="#R1_WORD_SR[2]">R1_WORD_SR[2]</A>, !<A HREF="#R1_clear_signal">R1_clear_signal</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>);


<P> --R1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at LABCELL_X1_Y1_N6
<P><A NAME="R1L10">R1L10</A> = AMPP_FUNCTION(!<A HREF="#R1_word_counter[3]">R1_word_counter[3]</A>, !<A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>, !<A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>, !<A HREF="#R1L6Q">R1L6Q</A>, !<A HREF="#R1_clear_signal">R1_clear_signal</A>, !<A HREF="#R1_word_counter[4]">R1_word_counter[4]</A>);


<P> --R1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1 at LABCELL_X1_Y2_N54
<P><A NAME="R1L8">R1L8</A> = AMPP_FUNCTION(!<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#S1_state[8]">S1_state[8]</A>, !<A HREF="#Q1_virtual_dr_scan_reg">Q1_virtual_dr_scan_reg</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>);


<P> --R1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at LABCELL_X1_Y1_N48
<P><A NAME="R1L11">R1L11</A> = AMPP_FUNCTION(!<A HREF="#R1_word_counter[3]">R1_word_counter[3]</A>, !<A HREF="#R1_word_counter[4]">R1_word_counter[4]</A>, !<A HREF="#R1_word_counter[2]">R1_word_counter[2]</A>, !<A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>, !<A HREF="#R1_clear_signal">R1_clear_signal</A>, !<A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>);


<P> --R1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at LABCELL_X1_Y1_N27
<P><A NAME="R1L12">R1L12</A> = AMPP_FUNCTION(!<A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>, !<A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>, !<A HREF="#R1_clear_signal">R1_clear_signal</A>);


<P> --R1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at LABCELL_X1_Y1_N0
<P><A NAME="R1L13">R1L13</A> = AMPP_FUNCTION(!<A HREF="#R1_word_counter[3]">R1_word_counter[3]</A>, !<A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>, !<A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>, !<A HREF="#R1_word_counter[4]">R1_word_counter[4]</A>, !<A HREF="#R1_clear_signal">R1_clear_signal</A>, !<A HREF="#R1L6Q">R1L6Q</A>);


<P> --R1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at LABCELL_X1_Y1_N24
<P><A NAME="R1L14">R1L14</A> = AMPP_FUNCTION(!<A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>, !<A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>, !<A HREF="#R1_word_counter[2]">R1_word_counter[2]</A>, !<A HREF="#R1_clear_signal">R1_clear_signal</A>);


<P> --Q1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X1_Y2_N13
<P> --register power-up is low

<P><A NAME="Q1_hub_minor_ver_reg[2]">Q1_hub_minor_ver_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L33">Q1L33</A>, <A HREF="#Q1L25">Q1L25</A>);


<P> --Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at LABCELL_X1_Y2_N33
<P><A NAME="Q1L32">Q1L32</A> = AMPP_FUNCTION(!<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#Q1_hub_minor_ver_reg[2]">Q1_hub_minor_ver_reg[2]</A>);


<P> --Q1L109 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at LABCELL_X2_Y1_N48
<P><A NAME="Q1L109">Q1L109</A> = AMPP_FUNCTION(!<A HREF="#Q1_mixer_addr_reg_internal[0]">Q1_mixer_addr_reg_internal[0]</A>, !<A HREF="#R1_clear_signal">R1_clear_signal</A>);


<P> --Q1L104 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 at LABCELL_X1_Y2_N57
<P><A NAME="Q1L104">Q1L104</A> = AMPP_FUNCTION(!<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#S1_state[8]">S1_state[8]</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_virtual_dr_scan_reg">Q1_virtual_dr_scan_reg</A>);


<P> --Q1L110 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at LABCELL_X2_Y1_N51
<P><A NAME="Q1L110">Q1L110</A> = AMPP_FUNCTION(!<A HREF="#Q1_mixer_addr_reg_internal[0]">Q1_mixer_addr_reg_internal[0]</A>, !<A HREF="#R1_clear_signal">R1_clear_signal</A>, !<A HREF="#Q1_mixer_addr_reg_internal[2]">Q1_mixer_addr_reg_internal[2]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[1]">Q1_mixer_addr_reg_internal[1]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[3]">Q1_mixer_addr_reg_internal[3]</A>);


<P> --Q1L111 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at LABCELL_X2_Y1_N42
<P><A NAME="Q1L111">Q1L111</A> = AMPP_FUNCTION(!<A HREF="#Q1_mixer_addr_reg_internal[4]">Q1_mixer_addr_reg_internal[4]</A>, !<A HREF="#R1_clear_signal">R1_clear_signal</A>, !<A HREF="#Q1_mixer_addr_reg_internal[0]">Q1_mixer_addr_reg_internal[0]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[2]">Q1_mixer_addr_reg_internal[2]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[1]">Q1_mixer_addr_reg_internal[1]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[3]">Q1_mixer_addr_reg_internal[3]</A>);


<P> --Q1L112 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at LABCELL_X1_Y1_N33
<P><A NAME="Q1L112">Q1L112</A> = AMPP_FUNCTION(!<A HREF="#Q1_mixer_addr_reg_internal[0]">Q1_mixer_addr_reg_internal[0]</A>, !<A HREF="#R1_clear_signal">R1_clear_signal</A>, !<A HREF="#Q1_mixer_addr_reg_internal[1]">Q1_mixer_addr_reg_internal[1]</A>);


<P> --Q1L113 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at LABCELL_X2_Y1_N36
<P><A NAME="Q1L113">Q1L113</A> = AMPP_FUNCTION(!<A HREF="#Q1_mixer_addr_reg_internal[1]">Q1_mixer_addr_reg_internal[1]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[0]">Q1_mixer_addr_reg_internal[0]</A>, !<A HREF="#R1_clear_signal">R1_clear_signal</A>, !<A HREF="#Q1_mixer_addr_reg_internal[2]">Q1_mixer_addr_reg_internal[2]</A>);


<P> --Q1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at LABCELL_X2_Y1_N12
<P><A NAME="Q1L14">Q1L14</A> = AMPP_FUNCTION(!<A HREF="#Q1_mixer_addr_reg_internal[4]">Q1_mixer_addr_reg_internal[4]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[2]">Q1_mixer_addr_reg_internal[2]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[0]">Q1_mixer_addr_reg_internal[0]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[1]">Q1_mixer_addr_reg_internal[1]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[3]">Q1_mixer_addr_reg_internal[3]</A>);


<P> --Q1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X1_Y2_N1
<P> --register power-up is low

<P><A NAME="Q1_design_hash_reg[2]">Q1_design_hash_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L17">Q1L17</A>, <A HREF="#Q1L9">Q1L9</A>);


<P> --K1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X6_Y4_N28
<P> --register power-up is low

<P><A NAME="K1_sldfabric_ident_writedata[1]">K1_sldfabric_ident_writedata[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1_identity_contrib_shift_reg[1]">Q1_identity_contrib_shift_reg[1]</A>, GND, <A HREF="#K1L6">K1L6</A>);


<P> --Q1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at LABCELL_X1_Y2_N39
<P><A NAME="Q1L15">Q1L15</A> = AMPP_FUNCTION(!<A HREF="#Q1L8">Q1L8</A>, !<A HREF="#Q1L4">Q1L4</A>, !<A HREF="#Q1L14">Q1L14</A>, !<A HREF="#K1_sldfabric_ident_writedata[1]">K1_sldfabric_ident_writedata[1]</A>, !<A HREF="#Q1_design_hash_reg[2]">Q1_design_hash_reg[2]</A>);


<P> --Q1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X6_Y4_N7
<P> --register power-up is low

<P><A NAME="Q1_identity_contrib_shift_reg[0]">Q1_identity_contrib_shift_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1_identity_contrib_shift_reg[1]">Q1_identity_contrib_shift_reg[1]</A>, GND, <A HREF="#Q1L46">Q1L46</A>);


<P> --K1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at LABCELL_X4_Y2_N36
<P><A NAME="K1L6">K1L6</A> = AMPP_FUNCTION(!<A HREF="#Q1L40">Q1L40</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#S1_state[8]">S1_state[8]</A>, !<A HREF="#Q1_virtual_dr_scan_reg">Q1_virtual_dr_scan_reg</A>, !<A HREF="#Q1_irsr_reg[0]">Q1_irsr_reg[0]</A>);


<P> --S1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at MLABCELL_X6_Y2_N21
<P><A NAME="S1L39">S1L39</A> = AMPP_FUNCTION(!<A HREF="#S1_tms_cnt[0]">S1_tms_cnt[0]</A>, !<A HREF="#A1L8">A1L8</A>);


<P> --S1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at MLABCELL_X6_Y2_N18
<P><A NAME="S1L40">S1L40</A> = AMPP_FUNCTION(!<A HREF="#S1_tms_cnt[0]">S1_tms_cnt[0]</A>, !<A HREF="#S1_tms_cnt[1]">S1_tms_cnt[1]</A>);


<P> --R1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at LABCELL_X1_Y1_N57
<P><A NAME="R1L25">R1L25</A> = AMPP_FUNCTION(!<A HREF="#R1_word_counter[2]">R1_word_counter[2]</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#S1_state[8]">S1_state[8]</A>, !<A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>, !<A HREF="#Q1_virtual_ir_scan_reg">Q1_virtual_ir_scan_reg</A>);


<P> --R1_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X1_Y1_N37
<P> --register power-up is low

<P><A NAME="R1_WORD_SR[3]">R1_WORD_SR[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#R1L28">R1L28</A>, <A HREF="#R1L17">R1L17</A>);


<P> --R1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at LABCELL_X2_Y1_N30
<P><A NAME="R1L26">R1L26</A> = AMPP_FUNCTION(!<A HREF="#R1_word_counter[3]">R1_word_counter[3]</A>, !<A HREF="#R1_word_counter[4]">R1_word_counter[4]</A>, !<A HREF="#R1_word_counter[1]">R1_word_counter[1]</A>, !<A HREF="#R1L6Q">R1L6Q</A>);


<P> --R1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at LABCELL_X1_Y1_N18
<P><A NAME="R1L27">R1L27</A> = AMPP_FUNCTION(!<A HREF="#R1_WORD_SR[3]">R1_WORD_SR[3]</A>, !<A HREF="#R1L26">R1L26</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>, !<A HREF="#R1_word_counter[0]">R1_word_counter[0]</A>, !<A HREF="#R1_clear_signal">R1_clear_signal</A>, !<A HREF="#R1L25">R1L25</A>);


<P> --Q1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X1_Y2_N16
<P> --register power-up is low

<P><A NAME="Q1_hub_minor_ver_reg[3]">Q1_hub_minor_ver_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L34">Q1L34</A>, <A HREF="#Q1L25">Q1L25</A>);


<P> --Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at LABCELL_X1_Y2_N12
<P><A NAME="Q1L33">Q1L33</A> = AMPP_FUNCTION(!<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#Q1_hub_minor_ver_reg[3]">Q1_hub_minor_ver_reg[3]</A>);


<P> --Q1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at LABCELL_X2_Y1_N0
<P><A NAME="Q1L16">Q1L16</A> = AMPP_FUNCTION(!<A HREF="#Q1_mixer_addr_reg_internal[4]">Q1_mixer_addr_reg_internal[4]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[2]">Q1_mixer_addr_reg_internal[2]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[0]">Q1_mixer_addr_reg_internal[0]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[1]">Q1_mixer_addr_reg_internal[1]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[3]">Q1_mixer_addr_reg_internal[3]</A>);


<P> --Q1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X1_Y2_N4
<P> --register power-up is low

<P><A NAME="Q1_design_hash_reg[3]">Q1_design_hash_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L19">Q1L19</A>, <A HREF="#Q1L9">Q1L9</A>);


<P> --K1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X6_Y4_N1
<P> --register power-up is low

<P><A NAME="K1_sldfabric_ident_writedata[2]">K1_sldfabric_ident_writedata[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1_identity_contrib_shift_reg[2]">Q1_identity_contrib_shift_reg[2]</A>, GND, <A HREF="#K1L6">K1L6</A>);


<P> --Q1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at LABCELL_X1_Y2_N0
<P><A NAME="Q1L17">Q1L17</A> = AMPP_FUNCTION(!<A HREF="#Q1L8">Q1L8</A>, !<A HREF="#Q1L4">Q1L4</A>, !<A HREF="#Q1_design_hash_reg[3]">Q1_design_hash_reg[3]</A>, !<A HREF="#K1_sldfabric_ident_writedata[2]">K1_sldfabric_ident_writedata[2]</A>, !<A HREF="#Q1L16">Q1L16</A>);


<P> --Q1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X6_Y4_N10
<P> --register power-up is low

<P><A NAME="Q1_identity_contrib_shift_reg[1]">Q1_identity_contrib_shift_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1_identity_contrib_shift_reg[2]">Q1_identity_contrib_shift_reg[2]</A>, GND, <A HREF="#Q1L46">Q1L46</A>);


<P> --Q1L46 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at LABCELL_X1_Y2_N42
<P><A NAME="Q1L46">Q1L46</A> = AMPP_FUNCTION(!<A HREF="#Q1L65Q">Q1L65Q</A>, !<A HREF="#Q1_irsr_reg[2]">Q1_irsr_reg[2]</A>, !<A HREF="#Q1_virtual_dr_scan_reg">Q1_virtual_dr_scan_reg</A>, !<A HREF="#Q1L23">Q1L23</A>, !<A HREF="#Q1_irsr_reg[1]">Q1_irsr_reg[1]</A>, !<A HREF="#S1_state[4]">S1_state[4]</A>);


<P> --Q1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at LABCELL_X1_Y2_N15
<P><A NAME="Q1L34">Q1L34</A> = AMPP_FUNCTION(!<A HREF="#S1_state[3]">S1_state[3]</A>, !<A HREF="#A1L6">A1L6</A>);


<P> --Q1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at LABCELL_X2_Y1_N9
<P><A NAME="Q1L18">Q1L18</A> = AMPP_FUNCTION(!<A HREF="#Q1_mixer_addr_reg_internal[0]">Q1_mixer_addr_reg_internal[0]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[2]">Q1_mixer_addr_reg_internal[2]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[1]">Q1_mixer_addr_reg_internal[1]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[4]">Q1_mixer_addr_reg_internal[4]</A>, !<A HREF="#Q1_mixer_addr_reg_internal[3]">Q1_mixer_addr_reg_internal[3]</A>);


<P> --K1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X6_Y4_N4
<P> --register power-up is low

<P><A NAME="K1_sldfabric_ident_writedata[3]">K1_sldfabric_ident_writedata[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#K1L10">K1L10</A>, <A HREF="#K1L6">K1L6</A>);


<P> --Q1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at LABCELL_X1_Y2_N3
<P><A NAME="Q1L19">Q1L19</A> = AMPP_FUNCTION(!<A HREF="#Q1L8">Q1L8</A>, !<A HREF="#Q1L4">Q1L4</A>, !<A HREF="#Q1L18">Q1L18</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#K1_sldfabric_ident_writedata[3]">K1_sldfabric_ident_writedata[3]</A>);


<P> --Q1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X6_Y4_N55
<P> --register power-up is low

<P><A NAME="Q1_identity_contrib_shift_reg[2]">Q1_identity_contrib_shift_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L49">Q1L49</A>, <A HREF="#Q1L46">Q1L46</A>);


<P> --Q1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X6_Y4_N59
<P> --register power-up is low

<P><A NAME="Q1_identity_contrib_shift_reg[3]">Q1_identity_contrib_shift_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#A1L6">A1L6</A>, GND, <A HREF="#Q1L46">Q1L46</A>);


<P> --Q1L90 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at MLABCELL_X6_Y2_N57
<P><A NAME="Q1L90">Q1L90</A> = AMPP_FUNCTION(!<A HREF="#Q1_jtag_ir_reg[3]">Q1_jtag_ir_reg[3]</A>);


<P> --Q1L87 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at MLABCELL_X6_Y2_N42
<P><A NAME="Q1L87">Q1L87</A> = AMPP_FUNCTION(!<A HREF="#Q1_jtag_ir_reg[1]">Q1_jtag_ir_reg[1]</A>);






<P> --KEY[1] is KEY[1] at PIN_AA15
<P><A NAME="KEY[1]">KEY[1]</A> = INPUT();



<P> --KEY[2] is KEY[2] at PIN_W15
<P><A NAME="KEY[2]">KEY[2]</A> = INPUT();



<P> --KEY[3] is KEY[3] at PIN_Y16
<P><A NAME="KEY[3]">KEY[3]</A> = INPUT();


<P> --A1L87 is LEDR[0]~output at IOOBUF_X52_Y0_N2
<P><A NAME="A1L87">A1L87</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_data_out[0]">X1_data_out[0]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[0] is LEDR[0] at PIN_V16
<P><A NAME="LEDR[0]">LEDR[0]</A> = OUTPUT();


<P> --A1L89 is LEDR[1]~output at IOOBUF_X52_Y0_N19
<P><A NAME="A1L89">A1L89</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_data_out[1]">X1_data_out[1]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[1] is LEDR[1] at PIN_W16
<P><A NAME="LEDR[1]">LEDR[1]</A> = OUTPUT();


<P> --A1L91 is LEDR[2]~output at IOOBUF_X60_Y0_N2
<P><A NAME="A1L91">A1L91</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_data_out[2]">X1_data_out[2]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[2] is LEDR[2] at PIN_V17
<P><A NAME="LEDR[2]">LEDR[2]</A> = OUTPUT();


<P> --A1L93 is LEDR[3]~output at IOOBUF_X80_Y0_N2
<P><A NAME="A1L93">A1L93</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_data_out[3]">X1_data_out[3]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[3] is LEDR[3] at PIN_V18
<P><A NAME="LEDR[3]">LEDR[3]</A> = OUTPUT();


<P> --A1L95 is LEDR[4]~output at IOOBUF_X60_Y0_N19
<P><A NAME="A1L95">A1L95</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_data_out[4]">X1_data_out[4]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[4] is LEDR[4] at PIN_W17
<P><A NAME="LEDR[4]">LEDR[4]</A> = OUTPUT();


<P> --A1L97 is LEDR[5]~output at IOOBUF_X80_Y0_N19
<P><A NAME="A1L97">A1L97</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_data_out[5]">X1_data_out[5]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[5] is LEDR[5] at PIN_W19
<P><A NAME="LEDR[5]">LEDR[5]</A> = OUTPUT();


<P> --A1L99 is LEDR[6]~output at IOOBUF_X84_Y0_N2
<P><A NAME="A1L99">A1L99</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_data_out[6]">X1_data_out[6]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[6] is LEDR[6] at PIN_Y19
<P><A NAME="LEDR[6]">LEDR[6]</A> = OUTPUT();


<P> --A1L101 is LEDR[7]~output at IOOBUF_X89_Y6_N5
<P><A NAME="A1L101">A1L101</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_data_out[7]">X1_data_out[7]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[7] is LEDR[7] at PIN_W20
<P><A NAME="LEDR[7]">LEDR[7]</A> = OUTPUT();


<P> --A1L103 is LEDR[8]~output at IOOBUF_X89_Y8_N5
<P><A NAME="A1L103">A1L103</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_data_out[8]">X1_data_out[8]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[8] is LEDR[8] at PIN_W21
<P><A NAME="LEDR[8]">LEDR[8]</A> = OUTPUT();


<P> --A1L105 is LEDR[9]~output at IOOBUF_X89_Y6_N22
<P><A NAME="A1L105">A1L105</A> = OUTPUT_BUFFER.O(.I(<A HREF="#X1_data_out[9]">X1_data_out[9]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[9] is LEDR[9] at PIN_Y21
<P><A NAME="LEDR[9]">LEDR[9]</A> = OUTPUT();


<P> --A1L22 is CLOCK_50~input at IOIBUF_X32_Y0_N1
<P><A NAME="A1L22">A1L22</A> = INPUT_BUFFER(.I(<A HREF="#CLOCK_50">CLOCK_50</A>), );


<P> --CLOCK_50 is CLOCK_50 at PIN_AF14
<P><A NAME="CLOCK_50">CLOCK_50</A> = INPUT();


<P> --A1L78 is KEY[0]~input at IOIBUF_X36_Y0_N1
<P><A NAME="A1L78">A1L78</A> = INPUT_BUFFER(.I(<A HREF="#KEY[0]">KEY[0]</A>), );


<P> --KEY[0] is KEY[0] at PIN_AA14
<P><A NAME="KEY[0]">KEY[0]</A> = INPUT();










<P> --A1L23 is CLOCK_50~inputCLKENA0 at CLKCTRL_G6
<P><A NAME="A1L23">A1L23</A> = cyclonev_clkena(.INCLK = <A HREF="#A1L22">A1L22</A>) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


<P> --UB2L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[10]~feeder at MLABCELL_X15_Y5_N48
<P><A NAME="UB2L16">UB2L16</A> = ( <A HREF="#ZC1_W_alu_result[10]">ZC1_W_alu_result[10]</A> );


<P> --UB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[8]~feeder at MLABCELL_X15_Y5_N15
<P><A NAME="UB2L13">UB2L13</A> = ( <A HREF="#ZC1L803Q">ZC1L803Q</A> );


<P> --UB2L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[7]~feeder at MLABCELL_X15_Y5_N12
<P><A NAME="UB2L11">UB2L11</A> = ( <A HREF="#ZC1_W_alu_result[7]">ZC1_W_alu_result[7]</A> );


<P> --UB2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[5]~feeder at MLABCELL_X15_Y5_N6
<P><A NAME="UB2L8">UB2L8</A> = ( <A HREF="#ZC1_W_alu_result[5]">ZC1_W_alu_result[5]</A> );


<P> --UB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge_avalon_slave_cmd_width_adapter|address_reg[3]~feeder at MLABCELL_X21_Y5_N9
<P><A NAME="UB2L5">UB2L5</A> = ( <A HREF="#ZC1_W_alu_result[3]">ZC1_W_alu_result[3]</A> );


<P> --DB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder at LABCELL_X1_Y3_N24
<P><A NAME="DB1L2">DB1L2</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[0]">DB1_td_shift[0]</A>);


<P> --ZC1L1045 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at LABCELL_X23_Y8_N27
<P><A NAME="ZC1L1045">ZC1L1045</A> = <A HREF="#FD2_q_b[0]">FD2_q_b[0]</A>;


<P> --ZC1L1029 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at MLABCELL_X21_Y8_N27
<P><A NAME="ZC1L1029">ZC1L1029</A> = <A HREF="#FD2_q_b[0]">FD2_q_b[0]</A>;


<P> --ZC1L675 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]~feeder at LABCELL_X22_Y7_N9
<P><A NAME="ZC1L675">ZC1L675</A> = <A HREF="#ZC1L62">ZC1L62</A>;


<P> --ZC1L686 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]~feeder at LABCELL_X22_Y7_N6
<P><A NAME="ZC1L686">ZC1L686</A> = ( <A HREF="#ZC1L66">ZC1L66</A> );


<P> --ZC1L684 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]~feeder at LABCELL_X22_Y7_N48
<P><A NAME="ZC1L684">ZC1L684</A> = <A HREF="#ZC1L74">ZC1L74</A>;


<P> --ZC1L682 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]~feeder at LABCELL_X22_Y7_N51
<P><A NAME="ZC1L682">ZC1L682</A> = ( <A HREF="#ZC1L78">ZC1L78</A> );


<P> --ZC1L680 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]~feeder at LABCELL_X22_Y7_N42
<P><A NAME="ZC1L680">ZC1L680</A> = <A HREF="#ZC1L82">ZC1L82</A>;


<P> --ZC1L678 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]~feeder at LABCELL_X22_Y7_N24
<P><A NAME="ZC1L678">ZC1L678</A> = <A HREF="#ZC1L90">ZC1L90</A>;


<P> --ZC1L688 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]~feeder at LABCELL_X22_Y7_N36
<P><A NAME="ZC1L688">ZC1L688</A> = ( <A HREF="#ZC1L94">ZC1L94</A> );


<P> --ZC1L692 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]~feeder at LABCELL_X22_Y7_N39
<P><A NAME="ZC1L692">ZC1L692</A> = <A HREF="#ZC1L98">ZC1L98</A>;


<P> --ZC1L694 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]~feeder at LABCELL_X22_Y7_N15
<P><A NAME="ZC1L694">ZC1L694</A> = ( <A HREF="#ZC1L102">ZC1L102</A> );


<P> --ZC1L696 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]~feeder at LABCELL_X22_Y7_N54
<P><A NAME="ZC1L696">ZC1L696</A> = <A HREF="#ZC1L106">ZC1L106</A>;


<P> --ZC1L699 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14]~feeder at LABCELL_X22_Y7_N57
<P><A NAME="ZC1L699">ZC1L699</A> = <A HREF="#ZC1L110">ZC1L110</A>;


<P> --ZC1L671 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]~feeder at LABCELL_X22_Y7_N45
<P><A NAME="ZC1L671">ZC1L671</A> = ( <A HREF="#ZC1L114">ZC1L114</A> );


<P> --ZC1L673 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]~feeder at LABCELL_X22_Y7_N21
<P><A NAME="ZC1L673">ZC1L673</A> = <A HREF="#ZC1L118">ZC1L118</A>;


<P> --ZC1L1031 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at MLABCELL_X21_Y8_N21
<P><A NAME="ZC1L1031">ZC1L1031</A> = <A HREF="#FD2_q_b[1]">FD2_q_b[1]</A>;


<P> --ZC1L1047 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at LABCELL_X23_Y8_N48
<P><A NAME="ZC1L1047">ZC1L1047</A> = <A HREF="#FD2_q_b[1]">FD2_q_b[1]</A>;


<P> --ZC1L1020 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]~feeder at LABCELL_X19_Y6_N24
<P><A NAME="ZC1L1020">ZC1L1020</A> = ( <A HREF="#FD2_q_b[1]">FD2_q_b[1]</A> );


<P> --ZC1L1049 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at LABCELL_X23_Y8_N57
<P><A NAME="ZC1L1049">ZC1L1049</A> = <A HREF="#FD2_q_b[2]">FD2_q_b[2]</A>;


<P> --ZC1L1033 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at MLABCELL_X21_Y8_N33
<P><A NAME="ZC1L1033">ZC1L1033</A> = <A HREF="#FD2_q_b[2]">FD2_q_b[2]</A>;


<P> --ZC1L1035 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at MLABCELL_X21_Y8_N15
<P><A NAME="ZC1L1035">ZC1L1035</A> = <A HREF="#FD2_q_b[3]">FD2_q_b[3]</A>;


<P> --ZC1L1051 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at LABCELL_X23_Y8_N51
<P><A NAME="ZC1L1051">ZC1L1051</A> = <A HREF="#FD2_q_b[3]">FD2_q_b[3]</A>;


<P> --ZC1L1037 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at MLABCELL_X21_Y8_N9
<P><A NAME="ZC1L1037">ZC1L1037</A> = <A HREF="#FD2_q_b[4]">FD2_q_b[4]</A>;


<P> --ZC1L1053 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at LABCELL_X23_Y8_N6
<P><A NAME="ZC1L1053">ZC1L1053</A> = <A HREF="#FD2_q_b[4]">FD2_q_b[4]</A>;


<P> --ZC1L1024 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]~feeder at MLABCELL_X21_Y4_N12
<P><A NAME="ZC1L1024">ZC1L1024</A> = ( <A HREF="#FD2_q_b[4]">FD2_q_b[4]</A> );


<P> --ZC1L1055 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at LABCELL_X23_Y8_N9
<P><A NAME="ZC1L1055">ZC1L1055</A> = <A HREF="#FD2_q_b[5]">FD2_q_b[5]</A>;


<P> --ZC1L1039 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at MLABCELL_X21_Y8_N3
<P><A NAME="ZC1L1039">ZC1L1039</A> = <A HREF="#FD2_q_b[5]">FD2_q_b[5]</A>;


<P> --ZC1L1041 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at MLABCELL_X21_Y8_N57
<P><A NAME="ZC1L1041">ZC1L1041</A> = <A HREF="#FD2_q_b[6]">FD2_q_b[6]</A>;


<P> --ZC1L1057 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at LABCELL_X23_Y8_N24
<P><A NAME="ZC1L1057">ZC1L1057</A> = ( <A HREF="#FD2_q_b[6]">FD2_q_b[6]</A> );


<P> --ZC1L1043 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at MLABCELL_X21_Y8_N39
<P><A NAME="ZC1L1043">ZC1L1043</A> = <A HREF="#FD2_q_b[7]">FD2_q_b[7]</A>;


<P> --ZC1L1059 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at LABCELL_X23_Y8_N54
<P><A NAME="ZC1L1059">ZC1L1059</A> = <A HREF="#FD2_q_b[7]">FD2_q_b[7]</A>;


<P> --DB1L100 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder at LABCELL_X4_Y4_N27
<P><A NAME="DB1L100">DB1L100</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[9]">DB1_td_shift[9]</A>);


<P> --DB1L40 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder at LABCELL_X4_Y4_N42
<P><A NAME="DB1L40">DB1L40</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[9]">DB1_td_shift[9]</A>);


<P> --VD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder at LABCELL_X1_Y5_N18
<P><A NAME="VD1L9">VD1L9</A> = <A HREF="#WD1_sr[2]">WD1_sr[2]</A>;


<P> --ZC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at LABCELL_X27_Y7_N39
<P><A NAME="ZC1L540">ZC1L540</A> = ( <A HREF="#ZC1_D_iw[12]">ZC1_D_iw[12]</A> );


<P> --ZC1L545 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at MLABCELL_X25_Y8_N42
<P><A NAME="ZC1L545">ZC1L545</A> = <A HREF="#ZC1_D_iw[14]">ZC1_D_iw[14]</A>;


<P> --ZC1L553 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at MLABCELL_X25_Y8_N3
<P><A NAME="ZC1L553">ZC1L553</A> = ( <A HREF="#ZC1_D_iw[17]">ZC1_D_iw[17]</A> );


<P> --DB1L102 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder at LABCELL_X4_Y4_N24
<P><A NAME="DB1L102">DB1L102</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[10]">DB1_td_shift[10]</A>);


<P> --DB1L112 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder at LABCELL_X4_Y4_N15
<P><A NAME="DB1L112">DB1L112</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[10]">DB1_td_shift[10]</A>);


<P> --ZC1L843 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]~feeder at LABCELL_X22_Y9_N3
<P><A NAME="ZC1L843">ZC1L843</A> = ( <A HREF="#ZC1L487Q">ZC1L487Q</A> );


<P> --ZC1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]~feeder at LABCELL_X27_Y6_N30
<P><A NAME="ZC1L530">ZC1L530</A> = ( <A HREF="#FD1_q_b[31]">FD1_q_b[31]</A> );


<P> --ZC1L528 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]~feeder at LABCELL_X27_Y6_N36
<P><A NAME="ZC1L528">ZC1L528</A> = ( <A HREF="#FD1_q_b[30]">FD1_q_b[30]</A> );


<P> --ZC1L524 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]~feeder at LABCELL_X27_Y6_N39
<P><A NAME="ZC1L524">ZC1L524</A> = ( <A HREF="#FD1_q_b[28]">FD1_q_b[28]</A> );


<P> --VD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder at LABCELL_X2_Y4_N21
<P><A NAME="VD1L30">VD1L30</A> = ( <A HREF="#WD1_sr[17]">WD1_sr[17]</A> );


<P> --VB4L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]~feeder at MLABCELL_X8_Y6_N21
<P><A NAME="VB4L19">VB4L19</A> = ( <A HREF="#CD1_readdata[15]">CD1_readdata[15]</A> );


<P> --U1L56 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[5]~feeder at LABCELL_X17_Y6_N42
<P><A NAME="U1L56">U1L56</A> = ( <A HREF="#HE1_q_a[5]">HE1_q_a[5]</A> );


<P> --U1L58 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[6]~feeder at LABCELL_X16_Y6_N48
<P><A NAME="U1L58">U1L58</A> = ( <A HREF="#HE1_q_a[6]">HE1_q_a[6]</A> );


<P> --VD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder at MLABCELL_X3_Y4_N57
<P><A NAME="VD1L34">VD1L34</A> = ( <A HREF="#WD1_sr[20]">WD1_sr[20]</A> );


<P> --U1L62 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[9]~feeder at LABCELL_X17_Y6_N24
<P><A NAME="U1L62">U1L62</A> = ( <A HREF="#HE1_q_a[9]">HE1_q_a[9]</A> );


<P> --DB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]~feeder at MLABCELL_X3_Y1_N18
<P><A NAME="DB1L15">DB1L15</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[6]">DB1_count[6]</A>);


<P> --VD1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder at LABCELL_X2_Y4_N12
<P><A NAME="VD1L44">VD1L44</A> = ( <A HREF="#WD1_sr[27]">WD1_sr[27]</A> );


<P> --VB4L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder at MLABCELL_X21_Y9_N30
<P><A NAME="VB4L33">VB4L33</A> = ( <A HREF="#CD1_readdata[28]">CD1_readdata[28]</A> );


<P> --DB1L13 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder at MLABCELL_X3_Y1_N21
<P><A NAME="DB1L13">DB1L13</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[5]">DB1_count[5]</A>);


<P> --VD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder at LABCELL_X1_Y5_N15
<P><A NAME="VD1L14">VD1L14</A> = <A HREF="#WD1_sr[6]">WD1_sr[6]</A>;


<P> --VD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder at MLABCELL_X3_Y4_N36
<P><A NAME="VD1L47">VD1L47</A> = <A HREF="#WD1_sr[29]">WD1_sr[29]</A>;


<P> --VD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder at LABCELL_X7_Y5_N24
<P><A NAME="VD1L52">VD1L52</A> = <A HREF="#WD1_sr[32]">WD1_sr[32]</A>;


<P> --U1L90 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[0]~feeder at MLABCELL_X21_Y4_N48
<P><A NAME="U1L90">U1L90</A> = <A HREF="#UB2_data_reg[0]">UB2_data_reg[0]</A>;


<P> --U1L92 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[1]~feeder at MLABCELL_X21_Y4_N54
<P><A NAME="U1L92">U1L92</A> = ( <A HREF="#UB2_data_reg[1]">UB2_data_reg[1]</A> );


<P> --U1L94 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[2]~feeder at LABCELL_X13_Y4_N24
<P><A NAME="U1L94">U1L94</A> = <A HREF="#UB2_data_reg[2]">UB2_data_reg[2]</A>;


<P> --U1L96 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[3]~feeder at MLABCELL_X21_Y4_N36
<P><A NAME="U1L96">U1L96</A> = <A HREF="#UB2_data_reg[3]">UB2_data_reg[3]</A>;


<P> --U1L98 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[4]~feeder at MLABCELL_X21_Y4_N45
<P><A NAME="U1L98">U1L98</A> = ( <A HREF="#UB2_data_reg[4]">UB2_data_reg[4]</A> );


<P> --DB1L98 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder at LABCELL_X4_Y4_N54
<P><A NAME="DB1L98">DB1L98</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[8]">DB1_td_shift[8]</A>);


<P> --U1L100 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[5]~feeder at LABCELL_X16_Y5_N3
<P><A NAME="U1L100">U1L100</A> = ( <A HREF="#UB2_data_reg[5]">UB2_data_reg[5]</A> );


<P> --U1L102 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[6]~feeder at MLABCELL_X21_Y4_N27
<P><A NAME="U1L102">U1L102</A> = ( <A HREF="#UB2_data_reg[6]">UB2_data_reg[6]</A> );


<P> --U1L104 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[7]~feeder at LABCELL_X16_Y5_N33
<P><A NAME="U1L104">U1L104</A> = ( <A HREF="#UB2_data_reg[7]">UB2_data_reg[7]</A> );


<P> --U1L106 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[8]~feeder at LABCELL_X16_Y5_N51
<P><A NAME="U1L106">U1L106</A> = ( <A HREF="#UB2_data_reg[8]">UB2_data_reg[8]</A> );


<P> --VD1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder at MLABCELL_X3_Y4_N39
<P><A NAME="VD1L38">VD1L38</A> = <A HREF="#WD1_sr[23]">WD1_sr[23]</A>;


<P> --U1L108 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[9]~feeder at LABCELL_X16_Y5_N54
<P><A NAME="U1L108">U1L108</A> = ( <A HREF="#UB2_data_reg[9]">UB2_data_reg[9]</A> );


<P> --U1L110 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[10]~feeder at LABCELL_X16_Y5_N27
<P><A NAME="U1L110">U1L110</A> = ( <A HREF="#UB2_data_reg[10]">UB2_data_reg[10]</A> );


<P> --U1L114 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[12]~feeder at LABCELL_X16_Y5_N42
<P><A NAME="U1L114">U1L114</A> = <A HREF="#UB2_data_reg[12]">UB2_data_reg[12]</A>;


<P> --U1L112 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[11]~feeder at LABCELL_X16_Y5_N39
<P><A NAME="U1L112">U1L112</A> = <A HREF="#UB2_data_reg[11]">UB2_data_reg[11]</A>;


<P> --U1L116 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[13]~feeder at LABCELL_X16_Y5_N18
<P><A NAME="U1L116">U1L116</A> = <A HREF="#UB2_data_reg[13]">UB2_data_reg[13]</A>;


<P> --U1L118 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[14]~feeder at LABCELL_X16_Y5_N15
<P><A NAME="U1L118">U1L118</A> = ( <A HREF="#UB2_data_reg[14]">UB2_data_reg[14]</A> );


<P> --U1L120 is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|write_data[15]~feeder at LABCELL_X16_Y5_N6
<P><A NAME="U1L120">U1L120</A> = ( <A HREF="#UB2_data_reg[15]">UB2_data_reg[15]</A> );


<P> --VD1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder at LABCELL_X2_Y4_N18
<P><A NAME="VD1L40">VD1L40</A> = ( <A HREF="#WD1_sr[24]">WD1_sr[24]</A> );


<P> --VD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder at LABCELL_X1_Y5_N12
<P><A NAME="VD1L24">VD1L24</A> = <A HREF="#WD1_sr[13]">WD1_sr[13]</A>;


<P> --VD1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder at LABCELL_X1_Y5_N42
<P><A NAME="VD1L22">VD1L22</A> = <A HREF="#WD1_sr[12]">WD1_sr[12]</A>;


<P> --VD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder at LABCELL_X1_Y5_N45
<P><A NAME="VD1L19">VD1L19</A> = <A HREF="#WD1_sr[10]">WD1_sr[10]</A>;


<P> --ZC1L393 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst~feeder at LABCELL_X24_Y5_N24
<P><A NAME="ZC1L393">ZC1L393</A> = ( <A HREF="#ZC1_R_valid">ZC1_R_valid</A> );


<P> --ZC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at LABCELL_X27_Y7_N33
<P><A NAME="ZC1L538">ZC1L538</A> = ( <A HREF="#ZC1_D_iw[11]">ZC1_D_iw[11]</A> );


<P> --ZC1L543 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at LABCELL_X27_Y7_N51
<P><A NAME="ZC1L543">ZC1L543</A> = ( <A HREF="#ZC1_D_iw[13]">ZC1_D_iw[13]</A> );


<P> --ZC1L548 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at LABCELL_X27_Y7_N21
<P><A NAME="ZC1L548">ZC1L548</A> = ( <A HREF="#ZC1_D_iw[15]">ZC1_D_iw[15]</A> );


<P> --ZC1L551 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at LABCELL_X27_Y7_N3
<P><A NAME="ZC1L551">ZC1L551</A> = <A HREF="#ZC1_D_iw[16]">ZC1_D_iw[16]</A>;


<P> --ZC1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at MLABCELL_X25_Y8_N27
<P><A NAME="ZC1L555">ZC1L555</A> = <A HREF="#ZC1_D_iw[18]">ZC1_D_iw[18]</A>;


<P> --ZC1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at MLABCELL_X25_Y8_N24
<P><A NAME="ZC1L557">ZC1L557</A> = <A HREF="#ZC1_D_iw[19]">ZC1_D_iw[19]</A>;


<P> --ZC1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at MLABCELL_X25_Y8_N0
<P><A NAME="ZC1L559">ZC1L559</A> = <A HREF="#ZC1_D_iw[20]">ZC1_D_iw[20]</A>;


<P> --ZC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at MLABCELL_X25_Y8_N45
<P><A NAME="ZC1L562">ZC1L562</A> = ( <A HREF="#ZC1_D_iw[21]">ZC1_D_iw[21]</A> );


<P> --ZC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid~feeder at LABCELL_X19_Y7_N3
<P><A NAME="ZC1L310">ZC1L310</A> = ( <A HREF="#ZC1L705">ZC1L705</A> );


<P> --JD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]~feeder at LABCELL_X2_Y5_N12
<P><A NAME="JD1L3">JD1L3</A> = ( <A HREF="#VD1_jdo[0]">VD1_jdo[0]</A> );


<P> --ZC1L398 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X27_Y9_N39
<P><A NAME="ZC1L398">ZC1L398</A> = <A HREF="#ZC1_E_src2[0]">ZC1_E_src2[0]</A>;


<P> --TD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at MLABCELL_X6_Y5_N33
<P><A NAME="TD1L118">TD1L118</A> = <A HREF="#VD1_jdo[34]">VD1_jdo[34]</A>;


<P> --JD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder at MLABCELL_X3_Y5_N21
<P><A NAME="JD1L27">JD1L27</A> = ( <A HREF="#VD1_jdo[17]">VD1_jdo[17]</A> );


<P> --TD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder at MLABCELL_X6_Y5_N48
<P><A NAME="TD1L84">TD1L84</A> = <A HREF="#VD1_jdo[17]">VD1_jdo[17]</A>;


<P> --VB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X11_Y6_N12
<P><A NAME="VB1L5">VB1L5</A> = <A HREF="#W1_ien_AE">W1_ien_AE</A>;


<P> --VB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X9_Y4_N27
<P><A NAME="VB1L3">VB1L3</A> = ( <A HREF="#W1_ien_AF">W1_ien_AF</A> );


<P> --JD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder at LABCELL_X2_Y5_N18
<P><A NAME="JD1L32">JD1L32</A> = ( <A HREF="#VD1_jdo[20]">VD1_jdo[20]</A> );


<P> --TD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at MLABCELL_X6_Y5_N57
<P><A NAME="TD1L91">TD1L91</A> = <A HREF="#VD1_jdo[20]">VD1_jdo[20]</A>;


<P> --DB1L110 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder at LABCELL_X4_Y4_N12
<P><A NAME="DB1L110">DB1L110</A> = AMPP_FUNCTION(!<A HREF="#DB1L108">DB1L108</A>);


<P> --TD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at LABCELL_X4_Y5_N51
<P><A NAME="TD1L100">TD1L100</A> = <A HREF="#VD1_jdo[25]">VD1_jdo[25]</A>;


<P> --JD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder at MLABCELL_X3_Y5_N24
<P><A NAME="JD1L5">JD1L5</A> = ( <A HREF="#VD1_jdo[1]">VD1_jdo[1]</A> );


<P> --JD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~feeder at LABCELL_X2_Y5_N21
<P><A NAME="JD1L9">JD1L9</A> = ( <A HREF="#VD1_jdo[4]">VD1_jdo[4]</A> );


<P> --TD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder at LABCELL_X4_Y5_N24
<P><A NAME="TD1L52">TD1L52</A> = ( <A HREF="#VD1_jdo[4]">VD1_jdo[4]</A> );


<P> --TD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder at MLABCELL_X8_Y5_N6
<P><A NAME="TD1L140">TD1L140</A> = <A HREF="#TD1_jtag_ram_rd">TD1_jtag_ram_rd</A>;


<P> --TD1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at MLABCELL_X6_Y5_N27
<P><A NAME="TD1L102">TD1L102</A> = <A HREF="#VD1_jdo[26]">VD1_jdo[26]</A>;


<P> --TD1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at MLABCELL_X6_Y5_N12
<P><A NAME="TD1L106">TD1L106</A> = <A HREF="#VD1_jdo[28]">VD1_jdo[28]</A>;


<P> --JD1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder at LABCELL_X2_Y5_N9
<P><A NAME="JD1L42">JD1L42</A> = ( <A HREF="#VD1_jdo[27]">VD1_jdo[27]</A> );


<P> --TD1L104 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at MLABCELL_X6_Y5_N15
<P><A NAME="TD1L104">TD1L104</A> = <A HREF="#VD1_jdo[27]">VD1_jdo[27]</A>;


<P> --BB1L8 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X10_Y4_N57
<P><A NAME="BB1L8">BB1L8</A> = ( <A HREF="#BB1_altera_reset_synchronizer_int_chain[0]">BB1_altera_reset_synchronizer_int_chain[0]</A> );


<P> --CD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at LABCELL_X9_Y5_N45
<P><A NAME="CD1L71">CD1L71</A> = ( <A HREF="#HD1L10">HD1L10</A> );


<P> --CD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder at LABCELL_X9_Y5_N3
<P><A NAME="CD1L79">CD1L79</A> = ( <A HREF="#HD1L10">HD1L10</A> );


<P> --CD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at MLABCELL_X8_Y5_N9
<P><A NAME="CD1L33">CD1L33</A> = ( <A HREF="#HD1L10">HD1L10</A> );


<P> --CD1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at MLABCELL_X8_Y5_N24
<P><A NAME="CD1L41">CD1L41</A> = ( <A HREF="#HD1L10">HD1L10</A> );


<P> --CD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at MLABCELL_X8_Y6_N57
<P><A NAME="CD1L31">CD1L31</A> = ( <A HREF="#HD1L10">HD1L10</A> );


<P> --CD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at MLABCELL_X8_Y6_N39
<P><A NAME="CD1L77">CD1L77</A> = ( <A HREF="#HD1L10">HD1L10</A> );


<P> --CD1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at MLABCELL_X8_Y6_N48
<P><A NAME="CD1L25">CD1L25</A> = ( <A HREF="#HD1L10">HD1L10</A> );


<P> --CD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at LABCELL_X12_Y5_N51
<P><A NAME="CD1L27">CD1L27</A> = ( <A HREF="#HD1L10">HD1L10</A> );


<P> --CD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at LABCELL_X10_Y5_N42
<P><A NAME="CD1L49">CD1L49</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at LABCELL_X10_Y5_N45
<P><A NAME="CD1L37">CD1L37</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at LABCELL_X10_Y5_N30
<P><A NAME="CD1L63">CD1L63</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at LABCELL_X10_Y5_N33
<P><A NAME="CD1L65">CD1L65</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at LABCELL_X10_Y5_N27
<P><A NAME="CD1L59">CD1L59</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at LABCELL_X10_Y5_N24
<P><A NAME="CD1L57">CD1L57</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at LABCELL_X10_Y5_N36
<P><A NAME="CD1L53">CD1L53</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at LABCELL_X10_Y5_N39
<P><A NAME="CD1L35">CD1L35</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at LABCELL_X10_Y5_N9
<P><A NAME="CD1L55">CD1L55</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at LABCELL_X10_Y5_N6
<P><A NAME="CD1L51">CD1L51</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at LABCELL_X10_Y5_N0
<P><A NAME="CD1L67">CD1L67</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at LABCELL_X10_Y5_N3
<P><A NAME="CD1L69">CD1L69</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at LABCELL_X10_Y5_N15
<P><A NAME="CD1L47">CD1L47</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at LABCELL_X10_Y5_N12
<P><A NAME="CD1L45">CD1L45</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at LABCELL_X10_Y5_N57
<P><A NAME="CD1L73">CD1L73</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L29 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at LABCELL_X10_Y5_N54
<P><A NAME="CD1L29">CD1L29</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at LABCELL_X10_Y5_N21
<P><A NAME="CD1L43">CD1L43</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at LABCELL_X10_Y5_N18
<P><A NAME="CD1L39">CD1L39</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at LABCELL_X10_Y5_N48
<P><A NAME="CD1L75">CD1L75</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --CD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at LABCELL_X10_Y5_N51
<P><A NAME="CD1L61">CD1L61</A> = <A HREF="#HD1L10">HD1L10</A>;


<P> --JD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder at MLABCELL_X3_Y5_N30
<P><A NAME="JD1L30">JD1L30</A> = ( <A HREF="#VD1_jdo[19]">VD1_jdo[19]</A> );


<P> --TD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder at LABCELL_X4_Y5_N18
<P><A NAME="TD1L89">TD1L89</A> = <A HREF="#VD1_jdo[19]">VD1_jdo[19]</A>;


<P> --TD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder at MLABCELL_X6_Y5_N51
<P><A NAME="TD1L86">TD1L86</A> = <A HREF="#VD1_jdo[18]">VD1_jdo[18]</A>;


<P> --TD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder at LABCELL_X4_Y5_N45
<P><A NAME="TD1L54">TD1L54</A> = <A HREF="#VD1_jdo[5]">VD1_jdo[5]</A>;


<P> --TD1L108 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder at MLABCELL_X6_Y5_N45
<P><A NAME="TD1L108">TD1L108</A> = ( <A HREF="#VD1_jdo[29]">VD1_jdo[29]</A> );


<P> --TD1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at LABCELL_X4_Y5_N36
<P><A NAME="TD1L110">TD1L110</A> = <A HREF="#VD1_jdo[30]">VD1_jdo[30]</A>;


<P> --JD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder at MLABCELL_X3_Y5_N18
<P><A NAME="JD1L49">JD1L49</A> = ( <A HREF="#VD1_jdo[31]">VD1_jdo[31]</A> );


<P> --TD1L112 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at LABCELL_X4_Y5_N12
<P><A NAME="TD1L112">TD1L112</A> = ( <A HREF="#VD1_jdo[31]">VD1_jdo[31]</A> );


<P> --TD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at MLABCELL_X6_Y5_N30
<P><A NAME="TD1L116">TD1L116</A> = ( <A HREF="#VD1_jdo[33]">VD1_jdo[33]</A> );


<P> --BB1L6 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X10_Y4_N24
<P><A NAME="BB1L6">BB1L6</A> = ( <A HREF="#GE1_altera_reset_synchronizer_int_chain_out">GE1_altera_reset_synchronizer_int_chain_out</A> );


<P> --TD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at LABCELL_X4_Y5_N21
<P><A NAME="TD1L96">TD1L96</A> = <A HREF="#VD1_jdo[23]">VD1_jdo[23]</A>;


<P> --DB1L92 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder at LABCELL_X4_Y4_N33
<P><A NAME="DB1L92">DB1L92</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[5]">DB1_td_shift[5]</A>);


<P> --JD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder at LABCELL_X2_Y5_N36
<P><A NAME="JD1L12">JD1L12</A> = ( <A HREF="#VD1_jdo[6]">VD1_jdo[6]</A> );


<P> --TD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder at LABCELL_X4_Y5_N48
<P><A NAME="TD1L56">TD1L56</A> = <A HREF="#VD1_jdo[6]">VD1_jdo[6]</A>;


<P> --VD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder at LABCELL_X2_Y4_N9
<P><A NAME="VD1L50">VD1L50</A> = ( <A HREF="#WD1_sr[31]">WD1_sr[31]</A> );


<P> --TD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at LABCELL_X4_Y5_N39
<P><A NAME="TD1L82">TD1L82</A> = <A HREF="#VD1_jdo[16]">VD1_jdo[16]</A>;


<P> --DB1L94 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder at LABCELL_X4_Y4_N48
<P><A NAME="DB1L94">DB1L94</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[6]">DB1_td_shift[6]</A>);


<P> --DB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder at LABCELL_X4_Y4_N51
<P><A NAME="DB1L96">DB1L96</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[7]">DB1_td_shift[7]</A>);


<P> --JD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder at MLABCELL_X3_Y5_N15
<P><A NAME="JD1L14">JD1L14</A> = ( <A HREF="#VD1_jdo[7]">VD1_jdo[7]</A> );


<P> --JD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder at MLABCELL_X3_Y5_N6
<P><A NAME="JD1L35">JD1L35</A> = ( <A HREF="#VD1_jdo[22]">VD1_jdo[22]</A> );


<P> --TD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at LABCELL_X4_Y5_N42
<P><A NAME="TD1L94">TD1L94</A> = ( <A HREF="#VD1_jdo[22]">VD1_jdo[22]</A> );


<P> --JD1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder at MLABCELL_X3_Y5_N12
<P><A NAME="JD1L38">JD1L38</A> = ( <A HREF="#VD1_jdo[24]">VD1_jdo[24]</A> );


<P> --TD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at MLABCELL_X6_Y5_N54
<P><A NAME="TD1L98">TD1L98</A> = <A HREF="#VD1_jdo[24]">VD1_jdo[24]</A>;


<P> --GE1L3 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X10_Y4_N45
<P><A NAME="GE1L3">GE1L3</A> = ( <A HREF="#GE1_altera_reset_synchronizer_int_chain[1]">GE1_altera_reset_synchronizer_int_chain[1]</A> );


<P> --TD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder at MLABCELL_X6_Y5_N42
<P><A NAME="TD1L74">TD1L74</A> = ( <A HREF="#VD1_jdo[14]">VD1_jdo[14]</A> );


<P> --JD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder at MLABCELL_X3_Y5_N9
<P><A NAME="JD1L16">JD1L16</A> = ( <A HREF="#VD1_jdo[8]">VD1_jdo[8]</A> );


<P> --JD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder at MLABCELL_X3_Y5_N33
<P><A NAME="JD1L20">JD1L20</A> = ( <A HREF="#VD1_jdo[11]">VD1_jdo[11]</A> );


<P> --TD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder at LABCELL_X4_Y5_N30
<P><A NAME="TD1L71">TD1L71</A> = <A HREF="#VD1_jdo[13]">VD1_jdo[13]</A>;


<P> --TD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~feeder at LABCELL_X4_Y5_N33
<P><A NAME="TD1L69">TD1L69</A> = <A HREF="#VD1_jdo[12]">VD1_jdo[12]</A>;


<P> --TD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at LABCELL_X4_Y5_N3
<P><A NAME="TD1L62">TD1L62</A> = ( <A HREF="#VD1_jdo[9]">VD1_jdo[9]</A> );


<P> --TD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at LABCELL_X4_Y5_N54
<P><A NAME="TD1L64">TD1L64</A> = <A HREF="#VD1_jdo[10]">VD1_jdo[10]</A>;


<P> --VD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder at LABCELL_X2_Y4_N42
<P><A NAME="VD1L27">VD1L27</A> = ( <A HREF="#WD1_sr[15]">WD1_sr[15]</A> );


<P> --VB1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X11_Y6_N48
<P><A NAME="VB1L17">VB1L17</A> = ( <A HREF="#A1L109">A1L109</A> );


<P> --VB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X11_Y6_N21
<P><A NAME="VB1L13">VB1L13</A> = ( <A HREF="#A1L109">A1L109</A> );


<P> --VB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X9_Y6_N36
<P><A NAME="VB1L7">VB1L7</A> = <A HREF="#A1L109">A1L109</A>;


<P> --VB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X9_Y6_N24
<P><A NAME="VB1L11">VB1L11</A> = <A HREF="#A1L109">A1L109</A>;


<P> --VB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X9_Y6_N45
<P><A NAME="VB1L15">VB1L15</A> = <A HREF="#A1L109">A1L109</A>;


<P> --VB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X9_Y6_N6
<P><A NAME="VB1L9">VB1L9</A> = <A HREF="#A1L109">A1L109</A>;


<P> --NC2L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]~feeder at LABCELL_X16_Y4_N30
<P><A NAME="NC2L11">NC2L11</A> = <A HREF="#A1L109">A1L109</A>;


<P> --Q1L100 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder at MLABCELL_X6_Y2_N24
<P><A NAME="Q1L100">Q1L100</A> = AMPP_FUNCTION(!<A HREF="#A1L6">A1L6</A>);


<P> --Q1L98 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder at MLABCELL_X6_Y2_N54
<P><A NAME="Q1L98">Q1L98</A> = AMPP_FUNCTION(!<A HREF="#Q1_jtag_ir_reg[9]">Q1_jtag_ir_reg[9]</A>);


<P> --Q1L96 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at MLABCELL_X6_Y2_N27
<P><A NAME="Q1L96">Q1L96</A> = AMPP_FUNCTION(!<A HREF="#Q1_jtag_ir_reg[8]">Q1_jtag_ir_reg[8]</A>);


<P> --Q1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder at LABCELL_X2_Y3_N0
<P><A NAME="Q1L42">Q1L42</A> = AMPP_FUNCTION(!<A HREF="#Q1L41">Q1L41</A>);


<P> --Q1L108 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder at LABCELL_X2_Y1_N54
<P><A NAME="Q1L108">Q1L108</A> = AMPP_FUNCTION(!<A HREF="#Q1L111">Q1L111</A>);


<P> --K1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]~feeder at MLABCELL_X6_Y4_N3
<P><A NAME="K1L10">K1L10</A> = AMPP_FUNCTION(!<A HREF="#Q1_identity_contrib_shift_reg[3]">Q1_identity_contrib_shift_reg[3]</A>);


<P> --Q1L49 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder at MLABCELL_X6_Y4_N54
<P><A NAME="Q1L49">Q1L49</A> = AMPP_FUNCTION(!<A HREF="#Q1_identity_contrib_shift_reg[3]">Q1_identity_contrib_shift_reg[3]</A>);


<P> --DB1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at LABCELL_X9_Y4_N24
<P><A NAME="DB1L43">DB1L43</A> = AMPP_FUNCTION();


<P> --WD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at LABCELL_X1_Y3_N42
<P><A NAME="WD1L2">WD1L2</A> = VCC;


<P> --HD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at LABCELL_X9_Y5_N18
<P><A NAME="HD1L9">HD1L9</A> = VCC;


<P> --GE1L5 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X10_Y4_N42
<P><A NAME="GE1L5">GE1L5</A> = VCC;


<P> --ZC1L803Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]~DUPLICATE at FF_X24_Y7_N16
<P> --register power-up is low

<P><A NAME="ZC1L803Q">ZC1L803Q</A> = DFFEAS(<A HREF="#ZC1L321">ZC1L321</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1L811Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]~DUPLICATE at FF_X24_Y7_N31
<P> --register power-up is low

<P><A NAME="ZC1L811Q">ZC1L811Q</A> = DFFEAS(<A HREF="#ZC1L328">ZC1L328</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L345">ZC1L345</A>,  );


<P> --ZC1L411Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]~DUPLICATE at FF_X25_Y7_N52
<P> --register power-up is low

<P><A NAME="ZC1L411Q">ZC1L411Q</A> = DFFEAS(<A HREF="#ZC1L456">ZC1L456</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[4]">ZC1_E_src1[4]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L421Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]~DUPLICATE at FF_X25_Y7_N19
<P> --register power-up is low

<P><A NAME="ZC1L421Q">ZC1L421Q</A> = DFFEAS(<A HREF="#ZC1L462">ZC1L462</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[10]">ZC1_E_src1[10]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L550Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~DUPLICATE at FF_X27_Y7_N4
<P> --register power-up is low

<P><A NAME="ZC1L550Q">ZC1L550Q</A> = DFFEAS(<A HREF="#ZC1L551">ZC1L551</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[10]">FD2_q_b[10]</A>,  , <A HREF="#ZC1L561">ZC1L561</A>, !<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>);


<P> --ZC1L547Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~DUPLICATE at FF_X27_Y7_N22
<P> --register power-up is low

<P><A NAME="ZC1L547Q">ZC1L547Q</A> = DFFEAS(<A HREF="#ZC1L548">ZC1L548</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[9]">FD2_q_b[9]</A>,  , <A HREF="#ZC1L561">ZC1L561</A>, !<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>);


<P> --ZC1L417Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]~DUPLICATE at FF_X25_Y7_N1
<P> --register power-up is low

<P><A NAME="ZC1L417Q">ZC1L417Q</A> = DFFEAS(<A HREF="#ZC1L459">ZC1L459</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1L497Q">ZC1L497Q</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L542Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~DUPLICATE at FF_X27_Y7_N52
<P> --register power-up is low

<P><A NAME="ZC1L542Q">ZC1L542Q</A> = DFFEAS(<A HREF="#ZC1L543">ZC1L543</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD2_q_b[7]">FD2_q_b[7]</A>,  , <A HREF="#ZC1L561">ZC1L561</A>, !<A HREF="#ZC1_R_src2_use_imm">ZC1_R_src2_use_imm</A>);


<P> --ZC1L413Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]~DUPLICATE at FF_X25_Y7_N31
<P> --register power-up is low

<P><A NAME="ZC1L413Q">ZC1L413Q</A> = DFFEAS(<A HREF="#ZC1L457">ZC1L457</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1L493Q">ZC1L493Q</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L415Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]~DUPLICATE at FF_X25_Y7_N34
<P> --register power-up is low

<P><A NAME="ZC1L415Q">ZC1L415Q</A> = DFFEAS(<A HREF="#ZC1L458">ZC1L458</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[6]">ZC1_E_src1[6]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L423Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]~DUPLICATE at FF_X25_Y7_N22
<P> --register power-up is low

<P><A NAME="ZC1L423Q">ZC1L423Q</A> = DFFEAS(<A HREF="#ZC1L463">ZC1L463</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[11]">ZC1_E_src1[11]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L427Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]~DUPLICATE at FF_X25_Y7_N26
<P> --register power-up is low

<P><A NAME="ZC1L427Q">ZC1L427Q</A> = DFFEAS(<A HREF="#ZC1L466">ZC1L466</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[14]">ZC1_E_src1[14]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L429Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]~DUPLICATE at FF_X25_Y7_N28
<P> --register power-up is low

<P><A NAME="ZC1L429Q">ZC1L429Q</A> = DFFEAS(<A HREF="#ZC1L467">ZC1L467</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[15]">ZC1_E_src1[15]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L409Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]~DUPLICATE at FF_X25_Y7_N49
<P> --register power-up is low

<P><A NAME="ZC1L409Q">ZC1L409Q</A> = DFFEAS(<A HREF="#ZC1L455">ZC1L455</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[3]">ZC1_E_src1[3]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L698Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14]~DUPLICATE at FF_X22_Y7_N59
<P> --register power-up is low

<P><A NAME="ZC1L698Q">ZC1L698Q</A> = DFFEAS(<A HREF="#ZC1L699">ZC1L699</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_W_valid">ZC1_W_valid</A>, <A HREF="#ZC1L50">ZC1L50</A>,  , !<A HREF="#ZC1L702">ZC1L702</A>, <A HREF="#ZC1L703">ZC1L703</A>);


<P> --ZC1L280Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]~DUPLICATE at FF_X18_Y8_N1
<P> --register power-up is low

<P><A NAME="ZC1L280Q">ZC1L280Q</A> = DFFEAS(<A HREF="#ZC1L646">ZC1L646</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L705">ZC1L705</A>,  ,  , <A HREF="#ZC1L1072">ZC1L1072</A>,  );


<P> --ZC1L432Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]~DUPLICATE at FF_X25_Y6_N25
<P> --register power-up is low

<P><A NAME="ZC1L432Q">ZC1L432Q</A> = DFFEAS(<A HREF="#ZC1L469">ZC1L469</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[17]">ZC1_E_src1[17]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L911Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]~DUPLICATE at FF_X18_Y6_N1
<P> --register power-up is low

<P><A NAME="ZC1L911Q">ZC1L911Q</A> = DFFEAS(<A HREF="#LC1L32">LC1L32</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1L908">ZC1L908</A>, <A HREF="#ZC1_av_ld_byte1_data[7]">ZC1_av_ld_byte1_data[7]</A>,  ,  , <A HREF="#ZC1L1005">ZC1L1005</A>);


<P> --ZC1L396Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~DUPLICATE at FF_X27_Y9_N40
<P> --register power-up is low

<P><A NAME="ZC1L396Q">ZC1L396Q</A> = DFFEAS(<A HREF="#ZC1L398">ZC1L398</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1L397">ZC1L397</A>,  ,  , !<A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --U1L49Q is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[0]~DUPLICATE at FF_X16_Y6_N37
<P> --register power-up is low

<P><A NAME="U1L49Q">U1L49Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>, <A HREF="#HE1_q_a[0]">HE1_q_a[0]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, VCC);


<P> --ZC1L523Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]~DUPLICATE at FF_X27_Y6_N40
<P> --register power-up is low

<P><A NAME="ZC1L523Q">ZC1L523Q</A> = DFFEAS(<A HREF="#ZC1L524">ZC1L524</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#ZC1L527">ZC1L527</A>,  );


<P> --ZC1L511Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]~DUPLICATE at FF_X27_Y6_N1
<P> --register power-up is low

<P><A NAME="ZC1L511Q">ZC1L511Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD1_q_b[17]">FD1_q_b[17]</A>,  , <A HREF="#ZC1L527">ZC1L527</A>, VCC);


<P> --ZC1L487Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]~DUPLICATE at FF_X27_Y6_N34
<P> --register power-up is low

<P><A NAME="ZC1L487Q">ZC1L487Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#FD1_q_b[1]">FD1_q_b[1]</A>,  , <A HREF="#ZC1L527">ZC1L527</A>, VCC);


<P> --U1L51Q is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[1]~DUPLICATE at FF_X17_Y6_N1
<P> --register power-up is low

<P><A NAME="U1L51Q">U1L51Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>, <A HREF="#HE1_q_a[1]">HE1_q_a[1]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, VCC);


<P> --ZC1L451Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]~DUPLICATE at FF_X25_Y6_N46
<P> --register power-up is low

<P><A NAME="ZC1L451Q">ZC1L451Q</A> = DFFEAS(<A HREF="#ZC1L483">ZC1L483</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[31]">ZC1_E_src1[31]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --U1L68Q is nios_system:u0|nios_system_avalon_bridge:avalon_bridge|avalon_readdata[14]~DUPLICATE at FF_X16_Y6_N19
<P> --register power-up is low

<P><A NAME="U1L68Q">U1L68Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#U1L48">U1L48</A>, <A HREF="#HE1_q_a[14]">HE1_q_a[14]</A>,  , <A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>, VCC);


<P> --ZC1L444Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]~DUPLICATE at FF_X25_Y6_N17
<P> --register power-up is low

<P><A NAME="ZC1L444Q">ZC1L444Q</A> = DFFEAS(<A HREF="#ZC1L478">ZC1L478</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[26]">ZC1_E_src1[26]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L442Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]~DUPLICATE at FF_X25_Y6_N52
<P> --register power-up is low

<P><A NAME="ZC1L442Q">ZC1L442Q</A> = DFFEAS(<A HREF="#ZC1L477">ZC1L477</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[25]">ZC1_E_src1[25]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L447Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]~DUPLICATE at FF_X25_Y6_N41
<P> --register power-up is low

<P><A NAME="ZC1L447Q">ZC1L447Q</A> = DFFEAS(<A HREF="#ZC1L480">ZC1L480</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1L523Q">ZC1L523Q</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --ZC1L437Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]~DUPLICATE at FF_X25_Y6_N8
<P> --register power-up is low

<P><A NAME="ZC1L437Q">ZC1L437Q</A> = DFFEAS(<A HREF="#ZC1L473">ZC1L473</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#ZC1_E_src1[21]">ZC1_E_src1[21]</A>,  ,  , <A HREF="#ZC1_E_new_inst">ZC1_E_new_inst</A>);


<P> --TD1L73Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE at FF_X6_Y5_N43
<P> --register power-up is low

<P><A NAME="TD1L73Q">TD1L73Q</A> = DFFEAS(<A HREF="#TD1L74">TD1L74</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[11]">EE1_q_a[11]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --TD1L68Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~DUPLICATE at FF_X4_Y5_N34
<P> --register power-up is low

<P><A NAME="TD1L68Q">TD1L68Q</A> = DFFEAS(<A HREF="#TD1L69">TD1L69</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[9]">EE1_q_a[9]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --TD1L115Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE at FF_X6_Y5_N31
<P> --register power-up is low

<P><A NAME="TD1L115Q">TD1L115Q</A> = DFFEAS(<A HREF="#TD1L116">TD1L116</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>, <A HREF="#EE1_q_a[30]">EE1_q_a[30]</A>,  , <A HREF="#TD1L88">TD1L88</A>, !<A HREF="#VD1_take_action_ocimem_b">VD1_take_action_ocimem_b</A>);


<P> --SB5L16Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X17_Y7_N34
<P> --register power-up is low

<P><A NAME="SB5L16Q">SB5L16Q</A> = DFFEAS(<A HREF="#SB5L15">SB5L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB1L6Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X9_Y8_N49
<P> --register power-up is low

<P><A NAME="SB1L6Q">SB1L6Q</A> = DFFEAS(<A HREF="#SB1L5">SB1L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB5L3Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X17_Y7_N11
<P> --register power-up is low

<P><A NAME="VB5L3Q">VB5L3Q</A> = DFFEAS(<A HREF="#VB5L5">VB5L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L729Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot~DUPLICATE at FF_X24_Y6_N58
<P> --register power-up is low

<P><A NAME="ZC1L729Q">ZC1L729Q</A> = DFFEAS(<A HREF="#ZC1L250">ZC1L250</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L491Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]~DUPLICATE at FF_X25_Y7_N58
<P> --register power-up is low

<P><A NAME="ZC1L491Q">ZC1L491Q</A> = DFFEAS(<A HREF="#ZC1L746">ZC1L746</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L501Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]~DUPLICATE at FF_X27_Y7_N13
<P> --register power-up is low

<P><A NAME="ZC1L501Q">ZC1L501Q</A> = DFFEAS(<A HREF="#ZC1L751">ZC1L751</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L499Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]~DUPLICATE at FF_X27_Y7_N16
<P> --register power-up is low

<P><A NAME="ZC1L499Q">ZC1L499Q</A> = DFFEAS(<A HREF="#ZC1L750">ZC1L750</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L497Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]~DUPLICATE at FF_X27_Y7_N25
<P> --register power-up is low

<P><A NAME="ZC1L497Q">ZC1L497Q</A> = DFFEAS(<A HREF="#ZC1L749">ZC1L749</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L493Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]~DUPLICATE at FF_X27_Y7_N28
<P> --register power-up is low

<P><A NAME="ZC1L493Q">ZC1L493Q</A> = DFFEAS(<A HREF="#ZC1L747">ZC1L747</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L495Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]~DUPLICATE at FF_X25_Y7_N37
<P> --register power-up is low

<P><A NAME="ZC1L495Q">ZC1L495Q</A> = DFFEAS(<A HREF="#ZC1L748">ZC1L748</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L504Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]~DUPLICATE at FF_X25_Y7_N40
<P> --register power-up is low

<P><A NAME="ZC1L504Q">ZC1L504Q</A> = DFFEAS(<A HREF="#ZC1L753">ZC1L753</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L1075Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read~DUPLICATE at FF_X13_Y6_N49
<P> --register power-up is low

<P><A NAME="ZC1L1075Q">ZC1L1075Q</A> = DFFEAS(<A HREF="#ZC1L1074">ZC1L1074</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L690Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]~DUPLICATE at FF_X22_Y7_N4
<P> --register power-up is low

<P><A NAME="ZC1L690Q">ZC1L690Q</A> = DFFEAS(<A HREF="#ZC1L701">ZC1L701</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_W_valid">ZC1_W_valid</A>,  ,  ,  ,  );


<P> --W1L88Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav~DUPLICATE at FF_X9_Y4_N52
<P> --register power-up is low

<P><A NAME="W1L88Q">W1L88Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#MB2_b_full">MB2_b_full</A>,  ,  , VCC);


<P> --LD1L11Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~DUPLICATE at FF_X3_Y4_N7
<P> --register power-up is low

<P><A NAME="LD1L11Q">LD1L11Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#LD1L10">LD1L10</A>,  ,  , VCC);


<P> --ZC1L839Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg~DUPLICATE at FF_X22_Y8_N14
<P> --register power-up is low

<P><A NAME="ZC1L839Q">ZC1L839Q</A> = DFFEAS(<A HREF="#ZC1L838">ZC1L838</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#ZC1_E_valid_from_R">ZC1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --VB4L17Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]~DUPLICATE at FF_X9_Y8_N52
<P> --register power-up is low

<P><A NAME="VB4L17Q">VB4L17Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  , <A HREF="#CD1_readdata[14]">CD1_readdata[14]</A>,  ,  , VCC);


<P> --ZC1L959Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]~DUPLICATE at FF_X15_Y8_N13
<P> --register power-up is low

<P><A NAME="ZC1L959Q">ZC1L959Q</A> = DFFEAS(<A HREF="#ZC1L970">ZC1L970</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --CD1L9Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]~DUPLICATE at FF_X12_Y5_N1
<P> --register power-up is low

<P><A NAME="CD1L9Q">CD1L9Q</A> = DFFEAS(<A HREF="#BC1_src_data[44]">BC1_src_data[44]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --ZC1L963Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]~DUPLICATE at FF_X17_Y8_N7
<P> --register power-up is low

<P><A NAME="ZC1L963Q">ZC1L963Q</A> = DFFEAS(<A HREF="#ZC1L979">ZC1L979</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L966Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]~DUPLICATE at FF_X17_Y8_N10
<P> --register power-up is low

<P><A NAME="ZC1L966Q">ZC1L966Q</A> = DFFEAS(<A HREF="#ZC1L985">ZC1L985</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZC1L968Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]~DUPLICATE at FF_X17_Y8_N49
<P> --register power-up is low

<P><A NAME="ZC1L968Q">ZC1L968Q</A> = DFFEAS(<A HREF="#ZC1L988">ZC1L988</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QB1L31Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE at FF_X9_Y8_N44
<P> --register power-up is low

<P><A NAME="QB1L31Q">QB1L31Q</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita4">QB1_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --QB2L27Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE at FF_X11_Y8_N2
<P> --register power-up is low

<P><A NAME="QB2L27Q">QB2L27Q</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita0">QB2_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --QB2L33Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE at FF_X11_Y8_N17
<P> --register power-up is low

<P><A NAME="QB2L33Q">QB2L33Q</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita5">QB2_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#BB1_r_sync_rst">BB1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --TD1L58Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~DUPLICATE at FF_X2_Y4_N37
<P> --register power-up is low

<P><A NAME="TD1L58Q">TD1L58Q</A> = DFFEAS(<A HREF="#TD1L121">TD1L121</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>,  ,  ,  ,  );


<P> --TD1L60Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE at FF_X8_Y5_N2
<P> --register power-up is low

<P><A NAME="TD1L60Q">TD1L60Q</A> = DFFEAS(<A HREF="#TD1L130">TD1L130</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#TD1L50">TD1L50</A>,  ,  ,  ,  );


<P> --Q1L65Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE at FF_X4_Y2_N25
<P> --register power-up is low

<P><A NAME="Q1L65Q">Q1L65Q</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L80">Q1L80</A>, <A HREF="#Q1_irsr_reg[1]">Q1_irsr_reg[1]</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, !<A HREF="#S1_state[3]">S1_state[3]</A>, <A HREF="#Q1L69">Q1L69</A>);


<P> --Q1L71Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE at FF_X4_Y2_N23
<P> --register power-up is low

<P><A NAME="Q1L71Q">Q1L71Q</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L84">Q1L84</A>, !<A HREF="#Q1_clr_reg">Q1_clr_reg</A>, <A HREF="#Q1L69">Q1L69</A>);


<P> --R1L6Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE at FF_X1_Y1_N4
<P> --register power-up is low

<P><A NAME="R1L6Q">R1L6Q</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#R1L14">R1L14</A>, GND, <A HREF="#R1L8">R1L8</A>);


</body></html>