// Seed: 1475338781
module module_0 (
    input wire id_0,
    output wire id_1,
    input supply0 id_2,
    input tri id_3
);
  tri id_5 = id_0;
endmodule
module module_1 (
    input  wand  id_0,
    output wire  id_1,
    output logic id_2
);
  always @(1 or id_0 or posedge 1 or posedge 1) begin
    id_2 <= 1 == id_0;
  end
  wire id_4;
  wire id_5;
  module_0(
      id_0, id_1, id_0, id_0
  ); id_6(
      .id_0(id_1), .id_1(id_1 == 1), .id_2(id_4), .id_3(~id_1), .id_4(id_4), .id_5(1)
  );
  assign id_1 = 1;
endmodule
