<stg><name>mux4bit_4to1::mux4bit_4to1_mux4bit_4to1::do_mux</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in0), !map !109

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in1), !map !113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in2), !map !117

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in3), !map !121

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap(i2* %sel), !map !125

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ifconv:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_r), !map !129

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="4">
<![CDATA[
_ifconv:6  call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str316, i32 0, [13 x i8]* @p_str1023, [4 x i8]* @p_str518, i32 0, i32 0, i4* %in0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="4">
<![CDATA[
_ifconv:7  call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str316, i32 0, [13 x i8]* @p_str1023, [4 x i8]* @p_str619, i32 0, i32 0, i4* %in1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="4">
<![CDATA[
_ifconv:8  call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str316, i32 0, [13 x i8]* @p_str1023, [4 x i8]* @p_str720, i32 0, i32 0, i4* %in2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="4">
<![CDATA[
_ifconv:9  call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str316, i32 0, [13 x i8]* @p_str1023, [4 x i8]* @p_str821, i32 0, i32 0, i4* %in3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="2">
<![CDATA[
_ifconv:10  call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str316, i32 0, [13 x i8]* @p_str1124, [4 x i8]* @p_str922, i32 0, i32 0, i2* %sel) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="4">
<![CDATA[
_ifconv:11  call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str316, i32 1, [13 x i8]* @p_str1023, [4 x i8]* @p_str1225, i32 0, i32 0, i4* %out_r) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8">
<![CDATA[
_ifconv:12  call void (...)* @_ssdm_op_SpecProcessDef([13 x i8]* @p_str316, i32 0, [7 x i8]* @p_str417) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv:13  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1427)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:14  call void (...)* @_ssdm_op_SpecProtocol(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:15  %mux4bit_4to1_in0_m_if_Val_V_re = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %in0)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_in0_m_if_Val_V_re"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:16  %mux4bit_4to1_in1_m_if_Val_V_re = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %in1)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_in1_m_if_Val_V_re"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:17  %mux4bit_4to1_in2_m_if_Val_V_re = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %in2)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_in2_m_if_Val_V_re"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="4">
<![CDATA[
_ifconv:18  %tmp_9 = trunc i4 %mux4bit_4to1_in2_m_if_Val_V_re to i1

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:19  %mux4bit_4to1_in3_m_if_Val_V_re = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %in3)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_in3_m_if_Val_V_re"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="sel_tmp2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="4">
<![CDATA[
_ifconv:20  %tmp_10 = trunc i4 %mux4bit_4to1_in3_m_if_Val_V_re to i1

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:21  %mux4bit_4to1_sel_m_if_Val_V_re = call i2 @_ssdm_op_Read.ap_auto.volatile.i2P(i2* %sel)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_sel_m_if_Val_V_re"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="sel_tmp2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:22  %sel_tmp = icmp eq i2 %mux4bit_4to1_sel_m_if_Val_V_re, -1

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="sel_tmp2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:23  %sel_tmp1 = and i1 %sel_tmp, %tmp_10

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:24  %sel_tmp2 = icmp eq i2 %mux4bit_4to1_sel_m_if_Val_V_re, -2

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:25  %sel_tmp4 = icmp eq i2 %mux4bit_4to1_sel_m_if_Val_V_re, 1

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:26  %sel_tmp6 = icmp eq i2 %mux4bit_4to1_sel_m_if_Val_V_re, 0

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="sel_tmp6" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="4">
<![CDATA[
_ifconv:27  %tmp_11 = trunc i4 %mux4bit_4to1_in0_m_if_Val_V_re to i1

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="sel_tmp6" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="4">
<![CDATA[
_ifconv:28  %tmp_12 = trunc i4 %mux4bit_4to1_in1_m_if_Val_V_re to i1

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:29  %tmp_13 = select i1 %sel_tmp6, i1 %tmp_11, i1 %tmp_12

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %or_cond = or i1 %sel_tmp6, %sel_tmp4

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:31  %newSel1 = select i1 %sel_tmp2, i1 %tmp_9, i1 %sel_tmp1

]]></node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:32  %newSel2 = select i1 %or_cond, i1 %tmp_13, i1 %newSel1

]]></node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:33  %mux4bit_4to1_in0_m_if_Val_V_re_1 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %in0)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_in0_m_if_Val_V_re_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="sel_tmp7" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:34  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %mux4bit_4to1_in0_m_if_Val_V_re_1, i32 1)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:35  %mux4bit_4to1_in1_m_if_Val_V_re_1 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %in1)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_in1_m_if_Val_V_re_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="sel_tmp7" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:36  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %mux4bit_4to1_in1_m_if_Val_V_re_1, i32 1)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:37  %mux4bit_4to1_in2_m_if_Val_V_re_1 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %in2)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_in2_m_if_Val_V_re_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="sel_tmp3" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:38  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %mux4bit_4to1_in2_m_if_Val_V_re_1, i32 1)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:39  %mux4bit_4to1_in3_m_if_Val_V_re_1 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %in3)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_in3_m_if_Val_V_re_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="sel_tmp3" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:40  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %mux4bit_4to1_in3_m_if_Val_V_re_1, i32 1)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:41  %mux4bit_4to1_sel_m_if_Val_V_re_1 = call i2 @_ssdm_op_Read.ap_auto.volatile.i2P(i2* %sel)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_sel_m_if_Val_V_re_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="sel_tmp3" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:42  %sel_tmp8 = icmp eq i2 %mux4bit_4to1_sel_m_if_Val_V_re_1, -1

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="sel_tmp3" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  %sel_tmp9 = and i1 %sel_tmp8, %tmp_17

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:44  %sel_tmp3 = icmp eq i2 %mux4bit_4to1_sel_m_if_Val_V_re_1, -2

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:45  %sel_tmp5 = icmp eq i2 %mux4bit_4to1_sel_m_if_Val_V_re_1, 1

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:46  %sel_tmp7 = icmp eq i2 %mux4bit_4to1_sel_m_if_Val_V_re_1, 0

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:47  %newSel3 = select i1 %sel_tmp7, i1 %tmp_14, i1 %tmp_15

]]></node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48  %or_cond1 = or i1 %sel_tmp7, %sel_tmp5

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:49  %newSel4 = select i1 %sel_tmp3, i1 %tmp_16, i1 %sel_tmp9

]]></node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:50  %newSel5 = select i1 %or_cond1, i1 %newSel3, i1 %newSel4

]]></node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:51  %mux4bit_4to1_in0_m_if_Val_V_re_2 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %in0)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_in0_m_if_Val_V_re_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="sel_tmp14" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:52  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %mux4bit_4to1_in0_m_if_Val_V_re_2, i32 2)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:53  %mux4bit_4to1_in1_m_if_Val_V_re_2 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %in1)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_in1_m_if_Val_V_re_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sel_tmp14" val="0"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:54  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %mux4bit_4to1_in1_m_if_Val_V_re_2, i32 2)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:55  %mux4bit_4to1_in2_m_if_Val_V_re_2 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %in2)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_in2_m_if_Val_V_re_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="sel_tmp12" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:56  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %mux4bit_4to1_in2_m_if_Val_V_re_2, i32 2)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:57  %mux4bit_4to1_in3_m_if_Val_V_re_2 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %in3)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_in3_m_if_Val_V_re_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="sel_tmp12" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:58  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %mux4bit_4to1_in3_m_if_Val_V_re_2, i32 2)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:59  %mux4bit_4to1_sel_m_if_Val_V_re_2 = call i2 @_ssdm_op_Read.ap_auto.volatile.i2P(i2* %sel)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_sel_m_if_Val_V_re_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="sel_tmp12" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:60  %sel_tmp10 = icmp eq i2 %mux4bit_4to1_sel_m_if_Val_V_re_2, -1

]]></node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="sel_tmp12" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %sel_tmp11 = and i1 %sel_tmp10, %tmp_21

]]></node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:62  %sel_tmp12 = icmp eq i2 %mux4bit_4to1_sel_m_if_Val_V_re_2, -2

]]></node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:63  %sel_tmp13 = icmp eq i2 %mux4bit_4to1_sel_m_if_Val_V_re_2, 1

]]></node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:64  %sel_tmp14 = icmp eq i2 %mux4bit_4to1_sel_m_if_Val_V_re_2, 0

]]></node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:65  %newSel6 = select i1 %sel_tmp14, i1 %tmp_18, i1 %tmp_19

]]></node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:66  %or_cond2 = or i1 %sel_tmp14, %sel_tmp13

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:67  %newSel7 = select i1 %sel_tmp12, i1 %tmp_20, i1 %sel_tmp11

]]></node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:68  %newSel8 = select i1 %or_cond2, i1 %newSel6, i1 %newSel7

]]></node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:69  %mux4bit_4to1_in0_m_if_Val_V_re_3 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %in0)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_in0_m_if_Val_V_re_3"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="sel_tmp19" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:70  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %mux4bit_4to1_in0_m_if_Val_V_re_3, i32 3)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:71  %mux4bit_4to1_in1_m_if_Val_V_re_3 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %in1)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_in1_m_if_Val_V_re_3"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="sel_tmp19" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:72  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %mux4bit_4to1_in1_m_if_Val_V_re_3, i32 3)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:73  %mux4bit_4to1_in2_m_if_Val_V_re_3 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %in2)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_in2_m_if_Val_V_re_3"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="sel_tmp17" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:74  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %mux4bit_4to1_in2_m_if_Val_V_re_3, i32 3)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:75  %mux4bit_4to1_in3_m_if_Val_V_re_3 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %in3)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_in3_m_if_Val_V_re_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="sel_tmp17" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:76  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %mux4bit_4to1_in3_m_if_Val_V_re_3, i32 3)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:77  %mux4bit_4to1_sel_m_if_Val_V_re_3 = call i2 @_ssdm_op_Read.ap_auto.volatile.i2P(i2* %sel)

]]></node>
<StgValue><ssdm name="mux4bit_4to1_sel_m_if_Val_V_re_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="sel_tmp17" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:78  %sel_tmp15 = icmp eq i2 %mux4bit_4to1_sel_m_if_Val_V_re_3, -1

]]></node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="sel_tmp17" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:79  %sel_tmp16 = and i1 %sel_tmp15, %tmp_25

]]></node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:80  %sel_tmp17 = icmp eq i2 %mux4bit_4to1_sel_m_if_Val_V_re_3, -2

]]></node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:81  %sel_tmp18 = icmp eq i2 %mux4bit_4to1_sel_m_if_Val_V_re_3, 1

]]></node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:82  %sel_tmp19 = icmp eq i2 %mux4bit_4to1_sel_m_if_Val_V_re_3, 0

]]></node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:83  %newSel9 = select i1 %sel_tmp19, i1 %tmp_22, i1 %tmp_23

]]></node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:84  %or_cond3 = or i1 %sel_tmp19, %sel_tmp18

]]></node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:85  %newSel = select i1 %sel_tmp17, i1 %tmp_24, i1 %sel_tmp16

]]></node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:86  %newSel10 = select i1 %or_cond3, i1 %newSel9, i1 %newSel

]]></node>
<StgValue><ssdm name="newSel10"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ifconv:87  %p_Result_5_3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %newSel10, i1 %newSel8, i1 %newSel5, i1 %newSel2)

]]></node>
<StgValue><ssdm name="p_Result_5_3"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:88  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %out_r, i4 %p_Result_5_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:89  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1427, i32 %tmp)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0">
<![CDATA[
_ifconv:90  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
