--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml TopMod.twx TopMod.ncd -o TopMod.twr TopMod.pcf -ucf
TopMod.ucf

Design file:              TopMod.ncd
Physical constraint file: TopMod.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MemDB<0>    |    8.012(R)|clk_BUFGP         |   0.000|
MemDB<1>    |    8.489(R)|clk_BUFGP         |   0.000|
MemDB<2>    |    8.498(R)|clk_BUFGP         |   0.000|
MemDB<3>    |    8.749(R)|clk_BUFGP         |   0.000|
MemDB<4>    |    9.263(R)|clk_BUFGP         |   0.000|
MemDB<5>    |    9.525(R)|clk_BUFGP         |   0.000|
MemDB<6>    |    9.536(R)|clk_BUFGP         |   0.000|
MemDB<7>    |   10.033(R)|clk_BUFGP         |   0.000|
MemDB<8>    |    8.011(R)|clk_BUFGP         |   0.000|
MemDB<9>    |    8.745(R)|clk_BUFGP         |   0.000|
MemDB<10>   |    9.001(R)|clk_BUFGP         |   0.000|
MemDB<11>   |    9.253(R)|clk_BUFGP         |   0.000|
MemDB<12>   |    7.972(R)|clk_BUFGP         |   0.000|
MemDB<13>   |    9.524(R)|clk_BUFGP         |   0.000|
MemDB<14>   |    9.780(R)|clk_BUFGP         |   0.000|
MemDB<15>   |   10.285(R)|clk_BUFGP         |   0.000|
MemOE       |    8.840(R)|clk_BUFGP         |   0.000|
MemWE       |    8.648(R)|clk_BUFGP         |   0.000|
RamCE       |    8.629(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.200|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
nin<0>         |nout<0>        |    8.213|
---------------+---------------+---------+


Analysis completed Sat Oct 20 21:23:28 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 164 MB



