// Seed: 600538288
module module_0 #(
    parameter id_2 = 32'd72,
    parameter id_3 = 32'd0
) ();
  always @(1 or({1,
    id_1 || id_1
  }))
  begin : LABEL_0
    id_1 = 1;
  end
  defparam id_2.id_3 = id_2;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wire id_4,
    output uwire id_5,
    input uwire id_6,
    output wor id_7,
    input wire id_8
);
  assign id_5 = id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_3 = 1;
  id_10 :
  assert property (@(posedge id_10) id_10)
  else $display;
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
