<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4775" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4775{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4775{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4775{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4775{left:190px;bottom:998px;letter-spacing:-0.21px;}
#t5_4775{left:524px;bottom:998px;letter-spacing:-0.11px;}
#t6_4775{left:524px;bottom:976px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#t7_4775{left:524px;bottom:959px;letter-spacing:-0.1px;}
#t8_4775{left:524px;bottom:938px;letter-spacing:-0.11px;}
#t9_4775{left:524px;bottom:921px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ta_4775{left:190px;bottom:897px;letter-spacing:-0.2px;}
#tb_4775{left:524px;bottom:897px;letter-spacing:-0.14px;}
#tc_4775{left:190px;bottom:872px;letter-spacing:-0.21px;}
#td_4775{left:524px;bottom:872px;letter-spacing:-0.12px;}
#te_4775{left:524px;bottom:851px;letter-spacing:-0.11px;}
#tf_4775{left:524px;bottom:834px;letter-spacing:-0.11px;}
#tg_4775{left:524px;bottom:813px;letter-spacing:-0.11px;}
#th_4775{left:524px;bottom:796px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ti_4775{left:190px;bottom:771px;letter-spacing:-0.19px;}
#tj_4775{left:524px;bottom:771px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_4775{left:524px;bottom:750px;letter-spacing:-0.11px;}
#tl_4775{left:524px;bottom:733px;letter-spacing:-0.11px;}
#tm_4775{left:524px;bottom:712px;letter-spacing:-0.11px;}
#tn_4775{left:524px;bottom:695px;letter-spacing:-0.11px;word-spacing:0.01px;}
#to_4775{left:190px;bottom:671px;letter-spacing:-0.2px;}
#tp_4775{left:524px;bottom:671px;letter-spacing:-0.14px;}
#tq_4775{left:190px;bottom:646px;letter-spacing:-0.18px;}
#tr_4775{left:524px;bottom:646px;letter-spacing:-0.11px;}
#ts_4775{left:524px;bottom:625px;letter-spacing:-0.11px;word-spacing:-0.78px;}
#tt_4775{left:524px;bottom:608px;letter-spacing:-0.1px;}
#tu_4775{left:524px;bottom:587px;letter-spacing:-0.11px;}
#tv_4775{left:524px;bottom:570px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tw_4775{left:190px;bottom:545px;letter-spacing:-0.2px;}
#tx_4775{left:524px;bottom:545px;letter-spacing:-0.14px;}
#ty_4775{left:190px;bottom:521px;letter-spacing:-0.17px;}
#tz_4775{left:524px;bottom:521px;letter-spacing:-0.11px;}
#t10_4775{left:524px;bottom:499px;letter-spacing:-0.11px;word-spacing:-0.43px;}
#t11_4775{left:524px;bottom:483px;letter-spacing:-0.11px;}
#t12_4775{left:524px;bottom:461px;letter-spacing:-0.11px;}
#t13_4775{left:524px;bottom:444px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t14_4775{left:190px;bottom:420px;letter-spacing:-0.14px;}
#t15_4775{left:524px;bottom:420px;letter-spacing:-0.14px;}
#t16_4775{left:190px;bottom:396px;letter-spacing:-0.21px;}
#t17_4775{left:524px;bottom:396px;letter-spacing:-0.12px;}
#t18_4775{left:524px;bottom:374px;letter-spacing:-0.11px;}
#t19_4775{left:524px;bottom:357px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1a_4775{left:524px;bottom:336px;letter-spacing:-0.11px;}
#t1b_4775{left:524px;bottom:319px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1c_4775{left:190px;bottom:295px;letter-spacing:-0.21px;}
#t1d_4775{left:524px;bottom:295px;letter-spacing:-0.12px;}
#t1e_4775{left:524px;bottom:273px;letter-spacing:-0.12px;}
#t1f_4775{left:524px;bottom:257px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t1g_4775{left:524px;bottom:240px;letter-spacing:-0.11px;}
#t1h_4775{left:524px;bottom:218px;letter-spacing:-0.11px;}
#t1i_4775{left:524px;bottom:202px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1j_4775{left:177px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1k_4775{left:263px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1l_4775{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t1m_4775{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t1n_4775{left:223px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1o_4775{left:453px;bottom:1046px;letter-spacing:-0.15px;}
#t1p_4775{left:640px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1q_4775{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t1r_4775{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4775{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4775{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4775{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4775{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4775{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4775" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4775Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4775" style="-webkit-user-select: none;"><object width="935" height="1210" data="4775/4775.svg" type="image/svg+xml" id="pdf4775" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4775" class="t s1_4775">Vol. 4 </span><span id="t2_4775" class="t s1_4775">2-253 </span>
<span id="t3_4775" class="t s2_4775">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4775" class="t s3_4775">19 </span><span id="t5_4775" class="t s3_4775">Platform Configuration Services Log </span>
<span id="t6_4775" class="t s3_4775">When set, indicates that the PCS Status bit has asserted </span>
<span id="t7_4775" class="t s3_4775">since the log bit was last cleared. </span>
<span id="t8_4775" class="t s3_4775">This log bit will remain set until cleared by software </span>
<span id="t9_4775" class="t s3_4775">writing 0. </span>
<span id="ta_4775" class="t s3_4775">20 </span><span id="tb_4775" class="t s3_4775">Reserved </span>
<span id="tc_4775" class="t s3_4775">21 </span><span id="td_4775" class="t s3_4775">Autonomous Utilization-Based Frequency Control Log </span>
<span id="te_4775" class="t s3_4775">When set, indicates that the AUBFC Status bit has </span>
<span id="tf_4775" class="t s3_4775">asserted since the log bit was last cleared. </span>
<span id="tg_4775" class="t s3_4775">This log bit will remain set until cleared by software </span>
<span id="th_4775" class="t s3_4775">writing 0. </span>
<span id="ti_4775" class="t s3_4775">22 </span><span id="tj_4775" class="t s3_4775">VR Therm Alert Log </span>
<span id="tk_4775" class="t s3_4775">When set, indicates that the VR Therm Alert Status bit </span>
<span id="tl_4775" class="t s3_4775">has asserted since the log bit was last cleared. </span>
<span id="tm_4775" class="t s3_4775">This log bit will remain set until cleared by software </span>
<span id="tn_4775" class="t s3_4775">writing 0. </span>
<span id="to_4775" class="t s3_4775">23 </span><span id="tp_4775" class="t s3_4775">Reserved </span>
<span id="tq_4775" class="t s3_4775">24 </span><span id="tr_4775" class="t s3_4775">Electrical Design Point Log </span>
<span id="ts_4775" class="t s3_4775">When set, indicates that the EDP Status bit has asserted </span>
<span id="tt_4775" class="t s3_4775">since the log bit was last cleared. </span>
<span id="tu_4775" class="t s3_4775">This log bit will remain set until cleared by software </span>
<span id="tv_4775" class="t s3_4775">writing 0. </span>
<span id="tw_4775" class="t s3_4775">25 </span><span id="tx_4775" class="t s3_4775">Reserved </span>
<span id="ty_4775" class="t s3_4775">26 </span><span id="tz_4775" class="t s3_4775">Multi-Core Turbo Log </span>
<span id="t10_4775" class="t s3_4775">When set, indicates that the Multi-Core Turbo Status bit </span>
<span id="t11_4775" class="t s3_4775">has asserted since the log bit was last cleared. </span>
<span id="t12_4775" class="t s3_4775">This log bit will remain set until cleared by software </span>
<span id="t13_4775" class="t s3_4775">writing 0. </span>
<span id="t14_4775" class="t s3_4775">28:27 </span><span id="t15_4775" class="t s3_4775">Reserved </span>
<span id="t16_4775" class="t s3_4775">29 </span><span id="t17_4775" class="t s3_4775">Core Frequency P1 Log </span>
<span id="t18_4775" class="t s3_4775">When set, indicates that the Core Frequency P1 Status </span>
<span id="t19_4775" class="t s3_4775">bit has asserted since the log bit was last cleared. </span>
<span id="t1a_4775" class="t s3_4775">This log bit will remain set until cleared by software </span>
<span id="t1b_4775" class="t s3_4775">writing 0. </span>
<span id="t1c_4775" class="t s3_4775">30 </span><span id="t1d_4775" class="t s3_4775">Core Max N-Core Turbo Frequency Limiting Log </span>
<span id="t1e_4775" class="t s3_4775">When set, indicates that the Core Max n-core Turbo </span>
<span id="t1f_4775" class="t s3_4775">Frequency Limiting Status bit has asserted since the log </span>
<span id="t1g_4775" class="t s3_4775">bit was last cleared. </span>
<span id="t1h_4775" class="t s3_4775">This log bit will remain set until cleared by software </span>
<span id="t1i_4775" class="t s3_4775">writing 0. </span>
<span id="t1j_4775" class="t s4_4775">Table 2-32. </span><span id="t1k_4775" class="t s4_4775">Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family </span>
<span id="t1l_4775" class="t s5_4775">Register </span>
<span id="t1m_4775" class="t s5_4775">Address </span><span id="t1n_4775" class="t s5_4775">Register Name / Bit Fields </span><span id="t1o_4775" class="t s5_4775">Scope </span><span id="t1p_4775" class="t s5_4775">Bit Description </span>
<span id="t1q_4775" class="t s5_4775">Hex </span><span id="t1r_4775" class="t s5_4775">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
