#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat May 16 00:55:15 2020
# Process ID: 3592
# Current directory: C:/Users/ME/Vivado_Projects/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10916 C:\Users\ME\Vivado_Projects\project_2\project_2.xpr
# Log file: C:/Users/ME/Vivado_Projects/project_2/vivado.log
# Journal file: C:/Users/ME/Vivado_Projects/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ME/Vivado_Projects/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ME/OneDrive/Documents/School/PSU/Spring2020/ECE544/Projects/Project Source Files/ece544ip-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ME/OneDrive/Documents/School/PSU/Spring2020/ECE544/Projects/Project Source Files/vivado-library-v2019.1-1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 856.172 ; gain = 172.734
open_bd_design {C:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/embsys.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:user:nexys4IO:2.0 - nexys4IO_0
Adding cell -- digilentinc.com:IP:PmodOLEDrgb:1.0 - PmodOLEDrgb_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- digilentinc.com:IP:PmodENC:1.0 - PmodENC_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Adding cell -- xilinx.com:ip:axi_timebase_wdt:3.0 - axi_timebase_wdt_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <embsys> from BD file <C:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/embsys.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 882.250 ; gain = 15.457
update_compile_order -fileset sources_1
startgroup
make_bd_pins_external  [get_bd_pins axi_timebase_wdt_0/wdt_reset]
endgroup
startgroup
set_property -dict [list CONFIG.C_WDT_INTERVAL {27}] [get_bd_cells axi_timebase_wdt_0]
endgroup
generate_target all [get_files  C:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/embsys.bd]
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /PmodENC_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/embsys.bd> 
Wrote  : <C:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ui/bd_bcf741d3.ui> 
VHDL Output written to : C:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/synth/embsys.v
VHDL Output written to : C:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/sim/embsys.v
VHDL Output written to : C:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/hdl/embsys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nexys4IO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodENC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_axi_timebase_wdt_0_0/embsys_axi_timebase_wdt_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timebase_wdt_0 .
Exporting to file C:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/hw_handoff/embsys.hwh
Generated Block Design Tcl file C:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/hw_handoff/embsys_bd.tcl
Generated Hardware Definition File C:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/synth/embsys.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1077.188 ; gain = 133.047
catch { config_ip_cache -export [get_ips -all embsys_axi_timebase_wdt_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/embsys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/embsys.bd]
launch_runs -jobs 4 embsys_axi_timebase_wdt_0_0_synth_1
[Sat May 16 00:58:39 2020] Launched embsys_axi_timebase_wdt_0_0_synth_1...
Run output will be captured here: C:/Users/ME/Vivado_Projects/project_2/project_2.runs/embsys_axi_timebase_wdt_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/embsys.bd] -directory C:/Users/ME/Vivado_Projects/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ME/Vivado_Projects/project_2/project_2.ip_user_files -ipstatic_source_dir C:/Users/ME/Vivado_Projects/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ME/Vivado_Projects/project_2/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/ME/Vivado_Projects/project_2/project_2.cache/compile_simlib/questa} {riviera=C:/Users/ME/Vivado_Projects/project_2/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/ME/Vivado_Projects/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'launch_runs' was cancelled
make_wrapper -files [get_files C:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/embsys.bd] -fileset [get_filesets sources_1] -inst_template
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat May 16 02:42:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/ME/Vivado_Projects/project_2/project_2.runs/synth_1/runme.log
[Sat May 16 02:42:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/ME/Vivado_Projects/project_2/project_2.runs/impl_1/runme.log
