<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p519" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_519{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2_519{left:818px;bottom:47px;letter-spacing:0.17px;}
#t3_519{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_519{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_519{left:96px;bottom:1038px;letter-spacing:0.11px;}
#t6_519{left:147px;bottom:1038px;letter-spacing:0.17px;word-spacing:-0.05px;}
#t7_519{left:96px;bottom:1003px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t8_519{left:96px;bottom:982px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t9_519{left:96px;bottom:960px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ta_519{left:96px;bottom:924px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tb_519{left:216px;bottom:923px;letter-spacing:0.12px;word-spacing:-0.76px;}
#tc_519{left:96px;bottom:902px;letter-spacing:0.12px;word-spacing:-0.45px;}
#td_519{left:466px;bottom:902px;letter-spacing:0.1px;word-spacing:-0.42px;}
#te_519{left:648px;bottom:902px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tf_519{left:96px;bottom:880px;letter-spacing:0.1px;word-spacing:-0.41px;}
#tg_519{left:96px;bottom:859px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_519{left:96px;bottom:823px;letter-spacing:-0.11px;}
#ti_519{left:187px;bottom:823px;}
#tj_519{left:202px;bottom:823px;letter-spacing:-0.1px;}
#tk_519{left:292px;bottom:822px;letter-spacing:0.12px;word-spacing:-0.82px;}
#tl_519{left:96px;bottom:800px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tm_519{left:96px;bottom:764px;letter-spacing:-0.11px;}
#tn_519{left:160px;bottom:764px;}
#to_519{left:175px;bottom:764px;letter-spacing:-0.1px;}
#tp_519{left:265px;bottom:763px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tq_519{left:96px;bottom:742px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tr_519{left:96px;bottom:721px;letter-spacing:0.14px;}
#ts_519{left:185px;bottom:721px;}
#tt_519{left:198px;bottom:721px;letter-spacing:0.08px;word-spacing:-0.4px;}
#tu_519{left:365px;bottom:721px;}
#tv_519{left:378px;bottom:721px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tw_519{left:96px;bottom:699px;letter-spacing:0.12px;word-spacing:-0.64px;}
#tx_519{left:223px;bottom:699px;letter-spacing:0.12px;word-spacing:-0.61px;}
#ty_519{left:481px;bottom:699px;letter-spacing:0.14px;word-spacing:-0.66px;}
#tz_519{left:96px;bottom:678px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t10_519{left:96px;bottom:656px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t11_519{left:96px;bottom:621px;letter-spacing:0.13px;word-spacing:-0.39px;}
#t12_519{left:96px;bottom:600px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t13_519{left:96px;bottom:560px;letter-spacing:0.11px;}
#t14_519{left:147px;bottom:560px;letter-spacing:0.17px;word-spacing:-0.05px;}
#t15_519{left:96px;bottom:525px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t16_519{left:96px;bottom:504px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t17_519{left:96px;bottom:482px;letter-spacing:0.13px;word-spacing:-0.44px;}
#t18_519{left:780px;bottom:482px;}
#t19_519{left:786px;bottom:482px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t1a_519{left:96px;bottom:461px;letter-spacing:0.12px;word-spacing:0.09px;}
#t1b_519{left:96px;bottom:426px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1c_519{left:96px;bottom:389px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1d_519{left:266px;bottom:388px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1e_519{left:96px;bottom:367px;letter-spacing:0.02px;}
#t1f_519{left:96px;bottom:331px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1g_519{left:263px;bottom:330px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1h_519{left:96px;bottom:293px;letter-spacing:-0.26px;word-spacing:0.15px;}
#t1i_519{left:295px;bottom:293px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1j_519{left:96px;bottom:258px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1k_519{left:96px;bottom:236px;letter-spacing:0.12px;word-spacing:-0.54px;}
#t1l_519{left:96px;bottom:215px;letter-spacing:0.13px;word-spacing:-0.85px;}
#t1m_519{left:672px;bottom:215px;}
#t1n_519{left:677px;bottom:215px;letter-spacing:0.13px;word-spacing:-0.97px;}
#t1o_519{left:96px;bottom:193px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1p_519{left:96px;bottom:157px;letter-spacing:-0.22px;}
#t1q_519{left:122px;bottom:157px;}
#t1r_519{left:127px;bottom:157px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1s_519{left:264px;bottom:156px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t1t_519{left:96px;bottom:120px;letter-spacing:-0.22px;}
#t1u_519{left:122px;bottom:120px;}
#t1v_519{left:127px;bottom:120px;letter-spacing:-0.27px;word-spacing:0.17px;}
#t1w_519{left:296px;bottom:119px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1x_519{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_519{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_519{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_519{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_519{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_519{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_519{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s7_519{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s8_519{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s9_519{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts519" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg519Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg519" style="-webkit-user-select: none;"><object width="935" height="1210" data="519/519.svg" type="image/svg+xml" id="pdf519" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_519" class="t s1_519">System Resources </span><span id="t2_519" class="t s2_519">64 </span>
<span id="t3_519" class="t s3_519">24593—Rev. 3.41—June 2023 </span><span id="t4_519" class="t s3_519">AMD64 Technology </span>
<span id="t5_519" class="t s4_519">3.2.5 </span><span id="t6_519" class="t s4_519">Performance-Monitoring Registers </span>
<span id="t7_519" class="t s5_519">The time-stamp counter and performance-monitoring registers are useful in identifying performance </span>
<span id="t8_519" class="t s5_519">bottlenecks. The number of performance counters can vary based on the implementation. These </span>
<span id="t9_519" class="t s5_519">registers perform the following functions: </span>
<span id="ta_519" class="t s6_519">TSC Register. </span><span id="tb_519" class="t s5_519">This register is used to count processor-clock cycles. It can be read using the RDMSR </span>
<span id="tc_519" class="t s5_519">instruction, or it can be read using the either of the </span><span id="td_519" class="t s7_519">read time-stamp counter </span><span id="te_519" class="t s5_519">instructions, RDTSC or </span>
<span id="tf_519" class="t s5_519">RDTSCP. System software can make RDTSC or RDTSCP available for use by non-privileged </span>
<span id="tg_519" class="t s5_519">software by clearing the time-stamp disable bit (CR4.TSD) to 0. </span>
<span id="th_519" class="t s6_519">*PerfEvtSel</span><span id="ti_519" class="t s3_519">n </span><span id="tj_519" class="t s6_519">Registers. </span><span id="tk_519" class="t s5_519">These registers are used to specify the events counted by the corresponding </span>
<span id="tl_519" class="t s5_519">performance counter, and to control other aspects of its operation. </span>
<span id="tm_519" class="t s6_519">*PerfCtr</span><span id="tn_519" class="t s3_519">n </span><span id="to_519" class="t s6_519">Registers. </span><span id="tp_519" class="t s5_519">These registers are performance counters that hold a count of processor, </span>
<span id="tq_519" class="t s5_519">northbridge, or L2 cache events or the duration of events, under the control of the corresponding </span>
<span id="tr_519" class="t s5_519">*PerfEvtSel</span><span id="ts_519" class="t s7_519">n </span><span id="tt_519" class="t s5_519">register. Each *PerfCtr</span><span id="tu_519" class="t s7_519">n </span><span id="tv_519" class="t s5_519">register can be read using the RDMSR instruction, or they can </span>
<span id="tw_519" class="t s5_519">be read using the </span><span id="tx_519" class="t s7_519">read performance-monitor counter </span><span id="ty_519" class="t s5_519">instruction, RDPMC. System software can make </span>
<span id="tz_519" class="t s5_519">RDPMC available for use by non-privileged software by setting the performance-monitor counter </span>
<span id="t10_519" class="t s5_519">enable bit (CR4.PCE) to 1. </span>
<span id="t11_519" class="t s5_519">Refer to Section 13.2.3 “Using Performance Counters,” on page 421 for more information on using </span>
<span id="t12_519" class="t s5_519">these registers. </span>
<span id="t13_519" class="t s4_519">3.2.6 </span><span id="t14_519" class="t s4_519">Machine-Check Registers </span>
<span id="t15_519" class="t s5_519">The machine-check registers control the detection and reporting of hardware machine-check errors. </span>
<span id="t16_519" class="t s5_519">The types of errors that can be reported include cache-access errors, load-data and store-data errors, </span>
<span id="t17_519" class="t s5_519">bus-parity errors, and ECC errors. Three types of machine-check MSRs are shown in Figure 3</span><span id="t18_519" class="t s8_519">-</span><span id="t19_519" class="t s5_519">10 on </span>
<span id="t1a_519" class="t s5_519">page 60. </span>
<span id="t1b_519" class="t s5_519">The first type is global machine-check registers, which perform the following functions: </span>
<span id="t1c_519" class="t s6_519">MCG_CAP Register. </span><span id="t1d_519" class="t s5_519">This register identifies the machine-check capabilities supported by the </span>
<span id="t1e_519" class="t s5_519">processor. </span>
<span id="t1f_519" class="t s6_519">MCG_CTL Register. </span><span id="t1g_519" class="t s5_519">This register provides global control over machine-check-error reporting. </span>
<span id="t1h_519" class="t s6_519">MCG_STATUS Register. </span><span id="t1i_519" class="t s5_519">This register reports global status on detected machine-check errors. </span>
<span id="t1j_519" class="t s5_519">The second type is error-reporting register banks, which report on machine-check errors associated </span>
<span id="t1k_519" class="t s5_519">with a specific processor unit (or group of processor units). There can be different numbers of register </span>
<span id="t1l_519" class="t s5_519">banks for each processor implementation, and each bank is numbered from 0 to </span><span id="t1m_519" class="t s7_519">i</span><span id="t1n_519" class="t s5_519">. The registers in each </span>
<span id="t1o_519" class="t s5_519">bank perform the following functions: </span>
<span id="t1p_519" class="t s6_519">MC</span><span id="t1q_519" class="t s3_519">i</span><span id="t1r_519" class="t s6_519">_CTL Registers. </span><span id="t1s_519" class="t s5_519">These registers control error-reporting. </span>
<span id="t1t_519" class="t s6_519">MC</span><span id="t1u_519" class="t s3_519">i</span><span id="t1v_519" class="t s6_519">_STATUS Registers. </span><span id="t1w_519" class="t s5_519">These registers report machine-check errors. </span>
<span id="t1x_519" class="t s9_519">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
