<!DOCTYPE html>
<html lang="en"><head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1"><!-- Begin Jekyll SEO tag v2.7.1 -->
<title>Project06 | CS 315 - Computer Architecture - Spring 2023</title>
<meta name="generator" content="Jekyll v4.2.1" />
<meta property="og:title" content="Project06" />
<meta name="author" content="Phil Peterson" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="Due" />
<meta property="og:description" content="Due" />
<meta property="og:site_name" content="CS 315 - Computer Architecture - Spring 2023" />
<meta property="og:type" content="article" />
<meta property="article:published_time" content="2023-05-12T04:57:54+00:00" />
<meta name="twitter:card" content="summary" />
<meta property="twitter:title" content="Project06" />
<script type="application/ld+json">
{"author":{"@type":"Person","name":"Phil Peterson"},"headline":"Project06","dateModified":"2023-05-12T04:57:54+00:00","datePublished":"2023-05-12T04:57:54+00:00","url":"/assignments/project06","description":"Due","@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"/assignments/project06"},"@context":"https://schema.org"}</script>
<!-- End Jekyll SEO tag -->
<link rel="stylesheet" href="/assets/css/style.css"><link type="application/atom+xml" rel="alternate" href="/feed.xml" title="CS 315 - Computer Architecture - Spring 2023" /><head>
  <link rel="shortcut icon" href="/favicon.ico" type="image/x-icon">  
</head>
</head>
<body><header class="site-header">

  <div class="wrapper"><a class="site-title" rel="author" href="/">CS 315 - Computer Architecture - Spring 2023</a><nav class="site-nav">
        <input type="checkbox" id="nav-trigger" class="nav-trigger" />
        <label for="nav-trigger">
          <span class="menu-icon">
            <svg viewBox="0 0 18 15" width="18px" height="15px">
              <path d="M18,1.484c0,0.82-0.665,1.484-1.484,1.484H1.484C0.665,2.969,0,2.304,0,1.484l0,0C0,0.665,0.665,0,1.484,0 h15.032C17.335,0,18,0.665,18,1.484L18,1.484z M18,7.516C18,8.335,17.335,9,16.516,9H1.484C0.665,9,0,8.335,0,7.516l0,0 c0-0.82,0.665-1.484,1.484-1.484h15.032C17.335,6.031,18,6.696,18,7.516L18,7.516z M18,13.516C18,14.335,17.335,15,16.516,15H1.484 C0.665,15,0,14.335,0,13.516l0,0c0-0.82,0.665-1.483,1.484-1.483h15.032C17.335,12.031,18,12.695,18,13.516L18,13.516z"/>
            </svg>
          </span>
        </label>

        <div class="trigger"><a class="page-link" href="/syllabus/">Syllabus</a></div>
      </nav></div>
</header>
<main class="page-content" aria-label="Content">
      <div class="wrapper"><h1 class="page-heading">Project06</h1><div class="container">
  Due: 
  <span class="due-date">
    Mon, Apr 24, 2023 at 11:59 PM 
  </span>
  to <a href="https://classroom.github.com/a/E1WZXRD0">Github Classroom Assignment</a>
  <hr>
  <section id="main_content">
    <h2 id="due">Due</h2>

<ol>
  <li>Submit all of the .dig files and .hex files required to run your processor implementation</li>
  <li>Submit a PDF for your Decoder spreadsheet</li>
  <li>Interactive grading will take place on Wed 4/25. You will sign up for a grading slot using the signup sheet link provided in Campuswire.</li>
</ol>

<h2 id="requirements">Requirements</h2>

<ol>
  <li>You will implement a single-cycle microarchitecture for a subset of the RISC-V instruction set architecture in Digital
    <ol>
      <li>You may use any of Digitalâ€™s library of components</li>
      <li>We will introduce some new and useful tools and techniques for Digital in lecture</li>
    </ol>
  </li>
  <li>You need to pass unit tests and complete program tests provided below. Note that the complete program requirements are the same as for Project04. The unit tests will help you incrementally build and test your processor. We will provide a starter instruction memory with the unit tests and the complete program tests from Project04.</li>
  <li>In order to make your own programs for testing runnable on your processor you must do the following:
    <ol>
      <li>You will add an assembly language main to set up at least five parameters for your functions</li>
      <li>You will add the end marker (<code class="language-plaintext highlighter-rouge">unimp</code>) to indicate when the program should stop</li>
      <li>Ensure that you do not have <code class="language-plaintext highlighter-rouge">.global</code> directives in your programs</li>
    </ol>
  </li>
  <li>Your processor implementation will include the following major sub-circuits:
    <ol>
      <li>The Program Counter (<code class="language-plaintext highlighter-rouge">PC</code>) will be one 64-bit register with enable (<code class="language-plaintext highlighter-rouge">EN</code>) and clear (<code class="language-plaintext highlighter-rouge">CLR</code>) inputs.</li>
      <li>Machine code programs will be stored in ROM components, just as we did in Project05. Like in Project05 your instruction memory will be able to select the program you want to execute.</li>
      <li>A Register File that can support reading 2 registers in a single clock cycle: <code class="language-plaintext highlighter-rouge">RD0</code>, <code class="language-plaintext highlighter-rouge">RD1</code></li>
      <li>The Arithmetic Logic Unit (ALU) will perform data processing tasks such as <code class="language-plaintext highlighter-rouge">add</code>, <code class="language-plaintext highlighter-rouge">sub</code>, <code class="language-plaintext highlighter-rouge">mul</code>, and shifting (<code class="language-plaintext highlighter-rouge">sll</code>, <code class="language-plaintext highlighter-rouge">slr</code>, <code class="language-plaintext highlighter-rouge">sra</code>). You will need to support more than these operations.</li>
      <li>The Branch Control Unit (BCU) will perform conditional branch computation and PC updates. You will need to decide where to put this logic in the top-level circuit.</li>
      <li>Data Memory. We will use a Digital RAM component for data memory. This will be used for stack memory by our test programs. We will configure the RAM component to hold 64 bit word values. This will make it easy to support <code class="language-plaintext highlighter-rouge">ld</code> and <code class="language-plaintext highlighter-rouge">sd</code>. You will need to add logic for word- and byte-size memory operations.</li>
      <li>The Control Unit will decode machine code instructions and generate control signals.</li>
      <li>The Data Path will connect data between the various sub-circuits</li>
      <li>The Control Path will connect the Control unit to various sub-circuits and multiplexers</li>
    </ol>
  </li>
</ol>

<h2 id="given">Given</h2>
<ol>
  <li>We will discuss the major sub-circuits in lecture and you will have hands-on time to develop and ask questions</li>
  <li>We have compiled <a href="/guides/project06-part-3.html">Project 06 Guide Part 3</a></li>
  <li>We will provide a starter instruction memory with the unit tests and complete program tests.</li>
  <li>We will provide a Python script for creating a decode ROM hex file.</li>
</ol>

<h2 id="tests">Tests</h2>

<p><strong>Unit  Tests</strong></p>

<ul>
  <li>00-add-r</li>
  <li>01-add-i</li>
  <li>02-sll-r</li>
  <li>03-sll-i</li>
  <li>04-srl-r</li>
  <li>05-srl-i</li>
  <li>06-sd-ld</li>
  <li>07-sw-lw</li>
  <li>08-jal</li>
  <li>09-j</li>
  <li>10-beq</li>
  <li>11-blt</li>
  <li>12-bge</li>
  <li>13-mul</li>
  <li>14-lui</li>
  <li>15-sb-lb</li>
</ul>

<p><strong>Complete  Program Tests</strong></p>

<ul>
  <li>16-quadratic</li>
  <li>17-get_bitseq</li>
  <li>18-max3</li>
  <li>19-fib-rec</li>
  <li>20-sort_s (and find_max_index_s)</li>
  <li>21-merge_sort_s (and merge_s)</li>
</ul>

<h2 id="rubric">Rubric</h2>
<p>For interactive grading you should be able to run the autograder tests and manually execute your sort_s and merge_sort_s programs.</p>
<ul>
  <li>(30 points) Automated unit tests</li>
  <li>(40 points) Automated complete program tests</li>
  <li>(10 points) Interactive grading question #1</li>
  <li>(10 points) Interactive grading question #2</li>
  <li>(10 points) Neatness</li>
</ul>

  </section>
</div>

      </div>
    </main>

  </body>

</html>
