library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 8;
    stages: integer := 6
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic;
  signal n2430_o : std_logic;
  signal n2431_o : std_logic;
  signal n2432_o : std_logic_vector (2 downto 0);
begin
  o <= n2432_o;
  -- vhdl_source/peres.vhdl:13:17
  n2423_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n2424_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n2425_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n2426_o <= n2424_o xor n2425_o;
  -- vhdl_source/peres.vhdl:15:17
  n2427_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n2428_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n2429_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n2430_o <= n2428_o and n2429_o;
  -- vhdl_source/peres.vhdl:15:21
  n2431_o <= n2427_o xor n2430_o;
  n2432_o <= n2423_o & n2426_o & n2431_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1973 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1976_o : std_logic;
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1981 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1984_o : std_logic;
  signal n1985_o : std_logic;
  signal n1986_o : std_logic;
  signal n1987_o : std_logic;
  signal n1988_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1989 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1992_o : std_logic;
  signal n1993_o : std_logic;
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1997 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2000_o : std_logic;
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2005 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2008_o : std_logic;
  signal n2009_o : std_logic;
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2013 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2021 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2024_o : std_logic;
  signal n2025_o : std_logic;
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2029 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic;
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2041 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic;
  signal n2048_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2049 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic;
  signal n2055_o : std_logic;
  signal n2056_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2057 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2065 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal n2071_o : std_logic;
  signal n2072_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2073 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2076_o : std_logic;
  signal n2077_o : std_logic;
  signal n2078_o : std_logic;
  signal n2079_o : std_logic;
  signal n2080_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2081 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic;
  signal n2088_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2089 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic_vector (1 downto 0);
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic;
  signal n2098_o : std_logic_vector (1 downto 0);
  signal n2099_o : std_logic;
  signal n2100_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2101 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic_vector (1 downto 0);
  signal n2110_o : std_logic;
  signal n2111_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2112 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic;
  signal n2120_o : std_logic_vector (1 downto 0);
  signal n2121_o : std_logic;
  signal n2122_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2123 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic;
  signal n2131_o : std_logic_vector (1 downto 0);
  signal n2132_o : std_logic;
  signal n2133_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2134 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic;
  signal n2142_o : std_logic_vector (1 downto 0);
  signal n2143_o : std_logic;
  signal n2144_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2145 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic;
  signal n2153_o : std_logic_vector (1 downto 0);
  signal n2154_o : std_logic;
  signal n2155_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2156 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal n2163_o : std_logic;
  signal n2164_o : std_logic_vector (1 downto 0);
  signal n2165_o : std_logic;
  signal n2166_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2167 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic_vector (1 downto 0);
  signal n2176_o : std_logic;
  signal n2177_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2178 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic;
  signal n2188_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2189 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic;
  signal n2196_o : std_logic_vector (1 downto 0);
  signal n2197_o : std_logic;
  signal n2198_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2199 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2202_o : std_logic;
  signal n2203_o : std_logic;
  signal n2204_o : std_logic;
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal n2207_o : std_logic_vector (1 downto 0);
  signal n2208_o : std_logic;
  signal n2209_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2210 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2213_o : std_logic;
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic_vector (1 downto 0);
  signal n2219_o : std_logic;
  signal n2220_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2221 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic;
  signal n2229_o : std_logic_vector (1 downto 0);
  signal n2230_o : std_logic;
  signal n2231_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2232 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2235_o : std_logic;
  signal n2236_o : std_logic;
  signal n2237_o : std_logic;
  signal n2238_o : std_logic;
  signal n2239_o : std_logic;
  signal n2240_o : std_logic_vector (1 downto 0);
  signal n2241_o : std_logic;
  signal n2242_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2243 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2246_o : std_logic;
  signal n2247_o : std_logic;
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic_vector (1 downto 0);
  signal n2252_o : std_logic;
  signal n2253_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2254 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic;
  signal n2261_o : std_logic;
  signal n2262_o : std_logic_vector (1 downto 0);
  signal n2263_o : std_logic;
  signal n2264_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2265 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2268_o : std_logic;
  signal n2269_o : std_logic;
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic_vector (1 downto 0);
  signal n2274_o : std_logic;
  signal n2275_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2276 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic_vector (1 downto 0);
  signal n2284_o : std_logic;
  signal n2285_o : std_logic;
  signal n2286_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2287 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic;
  signal n2293_o : std_logic;
  signal n2294_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2295 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2298_o : std_logic;
  signal n2299_o : std_logic;
  signal n2300_o : std_logic;
  signal n2301_o : std_logic;
  signal n2302_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2303 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2306_o : std_logic;
  signal n2307_o : std_logic;
  signal n2308_o : std_logic;
  signal n2309_o : std_logic;
  signal n2310_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2311 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2314_o : std_logic;
  signal n2315_o : std_logic;
  signal n2316_o : std_logic;
  signal n2317_o : std_logic;
  signal n2318_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2319 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2327 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2335 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic;
  signal n2345_o : std_logic;
  signal n2346_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2347 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic;
  signal n2354_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2355 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic;
  signal n2362_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2363 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2366_o : std_logic;
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic;
  signal n2370_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2371 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal n2376_o : std_logic;
  signal n2377_o : std_logic;
  signal n2378_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2379 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2382_o : std_logic;
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic;
  signal n2386_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2387 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2390_o : std_logic;
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2395 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2398_o : std_logic;
  signal n2399_o : std_logic;
  signal n2400_o : std_logic;
  signal n2401_o : std_logic;
  signal n2402_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2403 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2406_o : std_logic;
  signal n2407_o : std_logic;
  signal n2408_o : std_logic_vector (8 downto 0);
  signal n2409_o : std_logic_vector (8 downto 0);
  signal n2410_o : std_logic_vector (8 downto 0);
  signal n2411_o : std_logic_vector (8 downto 0);
  signal n2412_o : std_logic_vector (8 downto 0);
  signal n2413_o : std_logic_vector (8 downto 0);
  signal n2414_o : std_logic_vector (8 downto 0);
  signal n2415_o : std_logic_vector (8 downto 0);
  signal n2416_o : std_logic_vector (8 downto 0);
  signal n2417_o : std_logic_vector (8 downto 0);
  signal n2418_o : std_logic_vector (8 downto 0);
  signal n2419_o : std_logic_vector (8 downto 0);
  signal n2420_o : std_logic_vector (8 downto 0);
  signal n2421_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2408_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2409_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2410_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2411_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2412_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2413_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2414_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2415_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2416_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2417_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2418_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2419_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2420_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2421_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1970_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1971_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1972_o <= n1970_o & n1971_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1973 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1972_o,
    o => gen1_n1_cnot1_j_o);
  n1976_o <= gen1_n1_cnot1_j_n1973 (1);
  n1977_o <= gen1_n1_cnot1_j_n1973 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1978_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1979_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1980_o <= n1978_o & n1979_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1981 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1980_o,
    o => gen1_n2_cnot1_j_o);
  n1984_o <= gen1_n2_cnot1_j_n1981 (1);
  n1985_o <= gen1_n2_cnot1_j_n1981 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1986_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1987_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1988_o <= n1986_o & n1987_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1989 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1988_o,
    o => gen1_n3_cnot1_j_o);
  n1992_o <= gen1_n3_cnot1_j_n1989 (1);
  n1993_o <= gen1_n3_cnot1_j_n1989 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1994_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1995_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1996_o <= n1994_o & n1995_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1997 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1996_o,
    o => gen1_n4_cnot1_j_o);
  n2000_o <= gen1_n4_cnot1_j_n1997 (1);
  n2001_o <= gen1_n4_cnot1_j_n1997 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2002_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2003_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2004_o <= n2002_o & n2003_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2005 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2004_o,
    o => gen1_n5_cnot1_j_o);
  n2008_o <= gen1_n5_cnot1_j_n2005 (1);
  n2009_o <= gen1_n5_cnot1_j_n2005 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2010_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2011_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2012_o <= n2010_o & n2011_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2013 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2012_o,
    o => gen1_n6_cnot1_j_o);
  n2016_o <= gen1_n6_cnot1_j_n2013 (1);
  n2017_o <= gen1_n6_cnot1_j_n2013 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2018_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2019_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2020_o <= n2018_o & n2019_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2021 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2020_o,
    o => gen1_n7_cnot1_j_o);
  n2024_o <= gen1_n7_cnot1_j_n2021 (1);
  n2025_o <= gen1_n7_cnot1_j_n2021 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2026_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2027_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2028_o <= n2026_o & n2027_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2029 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2028_o,
    o => gen1_n8_cnot1_j_o);
  n2032_o <= gen1_n8_cnot1_j_n2029 (1);
  n2033_o <= gen1_n8_cnot1_j_n2029 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2034_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2035_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2036_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2037_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2038_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2039_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2040_o <= n2038_o & n2039_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2041 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2040_o,
    o => gen2_n8_cnot2_j_o);
  n2044_o <= gen2_n8_cnot2_j_n2041 (1);
  n2045_o <= gen2_n8_cnot2_j_n2041 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2046_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2047_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2048_o <= n2046_o & n2047_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2049 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2048_o,
    o => gen2_n7_cnot2_j_o);
  n2052_o <= gen2_n7_cnot2_j_n2049 (1);
  n2053_o <= gen2_n7_cnot2_j_n2049 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2054_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2055_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2056_o <= n2054_o & n2055_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2057 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2056_o,
    o => gen2_n6_cnot2_j_o);
  n2060_o <= gen2_n6_cnot2_j_n2057 (1);
  n2061_o <= gen2_n6_cnot2_j_n2057 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2062_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2063_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2064_o <= n2062_o & n2063_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2065 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2064_o,
    o => gen2_n5_cnot2_j_o);
  n2068_o <= gen2_n5_cnot2_j_n2065 (1);
  n2069_o <= gen2_n5_cnot2_j_n2065 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2070_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2071_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2072_o <= n2070_o & n2071_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2073 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2072_o,
    o => gen2_n4_cnot2_j_o);
  n2076_o <= gen2_n4_cnot2_j_n2073 (1);
  n2077_o <= gen2_n4_cnot2_j_n2073 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2078_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2079_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2080_o <= n2078_o & n2079_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2081 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2080_o,
    o => gen2_n3_cnot2_j_o);
  n2084_o <= gen2_n3_cnot2_j_n2081 (1);
  n2085_o <= gen2_n3_cnot2_j_n2081 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2086_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2087_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2088_o <= n2086_o & n2087_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2089 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2088_o,
    o => gen2_n2_cnot2_j_o);
  n2092_o <= gen2_n2_cnot2_j_n2089 (1);
  n2093_o <= gen2_n2_cnot2_j_n2089 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2094_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2095_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2096_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2097_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2098_o <= n2096_o & n2097_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2099_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2100_o <= n2098_o & n2099_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2101 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2100_o,
    o => gen3_n1_ccnot3_j_o);
  n2104_o <= gen3_n1_ccnot3_j_n2101 (2);
  n2105_o <= gen3_n1_ccnot3_j_n2101 (1);
  n2106_o <= gen3_n1_ccnot3_j_n2101 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2107_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2108_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2109_o <= n2107_o & n2108_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2110_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2111_o <= n2109_o & n2110_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2112 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2111_o,
    o => gen3_n2_ccnot3_j_o);
  n2115_o <= gen3_n2_ccnot3_j_n2112 (2);
  n2116_o <= gen3_n2_ccnot3_j_n2112 (1);
  n2117_o <= gen3_n2_ccnot3_j_n2112 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2118_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2119_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2120_o <= n2118_o & n2119_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2121_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2122_o <= n2120_o & n2121_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2123 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2122_o,
    o => gen3_n3_ccnot3_j_o);
  n2126_o <= gen3_n3_ccnot3_j_n2123 (2);
  n2127_o <= gen3_n3_ccnot3_j_n2123 (1);
  n2128_o <= gen3_n3_ccnot3_j_n2123 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2129_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2130_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2131_o <= n2129_o & n2130_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2132_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2133_o <= n2131_o & n2132_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2134 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2133_o,
    o => gen3_n4_ccnot3_j_o);
  n2137_o <= gen3_n4_ccnot3_j_n2134 (2);
  n2138_o <= gen3_n4_ccnot3_j_n2134 (1);
  n2139_o <= gen3_n4_ccnot3_j_n2134 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2140_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2141_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2142_o <= n2140_o & n2141_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2143_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2144_o <= n2142_o & n2143_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2145 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2144_o,
    o => gen3_n5_ccnot3_j_o);
  n2148_o <= gen3_n5_ccnot3_j_n2145 (2);
  n2149_o <= gen3_n5_ccnot3_j_n2145 (1);
  n2150_o <= gen3_n5_ccnot3_j_n2145 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2151_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2152_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2153_o <= n2151_o & n2152_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2154_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2155_o <= n2153_o & n2154_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2156 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2155_o,
    o => gen3_n6_ccnot3_j_o);
  n2159_o <= gen3_n6_ccnot3_j_n2156 (2);
  n2160_o <= gen3_n6_ccnot3_j_n2156 (1);
  n2161_o <= gen3_n6_ccnot3_j_n2156 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2162_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2163_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2164_o <= n2162_o & n2163_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2165_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2166_o <= n2164_o & n2165_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2167 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2166_o,
    o => gen3_n7_ccnot3_j_o);
  n2170_o <= gen3_n7_ccnot3_j_n2167 (2);
  n2171_o <= gen3_n7_ccnot3_j_n2167 (1);
  n2172_o <= gen3_n7_ccnot3_j_n2167 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2173_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2174_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2175_o <= n2173_o & n2174_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2176_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2177_o <= n2175_o & n2176_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2178 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2177_o,
    o => gen3_n8_ccnot3_j_o);
  n2181_o <= gen3_n8_ccnot3_j_n2178 (2);
  n2182_o <= gen3_n8_ccnot3_j_n2178 (1);
  n2183_o <= gen3_n8_ccnot3_j_n2178 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2184_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2185_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2186_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2187_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2188_o <= n2186_o & n2187_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2189 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2188_o,
    o => cnot_4_o);
  n2192_o <= cnot_4_n2189 (1);
  n2193_o <= cnot_4_n2189 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2194_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2195_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2196_o <= n2194_o & n2195_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2197_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2198_o <= n2196_o & n2197_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2199 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2198_o,
    o => gen4_n7_peres4_j_o);
  n2202_o <= gen4_n7_peres4_j_n2199 (2);
  n2203_o <= gen4_n7_peres4_j_n2199 (1);
  n2204_o <= gen4_n7_peres4_j_n2199 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2205_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2206_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2207_o <= n2205_o & n2206_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2208_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2209_o <= n2207_o & n2208_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2210 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2209_o,
    o => gen4_n6_peres4_j_o);
  n2213_o <= gen4_n6_peres4_j_n2210 (2);
  n2214_o <= gen4_n6_peres4_j_n2210 (1);
  n2215_o <= gen4_n6_peres4_j_n2210 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2216_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2217_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2218_o <= n2216_o & n2217_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2219_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2220_o <= n2218_o & n2219_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2221 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2220_o,
    o => gen4_n5_peres4_j_o);
  n2224_o <= gen4_n5_peres4_j_n2221 (2);
  n2225_o <= gen4_n5_peres4_j_n2221 (1);
  n2226_o <= gen4_n5_peres4_j_n2221 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2227_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2228_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2229_o <= n2227_o & n2228_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2230_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2231_o <= n2229_o & n2230_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2232 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2231_o,
    o => gen4_n4_peres4_j_o);
  n2235_o <= gen4_n4_peres4_j_n2232 (2);
  n2236_o <= gen4_n4_peres4_j_n2232 (1);
  n2237_o <= gen4_n4_peres4_j_n2232 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2238_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2239_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2240_o <= n2238_o & n2239_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2241_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2242_o <= n2240_o & n2241_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2243 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2242_o,
    o => gen4_n3_peres4_j_o);
  n2246_o <= gen4_n3_peres4_j_n2243 (2);
  n2247_o <= gen4_n3_peres4_j_n2243 (1);
  n2248_o <= gen4_n3_peres4_j_n2243 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2249_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2250_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2251_o <= n2249_o & n2250_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2252_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2253_o <= n2251_o & n2252_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2254 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2253_o,
    o => gen4_n2_peres4_j_o);
  n2257_o <= gen4_n2_peres4_j_n2254 (2);
  n2258_o <= gen4_n2_peres4_j_n2254 (1);
  n2259_o <= gen4_n2_peres4_j_n2254 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2260_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2261_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2262_o <= n2260_o & n2261_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2263_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2264_o <= n2262_o & n2263_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2265 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2264_o,
    o => gen4_n1_peres4_j_o);
  n2268_o <= gen4_n1_peres4_j_n2265 (2);
  n2269_o <= gen4_n1_peres4_j_n2265 (1);
  n2270_o <= gen4_n1_peres4_j_n2265 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2271_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2272_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2273_o <= n2271_o & n2272_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2274_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2275_o <= n2273_o & n2274_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2276 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2275_o,
    o => gen4_n0_peres4_j_o);
  n2279_o <= gen4_n0_peres4_j_n2276 (2);
  n2280_o <= gen4_n0_peres4_j_n2276 (1);
  n2281_o <= gen4_n0_peres4_j_n2276 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2282_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2283_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2284_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2285_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2286_o <= n2284_o & n2285_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2287 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2286_o,
    o => gen5_n1_cnot5_j_o);
  n2290_o <= gen5_n1_cnot5_j_n2287 (1);
  n2291_o <= gen5_n1_cnot5_j_n2287 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2292_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2293_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2294_o <= n2292_o & n2293_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2295 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2294_o,
    o => gen5_n2_cnot5_j_o);
  n2298_o <= gen5_n2_cnot5_j_n2295 (1);
  n2299_o <= gen5_n2_cnot5_j_n2295 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2300_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2301_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2302_o <= n2300_o & n2301_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2303 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2302_o,
    o => gen5_n3_cnot5_j_o);
  n2306_o <= gen5_n3_cnot5_j_n2303 (1);
  n2307_o <= gen5_n3_cnot5_j_n2303 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2308_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2309_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2310_o <= n2308_o & n2309_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2311 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2310_o,
    o => gen5_n4_cnot5_j_o);
  n2314_o <= gen5_n4_cnot5_j_n2311 (1);
  n2315_o <= gen5_n4_cnot5_j_n2311 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2316_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2317_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2318_o <= n2316_o & n2317_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2319 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2318_o,
    o => gen5_n5_cnot5_j_o);
  n2322_o <= gen5_n5_cnot5_j_n2319 (1);
  n2323_o <= gen5_n5_cnot5_j_n2319 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2324_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2325_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2326_o <= n2324_o & n2325_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2327 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2326_o,
    o => gen5_n6_cnot5_j_o);
  n2330_o <= gen5_n6_cnot5_j_n2327 (1);
  n2331_o <= gen5_n6_cnot5_j_n2327 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2332_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2333_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2334_o <= n2332_o & n2333_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2335 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2334_o,
    o => gen5_n7_cnot5_j_o);
  n2338_o <= gen5_n7_cnot5_j_n2335 (1);
  n2339_o <= gen5_n7_cnot5_j_n2335 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2340_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2341_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2342_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2343_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2344_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2345_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2346_o <= n2344_o & n2345_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2347 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2346_o,
    o => gen6_n1_cnot1_j_o);
  n2350_o <= gen6_n1_cnot1_j_n2347 (1);
  n2351_o <= gen6_n1_cnot1_j_n2347 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2352_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2353_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2354_o <= n2352_o & n2353_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2355 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2354_o,
    o => gen6_n2_cnot1_j_o);
  n2358_o <= gen6_n2_cnot1_j_n2355 (1);
  n2359_o <= gen6_n2_cnot1_j_n2355 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2360_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2361_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2362_o <= n2360_o & n2361_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2363 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2362_o,
    o => gen6_n3_cnot1_j_o);
  n2366_o <= gen6_n3_cnot1_j_n2363 (1);
  n2367_o <= gen6_n3_cnot1_j_n2363 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2368_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2369_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2370_o <= n2368_o & n2369_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2371 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2370_o,
    o => gen6_n4_cnot1_j_o);
  n2374_o <= gen6_n4_cnot1_j_n2371 (1);
  n2375_o <= gen6_n4_cnot1_j_n2371 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2376_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2377_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2378_o <= n2376_o & n2377_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2379 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2378_o,
    o => gen6_n5_cnot1_j_o);
  n2382_o <= gen6_n5_cnot1_j_n2379 (1);
  n2383_o <= gen6_n5_cnot1_j_n2379 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2384_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2385_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2386_o <= n2384_o & n2385_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2387 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2386_o,
    o => gen6_n6_cnot1_j_o);
  n2390_o <= gen6_n6_cnot1_j_n2387 (1);
  n2391_o <= gen6_n6_cnot1_j_n2387 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2392_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2393_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2394_o <= n2392_o & n2393_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2395 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2394_o,
    o => gen6_n7_cnot1_j_o);
  n2398_o <= gen6_n7_cnot1_j_n2395 (1);
  n2399_o <= gen6_n7_cnot1_j_n2395 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2400_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2401_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2402_o <= n2400_o & n2401_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2403 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2402_o,
    o => gen6_n8_cnot1_j_o);
  n2406_o <= gen6_n8_cnot1_j_n2403 (1);
  n2407_o <= gen6_n8_cnot1_j_n2403 (0);
  n2408_o <= n2032_o & n2024_o & n2016_o & n2008_o & n2000_o & n1992_o & n1984_o & n1976_o & n2034_o;
  n2409_o <= n2033_o & n2025_o & n2017_o & n2009_o & n2001_o & n1993_o & n1985_o & n1977_o & n2035_o;
  n2410_o <= n2037_o & n2044_o & n2052_o & n2060_o & n2068_o & n2076_o & n2084_o & n2092_o & n2036_o;
  n2411_o <= n2045_o & n2053_o & n2061_o & n2069_o & n2077_o & n2085_o & n2093_o & n2094_o;
  n2412_o <= n2183_o & n2172_o & n2161_o & n2150_o & n2139_o & n2128_o & n2117_o & n2106_o & n2095_o;
  n2413_o <= n2184_o & n2182_o & n2171_o & n2160_o & n2149_o & n2138_o & n2127_o & n2116_o & n2105_o;
  n2414_o <= n2185_o & n2181_o & n2170_o & n2159_o & n2148_o & n2137_o & n2126_o & n2115_o & n2104_o;
  n2415_o <= n2192_o & n2202_o & n2213_o & n2224_o & n2235_o & n2246_o & n2257_o & n2268_o & n2279_o;
  n2416_o <= n2204_o & n2215_o & n2226_o & n2237_o & n2248_o & n2259_o & n2270_o & n2281_o & n2282_o;
  n2417_o <= n2193_o & n2203_o & n2214_o & n2225_o & n2236_o & n2247_o & n2258_o & n2269_o & n2280_o;
  n2418_o <= n2339_o & n2331_o & n2323_o & n2315_o & n2307_o & n2299_o & n2291_o & n2283_o;
  n2419_o <= n2341_o & n2338_o & n2330_o & n2322_o & n2314_o & n2306_o & n2298_o & n2290_o & n2340_o;
  n2420_o <= n2406_o & n2398_o & n2390_o & n2382_o & n2374_o & n2366_o & n2358_o & n2350_o & n2342_o;
  n2421_o <= n2407_o & n2399_o & n2391_o & n2383_o & n2375_o & n2367_o & n2359_o & n2351_o & n2343_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n1961_o : std_logic_vector (1 downto 0);
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic;
  signal n1967_o : std_logic_vector (2 downto 0);
begin
  o <= n1967_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n1961_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n1962_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n1963_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n1964_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n1965_o <= n1963_o and n1964_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n1966_o <= n1962_o xor n1965_o;
  n1967_o <= n1961_o & n1966_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_5 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_5;

architecture rtl of angle_lookup_7_5 is
  signal n1951_o : std_logic;
  signal n1952_o : std_logic;
  signal n1953_o : std_logic;
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic_vector (6 downto 0);
begin
  o <= n1959_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1951_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1952_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1953_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1954_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1955_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1956_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1957_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1958_o <= not n1957_o;
  -- vhdl_source/cnot_reg.vhdl:15:16
  n1959_o <= n1951_o & n1952_o & n1953_o & n1954_o & n1955_o & n1956_o & n1958_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1910 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic;
  signal n1916_o : std_logic;
  signal n1917_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1918 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic;
  signal n1925_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1926 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic;
  signal n1933_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1934 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1942 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1945_o : std_logic;
  signal n1946_o : std_logic;
  signal n1947_o : std_logic;
  signal n1948_o : std_logic_vector (4 downto 0);
  signal n1949_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n1947_o;
  o <= n1948_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1949_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1907_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1908_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1909_o <= n1907_o & n1908_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1910 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1909_o,
    o => gen1_n0_cnot0_o);
  n1913_o <= gen1_n0_cnot0_n1910 (1);
  n1914_o <= gen1_n0_cnot0_n1910 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1915_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1916_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1917_o <= n1915_o & n1916_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1918 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1917_o,
    o => gen1_n1_cnot0_o);
  n1921_o <= gen1_n1_cnot0_n1918 (1);
  n1922_o <= gen1_n1_cnot0_n1918 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1923_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1924_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1925_o <= n1923_o & n1924_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1926 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1925_o,
    o => gen1_n2_cnot0_o);
  n1929_o <= gen1_n2_cnot0_n1926 (1);
  n1930_o <= gen1_n2_cnot0_n1926 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1931_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1932_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1933_o <= n1931_o & n1932_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1934 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1933_o,
    o => gen1_n3_cnot0_o);
  n1937_o <= gen1_n3_cnot0_n1934 (1);
  n1938_o <= gen1_n3_cnot0_n1934 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1939_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1940_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1941_o <= n1939_o & n1940_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1942 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1941_o,
    o => gen1_n4_cnot0_o);
  n1945_o <= gen1_n4_cnot0_n1942 (1);
  n1946_o <= gen1_n4_cnot0_n1942 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1947_o <= ctrl_prop (5);
  n1948_o <= n1946_o & n1938_o & n1930_o & n1922_o & n1914_o;
  n1949_o <= n1945_o & n1937_o & n1929_o & n1921_o & n1913_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_4 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_4;

architecture rtl of angle_lookup_7_4 is
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic;
  signal n1904_o : std_logic_vector (6 downto 0);
begin
  o <= n1904_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1896_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1897_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1898_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1899_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1900_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1901_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1902_o <= not n1901_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1903_o <= i (0);
  n1904_o <= n1896_o & n1897_o & n1898_o & n1899_o & n1900_o & n1902_o & n1903_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1863 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1871 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1879 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1887 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic;
  signal n1893_o : std_logic_vector (3 downto 0);
  signal n1894_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n1892_o;
  o <= n1893_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1894_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1860_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1861_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1862_o <= n1860_o & n1861_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1863 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1862_o,
    o => gen1_n0_cnot0_o);
  n1866_o <= gen1_n0_cnot0_n1863 (1);
  n1867_o <= gen1_n0_cnot0_n1863 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1868_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1869_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1870_o <= n1868_o & n1869_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1871 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1870_o,
    o => gen1_n1_cnot0_o);
  n1874_o <= gen1_n1_cnot0_n1871 (1);
  n1875_o <= gen1_n1_cnot0_n1871 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1876_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1877_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1878_o <= n1876_o & n1877_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1879 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1878_o,
    o => gen1_n2_cnot0_o);
  n1882_o <= gen1_n2_cnot0_n1879 (1);
  n1883_o <= gen1_n2_cnot0_n1879 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1884_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1885_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1886_o <= n1884_o & n1885_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1887 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1886_o,
    o => gen1_n3_cnot0_o);
  n1890_o <= gen1_n3_cnot0_n1887 (1);
  n1891_o <= gen1_n3_cnot0_n1887 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1892_o <= ctrl_prop (4);
  n1893_o <= n1891_o & n1883_o & n1875_o & n1867_o;
  n1894_o <= n1890_o & n1882_o & n1874_o & n1866_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_3 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_3;

architecture rtl of angle_lookup_7_3 is
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic;
  signal n1857_o : std_logic_vector (6 downto 0);
begin
  o <= n1857_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1848_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1849_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1850_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1851_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1852_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1853_o <= not n1852_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1854_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1855_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1856_o <= not n1855_o;
  n1857_o <= n1848_o & n1849_o & n1850_o & n1851_o & n1853_o & n1854_o & n1856_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n1820_o : std_logic;
  signal n1821_o : std_logic;
  signal n1822_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1823 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic;
  signal n1830_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1831 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic;
  signal n1837_o : std_logic;
  signal n1838_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1839 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic_vector (2 downto 0);
  signal n1846_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n1844_o;
  o <= n1845_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1846_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1820_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1821_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1822_o <= n1820_o & n1821_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1823 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1822_o,
    o => gen1_n0_cnot0_o);
  n1826_o <= gen1_n0_cnot0_n1823 (1);
  n1827_o <= gen1_n0_cnot0_n1823 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1828_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1829_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1830_o <= n1828_o & n1829_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1831 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1830_o,
    o => gen1_n1_cnot0_o);
  n1834_o <= gen1_n1_cnot0_n1831 (1);
  n1835_o <= gen1_n1_cnot0_n1831 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1836_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1837_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1838_o <= n1836_o & n1837_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1839 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1838_o,
    o => gen1_n2_cnot0_o);
  n1842_o <= gen1_n2_cnot0_n1839 (1);
  n1843_o <= gen1_n2_cnot0_n1839 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1844_o <= ctrl_prop (3);
  n1845_o <= n1843_o & n1835_o & n1827_o;
  n1846_o <= n1842_o & n1834_o & n1826_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_2 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_2;

architecture rtl of angle_lookup_7_2 is
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic;
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic_vector (6 downto 0);
begin
  o <= n1817_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1808_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1809_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1810_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1811_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1812_o <= not n1811_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1813_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1814_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1815_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1816_o <= not n1815_o;
  n1817_o <= n1808_o & n1809_o & n1810_o & n1812_o & n1813_o & n1814_o & n1816_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n1788_o : std_logic;
  signal n1789_o : std_logic;
  signal n1790_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1791 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic;
  signal n1797_o : std_logic;
  signal n1798_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1799 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic;
  signal n1805_o : std_logic_vector (1 downto 0);
  signal n1806_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n1804_o;
  o <= n1805_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1806_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1788_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1789_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1790_o <= n1788_o & n1789_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1791 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1790_o,
    o => gen1_n0_cnot0_o);
  n1794_o <= gen1_n0_cnot0_n1791 (1);
  n1795_o <= gen1_n0_cnot0_n1791 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1796_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1797_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1798_o <= n1796_o & n1797_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1799 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1798_o,
    o => gen1_n1_cnot0_o);
  n1802_o <= gen1_n1_cnot0_n1799 (1);
  n1803_o <= gen1_n1_cnot0_n1799 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1804_o <= ctrl_prop (2);
  n1805_o <= n1803_o & n1795_o;
  n1806_o <= n1802_o & n1794_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_1 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_1;

architecture rtl of angle_lookup_7_1 is
  signal n1776_o : std_logic;
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic_vector (6 downto 0);
begin
  o <= n1785_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1776_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1777_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1778_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1779_o <= not n1778_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1780_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1781_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1782_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1783_o <= not n1782_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1784_o <= i (0);
  n1785_o <= n1776_o & n1777_o & n1779_o & n1780_o & n1781_o & n1783_o & n1784_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1766_o : std_logic;
  signal n1767_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1768 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1773_o;
  o <= n1772_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1774_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1766_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1767_o <= n1766_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1768 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1767_o,
    o => gen1_n0_cnot0_o);
  n1771_o <= gen1_n0_cnot0_n1768 (1);
  n1772_o <= gen1_n0_cnot0_n1768 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1773_o <= ctrl_prop (1);
  n1774_o <= n1771_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_0 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_0;

architecture rtl of angle_lookup_7_0 is
  signal n1755_o : std_logic;
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic;
  signal n1759_o : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic_vector (6 downto 0);
begin
  o <= n1763_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1755_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1756_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1757_o <= not n1756_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1758_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1759_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1760_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1761_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1762_o <= i (0);
  n1763_o <= n1755_o & n1757_o & n1758_o & n1759_o & n1760_o & n1761_o & n1762_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1698 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1701_o : std_logic;
  signal n1702_o : std_logic;
  signal n1703_o : std_logic;
  signal n1704_o : std_logic;
  signal n1705_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1706 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1709_o : std_logic;
  signal n1710_o : std_logic;
  signal n1711_o : std_logic;
  signal n1712_o : std_logic;
  signal n1713_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1714 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic;
  signal n1721_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1722 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic;
  signal n1728_o : std_logic;
  signal n1729_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1730 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1733_o : std_logic;
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal n1736_o : std_logic;
  signal n1737_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1738 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1741_o : std_logic;
  signal n1742_o : std_logic;
  signal n1743_o : std_logic;
  signal n1744_o : std_logic;
  signal n1745_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1746 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic_vector (6 downto 0);
  signal n1753_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n1751_o;
  o <= n1752_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1753_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1695_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1696_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1697_o <= n1695_o & n1696_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1698 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1697_o,
    o => gen1_n0_cnot0_o);
  n1701_o <= gen1_n0_cnot0_n1698 (1);
  n1702_o <= gen1_n0_cnot0_n1698 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1703_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1704_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1705_o <= n1703_o & n1704_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1706 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1705_o,
    o => gen1_n1_cnot0_o);
  n1709_o <= gen1_n1_cnot0_n1706 (1);
  n1710_o <= gen1_n1_cnot0_n1706 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1711_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1712_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1713_o <= n1711_o & n1712_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1714 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1713_o,
    o => gen1_n2_cnot0_o);
  n1717_o <= gen1_n2_cnot0_n1714 (1);
  n1718_o <= gen1_n2_cnot0_n1714 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1719_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1720_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1721_o <= n1719_o & n1720_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1722 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1721_o,
    o => gen1_n3_cnot0_o);
  n1725_o <= gen1_n3_cnot0_n1722 (1);
  n1726_o <= gen1_n3_cnot0_n1722 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1727_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1728_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1729_o <= n1727_o & n1728_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1730 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1729_o,
    o => gen1_n4_cnot0_o);
  n1733_o <= gen1_n4_cnot0_n1730 (1);
  n1734_o <= gen1_n4_cnot0_n1730 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1735_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1736_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1737_o <= n1735_o & n1736_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1738 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1737_o,
    o => gen1_n5_cnot0_o);
  n1741_o <= gen1_n5_cnot0_n1738 (1);
  n1742_o <= gen1_n5_cnot0_n1738 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1743_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1744_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1745_o <= n1743_o & n1744_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1746 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1745_o,
    o => gen1_n6_cnot0_o);
  n1749_o <= gen1_n6_cnot0_n1746 (1);
  n1750_o <= gen1_n6_cnot0_n1746 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1751_o <= ctrl_prop (7);
  n1752_o <= n1750_o & n1742_o & n1734_o & n1726_o & n1718_o & n1710_o & n1702_o;
  n1753_o <= n1749_o & n1741_o & n1733_o & n1725_o & n1717_o & n1709_o & n1701_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_7 is
  port (
    a : in std_logic_vector (6 downto 0);
    b : in std_logic_vector (6 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    s : out std_logic_vector (6 downto 0));
end entity add_in_place_7;

architecture rtl of add_in_place_7 is
  signal s1_a : std_logic_vector (6 downto 0);
  signal s1_b : std_logic_vector (6 downto 0);
  signal s2_mid : std_logic_vector (6 downto 0);
  signal s2_a : std_logic_vector (6 downto 0);
  signal s2_b : std_logic_vector (6 downto 0);
  signal s3_mid : std_logic_vector (6 downto 0);
  signal s3_a : std_logic_vector (6 downto 0);
  signal s3_b : std_logic_vector (6 downto 0);
  signal s4_mid : std_logic_vector (6 downto 0);
  signal s4_a : std_logic_vector (6 downto 0);
  signal s4_b : std_logic_vector (6 downto 0);
  signal s5_mid : std_logic_vector (6 downto 0);
  signal s5_a : std_logic_vector (6 downto 0);
  signal s5_b : std_logic_vector (6 downto 0);
  signal s6_a : std_logic_vector (6 downto 0);
  signal s6_b : std_logic_vector (6 downto 0);
  signal n1349_o : std_logic;
  signal n1350_o : std_logic;
  signal n1351_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1352 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1355_o : std_logic;
  signal n1356_o : std_logic;
  signal n1357_o : std_logic;
  signal n1358_o : std_logic;
  signal n1359_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1360 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1363_o : std_logic;
  signal n1364_o : std_logic;
  signal n1365_o : std_logic;
  signal n1366_o : std_logic;
  signal n1367_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1368 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic;
  signal n1374_o : std_logic;
  signal n1375_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1376 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1384 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1387_o : std_logic;
  signal n1388_o : std_logic;
  signal n1389_o : std_logic;
  signal n1390_o : std_logic;
  signal n1391_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1392 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic;
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal n1400_o : std_logic;
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1404 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic;
  signal n1410_o : std_logic;
  signal n1411_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1412 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic;
  signal n1419_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1420 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic;
  signal n1427_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1428 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1436 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic_vector (1 downto 0);
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal n1445_o : std_logic_vector (1 downto 0);
  signal n1446_o : std_logic;
  signal n1447_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1448 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1451_o : std_logic;
  signal n1452_o : std_logic;
  signal n1453_o : std_logic;
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic_vector (1 downto 0);
  signal n1457_o : std_logic;
  signal n1458_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1459 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1462_o : std_logic;
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic_vector (1 downto 0);
  signal n1468_o : std_logic;
  signal n1469_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1470 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1473_o : std_logic;
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic_vector (1 downto 0);
  signal n1479_o : std_logic;
  signal n1480_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1481 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1484_o : std_logic;
  signal n1485_o : std_logic;
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal n1489_o : std_logic_vector (1 downto 0);
  signal n1490_o : std_logic;
  signal n1491_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1492 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic_vector (1 downto 0);
  signal n1501_o : std_logic;
  signal n1502_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1503 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1506_o : std_logic;
  signal n1507_o : std_logic;
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1514 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1517_o : std_logic;
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic_vector (1 downto 0);
  signal n1522_o : std_logic;
  signal n1523_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1524 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal n1532_o : std_logic_vector (1 downto 0);
  signal n1533_o : std_logic;
  signal n1534_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1535 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic;
  signal n1541_o : std_logic;
  signal n1542_o : std_logic;
  signal n1543_o : std_logic_vector (1 downto 0);
  signal n1544_o : std_logic;
  signal n1545_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1546 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1549_o : std_logic;
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic_vector (1 downto 0);
  signal n1555_o : std_logic;
  signal n1556_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1557 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1560_o : std_logic;
  signal n1561_o : std_logic;
  signal n1562_o : std_logic;
  signal n1563_o : std_logic;
  signal n1564_o : std_logic;
  signal n1565_o : std_logic_vector (1 downto 0);
  signal n1566_o : std_logic;
  signal n1567_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1568 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1571_o : std_logic;
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic_vector (1 downto 0);
  signal n1577_o : std_logic;
  signal n1578_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1579 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic;
  signal n1585_o : std_logic;
  signal n1586_o : std_logic_vector (1 downto 0);
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1590 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1593_o : std_logic;
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1598 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1601_o : std_logic;
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal n1604_o : std_logic;
  signal n1605_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1606 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1609_o : std_logic;
  signal n1610_o : std_logic;
  signal n1611_o : std_logic;
  signal n1612_o : std_logic;
  signal n1613_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1614 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1617_o : std_logic;
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal n1621_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1622 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1625_o : std_logic;
  signal n1626_o : std_logic;
  signal n1627_o : std_logic;
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1634 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1637_o : std_logic;
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1642 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1645_o : std_logic;
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1650 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic;
  signal n1657_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1658 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1666 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1669_o : std_logic;
  signal n1670_o : std_logic;
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1674 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1677_o : std_logic;
  signal n1678_o : std_logic;
  signal n1679_o : std_logic_vector (6 downto 0);
  signal n1680_o : std_logic_vector (6 downto 0);
  signal n1681_o : std_logic_vector (6 downto 0);
  signal n1682_o : std_logic_vector (6 downto 0);
  signal n1683_o : std_logic_vector (6 downto 0);
  signal n1684_o : std_logic_vector (6 downto 0);
  signal n1685_o : std_logic_vector (6 downto 0);
  signal n1686_o : std_logic_vector (6 downto 0);
  signal n1687_o : std_logic_vector (6 downto 0);
  signal n1688_o : std_logic_vector (6 downto 0);
  signal n1689_o : std_logic_vector (6 downto 0);
  signal n1690_o : std_logic_vector (6 downto 0);
  signal n1691_o : std_logic_vector (6 downto 0);
  signal n1692_o : std_logic_vector (6 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1679_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1680_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1681_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1682_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1683_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1684_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1685_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1686_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1687_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1688_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1689_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1690_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1691_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1692_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1349_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1350_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1351_o <= n1349_o & n1350_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1352 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1351_o,
    o => gen1_n1_cnot1_j_o);
  n1355_o <= gen1_n1_cnot1_j_n1352 (1);
  n1356_o <= gen1_n1_cnot1_j_n1352 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1357_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1358_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1359_o <= n1357_o & n1358_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1360 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1359_o,
    o => gen1_n2_cnot1_j_o);
  n1363_o <= gen1_n2_cnot1_j_n1360 (1);
  n1364_o <= gen1_n2_cnot1_j_n1360 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1365_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1366_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1367_o <= n1365_o & n1366_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1368 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1367_o,
    o => gen1_n3_cnot1_j_o);
  n1371_o <= gen1_n3_cnot1_j_n1368 (1);
  n1372_o <= gen1_n3_cnot1_j_n1368 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1373_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1374_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1375_o <= n1373_o & n1374_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1376 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1375_o,
    o => gen1_n4_cnot1_j_o);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n1379_o <= gen1_n4_cnot1_j_n1376 (1);
  n1380_o <= gen1_n4_cnot1_j_n1376 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1381_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1382_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1383_o <= n1381_o & n1382_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1384 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1383_o,
    o => gen1_n5_cnot1_j_o);
  n1387_o <= gen1_n5_cnot1_j_n1384 (1);
  n1388_o <= gen1_n5_cnot1_j_n1384 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1389_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1390_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1391_o <= n1389_o & n1390_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1392 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1391_o,
    o => gen1_n6_cnot1_j_o);
  n1395_o <= gen1_n6_cnot1_j_n1392 (1);
  n1396_o <= gen1_n6_cnot1_j_n1392 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1397_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1398_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1399_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1400_o <= s1_a (6);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1401_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1402_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1403_o <= n1401_o & n1402_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1404 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1403_o,
    o => gen2_n6_cnot2_j_o);
  n1407_o <= gen2_n6_cnot2_j_n1404 (1);
  n1408_o <= gen2_n6_cnot2_j_n1404 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1409_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1410_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1411_o <= n1409_o & n1410_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1412 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1411_o,
    o => gen2_n5_cnot2_j_o);
  n1415_o <= gen2_n5_cnot2_j_n1412 (1);
  n1416_o <= gen2_n5_cnot2_j_n1412 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1417_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1418_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1419_o <= n1417_o & n1418_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1420 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1419_o,
    o => gen2_n4_cnot2_j_o);
  n1423_o <= gen2_n4_cnot2_j_n1420 (1);
  n1424_o <= gen2_n4_cnot2_j_n1420 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1425_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1426_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1427_o <= n1425_o & n1426_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1428 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1427_o,
    o => gen2_n3_cnot2_j_o);
  n1431_o <= gen2_n3_cnot2_j_n1428 (1);
  n1432_o <= gen2_n3_cnot2_j_n1428 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1433_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1434_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1435_o <= n1433_o & n1434_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1436 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1435_o,
    o => gen2_n2_cnot2_j_o);
  n1439_o <= gen2_n2_cnot2_j_n1436 (1);
  n1440_o <= gen2_n2_cnot2_j_n1436 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1441_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1442_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1443_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1444_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1445_o <= n1443_o & n1444_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1446_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1447_o <= n1445_o & n1446_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1448 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1447_o,
    o => gen3_n1_ccnot3_j_o);
  n1451_o <= gen3_n1_ccnot3_j_n1448 (2);
  n1452_o <= gen3_n1_ccnot3_j_n1448 (1);
  n1453_o <= gen3_n1_ccnot3_j_n1448 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1454_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1455_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1456_o <= n1454_o & n1455_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1457_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1458_o <= n1456_o & n1457_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1459 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1458_o,
    o => gen3_n2_ccnot3_j_o);
  n1462_o <= gen3_n2_ccnot3_j_n1459 (2);
  n1463_o <= gen3_n2_ccnot3_j_n1459 (1);
  n1464_o <= gen3_n2_ccnot3_j_n1459 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1465_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1466_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1467_o <= n1465_o & n1466_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1468_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1469_o <= n1467_o & n1468_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1470 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1469_o,
    o => gen3_n3_ccnot3_j_o);
  n1473_o <= gen3_n3_ccnot3_j_n1470 (2);
  n1474_o <= gen3_n3_ccnot3_j_n1470 (1);
  n1475_o <= gen3_n3_ccnot3_j_n1470 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1476_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1477_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1478_o <= n1476_o & n1477_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1479_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1480_o <= n1478_o & n1479_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1481 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1480_o,
    o => gen3_n4_ccnot3_j_o);
  n1484_o <= gen3_n4_ccnot3_j_n1481 (2);
  n1485_o <= gen3_n4_ccnot3_j_n1481 (1);
  n1486_o <= gen3_n4_ccnot3_j_n1481 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1487_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1488_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1489_o <= n1487_o & n1488_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1490_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1491_o <= n1489_o & n1490_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1492 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1491_o,
    o => gen3_n5_ccnot3_j_o);
  n1495_o <= gen3_n5_ccnot3_j_n1492 (2);
  n1496_o <= gen3_n5_ccnot3_j_n1492 (1);
  n1497_o <= gen3_n5_ccnot3_j_n1492 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1498_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1499_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1500_o <= n1498_o & n1499_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1501_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1502_o <= n1500_o & n1501_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1503 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1502_o,
    o => gen3_n6_ccnot3_j_o);
  n1506_o <= gen3_n6_ccnot3_j_n1503 (2);
  n1507_o <= gen3_n6_ccnot3_j_n1503 (1);
  n1508_o <= gen3_n6_ccnot3_j_n1503 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1509_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1510_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1511_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1512_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1513_o <= n1511_o & n1512_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1514 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1513_o,
    o => cnot_4_o);
  n1517_o <= cnot_4_n1514 (1);
  n1518_o <= cnot_4_n1514 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1519_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1520_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1521_o <= n1519_o & n1520_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1522_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1523_o <= n1521_o & n1522_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1524 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1523_o,
    o => gen4_n5_peres4_j_o);
  n1527_o <= gen4_n5_peres4_j_n1524 (2);
  n1528_o <= gen4_n5_peres4_j_n1524 (1);
  n1529_o <= gen4_n5_peres4_j_n1524 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1530_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1531_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1532_o <= n1530_o & n1531_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1533_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1534_o <= n1532_o & n1533_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1535 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1534_o,
    o => gen4_n4_peres4_j_o);
  n1538_o <= gen4_n4_peres4_j_n1535 (2);
  n1539_o <= gen4_n4_peres4_j_n1535 (1);
  n1540_o <= gen4_n4_peres4_j_n1535 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1541_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1542_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1543_o <= n1541_o & n1542_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1544_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1545_o <= n1543_o & n1544_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1546 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1545_o,
    o => gen4_n3_peres4_j_o);
  n1549_o <= gen4_n3_peres4_j_n1546 (2);
  n1550_o <= gen4_n3_peres4_j_n1546 (1);
  n1551_o <= gen4_n3_peres4_j_n1546 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1552_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1553_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1554_o <= n1552_o & n1553_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1555_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1556_o <= n1554_o & n1555_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1557 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1556_o,
    o => gen4_n2_peres4_j_o);
  n1560_o <= gen4_n2_peres4_j_n1557 (2);
  n1561_o <= gen4_n2_peres4_j_n1557 (1);
  n1562_o <= gen4_n2_peres4_j_n1557 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1563_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1564_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1565_o <= n1563_o & n1564_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1566_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1567_o <= n1565_o & n1566_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1568 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1567_o,
    o => gen4_n1_peres4_j_o);
  n1571_o <= gen4_n1_peres4_j_n1568 (2);
  n1572_o <= gen4_n1_peres4_j_n1568 (1);
  n1573_o <= gen4_n1_peres4_j_n1568 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1574_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1575_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1576_o <= n1574_o & n1575_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1577_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1578_o <= n1576_o & n1577_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1579 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1578_o,
    o => gen4_n0_peres4_j_o);
  n1582_o <= gen4_n0_peres4_j_n1579 (2);
  n1583_o <= gen4_n0_peres4_j_n1579 (1);
  n1584_o <= gen4_n0_peres4_j_n1579 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1585_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1586_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1587_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1588_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1589_o <= n1587_o & n1588_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1590 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1589_o,
    o => gen5_n1_cnot5_j_o);
  n1593_o <= gen5_n1_cnot5_j_n1590 (1);
  n1594_o <= gen5_n1_cnot5_j_n1590 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1595_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1596_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1597_o <= n1595_o & n1596_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1598 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1597_o,
    o => gen5_n2_cnot5_j_o);
  n1601_o <= gen5_n2_cnot5_j_n1598 (1);
  n1602_o <= gen5_n2_cnot5_j_n1598 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1603_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1604_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1605_o <= n1603_o & n1604_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1606 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1605_o,
    o => gen5_n3_cnot5_j_o);
  n1609_o <= gen5_n3_cnot5_j_n1606 (1);
  n1610_o <= gen5_n3_cnot5_j_n1606 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1611_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1612_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1613_o <= n1611_o & n1612_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1614 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1613_o,
    o => gen5_n4_cnot5_j_o);
  n1617_o <= gen5_n4_cnot5_j_n1614 (1);
  n1618_o <= gen5_n4_cnot5_j_n1614 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1619_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1620_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1621_o <= n1619_o & n1620_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1622 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1621_o,
    o => gen5_n5_cnot5_j_o);
  n1625_o <= gen5_n5_cnot5_j_n1622 (1);
  n1626_o <= gen5_n5_cnot5_j_n1622 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1627_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1628_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1629_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1630_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1631_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1632_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1633_o <= n1631_o & n1632_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1634 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1633_o,
    o => gen6_n1_cnot1_j_o);
  n1637_o <= gen6_n1_cnot1_j_n1634 (1);
  n1638_o <= gen6_n1_cnot1_j_n1634 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1639_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1640_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1641_o <= n1639_o & n1640_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1642 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1641_o,
    o => gen6_n2_cnot1_j_o);
  n1645_o <= gen6_n2_cnot1_j_n1642 (1);
  n1646_o <= gen6_n2_cnot1_j_n1642 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1647_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1648_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1649_o <= n1647_o & n1648_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1650 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1649_o,
    o => gen6_n3_cnot1_j_o);
  n1653_o <= gen6_n3_cnot1_j_n1650 (1);
  n1654_o <= gen6_n3_cnot1_j_n1650 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1655_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1656_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1657_o <= n1655_o & n1656_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1658 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1657_o,
    o => gen6_n4_cnot1_j_o);
  n1661_o <= gen6_n4_cnot1_j_n1658 (1);
  n1662_o <= gen6_n4_cnot1_j_n1658 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1663_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1664_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1665_o <= n1663_o & n1664_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1666 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1665_o,
    o => gen6_n5_cnot1_j_o);
  n1669_o <= gen6_n5_cnot1_j_n1666 (1);
  n1670_o <= gen6_n5_cnot1_j_n1666 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1671_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1672_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1673_o <= n1671_o & n1672_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1674 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1673_o,
    o => gen6_n6_cnot1_j_o);
  n1677_o <= gen6_n6_cnot1_j_n1674 (1);
  n1678_o <= gen6_n6_cnot1_j_n1674 (0);
  n1679_o <= n1395_o & n1387_o & n1379_o & n1371_o & n1363_o & n1355_o & n1397_o;
  n1680_o <= n1396_o & n1388_o & n1380_o & n1372_o & n1364_o & n1356_o & n1398_o;
  n1681_o <= n1400_o & n1407_o & n1415_o & n1423_o & n1431_o & n1439_o & n1399_o;
  n1682_o <= n1408_o & n1416_o & n1424_o & n1432_o & n1440_o & n1441_o;
  n1683_o <= n1508_o & n1497_o & n1486_o & n1475_o & n1464_o & n1453_o & n1442_o;
  n1684_o <= n1509_o & n1507_o & n1496_o & n1485_o & n1474_o & n1463_o & n1452_o;
  n1685_o <= n1510_o & n1506_o & n1495_o & n1484_o & n1473_o & n1462_o & n1451_o;
  n1686_o <= n1517_o & n1527_o & n1538_o & n1549_o & n1560_o & n1571_o & n1582_o;
  n1687_o <= n1529_o & n1540_o & n1551_o & n1562_o & n1573_o & n1584_o & n1585_o;
  n1688_o <= n1518_o & n1528_o & n1539_o & n1550_o & n1561_o & n1572_o & n1583_o;
  n1689_o <= n1626_o & n1618_o & n1610_o & n1602_o & n1594_o & n1586_o;
  n1690_o <= n1628_o & n1625_o & n1617_o & n1609_o & n1601_o & n1593_o & n1627_o;
  n1691_o <= n1677_o & n1669_o & n1661_o & n1653_o & n1645_o & n1637_o & n1629_o;
  n1692_o <= n1678_o & n1670_o & n1662_o & n1654_o & n1646_o & n1638_o & n1630_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_9 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_sub_in_place_9;

architecture rtl of add_sub_in_place_9 is
  signal b_cnot : std_logic_vector (8 downto 0);
  signal cnotr_n1335 : std_logic;
  signal cnotr_n1336 : std_logic_vector (8 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (8 downto 0);
  signal add_n1341 : std_logic_vector (8 downto 0);
  signal add_n1342 : std_logic_vector (8 downto 0);
  signal add_a_out : std_logic_vector (8 downto 0);
  signal add_s : std_logic_vector (8 downto 0);
begin
  ctrl_out <= cnotr_n1335;
  a_out <= add_n1341;
  s <= add_n1342;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1336; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1335 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1336 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_9 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1341 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1342 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_9 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    w : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    b_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_scratch_9;

architecture rtl of add_scratch_9 is
  signal a_s : std_logic_vector (7 downto 0);
  signal b_s : std_logic_vector (7 downto 0);
  signal s_s : std_logic_vector (7 downto 0);
  signal c_s : std_logic_vector (7 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n957_o : std_logic;
  signal n958_o : std_logic;
  signal n959_o : std_logic_vector (1 downto 0);
  signal cnota_n960 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n963_o : std_logic;
  signal n964_o : std_logic;
  signal n965_o : std_logic;
  signal n966_o : std_logic_vector (1 downto 0);
  signal cnotb_n967 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n970_o : std_logic;
  signal n971_o : std_logic;
  signal n972_o : std_logic_vector (1 downto 0);
  signal n973_o : std_logic;
  signal n974_o : std_logic_vector (2 downto 0);
  signal ccnotc_n975 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n978_o : std_logic;
  signal n979_o : std_logic;
  signal n980_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n981_o : std_logic;
  signal n982_o : std_logic;
  signal n983_o : std_logic_vector (1 downto 0);
  signal n984_o : std_logic;
  signal n985_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n986 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n989_o : std_logic;
  signal n990_o : std_logic;
  signal n991_o : std_logic;
  signal n992_o : std_logic;
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal n995_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n996 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n999_o : std_logic;
  signal n1000_o : std_logic;
  signal n1001_o : std_logic;
  signal n1002_o : std_logic;
  signal n1003_o : std_logic;
  signal n1004_o : std_logic;
  signal n1005_o : std_logic_vector (1 downto 0);
  signal n1006_o : std_logic;
  signal n1007_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1008 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1011_o : std_logic;
  signal n1012_o : std_logic;
  signal n1013_o : std_logic;
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1018 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1021_o : std_logic;
  signal n1022_o : std_logic;
  signal n1023_o : std_logic;
  signal n1024_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal n1027_o : std_logic_vector (1 downto 0);
  signal n1028_o : std_logic;
  signal n1029_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1030 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1033_o : std_logic;
  signal n1034_o : std_logic;
  signal n1035_o : std_logic;
  signal n1036_o : std_logic;
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal n1039_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1040 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1043_o : std_logic;
  signal n1044_o : std_logic;
  signal n1045_o : std_logic;
  signal n1046_o : std_logic;
  signal n1047_o : std_logic;
  signal n1048_o : std_logic;
  signal n1049_o : std_logic_vector (1 downto 0);
  signal n1050_o : std_logic;
  signal n1051_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1052 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1055_o : std_logic;
  signal n1056_o : std_logic;
  signal n1057_o : std_logic;
  signal n1058_o : std_logic;
  signal n1059_o : std_logic;
  signal n1060_o : std_logic;
  signal n1061_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1062 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1065_o : std_logic;
  signal n1066_o : std_logic;
  signal n1067_o : std_logic;
  signal n1068_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1069_o : std_logic;
  signal n1070_o : std_logic;
  signal n1071_o : std_logic_vector (1 downto 0);
  signal n1072_o : std_logic;
  signal n1073_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1074 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1077_o : std_logic;
  signal n1078_o : std_logic;
  signal n1079_o : std_logic;
  signal n1080_o : std_logic;
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal n1083_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1084 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1087_o : std_logic;
  signal n1088_o : std_logic;
  signal n1089_o : std_logic;
  signal n1090_o : std_logic;
  signal n1091_o : std_logic;
  signal n1092_o : std_logic;
  signal n1093_o : std_logic_vector (1 downto 0);
  signal n1094_o : std_logic;
  signal n1095_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1096 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1099_o : std_logic;
  signal n1100_o : std_logic;
  signal n1101_o : std_logic;
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1106 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1109_o : std_logic;
  signal n1110_o : std_logic;
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1113_o : std_logic;
  signal n1114_o : std_logic;
  signal n1115_o : std_logic_vector (1 downto 0);
  signal n1116_o : std_logic;
  signal n1117_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1118 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1121_o : std_logic;
  signal n1122_o : std_logic;
  signal n1123_o : std_logic;
  signal n1124_o : std_logic;
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal n1127_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1128 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1131_o : std_logic;
  signal n1132_o : std_logic;
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic_vector (1 downto 0);
  signal n1138_o : std_logic;
  signal n1139_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1140 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1143_o : std_logic;
  signal n1144_o : std_logic;
  signal n1145_o : std_logic;
  signal n1146_o : std_logic;
  signal n1147_o : std_logic;
  signal n1148_o : std_logic;
  signal n1149_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1150 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1153_o : std_logic;
  signal n1154_o : std_logic;
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal n1159_o : std_logic_vector (1 downto 0);
  signal n1160_o : std_logic;
  signal n1161_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1162 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal n1167_o : std_logic;
  signal n1168_o : std_logic;
  signal n1169_o : std_logic;
  signal n1170_o : std_logic;
  signal n1171_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1172 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1175_o : std_logic;
  signal n1176_o : std_logic;
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic;
  signal n1181_o : std_logic_vector (1 downto 0);
  signal n1182_o : std_logic;
  signal n1183_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1184 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1187_o : std_logic;
  signal n1188_o : std_logic;
  signal n1189_o : std_logic;
  signal n1190_o : std_logic;
  signal n1191_o : std_logic;
  signal n1192_o : std_logic;
  signal n1193_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1194 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal n1199_o : std_logic;
  signal n1200_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1201_o : std_logic;
  signal n1202_o : std_logic;
  signal n1203_o : std_logic_vector (1 downto 0);
  signal n1204_o : std_logic;
  signal n1205_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1206 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1209_o : std_logic;
  signal n1210_o : std_logic;
  signal n1211_o : std_logic;
  signal n1212_o : std_logic;
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1216 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic;
  signal n1225_o : std_logic_vector (1 downto 0);
  signal n1226_o : std_logic;
  signal n1227_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1228 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1231_o : std_logic;
  signal n1232_o : std_logic;
  signal n1233_o : std_logic;
  signal n1234_o : std_logic;
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1238 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1241_o : std_logic;
  signal n1242_o : std_logic;
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1245_o : std_logic;
  signal n1246_o : std_logic;
  signal n1247_o : std_logic_vector (1 downto 0);
  signal n1248_o : std_logic;
  signal n1249_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1250 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic;
  signal n1256_o : std_logic;
  signal n1257_o : std_logic;
  signal n1258_o : std_logic;
  signal n1259_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1260 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal n1269_o : std_logic_vector (1 downto 0);
  signal n1270_o : std_logic;
  signal n1271_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1272 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic;
  signal n1278_o : std_logic;
  signal n1279_o : std_logic;
  signal n1280_o : std_logic;
  signal n1281_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1282 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic;
  signal n1290_o : std_logic;
  signal n1291_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1292 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1295_o : std_logic;
  signal n1296_o : std_logic;
  signal n1297_o : std_logic;
  signal n1298_o : std_logic_vector (1 downto 0);
  signal cnotea_n1299 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1302_o : std_logic;
  signal n1303_o : std_logic;
  signal n1304_o : std_logic_vector (8 downto 0);
  signal n1305_o : std_logic_vector (8 downto 0);
  signal n1306_o : std_logic_vector (8 downto 0);
  signal n1307_o : std_logic_vector (7 downto 0);
  signal n1308_o : std_logic_vector (7 downto 0);
  signal n1309_o : std_logic_vector (7 downto 0);
  signal n1310_o : std_logic_vector (7 downto 0);
  signal n1311_o : std_logic_vector (3 downto 0);
  signal n1312_o : std_logic_vector (3 downto 0);
  signal n1313_o : std_logic_vector (3 downto 0);
  signal n1314_o : std_logic_vector (3 downto 0);
  signal n1315_o : std_logic_vector (3 downto 0);
  signal n1316_o : std_logic_vector (3 downto 0);
  signal n1317_o : std_logic_vector (3 downto 0);
  signal n1318_o : std_logic_vector (3 downto 0);
  signal n1319_o : std_logic_vector (3 downto 0);
  signal n1320_o : std_logic_vector (3 downto 0);
  signal n1321_o : std_logic_vector (3 downto 0);
  signal n1322_o : std_logic_vector (3 downto 0);
  signal n1323_o : std_logic_vector (3 downto 0);
  signal n1324_o : std_logic_vector (3 downto 0);
  signal n1325_o : std_logic_vector (3 downto 0);
  signal n1326_o : std_logic_vector (3 downto 0);
  signal n1327_o : std_logic_vector (3 downto 0);
  signal n1328_o : std_logic_vector (3 downto 0);
  signal n1329_o : std_logic_vector (3 downto 0);
  signal n1330_o : std_logic_vector (3 downto 0);
  signal n1331_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1304_o;
  b_out <= n1305_o;
  s <= n1306_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1307_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1308_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1309_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1310_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n963_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n970_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n964_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1296_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n957_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n958_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n959_o <= n957_o & n958_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n960 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n959_o,
    o => cnota_o);
  n963_o <= cnota_n960 (1);
  n964_o <= cnota_n960 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n965_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n966_o <= n965_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n967 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n966_o,
    o => cnotb_o);
  n970_o <= cnotb_n967 (1);
  n971_o <= cnotb_n967 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n972_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n973_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n974_o <= n972_o & n973_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n975 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n974_o,
    o => ccnotc_o);
  n978_o <= ccnotc_n975 (2);
  n979_o <= ccnotc_n975 (1);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n980_o <= ccnotc_n975 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1311_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1312_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1313_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n981_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n982_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n983_o <= n981_o & n982_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n984_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n985_o <= n983_o & n984_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n986 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n985_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n989_o <= gen1_n1_ccnot1_n986 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n990_o <= gen1_n1_ccnot1_n986 (1);
  n991_o <= gen1_n1_ccnot1_n986 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n992_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n993_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n994_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n995_o <= n993_o & n994_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n996 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n995_o,
    o => gen1_n1_cnot1_o);
  n999_o <= gen1_n1_cnot1_n996 (1);
  n1000_o <= gen1_n1_cnot1_n996 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1001_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1002_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1003_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1004_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1005_o <= n1003_o & n1004_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1006_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1007_o <= n1005_o & n1006_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1008 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1007_o,
    o => gen1_n1_ccnot2_o);
  n1011_o <= gen1_n1_ccnot2_n1008 (2);
  n1012_o <= gen1_n1_ccnot2_n1008 (1);
  n1013_o <= gen1_n1_ccnot2_n1008 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1014_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1015_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1016_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1017_o <= n1015_o & n1016_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1018 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1017_o,
    o => gen1_n1_cnot2_o);
  n1021_o <= gen1_n1_cnot2_n1018 (1);
  n1022_o <= gen1_n1_cnot2_n1018 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1023_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1024_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1314_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1315_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1316_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1025_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1026_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1027_o <= n1025_o & n1026_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1028_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1029_o <= n1027_o & n1028_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1030 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1029_o,
    o => gen1_n2_ccnot1_o);
  n1033_o <= gen1_n2_ccnot1_n1030 (2);
  n1034_o <= gen1_n2_ccnot1_n1030 (1);
  n1035_o <= gen1_n2_ccnot1_n1030 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1036_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1037_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1038_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1039_o <= n1037_o & n1038_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1040 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1039_o,
    o => gen1_n2_cnot1_o);
  n1043_o <= gen1_n2_cnot1_n1040 (1);
  n1044_o <= gen1_n2_cnot1_n1040 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1045_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1046_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1047_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1048_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1049_o <= n1047_o & n1048_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1050_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1051_o <= n1049_o & n1050_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1052 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1051_o,
    o => gen1_n2_ccnot2_o);
  n1055_o <= gen1_n2_ccnot2_n1052 (2);
  n1056_o <= gen1_n2_ccnot2_n1052 (1);
  n1057_o <= gen1_n2_ccnot2_n1052 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1058_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1059_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1060_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1061_o <= n1059_o & n1060_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1062 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1061_o,
    o => gen1_n2_cnot2_o);
  n1065_o <= gen1_n2_cnot2_n1062 (1);
  n1066_o <= gen1_n2_cnot2_n1062 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1067_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1068_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1317_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1318_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1319_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1069_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1070_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1071_o <= n1069_o & n1070_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1072_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1073_o <= n1071_o & n1072_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1074 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1073_o,
    o => gen1_n3_ccnot1_o);
  n1077_o <= gen1_n3_ccnot1_n1074 (2);
  n1078_o <= gen1_n3_ccnot1_n1074 (1);
  n1079_o <= gen1_n3_ccnot1_n1074 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1080_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1081_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1082_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1083_o <= n1081_o & n1082_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1084 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1083_o,
    o => gen1_n3_cnot1_o);
  n1087_o <= gen1_n3_cnot1_n1084 (1);
  n1088_o <= gen1_n3_cnot1_n1084 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1089_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1090_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1091_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1092_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1093_o <= n1091_o & n1092_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1094_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1095_o <= n1093_o & n1094_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1096 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1095_o,
    o => gen1_n3_ccnot2_o);
  n1099_o <= gen1_n3_ccnot2_n1096 (2);
  n1100_o <= gen1_n3_ccnot2_n1096 (1);
  n1101_o <= gen1_n3_ccnot2_n1096 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1102_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1103_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1104_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1105_o <= n1103_o & n1104_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1106 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1105_o,
    o => gen1_n3_cnot2_o);
  n1109_o <= gen1_n3_cnot2_n1106 (1);
  n1110_o <= gen1_n3_cnot2_n1106 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1111_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1112_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1320_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1321_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1322_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1113_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1114_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1115_o <= n1113_o & n1114_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1116_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1117_o <= n1115_o & n1116_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1118 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1117_o,
    o => gen1_n4_ccnot1_o);
  n1121_o <= gen1_n4_ccnot1_n1118 (2);
  n1122_o <= gen1_n4_ccnot1_n1118 (1);
  n1123_o <= gen1_n4_ccnot1_n1118 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1124_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1125_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1126_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1127_o <= n1125_o & n1126_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1128 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1127_o,
    o => gen1_n4_cnot1_o);
  n1131_o <= gen1_n4_cnot1_n1128 (1);
  n1132_o <= gen1_n4_cnot1_n1128 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1133_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1134_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1135_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1136_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1137_o <= n1135_o & n1136_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1138_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1139_o <= n1137_o & n1138_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1140 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1139_o,
    o => gen1_n4_ccnot2_o);
  n1143_o <= gen1_n4_ccnot2_n1140 (2);
  n1144_o <= gen1_n4_ccnot2_n1140 (1);
  n1145_o <= gen1_n4_ccnot2_n1140 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1146_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1147_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1148_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1149_o <= n1147_o & n1148_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1150 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1149_o,
    o => gen1_n4_cnot2_o);
  n1153_o <= gen1_n4_cnot2_n1150 (1);
  n1154_o <= gen1_n4_cnot2_n1150 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1155_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1156_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1323_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1324_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1325_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1157_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1158_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1159_o <= n1157_o & n1158_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1160_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1161_o <= n1159_o & n1160_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1162 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1161_o,
    o => gen1_n5_ccnot1_o);
  n1165_o <= gen1_n5_ccnot1_n1162 (2);
  n1166_o <= gen1_n5_ccnot1_n1162 (1);
  n1167_o <= gen1_n5_ccnot1_n1162 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1168_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1169_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1170_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1171_o <= n1169_o & n1170_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1172 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1171_o,
    o => gen1_n5_cnot1_o);
  n1175_o <= gen1_n5_cnot1_n1172 (1);
  n1176_o <= gen1_n5_cnot1_n1172 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1177_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1178_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1179_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1180_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1181_o <= n1179_o & n1180_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1182_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1183_o <= n1181_o & n1182_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1184 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1183_o,
    o => gen1_n5_ccnot2_o);
  n1187_o <= gen1_n5_ccnot2_n1184 (2);
  n1188_o <= gen1_n5_ccnot2_n1184 (1);
  n1189_o <= gen1_n5_ccnot2_n1184 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1190_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1191_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1192_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1193_o <= n1191_o & n1192_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1194 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1193_o,
    o => gen1_n5_cnot2_o);
  n1197_o <= gen1_n5_cnot2_n1194 (1);
  n1198_o <= gen1_n5_cnot2_n1194 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1199_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1200_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1326_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1327_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1328_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1201_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1202_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1203_o <= n1201_o & n1202_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1204_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1205_o <= n1203_o & n1204_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1206 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1205_o,
    o => gen1_n6_ccnot1_o);
  n1209_o <= gen1_n6_ccnot1_n1206 (2);
  n1210_o <= gen1_n6_ccnot1_n1206 (1);
  n1211_o <= gen1_n6_ccnot1_n1206 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1212_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1213_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1214_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1215_o <= n1213_o & n1214_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1216 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1215_o,
    o => gen1_n6_cnot1_o);
  n1219_o <= gen1_n6_cnot1_n1216 (1);
  n1220_o <= gen1_n6_cnot1_n1216 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1221_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1222_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1223_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1224_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1225_o <= n1223_o & n1224_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1226_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1227_o <= n1225_o & n1226_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1228 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1227_o,
    o => gen1_n6_ccnot2_o);
  n1231_o <= gen1_n6_ccnot2_n1228 (2);
  n1232_o <= gen1_n6_ccnot2_n1228 (1);
  n1233_o <= gen1_n6_ccnot2_n1228 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1234_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1235_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1236_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1237_o <= n1235_o & n1236_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1238 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1237_o,
    o => gen1_n6_cnot2_o);
  n1241_o <= gen1_n6_cnot2_n1238 (1);
  n1242_o <= gen1_n6_cnot2_n1238 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1243_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1244_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1329_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1330_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1331_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1245_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1246_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1247_o <= n1245_o & n1246_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1248_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1249_o <= n1247_o & n1248_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1250 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1249_o,
    o => gen1_n7_ccnot1_o);
  n1253_o <= gen1_n7_ccnot1_n1250 (2);
  n1254_o <= gen1_n7_ccnot1_n1250 (1);
  n1255_o <= gen1_n7_ccnot1_n1250 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1256_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1257_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1258_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1259_o <= n1257_o & n1258_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1260 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1259_o,
    o => gen1_n7_cnot1_o);
  n1263_o <= gen1_n7_cnot1_n1260 (1);
  n1264_o <= gen1_n7_cnot1_n1260 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1265_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1266_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1267_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1268_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1269_o <= n1267_o & n1268_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1270_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1271_o <= n1269_o & n1270_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1272 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1271_o,
    o => gen1_n7_ccnot2_o);
  n1275_o <= gen1_n7_ccnot2_n1272 (2);
  n1276_o <= gen1_n7_ccnot2_n1272 (1);
  n1277_o <= gen1_n7_ccnot2_n1272 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1278_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1279_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1280_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1281_o <= n1279_o & n1280_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1282 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1281_o,
    o => gen1_n7_cnot2_o);
  n1285_o <= gen1_n7_cnot2_n1282 (1);
  n1286_o <= gen1_n7_cnot2_n1282 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1287_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1288_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1289_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1290_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1291_o <= n1289_o & n1290_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1292 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1291_o,
    o => cnoteb_o);
  n1295_o <= cnoteb_n1292 (1);
  n1296_o <= cnoteb_n1292 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1297_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1298_o <= n1297_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1299 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1298_o,
    o => cnotea_o);
  n1302_o <= cnotea_n1299 (1);
  n1303_o <= cnotea_n1299 (0);
  n1304_o <= n1302_o & a_s;
  n1305_o <= n1295_o & b_s;
  n1306_o <= n1303_o & s_s;
  n1307_o <= n1285_o & n1241_o & n1197_o & n1153_o & n1109_o & n1065_o & n1021_o & n978_o;
  n1308_o <= n1287_o & n1243_o & n1199_o & n1155_o & n1111_o & n1067_o & n1023_o & n979_o;
  n1309_o <= n1286_o & n1242_o & n1198_o & n1154_o & n1110_o & n1066_o & n1022_o & n971_o;
  n1310_o <= n1288_o & n1244_o & n1200_o & n1156_o & n1112_o & n1068_o & n1024_o & n980_o;
  n1311_o <= n991_o & n990_o & n989_o & n992_o;
  n1312_o <= n1002_o & n1000_o & n999_o & n1001_o;
  n1313_o <= n1013_o & n1012_o & n1014_o & n1011_o;
  n1314_o <= n1035_o & n1034_o & n1033_o & n1036_o;
  n1315_o <= n1046_o & n1044_o & n1043_o & n1045_o;
  n1316_o <= n1057_o & n1056_o & n1058_o & n1055_o;
  n1317_o <= n1079_o & n1078_o & n1077_o & n1080_o;
  n1318_o <= n1090_o & n1088_o & n1087_o & n1089_o;
  n1319_o <= n1101_o & n1100_o & n1102_o & n1099_o;
  n1320_o <= n1123_o & n1122_o & n1121_o & n1124_o;
  n1321_o <= n1134_o & n1132_o & n1131_o & n1133_o;
  n1322_o <= n1145_o & n1144_o & n1146_o & n1143_o;
  n1323_o <= n1167_o & n1166_o & n1165_o & n1168_o;
  n1324_o <= n1178_o & n1176_o & n1175_o & n1177_o;
  n1325_o <= n1189_o & n1188_o & n1190_o & n1187_o;
  n1326_o <= n1211_o & n1210_o & n1209_o & n1212_o;
  n1327_o <= n1222_o & n1220_o & n1219_o & n1221_o;
  n1328_o <= n1233_o & n1232_o & n1234_o & n1231_o;
  n1329_o <= n1255_o & n1254_o & n1253_o & n1256_o;
  n1330_o <= n1266_o & n1264_o & n1263_o & n1265_o;
  n1331_o <= n1277_o & n1276_o & n1278_o & n1275_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_5 is
  port (
    w : in std_logic_vector (14 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_5;

architecture rtl of cordic_stage_8_5 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n849_o : std_logic_vector (8 downto 0);
  signal add1_n850 : std_logic_vector (8 downto 0);
  signal add1_n851 : std_logic_vector (8 downto 0);
  signal add1_n852 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n859_o : std_logic;
  signal addsub_n860 : std_logic;
  signal addsub_n861 : std_logic_vector (8 downto 0);
  signal addsub_n862 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n869_o : std_logic;
  signal cnotr1_n870 : std_logic;
  signal cnotr1_n871 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n876_o : std_logic;
  signal cnotr2_n877 : std_logic;
  signal cnotr2_n878 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n883_o : std_logic;
  signal n884_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n885 : std_logic;
  signal gen0_cnotr3_n886 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n891_o : std_logic_vector (2 downto 0);
  signal n892_o : std_logic;
  signal n893_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n894 : std_logic;
  signal gen0_cnotr4_n895 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n900_o : std_logic_vector (2 downto 0);
  signal n901_o : std_logic_vector (4 downto 0);
  signal n902_o : std_logic_vector (7 downto 0);
  signal n903_o : std_logic;
  signal gen0_cnotr5_n904 : std_logic;
  signal gen0_cnotr5_n905 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n910_o : std_logic_vector (2 downto 0);
  signal n911_o : std_logic_vector (4 downto 0);
  signal n912_o : std_logic;
  signal n913_o : std_logic_vector (5 downto 0);
  signal n914_o : std_logic_vector (6 downto 0);
  signal add2_n915 : std_logic_vector (6 downto 0);
  signal add2_n916 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n921_o : std_logic;
  signal n922_o : std_logic;
  signal n923_o : std_logic;
  signal n924_o : std_logic;
  signal n925_o : std_logic;
  signal cnotr6_n926 : std_logic;
  signal cnotr6_n927 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n932_o : std_logic;
  signal n933_o : std_logic_vector (5 downto 0);
  signal cnotr7_n934 : std_logic;
  signal cnotr7_n935 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n940_o : std_logic;
  signal alut1_n941 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n944 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n947_o : std_logic_vector (14 downto 0);
  signal n948_o : std_logic_vector (6 downto 0);
  signal n949_o : std_logic_vector (8 downto 0);
  signal n950_o : std_logic_vector (8 downto 0);
  signal n951_o : std_logic_vector (8 downto 0);
  signal n952_o : std_logic_vector (5 downto 0);
begin
  g <= n947_o;
  a_out <= add2_n916;
  c_out <= n948_o;
  x_out <= add1_n852;
  y_out <= addsub_n862;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n850; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n949_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n950_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n871; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n851; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n878; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n951_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n952_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n941; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n927; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n915; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n944; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n895; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n914_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n849_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n850 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n851 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n852 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n849_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n859_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n860 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n861 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n862 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n859_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n869_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n870 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n871 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n869_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n876_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n877 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n878 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n876_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n883_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n884_o <= w (14 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n885 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n886 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n883_o,
    i => n884_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n891_o <= y (7 downto 5);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n892_o <= y_4 (3);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n893_o <= y_4 (8 downto 4);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n894 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n895 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n892_o,
    i => n893_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n900_o <= y_4 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n901_o <= y (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n902_o <= n900_o & n901_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n903_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n904 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n905 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n903_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n910_o <= x_1 (7 downto 5);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n911_o <= x_1 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n912_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n913_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n914_o <= n912_o & n913_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n915 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n916 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n921_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n922_o <= not n921_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n923_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n924_o <= not n923_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n925_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n926 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n927 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n925_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n932_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n933_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n934 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n935 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n932_o,
    i => n933_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n940_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n941 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n944 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_5 port map (
    i => c_3,
    o => alut2_o);
  n947_o <= n911_o & addsub_n861 & cnotr7_n934;
  n948_o <= cnotr7_n935 & n940_o;
  n949_o <= gen0_cnotr5_n905 & gen0_cnotr5_n904 & n910_o;
  n950_o <= gen0_cnotr3_n886 & gen0_cnotr3_n885 & n891_o;
  n951_o <= gen0_cnotr4_n894 & n902_o;
  n952_o <= n924_o & addsub_n860 & cnotr6_n926 & n922_o & cnotr2_n877 & cnotr1_n870;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_4 is
  port (
    w : in std_logic_vector (13 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (13 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_4;

architecture rtl of cordic_stage_8_4 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n739_o : std_logic_vector (8 downto 0);
  signal add1_n740 : std_logic_vector (8 downto 0);
  signal add1_n741 : std_logic_vector (8 downto 0);
  signal add1_n742 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n749_o : std_logic;
  signal addsub_n750 : std_logic;
  signal addsub_n751 : std_logic_vector (8 downto 0);
  signal addsub_n752 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n759_o : std_logic;
  signal cnotr1_n760 : std_logic;
  signal cnotr1_n761 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n766_o : std_logic;
  signal cnotr2_n767 : std_logic;
  signal cnotr2_n768 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n773_o : std_logic;
  signal n774_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n775 : std_logic;
  signal gen0_cnotr3_n776 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n781_o : std_logic_vector (3 downto 0);
  signal n782_o : std_logic;
  signal n783_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n784 : std_logic;
  signal gen0_cnotr4_n785 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n790_o : std_logic_vector (3 downto 0);
  signal n791_o : std_logic_vector (3 downto 0);
  signal n792_o : std_logic_vector (7 downto 0);
  signal n793_o : std_logic;
  signal gen0_cnotr5_n794 : std_logic;
  signal gen0_cnotr5_n795 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n800_o : std_logic_vector (3 downto 0);
  signal n801_o : std_logic_vector (3 downto 0);
  signal n802_o : std_logic;
  signal n803_o : std_logic_vector (5 downto 0);
  signal n804_o : std_logic_vector (6 downto 0);
  signal add2_n805 : std_logic_vector (6 downto 0);
  signal add2_n806 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n811_o : std_logic;
  signal n812_o : std_logic;
  signal n813_o : std_logic;
  signal n814_o : std_logic;
  signal n815_o : std_logic;
  signal cnotr6_n816 : std_logic;
  signal cnotr6_n817 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n822_o : std_logic;
  signal n823_o : std_logic_vector (5 downto 0);
  signal cnotr7_n824 : std_logic;
  signal cnotr7_n825 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n830_o : std_logic;
  signal alut1_n831 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n834 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n837_o : std_logic_vector (13 downto 0);
  signal n838_o : std_logic_vector (6 downto 0);
  signal n839_o : std_logic_vector (8 downto 0);
  signal n840_o : std_logic_vector (8 downto 0);
  signal n841_o : std_logic_vector (8 downto 0);
  signal n842_o : std_logic_vector (5 downto 0);
begin
  g <= n837_o;
  a_out <= add2_n806;
  c_out <= n838_o;
  x_out <= add1_n742;
  y_out <= addsub_n752;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n740; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n839_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n840_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n761; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n741; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n768; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n841_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n842_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n831; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n817; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n805; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n834; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n785; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n804_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n739_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n740 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n741 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n742 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n739_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n749_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n750 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n751 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n752 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n749_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n759_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n760 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n761 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n759_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n766_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n767 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n768 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n766_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n773_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n774_o <= w (13 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n775 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n776 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n773_o,
    i => n774_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n781_o <= y (7 downto 4);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n782_o <= y_4 (4);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n783_o <= y_4 (8 downto 5);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n784 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n785 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n782_o,
    i => n783_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n790_o <= y_4 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n791_o <= y (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n792_o <= n790_o & n791_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n793_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n794 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n795 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n793_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n800_o <= x_1 (7 downto 4);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n801_o <= x_1 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n802_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n803_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n804_o <= n802_o & n803_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n805 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n806 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n811_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n812_o <= not n811_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n813_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n814_o <= not n813_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n815_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n816 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n817 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n815_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n822_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n823_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n824 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n825 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n822_o,
    i => n823_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n830_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n831 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n834 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_4 port map (
    i => c_3,
    o => alut2_o);
  n837_o <= n801_o & addsub_n751 & cnotr7_n824;
  n838_o <= cnotr7_n825 & n830_o;
  n839_o <= gen0_cnotr5_n795 & gen0_cnotr5_n794 & n800_o;
  n840_o <= gen0_cnotr3_n776 & gen0_cnotr3_n775 & n781_o;
  n841_o <= gen0_cnotr4_n784 & n792_o;
  n842_o <= n814_o & addsub_n750 & cnotr6_n816 & n812_o & cnotr2_n767 & cnotr1_n760;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_3 is
  port (
    w : in std_logic_vector (12 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (12 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_3;

architecture rtl of cordic_stage_8_3 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n629_o : std_logic_vector (8 downto 0);
  signal add1_n630 : std_logic_vector (8 downto 0);
  signal add1_n631 : std_logic_vector (8 downto 0);
  signal add1_n632 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n639_o : std_logic;
  signal addsub_n640 : std_logic;
  signal addsub_n641 : std_logic_vector (8 downto 0);
  signal addsub_n642 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n649_o : std_logic;
  signal cnotr1_n650 : std_logic;
  signal cnotr1_n651 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n656_o : std_logic;
  signal cnotr2_n657 : std_logic;
  signal cnotr2_n658 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n663_o : std_logic;
  signal n664_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n665 : std_logic;
  signal gen0_cnotr3_n666 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n671_o : std_logic_vector (4 downto 0);
  signal n672_o : std_logic;
  signal n673_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n674 : std_logic;
  signal gen0_cnotr4_n675 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n680_o : std_logic_vector (4 downto 0);
  signal n681_o : std_logic_vector (2 downto 0);
  signal n682_o : std_logic_vector (7 downto 0);
  signal n683_o : std_logic;
  signal gen0_cnotr5_n684 : std_logic;
  signal gen0_cnotr5_n685 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n690_o : std_logic_vector (4 downto 0);
  signal n691_o : std_logic_vector (2 downto 0);
  signal n692_o : std_logic;
  signal n693_o : std_logic_vector (5 downto 0);
  signal n694_o : std_logic_vector (6 downto 0);
  signal add2_n695 : std_logic_vector (6 downto 0);
  signal add2_n696 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n701_o : std_logic;
  signal n702_o : std_logic;
  signal n703_o : std_logic;
  signal n704_o : std_logic;
  signal n705_o : std_logic;
  signal cnotr6_n706 : std_logic;
  signal cnotr6_n707 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n712_o : std_logic;
  signal n713_o : std_logic_vector (5 downto 0);
  signal cnotr7_n714 : std_logic;
  signal cnotr7_n715 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n720_o : std_logic;
  signal alut1_n721 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n724 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n727_o : std_logic_vector (12 downto 0);
  signal n728_o : std_logic_vector (6 downto 0);
  signal n729_o : std_logic_vector (8 downto 0);
  signal n730_o : std_logic_vector (8 downto 0);
  signal n731_o : std_logic_vector (8 downto 0);
  signal n732_o : std_logic_vector (5 downto 0);
begin
  g <= n727_o;
  a_out <= add2_n696;
  c_out <= n728_o;
  x_out <= add1_n632;
  y_out <= addsub_n642;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n630; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n729_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n730_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n651; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n631; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n658; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n731_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n732_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n721; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n707; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n695; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n724; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n675; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n694_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n629_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n630 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n631 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n632 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n629_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n639_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n640 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n641 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n642 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n639_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n649_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n650 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n651 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n649_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n656_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n657 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n658 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n656_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n663_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n664_o <= w (12 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n665 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n666 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n663_o,
    i => n664_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n671_o <= y (7 downto 3);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n672_o <= y_4 (5);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n673_o <= y_4 (8 downto 6);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n674 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n675 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n672_o,
    i => n673_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n680_o <= y_4 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n681_o <= y (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n682_o <= n680_o & n681_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n683_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n684 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n685 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n683_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n690_o <= x_1 (7 downto 3);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n691_o <= x_1 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n692_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n693_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n694_o <= n692_o & n693_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n695 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n696 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n701_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n702_o <= not n701_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n703_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n704_o <= not n703_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n705_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n706 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n707 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n705_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n712_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n713_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n714 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n715 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n712_o,
    i => n713_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n720_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n721 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n724 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_3 port map (
    i => c_3,
    o => alut2_o);
  n727_o <= n691_o & addsub_n641 & cnotr7_n714;
  n728_o <= cnotr7_n715 & n720_o;
  n729_o <= gen0_cnotr5_n685 & gen0_cnotr5_n684 & n690_o;
  n730_o <= gen0_cnotr3_n666 & gen0_cnotr3_n665 & n671_o;
  n731_o <= gen0_cnotr4_n674 & n682_o;
  n732_o <= n704_o & addsub_n640 & cnotr6_n706 & n702_o & cnotr2_n657 & cnotr1_n650;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_2 is
  port (
    w : in std_logic_vector (11 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (11 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_2;

architecture rtl of cordic_stage_8_2 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n519_o : std_logic_vector (8 downto 0);
  signal add1_n520 : std_logic_vector (8 downto 0);
  signal add1_n521 : std_logic_vector (8 downto 0);
  signal add1_n522 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n529_o : std_logic;
  signal addsub_n530 : std_logic;
  signal addsub_n531 : std_logic_vector (8 downto 0);
  signal addsub_n532 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n539_o : std_logic;
  signal cnotr1_n540 : std_logic;
  signal cnotr1_n541 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n546_o : std_logic;
  signal cnotr2_n547 : std_logic;
  signal cnotr2_n548 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n553_o : std_logic;
  signal n554_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n555 : std_logic;
  signal gen0_cnotr3_n556 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n561_o : std_logic_vector (5 downto 0);
  signal n562_o : std_logic;
  signal n563_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n564 : std_logic;
  signal gen0_cnotr4_n565 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n570_o : std_logic_vector (5 downto 0);
  signal n571_o : std_logic_vector (1 downto 0);
  signal n572_o : std_logic_vector (7 downto 0);
  signal n573_o : std_logic;
  signal gen0_cnotr5_n574 : std_logic;
  signal gen0_cnotr5_n575 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n580_o : std_logic_vector (5 downto 0);
  signal n581_o : std_logic_vector (1 downto 0);
  signal n582_o : std_logic;
  signal n583_o : std_logic_vector (5 downto 0);
  signal n584_o : std_logic_vector (6 downto 0);
  signal add2_n585 : std_logic_vector (6 downto 0);
  signal add2_n586 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n591_o : std_logic;
  signal n592_o : std_logic;
  signal n593_o : std_logic;
  signal n594_o : std_logic;
  signal n595_o : std_logic;
  signal cnotr6_n596 : std_logic;
  signal cnotr6_n597 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n602_o : std_logic;
  signal n603_o : std_logic_vector (5 downto 0);
  signal cnotr7_n604 : std_logic;
  signal cnotr7_n605 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n610_o : std_logic;
  signal alut1_n611 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n614 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n617_o : std_logic_vector (11 downto 0);
  signal n618_o : std_logic_vector (6 downto 0);
  signal n619_o : std_logic_vector (8 downto 0);
  signal n620_o : std_logic_vector (8 downto 0);
  signal n621_o : std_logic_vector (8 downto 0);
  signal n622_o : std_logic_vector (5 downto 0);
begin
  g <= n617_o;
  a_out <= add2_n586;
  c_out <= n618_o;
  x_out <= add1_n522;
  y_out <= addsub_n532;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n520; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n619_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n620_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n541; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n521; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n548; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n621_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n622_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n611; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n597; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n585; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n614; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n565; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n584_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n519_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n520 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n521 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n522 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n519_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n529_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n530 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n531 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n532 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n529_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n539_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n540 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n541 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n539_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n546_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n547 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n548 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n546_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n553_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n554_o <= w (11 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n555 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n556 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n553_o,
    i => n554_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n561_o <= y (7 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n562_o <= y_4 (6);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n563_o <= y_4 (8 downto 7);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n564 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n565 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n562_o,
    i => n563_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n570_o <= y_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n571_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n572_o <= n570_o & n571_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n573_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n574 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n575 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n573_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n580_o <= x_1 (7 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n581_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n582_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n583_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n584_o <= n582_o & n583_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n585 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n586 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n591_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n592_o <= not n591_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n593_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n594_o <= not n593_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n595_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n596 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n597 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n595_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n602_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n603_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n604 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n605 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n602_o,
    i => n603_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n610_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n611 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n614 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_2 port map (
    i => c_3,
    o => alut2_o);
  n617_o <= n581_o & addsub_n531 & cnotr7_n604;
  n618_o <= cnotr7_n605 & n610_o;
  n619_o <= gen0_cnotr5_n575 & gen0_cnotr5_n574 & n580_o;
  n620_o <= gen0_cnotr3_n556 & gen0_cnotr3_n555 & n561_o;
  n621_o <= gen0_cnotr4_n564 & n572_o;
  n622_o <= n594_o & addsub_n530 & cnotr6_n596 & n592_o & cnotr2_n547 & cnotr1_n540;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_1 is
  port (
    w : in std_logic_vector (10 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (10 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_1;

architecture rtl of cordic_stage_8_1 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n409_o : std_logic_vector (8 downto 0);
  signal add1_n410 : std_logic_vector (8 downto 0);
  signal add1_n411 : std_logic_vector (8 downto 0);
  signal add1_n412 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n419_o : std_logic;
  signal addsub_n420 : std_logic;
  signal addsub_n421 : std_logic_vector (8 downto 0);
  signal addsub_n422 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n429_o : std_logic;
  signal cnotr1_n430 : std_logic;
  signal cnotr1_n431 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n436_o : std_logic;
  signal cnotr2_n437 : std_logic;
  signal cnotr2_n438 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n443_o : std_logic;
  signal n444_o : std_logic;
  signal gen0_cnotr3_n445 : std_logic;
  signal gen0_cnotr3_n446 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n451_o : std_logic_vector (6 downto 0);
  signal n452_o : std_logic;
  signal n453_o : std_logic;
  signal gen0_cnotr4_n454 : std_logic;
  signal gen0_cnotr4_n455 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n460_o : std_logic_vector (6 downto 0);
  signal n461_o : std_logic;
  signal n462_o : std_logic_vector (7 downto 0);
  signal n463_o : std_logic;
  signal gen0_cnotr5_n464 : std_logic;
  signal gen0_cnotr5_n465 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n470_o : std_logic_vector (6 downto 0);
  signal n471_o : std_logic;
  signal n472_o : std_logic;
  signal n473_o : std_logic_vector (5 downto 0);
  signal n474_o : std_logic_vector (6 downto 0);
  signal add2_n475 : std_logic_vector (6 downto 0);
  signal add2_n476 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n481_o : std_logic;
  signal n482_o : std_logic;
  signal n483_o : std_logic;
  signal n484_o : std_logic;
  signal n485_o : std_logic;
  signal cnotr6_n486 : std_logic;
  signal cnotr6_n487 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n492_o : std_logic;
  signal n493_o : std_logic_vector (5 downto 0);
  signal cnotr7_n494 : std_logic;
  signal cnotr7_n495 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n500_o : std_logic;
  signal alut1_n501 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n504 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n507_o : std_logic_vector (10 downto 0);
  signal n508_o : std_logic_vector (6 downto 0);
  signal n509_o : std_logic_vector (8 downto 0);
  signal n510_o : std_logic_vector (8 downto 0);
  signal n511_o : std_logic_vector (8 downto 0);
  signal n512_o : std_logic_vector (5 downto 0);
begin
  g <= n507_o;
  a_out <= add2_n476;
  c_out <= n508_o;
  x_out <= add1_n412;
  y_out <= addsub_n422;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n410; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n509_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n510_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n431; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n411; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n438; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n511_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n512_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n501; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n487; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n475; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n504; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n455; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n474_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n409_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n410 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n411 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n412 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n409_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n419_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n420 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n421 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n422 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n419_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n429_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n430 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n431 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n429_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n436_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n437 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n438 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n436_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n443_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n444_o <= w (10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n445 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n446 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n443_o,
    i => n444_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n451_o <= y (7 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n452_o <= y_4 (7);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n453_o <= y_4 (8);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n454 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n455 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n452_o,
    i => n453_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n460_o <= y_4 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n461_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n462_o <= n460_o & n461_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n463_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n464 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n465 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n463_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n470_o <= x_1 (7 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n471_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n472_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n473_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n474_o <= n472_o & n473_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n475 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n476 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n481_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n482_o <= not n481_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n483_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n484_o <= not n483_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n485_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n486 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n487 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n485_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n492_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n493_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n494 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n495 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n492_o,
    i => n493_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n500_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n501 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n504 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_1 port map (
    i => c_3,
    o => alut2_o);
  n507_o <= n471_o & addsub_n421 & cnotr7_n494;
  n508_o <= cnotr7_n495 & n500_o;
  n509_o <= gen0_cnotr5_n465 & gen0_cnotr5_n464 & n470_o;
  n510_o <= gen0_cnotr3_n446 & gen0_cnotr3_n445 & n451_o;
  n511_o <= gen0_cnotr4_n454 & n462_o;
  n512_o <= n484_o & addsub_n420 & cnotr6_n486 & n482_o & cnotr2_n437 & cnotr1_n430;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_0 is
  port (
    w : in std_logic_vector (9 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_0;

architecture rtl of cordic_stage_8_0 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n330_o : std_logic_vector (8 downto 0);
  signal add1_n331 : std_logic_vector (8 downto 0);
  signal add1_n332 : std_logic_vector (8 downto 0);
  signal add1_n333 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n340_o : std_logic;
  signal addsub_n341 : std_logic;
  signal addsub_n342 : std_logic_vector (8 downto 0);
  signal addsub_n343 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n350_o : std_logic;
  signal cnotr1_n351 : std_logic;
  signal cnotr1_n352 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n357_o : std_logic;
  signal cnotr2_n358 : std_logic;
  signal cnotr2_n359 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n364_o : std_logic;
  signal n365_o : std_logic_vector (5 downto 0);
  signal n366_o : std_logic_vector (6 downto 0);
  signal add2_n367 : std_logic_vector (6 downto 0);
  signal add2_n368 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n373_o : std_logic;
  signal n374_o : std_logic;
  signal n375_o : std_logic;
  signal n376_o : std_logic;
  signal n377_o : std_logic;
  signal cnotr6_n378 : std_logic;
  signal cnotr6_n379 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n384_o : std_logic;
  signal n385_o : std_logic_vector (5 downto 0);
  signal cnotr7_n386 : std_logic;
  signal cnotr7_n387 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n392_o : std_logic;
  signal alut1_n393 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n396 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n399_o : std_logic_vector (9 downto 0);
  signal n400_o : std_logic_vector (6 downto 0);
  signal n401_o : std_logic_vector (5 downto 0);
begin
  g <= n399_o;
  a_out <= add2_n368;
  c_out <= n400_o;
  x_out <= add1_n333;
  y_out <= addsub_n343;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n331; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n352; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n332; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n359; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n401_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n393; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n379; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n367; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n396; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n366_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n330_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n331 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n332 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n333 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n330_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n340_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n341 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n342 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n343 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n340_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n350_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n351 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n352 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n350_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n357_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n358 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n359 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n357_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n364_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n365_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n366_o <= n364_o & n365_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n367 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n368 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n373_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n374_o <= not n373_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n375_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n376_o <= not n375_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n377_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n378 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n379 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n377_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n384_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n385_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n386 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n387 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n384_o,
    i => n385_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n392_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n393 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n396 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_0 port map (
    i => c_3,
    o => alut2_o);
  n399_o <= addsub_n342 & cnotr7_n386;
  n400_o <= cnotr7_n387 & n392_o;
  n401_o <= n376_o & addsub_n341 & cnotr6_n378 & n374_o & cnotr2_n358 & cnotr1_n351;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n320_o : std_logic;
  signal n321_o : std_logic;
  signal n322_o : std_logic;
  signal n323_o : std_logic;
  signal n324_o : std_logic_vector (1 downto 0);
begin
  o <= n324_o;
  -- vhdl_source/cnot.vhdl:24:17
  n320_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n321_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n322_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n323_o <= n321_o xor n322_o;
  n324_o <= n320_o & n323_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n244_o : std_logic;
  signal n245_o : std_logic;
  signal n246_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n247 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n250_o : std_logic;
  signal n251_o : std_logic;
  signal n252_o : std_logic;
  signal n253_o : std_logic;
  signal n254_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n255 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n258_o : std_logic;
  signal n259_o : std_logic;
  signal n260_o : std_logic;
  signal n261_o : std_logic;
  signal n262_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n263 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n266_o : std_logic;
  signal n267_o : std_logic;
  signal n268_o : std_logic;
  signal n269_o : std_logic;
  signal n270_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n271 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n274_o : std_logic;
  signal n275_o : std_logic;
  signal n276_o : std_logic;
  signal n277_o : std_logic;
  signal n278_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n279 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n282_o : std_logic;
  signal n283_o : std_logic;
  signal n284_o : std_logic;
  signal n285_o : std_logic;
  signal n286_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n287 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n290_o : std_logic;
  signal n291_o : std_logic;
  signal n292_o : std_logic;
  signal n293_o : std_logic;
  signal n294_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n295 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n298_o : std_logic;
  signal n299_o : std_logic;
  signal n300_o : std_logic;
  signal n301_o : std_logic;
  signal n302_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n303 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n306_o : std_logic;
  signal n307_o : std_logic;
  signal n308_o : std_logic;
  signal n309_o : std_logic;
  signal n310_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n311 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n314_o : std_logic;
  signal n315_o : std_logic;
  signal n316_o : std_logic;
  signal n317_o : std_logic_vector (8 downto 0);
  signal n318_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n316_o;
  o <= n317_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n318_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n244_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n245_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n246_o <= n244_o & n245_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n247 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n246_o,
    o => gen1_n0_cnot0_o);
  n250_o <= gen1_n0_cnot0_n247 (1);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n251_o <= gen1_n0_cnot0_n247 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n252_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n253_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n254_o <= n252_o & n253_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n255 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n254_o,
    o => gen1_n1_cnot0_o);
  n258_o <= gen1_n1_cnot0_n255 (1);
  n259_o <= gen1_n1_cnot0_n255 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n260_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n261_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n262_o <= n260_o & n261_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n263 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n262_o,
    o => gen1_n2_cnot0_o);
  n266_o <= gen1_n2_cnot0_n263 (1);
  n267_o <= gen1_n2_cnot0_n263 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n268_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n269_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n270_o <= n268_o & n269_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n271 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n270_o,
    o => gen1_n3_cnot0_o);
  n274_o <= gen1_n3_cnot0_n271 (1);
  n275_o <= gen1_n3_cnot0_n271 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n276_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n277_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n278_o <= n276_o & n277_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n279 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n278_o,
    o => gen1_n4_cnot0_o);
  n282_o <= gen1_n4_cnot0_n279 (1);
  n283_o <= gen1_n4_cnot0_n279 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n284_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n285_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n286_o <= n284_o & n285_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n287 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n286_o,
    o => gen1_n5_cnot0_o);
  n290_o <= gen1_n5_cnot0_n287 (1);
  n291_o <= gen1_n5_cnot0_n287 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n292_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n293_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n294_o <= n292_o & n293_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n295 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n294_o,
    o => gen1_n6_cnot0_o);
  n298_o <= gen1_n6_cnot0_n295 (1);
  n299_o <= gen1_n6_cnot0_n295 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n300_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n301_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n302_o <= n300_o & n301_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n303 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n302_o,
    o => gen1_n7_cnot0_o);
  n306_o <= gen1_n7_cnot0_n303 (1);
  n307_o <= gen1_n7_cnot0_n303 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n308_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n309_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n310_o <= n308_o & n309_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n311 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n310_o,
    o => gen1_n8_cnot0_o);
  n314_o <= gen1_n8_cnot0_n311 (1);
  n315_o <= gen1_n8_cnot0_n311 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n316_o <= ctrl_prop (9);
  n317_o <= n315_o & n307_o & n299_o & n291_o & n283_o & n275_o & n267_o & n259_o & n251_o;
  n318_o <= n314_o & n306_o & n298_o & n290_o & n282_o & n274_o & n266_o & n258_o & n250_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n191_o : std_logic;
  signal n192_o : std_logic;
  signal n193_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n194 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n197_o : std_logic;
  signal n198_o : std_logic;
  signal n199_o : std_logic;
  signal n200_o : std_logic;
  signal n201_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n202 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n205_o : std_logic;
  signal n206_o : std_logic;
  signal n207_o : std_logic;
  signal n208_o : std_logic;
  signal n209_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n210 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n213_o : std_logic;
  signal n214_o : std_logic;
  signal n215_o : std_logic;
  signal n216_o : std_logic;
  signal n217_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n218 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n221_o : std_logic;
  signal n222_o : std_logic;
  signal n223_o : std_logic;
  signal n224_o : std_logic;
  signal n225_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n226 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n229_o : std_logic;
  signal n230_o : std_logic;
  signal n231_o : std_logic;
  signal n232_o : std_logic;
  signal n233_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n234 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n237_o : std_logic;
  signal n238_o : std_logic;
  signal n239_o : std_logic;
  signal n240_o : std_logic_vector (5 downto 0);
  signal n241_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n239_o;
  o <= n240_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n241_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n191_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n192_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n193_o <= n191_o & n192_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n194 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n193_o,
    o => gen1_n0_cnot0_o);
  n197_o <= gen1_n0_cnot0_n194 (1);
  n198_o <= gen1_n0_cnot0_n194 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n199_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n200_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n201_o <= n199_o & n200_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n202 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n201_o,
    o => gen1_n1_cnot0_o);
  n205_o <= gen1_n1_cnot0_n202 (1);
  n206_o <= gen1_n1_cnot0_n202 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n207_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n208_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n209_o <= n207_o & n208_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n210 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n209_o,
    o => gen1_n2_cnot0_o);
  n213_o <= gen1_n2_cnot0_n210 (1);
  n214_o <= gen1_n2_cnot0_n210 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n215_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n216_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n217_o <= n215_o & n216_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n218 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n217_o,
    o => gen1_n3_cnot0_o);
  n221_o <= gen1_n3_cnot0_n218 (1);
  n222_o <= gen1_n3_cnot0_n218 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n223_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n224_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n225_o <= n223_o & n224_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n226 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n225_o,
    o => gen1_n4_cnot0_o);
  n229_o <= gen1_n4_cnot0_n226 (1);
  n230_o <= gen1_n4_cnot0_n226 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n231_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n232_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n233_o <= n231_o & n232_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n234 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n233_o,
    o => gen1_n5_cnot0_o);
  n237_o <= gen1_n5_cnot0_n234 (1);
  n238_o <= gen1_n5_cnot0_n234 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n239_o <= ctrl_prop (6);
  n240_o <= n238_o & n230_o & n222_o & n214_o & n206_o & n198_o;
  n241_o <= n237_o & n229_o & n221_o & n213_o & n205_o & n197_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_8_6 is
  port (
    i : in std_logic_vector (7 downto 0);
    o : out std_logic_vector (7 downto 0));
end entity init_lookup_8_6;

architecture rtl of init_lookup_8_6 is
  signal n175_o : std_logic;
  signal n176_o : std_logic;
  signal n177_o : std_logic;
  signal n178_o : std_logic;
  signal n179_o : std_logic;
  signal n180_o : std_logic;
  signal n181_o : std_logic;
  signal n182_o : std_logic;
  signal n183_o : std_logic;
  signal n184_o : std_logic;
  signal n185_o : std_logic;
  signal n186_o : std_logic;
  signal n187_o : std_logic;
  signal n188_o : std_logic_vector (7 downto 0);
begin
  o <= n188_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n175_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:51:44
  n176_o <= not n175_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n177_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:53:45
  n178_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:51:49
  n179_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:51:44
  n180_o <= not n179_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n181_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:51:44
  n182_o <= not n181_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n183_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:51:49
  n184_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:51:44
  n185_o <= not n184_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n186_o <= i (0);
  -- vhdl_source/init_lookup.vhdl:51:44
  n187_o <= not n186_o;
  n188_o <= n176_o & n177_o & n178_o & n180_o & n182_o & n183_o & n185_o & n187_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (75 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (6 downto 0);
  signal wrap_X: std_logic_vector (8 downto 0);
  signal wrap_Y: std_logic_vector (8 downto 0);
  signal wrap_G: std_logic_vector (75 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (6 downto 0);
  signal wrap_X_OUT: std_logic_vector (8 downto 0);
  signal wrap_Y_OUT: std_logic_vector (8 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (48 downto 0);
  signal as : std_logic_vector (48 downto 0);
  signal a_map : std_logic_vector (6 downto 0);
  signal xs : std_logic_vector (62 downto 0);
  signal ys : std_logic_vector (62 downto 0);
  signal n5_o : std_logic_vector (7 downto 0);
  signal init_n6 : std_logic_vector (7 downto 0);
  signal init_o : std_logic_vector (7 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (5 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (5 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (5 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (8 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (8 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (8 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (8 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (8 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (8 downto 0);
  signal n41_o : std_logic_vector (6 downto 0);
  signal n42_o : std_logic_vector (9 downto 0);
  signal n43_o : std_logic_vector (6 downto 0);
  signal n44_o : std_logic_vector (6 downto 0);
  signal n45_o : std_logic_vector (8 downto 0);
  signal n46_o : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (8 downto 0);
  signal n62_o : std_logic_vector (10 downto 0);
  signal n63_o : std_logic_vector (6 downto 0);
  signal n64_o : std_logic_vector (6 downto 0);
  signal n65_o : std_logic_vector (8 downto 0);
  signal n66_o : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (10 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (10 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (8 downto 0);
  signal n82_o : std_logic_vector (11 downto 0);
  signal n83_o : std_logic_vector (6 downto 0);
  signal n84_o : std_logic_vector (6 downto 0);
  signal n85_o : std_logic_vector (8 downto 0);
  signal n86_o : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (11 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (11 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (8 downto 0);
  signal n102_o : std_logic_vector (12 downto 0);
  signal n103_o : std_logic_vector (6 downto 0);
  signal n104_o : std_logic_vector (6 downto 0);
  signal n105_o : std_logic_vector (8 downto 0);
  signal n106_o : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n107 : std_logic_vector (12 downto 0);
  signal gen1_n3_stagex_n108 : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_n109 : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_n110 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n111 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (12 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (8 downto 0);
  signal n122_o : std_logic_vector (13 downto 0);
  signal n123_o : std_logic_vector (6 downto 0);
  signal n124_o : std_logic_vector (6 downto 0);
  signal n125_o : std_logic_vector (8 downto 0);
  signal n126_o : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n127 : std_logic_vector (13 downto 0);
  signal gen1_n4_stagex_n128 : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_n129 : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_n130 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n131 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (13 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (8 downto 0);
  signal n142_o : std_logic_vector (14 downto 0);
  signal n143_o : std_logic_vector (6 downto 0);
  signal n144_o : std_logic_vector (6 downto 0);
  signal n145_o : std_logic_vector (8 downto 0);
  signal n146_o : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n147 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n148 : std_logic_vector (6 downto 0);
  signal gen1_n5_stagex_n149 : std_logic_vector (6 downto 0);
  signal gen1_n5_stagex_n150 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n151 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (8 downto 0);
  signal n163_o : std_logic_vector (75 downto 0);
  signal n165_o : std_logic_vector (8 downto 0);
  constant n166_o : std_logic_vector (6 downto 0) := "ZZZZZZZ";
  signal n168_o : std_logic_vector (3 downto 0);
  signal n169_o : std_logic_vector (48 downto 0);
  signal n170_o : std_logic_vector (48 downto 0);
  signal n171_o : std_logic_vector (6 downto 0);
  signal n172_o : std_logic_vector (62 downto 0);
  signal n173_o : std_logic_vector (62 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n163_o;
  wrap_A_OUT <= n165_o;
  wrap_C_OUT <= n166_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n168_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n169_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n170_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n171_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n172_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n173_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (7 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_8_6 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (8);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (6);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (5 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_6 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (8);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (7);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (62 downto 54);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_9 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (62 downto 54);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_9 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (10 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (6 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (6 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (8 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (8 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_8_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (21 downto 11);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (13 downto 7);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (13 downto 7);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (17 downto 9);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (17 downto 9);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_8_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (33 downto 22);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (20 downto 14);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (20 downto 14);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (26 downto 18);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (26 downto 18);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_8_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n102_o <= wrap_W (46 downto 34);
  -- vhdl_source/cordic.vhdl:122:79
  n103_o <= as (27 downto 21);
  -- vhdl_source/cordic.vhdl:122:91
  n104_o <= cs (27 downto 21);
  -- vhdl_source/cordic.vhdl:123:79
  n105_o <= xs (35 downto 27);
  -- vhdl_source/cordic.vhdl:123:91
  n106_o <= ys (35 downto 27);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n3_stagex_n107 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n3_stagex_n108 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n3_stagex_n109 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n3_stagex_n110 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n3_stagex_n111 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n3_stagex : entity work.cordic_stage_8_3 port map (
    w => n102_o,
    a => n103_o,
    c => n104_o,
    x => n105_o,
    y => n106_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n122_o <= wrap_W (60 downto 47);
  -- vhdl_source/cordic.vhdl:122:79
  n123_o <= as (34 downto 28);
  -- vhdl_source/cordic.vhdl:122:91
  n124_o <= cs (34 downto 28);
  -- vhdl_source/cordic.vhdl:123:79
  n125_o <= xs (44 downto 36);
  -- vhdl_source/cordic.vhdl:123:91
  n126_o <= ys (44 downto 36);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n4_stagex_n127 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n4_stagex_n128 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n4_stagex_n129 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n4_stagex_n130 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n4_stagex_n131 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n4_stagex : entity work.cordic_stage_8_4 port map (
    w => n122_o,
    a => n123_o,
    c => n124_o,
    x => n125_o,
    y => n126_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n142_o <= wrap_W (75 downto 61);
  -- vhdl_source/cordic.vhdl:122:79
  n143_o <= as (41 downto 35);
  -- vhdl_source/cordic.vhdl:122:91
  n144_o <= cs (41 downto 35);
  -- vhdl_source/cordic.vhdl:123:79
  n145_o <= xs (53 downto 45);
  -- vhdl_source/cordic.vhdl:123:91
  n146_o <= ys (53 downto 45);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n5_stagex_n147 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n5_stagex_n148 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n5_stagex_n149 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n5_stagex_n150 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n5_stagex_n151 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n5_stagex : entity work.cordic_stage_8_5 port map (
    w => n142_o,
    a => n143_o,
    c => n144_o,
    x => n145_o,
    y => n146_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  n163_o <= gen1_n5_stagex_n147 & gen1_n4_stagex_n127 & gen1_n3_stagex_n107 & gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n165_o <= n31_o & cnotrx_n35 & "ZZZZZZZ";
  n168_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n169_o <= gen1_n5_stagex_n149 & gen1_n4_stagex_n129 & gen1_n3_stagex_n109 & gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n170_o <= gen1_n5_stagex_n148 & gen1_n4_stagex_n128 & gen1_n3_stagex_n108 & gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n171_o <= n18_o & cnotr1_n13;
  n172_o <= gen1_n5_stagex_n150 & gen1_n4_stagex_n130 & gen1_n3_stagex_n110 & gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n173_o <= gen1_n5_stagex_n151 & gen1_n4_stagex_n131 & gen1_n3_stagex_n111 & gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
