
zad4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d8c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000474  08009f20  08009f20  0000af20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a394  0800a394  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a394  0800a394  0000b394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a39c  0800a39c  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a39c  0800a39c  0000b39c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a3a0  0800a3a0  0000b3a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a3a4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000268  200001d4  0800a578  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000043c  0800a578  0000c43c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dc52  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002295  00000000  00000000  00019e56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c40  00000000  00000000  0001c0f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000951  00000000  00000000  0001cd30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027521  00000000  00000000  0001d681  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f5d1  00000000  00000000  00044ba2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ebded  00000000  00000000  00054173  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  0013ff60  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004688  00000000  00000000  0013ffe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  00144670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009f04 	.word	0x08009f04

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08009f04 	.word	0x08009f04

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_frsub>:
 8000c88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c8c:	e002      	b.n	8000c94 <__addsf3>
 8000c8e:	bf00      	nop

08000c90 <__aeabi_fsub>:
 8000c90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c94 <__addsf3>:
 8000c94:	0042      	lsls	r2, r0, #1
 8000c96:	bf1f      	itttt	ne
 8000c98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c9c:	ea92 0f03 	teqne	r2, r3
 8000ca0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ca4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca8:	d06a      	beq.n	8000d80 <__addsf3+0xec>
 8000caa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cb2:	bfc1      	itttt	gt
 8000cb4:	18d2      	addgt	r2, r2, r3
 8000cb6:	4041      	eorgt	r1, r0
 8000cb8:	4048      	eorgt	r0, r1
 8000cba:	4041      	eorgt	r1, r0
 8000cbc:	bfb8      	it	lt
 8000cbe:	425b      	neglt	r3, r3
 8000cc0:	2b19      	cmp	r3, #25
 8000cc2:	bf88      	it	hi
 8000cc4:	4770      	bxhi	lr
 8000cc6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000cca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cce:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000cd2:	bf18      	it	ne
 8000cd4:	4240      	negne	r0, r0
 8000cd6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000cda:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000cde:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ce2:	bf18      	it	ne
 8000ce4:	4249      	negne	r1, r1
 8000ce6:	ea92 0f03 	teq	r2, r3
 8000cea:	d03f      	beq.n	8000d6c <__addsf3+0xd8>
 8000cec:	f1a2 0201 	sub.w	r2, r2, #1
 8000cf0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cf4:	eb10 000c 	adds.w	r0, r0, ip
 8000cf8:	f1c3 0320 	rsb	r3, r3, #32
 8000cfc:	fa01 f103 	lsl.w	r1, r1, r3
 8000d00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d04:	d502      	bpl.n	8000d0c <__addsf3+0x78>
 8000d06:	4249      	negs	r1, r1
 8000d08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d10:	d313      	bcc.n	8000d3a <__addsf3+0xa6>
 8000d12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d16:	d306      	bcc.n	8000d26 <__addsf3+0x92>
 8000d18:	0840      	lsrs	r0, r0, #1
 8000d1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d1e:	f102 0201 	add.w	r2, r2, #1
 8000d22:	2afe      	cmp	r2, #254	@ 0xfe
 8000d24:	d251      	bcs.n	8000dca <__addsf3+0x136>
 8000d26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d2e:	bf08      	it	eq
 8000d30:	f020 0001 	biceq.w	r0, r0, #1
 8000d34:	ea40 0003 	orr.w	r0, r0, r3
 8000d38:	4770      	bx	lr
 8000d3a:	0049      	lsls	r1, r1, #1
 8000d3c:	eb40 0000 	adc.w	r0, r0, r0
 8000d40:	3a01      	subs	r2, #1
 8000d42:	bf28      	it	cs
 8000d44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d48:	d2ed      	bcs.n	8000d26 <__addsf3+0x92>
 8000d4a:	fab0 fc80 	clz	ip, r0
 8000d4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d52:	ebb2 020c 	subs.w	r2, r2, ip
 8000d56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d5a:	bfaa      	itet	ge
 8000d5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d60:	4252      	neglt	r2, r2
 8000d62:	4318      	orrge	r0, r3
 8000d64:	bfbc      	itt	lt
 8000d66:	40d0      	lsrlt	r0, r2
 8000d68:	4318      	orrlt	r0, r3
 8000d6a:	4770      	bx	lr
 8000d6c:	f092 0f00 	teq	r2, #0
 8000d70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d74:	bf06      	itte	eq
 8000d76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d7a:	3201      	addeq	r2, #1
 8000d7c:	3b01      	subne	r3, #1
 8000d7e:	e7b5      	b.n	8000cec <__addsf3+0x58>
 8000d80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d88:	bf18      	it	ne
 8000d8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d8e:	d021      	beq.n	8000dd4 <__addsf3+0x140>
 8000d90:	ea92 0f03 	teq	r2, r3
 8000d94:	d004      	beq.n	8000da0 <__addsf3+0x10c>
 8000d96:	f092 0f00 	teq	r2, #0
 8000d9a:	bf08      	it	eq
 8000d9c:	4608      	moveq	r0, r1
 8000d9e:	4770      	bx	lr
 8000da0:	ea90 0f01 	teq	r0, r1
 8000da4:	bf1c      	itt	ne
 8000da6:	2000      	movne	r0, #0
 8000da8:	4770      	bxne	lr
 8000daa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dae:	d104      	bne.n	8000dba <__addsf3+0x126>
 8000db0:	0040      	lsls	r0, r0, #1
 8000db2:	bf28      	it	cs
 8000db4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000db8:	4770      	bx	lr
 8000dba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000dbe:	bf3c      	itt	cc
 8000dc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000dc4:	4770      	bxcc	lr
 8000dc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000dca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000dce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd2:	4770      	bx	lr
 8000dd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000dd8:	bf16      	itet	ne
 8000dda:	4608      	movne	r0, r1
 8000ddc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000de0:	4601      	movne	r1, r0
 8000de2:	0242      	lsls	r2, r0, #9
 8000de4:	bf06      	itte	eq
 8000de6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000dea:	ea90 0f01 	teqeq	r0, r1
 8000dee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000df2:	4770      	bx	lr

08000df4 <__aeabi_ui2f>:
 8000df4:	f04f 0300 	mov.w	r3, #0
 8000df8:	e004      	b.n	8000e04 <__aeabi_i2f+0x8>
 8000dfa:	bf00      	nop

08000dfc <__aeabi_i2f>:
 8000dfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e00:	bf48      	it	mi
 8000e02:	4240      	negmi	r0, r0
 8000e04:	ea5f 0c00 	movs.w	ip, r0
 8000e08:	bf08      	it	eq
 8000e0a:	4770      	bxeq	lr
 8000e0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e10:	4601      	mov	r1, r0
 8000e12:	f04f 0000 	mov.w	r0, #0
 8000e16:	e01c      	b.n	8000e52 <__aeabi_l2f+0x2a>

08000e18 <__aeabi_ul2f>:
 8000e18:	ea50 0201 	orrs.w	r2, r0, r1
 8000e1c:	bf08      	it	eq
 8000e1e:	4770      	bxeq	lr
 8000e20:	f04f 0300 	mov.w	r3, #0
 8000e24:	e00a      	b.n	8000e3c <__aeabi_l2f+0x14>
 8000e26:	bf00      	nop

08000e28 <__aeabi_l2f>:
 8000e28:	ea50 0201 	orrs.w	r2, r0, r1
 8000e2c:	bf08      	it	eq
 8000e2e:	4770      	bxeq	lr
 8000e30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e34:	d502      	bpl.n	8000e3c <__aeabi_l2f+0x14>
 8000e36:	4240      	negs	r0, r0
 8000e38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e3c:	ea5f 0c01 	movs.w	ip, r1
 8000e40:	bf02      	ittt	eq
 8000e42:	4684      	moveq	ip, r0
 8000e44:	4601      	moveq	r1, r0
 8000e46:	2000      	moveq	r0, #0
 8000e48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e4c:	bf08      	it	eq
 8000e4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e56:	fabc f28c 	clz	r2, ip
 8000e5a:	3a08      	subs	r2, #8
 8000e5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e60:	db10      	blt.n	8000e84 <__aeabi_l2f+0x5c>
 8000e62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e66:	4463      	add	r3, ip
 8000e68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e6c:	f1c2 0220 	rsb	r2, r2, #32
 8000e70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e74:	fa20 f202 	lsr.w	r2, r0, r2
 8000e78:	eb43 0002 	adc.w	r0, r3, r2
 8000e7c:	bf08      	it	eq
 8000e7e:	f020 0001 	biceq.w	r0, r0, #1
 8000e82:	4770      	bx	lr
 8000e84:	f102 0220 	add.w	r2, r2, #32
 8000e88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e8c:	f1c2 0220 	rsb	r2, r2, #32
 8000e90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e94:	fa21 f202 	lsr.w	r2, r1, r2
 8000e98:	eb43 0002 	adc.w	r0, r3, r2
 8000e9c:	bf08      	it	eq
 8000e9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ea2:	4770      	bx	lr

08000ea4 <__aeabi_ldivmod>:
 8000ea4:	b97b      	cbnz	r3, 8000ec6 <__aeabi_ldivmod+0x22>
 8000ea6:	b972      	cbnz	r2, 8000ec6 <__aeabi_ldivmod+0x22>
 8000ea8:	2900      	cmp	r1, #0
 8000eaa:	bfbe      	ittt	lt
 8000eac:	2000      	movlt	r0, #0
 8000eae:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000eb2:	e006      	blt.n	8000ec2 <__aeabi_ldivmod+0x1e>
 8000eb4:	bf08      	it	eq
 8000eb6:	2800      	cmpeq	r0, #0
 8000eb8:	bf1c      	itt	ne
 8000eba:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000ebe:	f04f 30ff 	movne.w	r0, #4294967295
 8000ec2:	f000 ba09 	b.w	80012d8 <__aeabi_idiv0>
 8000ec6:	f1ad 0c08 	sub.w	ip, sp, #8
 8000eca:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ece:	2900      	cmp	r1, #0
 8000ed0:	db09      	blt.n	8000ee6 <__aeabi_ldivmod+0x42>
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	db1a      	blt.n	8000f0c <__aeabi_ldivmod+0x68>
 8000ed6:	f000 f883 	bl	8000fe0 <__udivmoddi4>
 8000eda:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ede:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ee2:	b004      	add	sp, #16
 8000ee4:	4770      	bx	lr
 8000ee6:	4240      	negs	r0, r0
 8000ee8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	db1b      	blt.n	8000f28 <__aeabi_ldivmod+0x84>
 8000ef0:	f000 f876 	bl	8000fe0 <__udivmoddi4>
 8000ef4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ef8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000efc:	b004      	add	sp, #16
 8000efe:	4240      	negs	r0, r0
 8000f00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f04:	4252      	negs	r2, r2
 8000f06:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f0a:	4770      	bx	lr
 8000f0c:	4252      	negs	r2, r2
 8000f0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f12:	f000 f865 	bl	8000fe0 <__udivmoddi4>
 8000f16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f1e:	b004      	add	sp, #16
 8000f20:	4240      	negs	r0, r0
 8000f22:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f26:	4770      	bx	lr
 8000f28:	4252      	negs	r2, r2
 8000f2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f2e:	f000 f857 	bl	8000fe0 <__udivmoddi4>
 8000f32:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f3a:	b004      	add	sp, #16
 8000f3c:	4252      	negs	r2, r2
 8000f3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f42:	4770      	bx	lr

08000f44 <__aeabi_uldivmod>:
 8000f44:	b953      	cbnz	r3, 8000f5c <__aeabi_uldivmod+0x18>
 8000f46:	b94a      	cbnz	r2, 8000f5c <__aeabi_uldivmod+0x18>
 8000f48:	2900      	cmp	r1, #0
 8000f4a:	bf08      	it	eq
 8000f4c:	2800      	cmpeq	r0, #0
 8000f4e:	bf1c      	itt	ne
 8000f50:	f04f 31ff 	movne.w	r1, #4294967295
 8000f54:	f04f 30ff 	movne.w	r0, #4294967295
 8000f58:	f000 b9be 	b.w	80012d8 <__aeabi_idiv0>
 8000f5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f64:	f000 f83c 	bl	8000fe0 <__udivmoddi4>
 8000f68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f70:	b004      	add	sp, #16
 8000f72:	4770      	bx	lr

08000f74 <__aeabi_d2lz>:
 8000f74:	b538      	push	{r3, r4, r5, lr}
 8000f76:	2200      	movs	r2, #0
 8000f78:	2300      	movs	r3, #0
 8000f7a:	4604      	mov	r4, r0
 8000f7c:	460d      	mov	r5, r1
 8000f7e:	f7ff fdad 	bl	8000adc <__aeabi_dcmplt>
 8000f82:	b928      	cbnz	r0, 8000f90 <__aeabi_d2lz+0x1c>
 8000f84:	4620      	mov	r0, r4
 8000f86:	4629      	mov	r1, r5
 8000f88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f8c:	f000 b80a 	b.w	8000fa4 <__aeabi_d2ulz>
 8000f90:	4620      	mov	r0, r4
 8000f92:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000f96:	f000 f805 	bl	8000fa4 <__aeabi_d2ulz>
 8000f9a:	4240      	negs	r0, r0
 8000f9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fa0:	bd38      	pop	{r3, r4, r5, pc}
 8000fa2:	bf00      	nop

08000fa4 <__aeabi_d2ulz>:
 8000fa4:	b5d0      	push	{r4, r6, r7, lr}
 8000fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd8 <__aeabi_d2ulz+0x34>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	4606      	mov	r6, r0
 8000fac:	460f      	mov	r7, r1
 8000fae:	f7ff fb23 	bl	80005f8 <__aeabi_dmul>
 8000fb2:	f7ff fdf9 	bl	8000ba8 <__aeabi_d2uiz>
 8000fb6:	4604      	mov	r4, r0
 8000fb8:	f7ff faa4 	bl	8000504 <__aeabi_ui2d>
 8000fbc:	4b07      	ldr	r3, [pc, #28]	@ (8000fdc <__aeabi_d2ulz+0x38>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	f7ff fb1a 	bl	80005f8 <__aeabi_dmul>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	4630      	mov	r0, r6
 8000fca:	4639      	mov	r1, r7
 8000fcc:	f7ff f95c 	bl	8000288 <__aeabi_dsub>
 8000fd0:	f7ff fdea 	bl	8000ba8 <__aeabi_d2uiz>
 8000fd4:	4621      	mov	r1, r4
 8000fd6:	bdd0      	pop	{r4, r6, r7, pc}
 8000fd8:	3df00000 	.word	0x3df00000
 8000fdc:	41f00000 	.word	0x41f00000

08000fe0 <__udivmoddi4>:
 8000fe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fe4:	9d08      	ldr	r5, [sp, #32]
 8000fe6:	468e      	mov	lr, r1
 8000fe8:	4604      	mov	r4, r0
 8000fea:	4688      	mov	r8, r1
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d14a      	bne.n	8001086 <__udivmoddi4+0xa6>
 8000ff0:	428a      	cmp	r2, r1
 8000ff2:	4617      	mov	r7, r2
 8000ff4:	d962      	bls.n	80010bc <__udivmoddi4+0xdc>
 8000ff6:	fab2 f682 	clz	r6, r2
 8000ffa:	b14e      	cbz	r6, 8001010 <__udivmoddi4+0x30>
 8000ffc:	f1c6 0320 	rsb	r3, r6, #32
 8001000:	fa01 f806 	lsl.w	r8, r1, r6
 8001004:	fa20 f303 	lsr.w	r3, r0, r3
 8001008:	40b7      	lsls	r7, r6
 800100a:	ea43 0808 	orr.w	r8, r3, r8
 800100e:	40b4      	lsls	r4, r6
 8001010:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001014:	fa1f fc87 	uxth.w	ip, r7
 8001018:	fbb8 f1fe 	udiv	r1, r8, lr
 800101c:	0c23      	lsrs	r3, r4, #16
 800101e:	fb0e 8811 	mls	r8, lr, r1, r8
 8001022:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001026:	fb01 f20c 	mul.w	r2, r1, ip
 800102a:	429a      	cmp	r2, r3
 800102c:	d909      	bls.n	8001042 <__udivmoddi4+0x62>
 800102e:	18fb      	adds	r3, r7, r3
 8001030:	f101 30ff 	add.w	r0, r1, #4294967295
 8001034:	f080 80ea 	bcs.w	800120c <__udivmoddi4+0x22c>
 8001038:	429a      	cmp	r2, r3
 800103a:	f240 80e7 	bls.w	800120c <__udivmoddi4+0x22c>
 800103e:	3902      	subs	r1, #2
 8001040:	443b      	add	r3, r7
 8001042:	1a9a      	subs	r2, r3, r2
 8001044:	b2a3      	uxth	r3, r4
 8001046:	fbb2 f0fe 	udiv	r0, r2, lr
 800104a:	fb0e 2210 	mls	r2, lr, r0, r2
 800104e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001052:	fb00 fc0c 	mul.w	ip, r0, ip
 8001056:	459c      	cmp	ip, r3
 8001058:	d909      	bls.n	800106e <__udivmoddi4+0x8e>
 800105a:	18fb      	adds	r3, r7, r3
 800105c:	f100 32ff 	add.w	r2, r0, #4294967295
 8001060:	f080 80d6 	bcs.w	8001210 <__udivmoddi4+0x230>
 8001064:	459c      	cmp	ip, r3
 8001066:	f240 80d3 	bls.w	8001210 <__udivmoddi4+0x230>
 800106a:	443b      	add	r3, r7
 800106c:	3802      	subs	r0, #2
 800106e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001072:	eba3 030c 	sub.w	r3, r3, ip
 8001076:	2100      	movs	r1, #0
 8001078:	b11d      	cbz	r5, 8001082 <__udivmoddi4+0xa2>
 800107a:	40f3      	lsrs	r3, r6
 800107c:	2200      	movs	r2, #0
 800107e:	e9c5 3200 	strd	r3, r2, [r5]
 8001082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001086:	428b      	cmp	r3, r1
 8001088:	d905      	bls.n	8001096 <__udivmoddi4+0xb6>
 800108a:	b10d      	cbz	r5, 8001090 <__udivmoddi4+0xb0>
 800108c:	e9c5 0100 	strd	r0, r1, [r5]
 8001090:	2100      	movs	r1, #0
 8001092:	4608      	mov	r0, r1
 8001094:	e7f5      	b.n	8001082 <__udivmoddi4+0xa2>
 8001096:	fab3 f183 	clz	r1, r3
 800109a:	2900      	cmp	r1, #0
 800109c:	d146      	bne.n	800112c <__udivmoddi4+0x14c>
 800109e:	4573      	cmp	r3, lr
 80010a0:	d302      	bcc.n	80010a8 <__udivmoddi4+0xc8>
 80010a2:	4282      	cmp	r2, r0
 80010a4:	f200 8105 	bhi.w	80012b2 <__udivmoddi4+0x2d2>
 80010a8:	1a84      	subs	r4, r0, r2
 80010aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80010ae:	2001      	movs	r0, #1
 80010b0:	4690      	mov	r8, r2
 80010b2:	2d00      	cmp	r5, #0
 80010b4:	d0e5      	beq.n	8001082 <__udivmoddi4+0xa2>
 80010b6:	e9c5 4800 	strd	r4, r8, [r5]
 80010ba:	e7e2      	b.n	8001082 <__udivmoddi4+0xa2>
 80010bc:	2a00      	cmp	r2, #0
 80010be:	f000 8090 	beq.w	80011e2 <__udivmoddi4+0x202>
 80010c2:	fab2 f682 	clz	r6, r2
 80010c6:	2e00      	cmp	r6, #0
 80010c8:	f040 80a4 	bne.w	8001214 <__udivmoddi4+0x234>
 80010cc:	1a8a      	subs	r2, r1, r2
 80010ce:	0c03      	lsrs	r3, r0, #16
 80010d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80010d4:	b280      	uxth	r0, r0
 80010d6:	b2bc      	uxth	r4, r7
 80010d8:	2101      	movs	r1, #1
 80010da:	fbb2 fcfe 	udiv	ip, r2, lr
 80010de:	fb0e 221c 	mls	r2, lr, ip, r2
 80010e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80010e6:	fb04 f20c 	mul.w	r2, r4, ip
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d907      	bls.n	80010fe <__udivmoddi4+0x11e>
 80010ee:	18fb      	adds	r3, r7, r3
 80010f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80010f4:	d202      	bcs.n	80010fc <__udivmoddi4+0x11c>
 80010f6:	429a      	cmp	r2, r3
 80010f8:	f200 80e0 	bhi.w	80012bc <__udivmoddi4+0x2dc>
 80010fc:	46c4      	mov	ip, r8
 80010fe:	1a9b      	subs	r3, r3, r2
 8001100:	fbb3 f2fe 	udiv	r2, r3, lr
 8001104:	fb0e 3312 	mls	r3, lr, r2, r3
 8001108:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800110c:	fb02 f404 	mul.w	r4, r2, r4
 8001110:	429c      	cmp	r4, r3
 8001112:	d907      	bls.n	8001124 <__udivmoddi4+0x144>
 8001114:	18fb      	adds	r3, r7, r3
 8001116:	f102 30ff 	add.w	r0, r2, #4294967295
 800111a:	d202      	bcs.n	8001122 <__udivmoddi4+0x142>
 800111c:	429c      	cmp	r4, r3
 800111e:	f200 80ca 	bhi.w	80012b6 <__udivmoddi4+0x2d6>
 8001122:	4602      	mov	r2, r0
 8001124:	1b1b      	subs	r3, r3, r4
 8001126:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800112a:	e7a5      	b.n	8001078 <__udivmoddi4+0x98>
 800112c:	f1c1 0620 	rsb	r6, r1, #32
 8001130:	408b      	lsls	r3, r1
 8001132:	fa22 f706 	lsr.w	r7, r2, r6
 8001136:	431f      	orrs	r7, r3
 8001138:	fa0e f401 	lsl.w	r4, lr, r1
 800113c:	fa20 f306 	lsr.w	r3, r0, r6
 8001140:	fa2e fe06 	lsr.w	lr, lr, r6
 8001144:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8001148:	4323      	orrs	r3, r4
 800114a:	fa00 f801 	lsl.w	r8, r0, r1
 800114e:	fa1f fc87 	uxth.w	ip, r7
 8001152:	fbbe f0f9 	udiv	r0, lr, r9
 8001156:	0c1c      	lsrs	r4, r3, #16
 8001158:	fb09 ee10 	mls	lr, r9, r0, lr
 800115c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001160:	fb00 fe0c 	mul.w	lr, r0, ip
 8001164:	45a6      	cmp	lr, r4
 8001166:	fa02 f201 	lsl.w	r2, r2, r1
 800116a:	d909      	bls.n	8001180 <__udivmoddi4+0x1a0>
 800116c:	193c      	adds	r4, r7, r4
 800116e:	f100 3aff 	add.w	sl, r0, #4294967295
 8001172:	f080 809c 	bcs.w	80012ae <__udivmoddi4+0x2ce>
 8001176:	45a6      	cmp	lr, r4
 8001178:	f240 8099 	bls.w	80012ae <__udivmoddi4+0x2ce>
 800117c:	3802      	subs	r0, #2
 800117e:	443c      	add	r4, r7
 8001180:	eba4 040e 	sub.w	r4, r4, lr
 8001184:	fa1f fe83 	uxth.w	lr, r3
 8001188:	fbb4 f3f9 	udiv	r3, r4, r9
 800118c:	fb09 4413 	mls	r4, r9, r3, r4
 8001190:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001194:	fb03 fc0c 	mul.w	ip, r3, ip
 8001198:	45a4      	cmp	ip, r4
 800119a:	d908      	bls.n	80011ae <__udivmoddi4+0x1ce>
 800119c:	193c      	adds	r4, r7, r4
 800119e:	f103 3eff 	add.w	lr, r3, #4294967295
 80011a2:	f080 8082 	bcs.w	80012aa <__udivmoddi4+0x2ca>
 80011a6:	45a4      	cmp	ip, r4
 80011a8:	d97f      	bls.n	80012aa <__udivmoddi4+0x2ca>
 80011aa:	3b02      	subs	r3, #2
 80011ac:	443c      	add	r4, r7
 80011ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80011b2:	eba4 040c 	sub.w	r4, r4, ip
 80011b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80011ba:	4564      	cmp	r4, ip
 80011bc:	4673      	mov	r3, lr
 80011be:	46e1      	mov	r9, ip
 80011c0:	d362      	bcc.n	8001288 <__udivmoddi4+0x2a8>
 80011c2:	d05f      	beq.n	8001284 <__udivmoddi4+0x2a4>
 80011c4:	b15d      	cbz	r5, 80011de <__udivmoddi4+0x1fe>
 80011c6:	ebb8 0203 	subs.w	r2, r8, r3
 80011ca:	eb64 0409 	sbc.w	r4, r4, r9
 80011ce:	fa04 f606 	lsl.w	r6, r4, r6
 80011d2:	fa22 f301 	lsr.w	r3, r2, r1
 80011d6:	431e      	orrs	r6, r3
 80011d8:	40cc      	lsrs	r4, r1
 80011da:	e9c5 6400 	strd	r6, r4, [r5]
 80011de:	2100      	movs	r1, #0
 80011e0:	e74f      	b.n	8001082 <__udivmoddi4+0xa2>
 80011e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80011e6:	0c01      	lsrs	r1, r0, #16
 80011e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80011ec:	b280      	uxth	r0, r0
 80011ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80011f2:	463b      	mov	r3, r7
 80011f4:	4638      	mov	r0, r7
 80011f6:	463c      	mov	r4, r7
 80011f8:	46b8      	mov	r8, r7
 80011fa:	46be      	mov	lr, r7
 80011fc:	2620      	movs	r6, #32
 80011fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8001202:	eba2 0208 	sub.w	r2, r2, r8
 8001206:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800120a:	e766      	b.n	80010da <__udivmoddi4+0xfa>
 800120c:	4601      	mov	r1, r0
 800120e:	e718      	b.n	8001042 <__udivmoddi4+0x62>
 8001210:	4610      	mov	r0, r2
 8001212:	e72c      	b.n	800106e <__udivmoddi4+0x8e>
 8001214:	f1c6 0220 	rsb	r2, r6, #32
 8001218:	fa2e f302 	lsr.w	r3, lr, r2
 800121c:	40b7      	lsls	r7, r6
 800121e:	40b1      	lsls	r1, r6
 8001220:	fa20 f202 	lsr.w	r2, r0, r2
 8001224:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001228:	430a      	orrs	r2, r1
 800122a:	fbb3 f8fe 	udiv	r8, r3, lr
 800122e:	b2bc      	uxth	r4, r7
 8001230:	fb0e 3318 	mls	r3, lr, r8, r3
 8001234:	0c11      	lsrs	r1, r2, #16
 8001236:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800123a:	fb08 f904 	mul.w	r9, r8, r4
 800123e:	40b0      	lsls	r0, r6
 8001240:	4589      	cmp	r9, r1
 8001242:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001246:	b280      	uxth	r0, r0
 8001248:	d93e      	bls.n	80012c8 <__udivmoddi4+0x2e8>
 800124a:	1879      	adds	r1, r7, r1
 800124c:	f108 3cff 	add.w	ip, r8, #4294967295
 8001250:	d201      	bcs.n	8001256 <__udivmoddi4+0x276>
 8001252:	4589      	cmp	r9, r1
 8001254:	d81f      	bhi.n	8001296 <__udivmoddi4+0x2b6>
 8001256:	eba1 0109 	sub.w	r1, r1, r9
 800125a:	fbb1 f9fe 	udiv	r9, r1, lr
 800125e:	fb09 f804 	mul.w	r8, r9, r4
 8001262:	fb0e 1119 	mls	r1, lr, r9, r1
 8001266:	b292      	uxth	r2, r2
 8001268:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800126c:	4542      	cmp	r2, r8
 800126e:	d229      	bcs.n	80012c4 <__udivmoddi4+0x2e4>
 8001270:	18ba      	adds	r2, r7, r2
 8001272:	f109 31ff 	add.w	r1, r9, #4294967295
 8001276:	d2c4      	bcs.n	8001202 <__udivmoddi4+0x222>
 8001278:	4542      	cmp	r2, r8
 800127a:	d2c2      	bcs.n	8001202 <__udivmoddi4+0x222>
 800127c:	f1a9 0102 	sub.w	r1, r9, #2
 8001280:	443a      	add	r2, r7
 8001282:	e7be      	b.n	8001202 <__udivmoddi4+0x222>
 8001284:	45f0      	cmp	r8, lr
 8001286:	d29d      	bcs.n	80011c4 <__udivmoddi4+0x1e4>
 8001288:	ebbe 0302 	subs.w	r3, lr, r2
 800128c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001290:	3801      	subs	r0, #1
 8001292:	46e1      	mov	r9, ip
 8001294:	e796      	b.n	80011c4 <__udivmoddi4+0x1e4>
 8001296:	eba7 0909 	sub.w	r9, r7, r9
 800129a:	4449      	add	r1, r9
 800129c:	f1a8 0c02 	sub.w	ip, r8, #2
 80012a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80012a4:	fb09 f804 	mul.w	r8, r9, r4
 80012a8:	e7db      	b.n	8001262 <__udivmoddi4+0x282>
 80012aa:	4673      	mov	r3, lr
 80012ac:	e77f      	b.n	80011ae <__udivmoddi4+0x1ce>
 80012ae:	4650      	mov	r0, sl
 80012b0:	e766      	b.n	8001180 <__udivmoddi4+0x1a0>
 80012b2:	4608      	mov	r0, r1
 80012b4:	e6fd      	b.n	80010b2 <__udivmoddi4+0xd2>
 80012b6:	443b      	add	r3, r7
 80012b8:	3a02      	subs	r2, #2
 80012ba:	e733      	b.n	8001124 <__udivmoddi4+0x144>
 80012bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80012c0:	443b      	add	r3, r7
 80012c2:	e71c      	b.n	80010fe <__udivmoddi4+0x11e>
 80012c4:	4649      	mov	r1, r9
 80012c6:	e79c      	b.n	8001202 <__udivmoddi4+0x222>
 80012c8:	eba1 0109 	sub.w	r1, r1, r9
 80012cc:	46c4      	mov	ip, r8
 80012ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80012d2:	fb09 f804 	mul.w	r8, r9, r4
 80012d6:	e7c4      	b.n	8001262 <__udivmoddi4+0x282>

080012d8 <__aeabi_idiv0>:
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop

080012dc <BMP280_ReadReg>:
	BMP280_DIG_P8_MSB,
	BMP280_DIG_P9_LSB,
	BMP280_DIG_P9_MSB
};

uint8_t BMP280_ReadReg(BMP280* bmp, uint8_t reg) {
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af02      	add	r7, sp, #8
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	460b      	mov	r3, r1
 80012e6:	70fb      	strb	r3, [r7, #3]
      uint8_t tx[2];
      uint8_t rx[2];

      tx[0] = reg | BMP280_SPI_READ;
 80012e8:	78fb      	ldrb	r3, [r7, #3]
 80012ea:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	733b      	strb	r3, [r7, #12]
      tx[1] = 0x00;
 80012f2:	2300      	movs	r3, #0
 80012f4:	737b      	strb	r3, [r7, #13]

      HAL_GPIO_WritePin(bmp->cs.port, bmp->cs.pin, GPIO_PIN_RESET);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6858      	ldr	r0, [r3, #4]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	891b      	ldrh	r3, [r3, #8]
 80012fe:	2200      	movs	r2, #0
 8001300:	4619      	mov	r1, r3
 8001302:	f001 fc1d 	bl	8002b40 <HAL_GPIO_WritePin>
      HAL_SPI_TransmitReceive(bmp->spi, tx, rx, 2, HAL_MAX_DELAY);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6818      	ldr	r0, [r3, #0]
 800130a:	f107 0208 	add.w	r2, r7, #8
 800130e:	f107 010c 	add.w	r1, r7, #12
 8001312:	f04f 33ff 	mov.w	r3, #4294967295
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	2302      	movs	r3, #2
 800131a:	f003 f962 	bl	80045e2 <HAL_SPI_TransmitReceive>
      HAL_GPIO_WritePin(bmp->cs.port, bmp->cs.pin, GPIO_PIN_SET);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6858      	ldr	r0, [r3, #4]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	891b      	ldrh	r3, [r3, #8]
 8001326:	2201      	movs	r2, #1
 8001328:	4619      	mov	r1, r3
 800132a:	f001 fc09 	bl	8002b40 <HAL_GPIO_WritePin>

      return rx[1];
 800132e:	7a7b      	ldrb	r3, [r7, #9]
}
 8001330:	4618      	mov	r0, r3
 8001332:	3710      	adds	r7, #16
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}

08001338 <BMP280_WriteReg>:

void BMP280_WriteReg(BMP280* bmp, uint8_t reg, uint8_t value) {
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	460b      	mov	r3, r1
 8001342:	70fb      	strb	r3, [r7, #3]
 8001344:	4613      	mov	r3, r2
 8001346:	70bb      	strb	r3, [r7, #2]
      uint8_t tx[2];

      tx[0] = reg & BMP280_SPI_WRITE;
 8001348:	78fb      	ldrb	r3, [r7, #3]
 800134a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800134e:	b2db      	uxtb	r3, r3
 8001350:	733b      	strb	r3, [r7, #12]
      tx[1] = value;
 8001352:	78bb      	ldrb	r3, [r7, #2]
 8001354:	737b      	strb	r3, [r7, #13]

      HAL_GPIO_WritePin(bmp->cs.port, bmp->cs.pin, GPIO_PIN_RESET);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6858      	ldr	r0, [r3, #4]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	891b      	ldrh	r3, [r3, #8]
 800135e:	2200      	movs	r2, #0
 8001360:	4619      	mov	r1, r3
 8001362:	f001 fbed 	bl	8002b40 <HAL_GPIO_WritePin>
      HAL_SPI_Transmit(bmp->spi, tx, 2, HAL_MAX_DELAY);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6818      	ldr	r0, [r3, #0]
 800136a:	f107 010c 	add.w	r1, r7, #12
 800136e:	f04f 33ff 	mov.w	r3, #4294967295
 8001372:	2202      	movs	r2, #2
 8001374:	f002 ffbf 	bl	80042f6 <HAL_SPI_Transmit>
      HAL_GPIO_WritePin(bmp->cs.port, bmp->cs.pin, GPIO_PIN_SET);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6858      	ldr	r0, [r3, #4]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	891b      	ldrh	r3, [r3, #8]
 8001380:	2201      	movs	r2, #1
 8001382:	4619      	mov	r1, r3
 8001384:	f001 fbdc 	bl	8002b40 <HAL_GPIO_WritePin>
}
 8001388:	bf00      	nop
 800138a:	3710      	adds	r7, #16
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}

08001390 <BMP280_setSleep_mode>:


void BMP280_setSleep_mode(BMP280* bmp)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
	BMP280_WriteReg(bmp, BMP_CTRL_MEAS, 0x00);
 8001398:	2200      	movs	r2, #0
 800139a:	21f4      	movs	r1, #244	@ 0xf4
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7ff ffcb 	bl	8001338 <BMP280_WriteReg>
}
 80013a2:	bf00      	nop
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}

080013aa <BMP280_setStandard_mode>:

void BMP280_setStandard_mode(BMP280* bmp)
{
 80013aa:	b580      	push	{r7, lr}
 80013ac:	b082      	sub	sp, #8
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	6078      	str	r0, [r7, #4]
	BMP280_WriteReg(bmp, BMP_CTRL_MEAS, 0x4B);
 80013b2:	224b      	movs	r2, #75	@ 0x4b
 80013b4:	21f4      	movs	r1, #244	@ 0xf4
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f7ff ffbe 	bl	8001338 <BMP280_WriteReg>
}
 80013bc:	bf00      	nop
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <BMP280_setPeriod_quarterSecond_wihoutFiler>:
{
	BMP280_WriteReg(bmp, BMP_CONFIG, 0xA0);
}

void BMP280_setPeriod_quarterSecond_wihoutFiler(BMP280* bmp)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
	BMP280_WriteReg(bmp, BMP_CONFIG, 0x60);
 80013cc:	2260      	movs	r2, #96	@ 0x60
 80013ce:	21f5      	movs	r1, #245	@ 0xf5
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f7ff ffb1 	bl	8001338 <BMP280_WriteReg>
}
 80013d6:	bf00      	nop
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}

080013de <BMP280_readTempCalibration>:

void BMP280_readTempCalibration(BMP280* bmp)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	b084      	sub	sp, #16
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	6078      	str	r0, [r7, #4]
    uint8_t lsb, msb;

    lsb = BMP280_ReadReg(bmp, BMP280_DIG_T1_LSB);
 80013e6:	2188      	movs	r1, #136	@ 0x88
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f7ff ff77 	bl	80012dc <BMP280_ReadReg>
 80013ee:	4603      	mov	r3, r0
 80013f0:	73fb      	strb	r3, [r7, #15]
    msb = BMP280_ReadReg(bmp, BMP280_DIG_T1_MSB);
 80013f2:	2189      	movs	r1, #137	@ 0x89
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f7ff ff71 	bl	80012dc <BMP280_ReadReg>
 80013fa:	4603      	mov	r3, r0
 80013fc:	73bb      	strb	r3, [r7, #14]

    bmp->dig_T[0] = (uint16_t)(msb << 8 | lsb);
 80013fe:	7bbb      	ldrb	r3, [r7, #14]
 8001400:	b21b      	sxth	r3, r3
 8001402:	021b      	lsls	r3, r3, #8
 8001404:	b21a      	sxth	r2, r3
 8001406:	7bfb      	ldrb	r3, [r7, #15]
 8001408:	b21b      	sxth	r3, r3
 800140a:	4313      	orrs	r3, r2
 800140c:	b21b      	sxth	r3, r3
 800140e:	b29a      	uxth	r2, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	819a      	strh	r2, [r3, #12]

    lsb = BMP280_ReadReg(bmp, BMP280_DIG_T2_LSB);
 8001414:	218a      	movs	r1, #138	@ 0x8a
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f7ff ff60 	bl	80012dc <BMP280_ReadReg>
 800141c:	4603      	mov	r3, r0
 800141e:	73fb      	strb	r3, [r7, #15]
    msb = BMP280_ReadReg(bmp, BMP280_DIG_T2_MSB);
 8001420:	218b      	movs	r1, #139	@ 0x8b
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f7ff ff5a 	bl	80012dc <BMP280_ReadReg>
 8001428:	4603      	mov	r3, r0
 800142a:	73bb      	strb	r3, [r7, #14]
    bmp->dig_T[1] = (int16_t)(msb << 8 | lsb);
 800142c:	7bbb      	ldrb	r3, [r7, #14]
 800142e:	b21b      	sxth	r3, r3
 8001430:	021b      	lsls	r3, r3, #8
 8001432:	b21a      	sxth	r2, r3
 8001434:	7bfb      	ldrb	r3, [r7, #15]
 8001436:	b21b      	sxth	r3, r3
 8001438:	4313      	orrs	r3, r2
 800143a:	b21b      	sxth	r3, r3
 800143c:	b29a      	uxth	r2, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	81da      	strh	r2, [r3, #14]

    lsb = BMP280_ReadReg(bmp, BMP280_DIG_T3_LSB);
 8001442:	218c      	movs	r1, #140	@ 0x8c
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff ff49 	bl	80012dc <BMP280_ReadReg>
 800144a:	4603      	mov	r3, r0
 800144c:	73fb      	strb	r3, [r7, #15]
    msb = BMP280_ReadReg(bmp, BMP280_DIG_T3_MSB);
 800144e:	218d      	movs	r1, #141	@ 0x8d
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	f7ff ff43 	bl	80012dc <BMP280_ReadReg>
 8001456:	4603      	mov	r3, r0
 8001458:	73bb      	strb	r3, [r7, #14]
    bmp->dig_T[2] = (int16_t)(msb << 8 | lsb);
 800145a:	7bbb      	ldrb	r3, [r7, #14]
 800145c:	b21b      	sxth	r3, r3
 800145e:	021b      	lsls	r3, r3, #8
 8001460:	b21a      	sxth	r2, r3
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	b21b      	sxth	r3, r3
 8001466:	4313      	orrs	r3, r2
 8001468:	b21b      	sxth	r3, r3
 800146a:	b29a      	uxth	r2, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	821a      	strh	r2, [r3, #16]

}
 8001470:	bf00      	nop
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <BMP280_readPressureCalibration>:

void BMP280_readPressureCalibration(BMP280* bmp)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
    uint8_t lsb, msb;

    lsb = BMP280_ReadReg(bmp, BMP280_DIG_P1_LSB);
 8001480:	218e      	movs	r1, #142	@ 0x8e
 8001482:	6878      	ldr	r0, [r7, #4]
 8001484:	f7ff ff2a 	bl	80012dc <BMP280_ReadReg>
 8001488:	4603      	mov	r3, r0
 800148a:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P1_MSB);
 800148c:	218f      	movs	r1, #143	@ 0x8f
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f7ff ff24 	bl	80012dc <BMP280_ReadReg>
 8001494:	4603      	mov	r3, r0
 8001496:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[0] = (uint16_t)(msb << 8 | lsb);
 8001498:	7bbb      	ldrb	r3, [r7, #14]
 800149a:	b21b      	sxth	r3, r3
 800149c:	021b      	lsls	r3, r3, #8
 800149e:	b21a      	sxth	r2, r3
 80014a0:	7bfb      	ldrb	r3, [r7, #15]
 80014a2:	b21b      	sxth	r3, r3
 80014a4:	4313      	orrs	r3, r2
 80014a6:	b21b      	sxth	r3, r3
 80014a8:	b29a      	uxth	r2, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	825a      	strh	r2, [r3, #18]

        lsb = BMP280_ReadReg(bmp, BMP280_DIG_P2_LSB);
 80014ae:	2190      	movs	r1, #144	@ 0x90
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f7ff ff13 	bl	80012dc <BMP280_ReadReg>
 80014b6:	4603      	mov	r3, r0
 80014b8:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P2_MSB);
 80014ba:	2191      	movs	r1, #145	@ 0x91
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff ff0d 	bl	80012dc <BMP280_ReadReg>
 80014c2:	4603      	mov	r3, r0
 80014c4:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[1] = (int16_t)(msb << 8 | lsb);
 80014c6:	7bbb      	ldrb	r3, [r7, #14]
 80014c8:	b21b      	sxth	r3, r3
 80014ca:	021b      	lsls	r3, r3, #8
 80014cc:	b21a      	sxth	r2, r3
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
 80014d0:	b21b      	sxth	r3, r3
 80014d2:	4313      	orrs	r3, r2
 80014d4:	b21b      	sxth	r3, r3
 80014d6:	b29a      	uxth	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	829a      	strh	r2, [r3, #20]

        lsb = BMP280_ReadReg(bmp, BMP280_DIG_P3_LSB);
 80014dc:	2192      	movs	r1, #146	@ 0x92
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f7ff fefc 	bl	80012dc <BMP280_ReadReg>
 80014e4:	4603      	mov	r3, r0
 80014e6:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P3_MSB);
 80014e8:	2193      	movs	r1, #147	@ 0x93
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f7ff fef6 	bl	80012dc <BMP280_ReadReg>
 80014f0:	4603      	mov	r3, r0
 80014f2:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[2] = (int16_t)(msb << 8 | lsb);
 80014f4:	7bbb      	ldrb	r3, [r7, #14]
 80014f6:	b21b      	sxth	r3, r3
 80014f8:	021b      	lsls	r3, r3, #8
 80014fa:	b21a      	sxth	r2, r3
 80014fc:	7bfb      	ldrb	r3, [r7, #15]
 80014fe:	b21b      	sxth	r3, r3
 8001500:	4313      	orrs	r3, r2
 8001502:	b21b      	sxth	r3, r3
 8001504:	b29a      	uxth	r2, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	82da      	strh	r2, [r3, #22]

        lsb = BMP280_ReadReg(bmp, BMP280_DIG_P4_LSB);
 800150a:	2194      	movs	r1, #148	@ 0x94
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f7ff fee5 	bl	80012dc <BMP280_ReadReg>
 8001512:	4603      	mov	r3, r0
 8001514:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P4_MSB);
 8001516:	2195      	movs	r1, #149	@ 0x95
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f7ff fedf 	bl	80012dc <BMP280_ReadReg>
 800151e:	4603      	mov	r3, r0
 8001520:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[3] = (int16_t)(msb << 8 | lsb);
 8001522:	7bbb      	ldrb	r3, [r7, #14]
 8001524:	b21b      	sxth	r3, r3
 8001526:	021b      	lsls	r3, r3, #8
 8001528:	b21a      	sxth	r2, r3
 800152a:	7bfb      	ldrb	r3, [r7, #15]
 800152c:	b21b      	sxth	r3, r3
 800152e:	4313      	orrs	r3, r2
 8001530:	b21b      	sxth	r3, r3
 8001532:	b29a      	uxth	r2, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	831a      	strh	r2, [r3, #24]

        lsb = BMP280_ReadReg(bmp, BMP280_DIG_P5_LSB);
 8001538:	2196      	movs	r1, #150	@ 0x96
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f7ff fece 	bl	80012dc <BMP280_ReadReg>
 8001540:	4603      	mov	r3, r0
 8001542:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P5_MSB);
 8001544:	2197      	movs	r1, #151	@ 0x97
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	f7ff fec8 	bl	80012dc <BMP280_ReadReg>
 800154c:	4603      	mov	r3, r0
 800154e:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[4] = (int16_t)(msb << 8 | lsb);
 8001550:	7bbb      	ldrb	r3, [r7, #14]
 8001552:	b21b      	sxth	r3, r3
 8001554:	021b      	lsls	r3, r3, #8
 8001556:	b21a      	sxth	r2, r3
 8001558:	7bfb      	ldrb	r3, [r7, #15]
 800155a:	b21b      	sxth	r3, r3
 800155c:	4313      	orrs	r3, r2
 800155e:	b21b      	sxth	r3, r3
 8001560:	b29a      	uxth	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	835a      	strh	r2, [r3, #26]

        lsb = BMP280_ReadReg(bmp, BMP280_DIG_P6_LSB);
 8001566:	2198      	movs	r1, #152	@ 0x98
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f7ff feb7 	bl	80012dc <BMP280_ReadReg>
 800156e:	4603      	mov	r3, r0
 8001570:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P6_MSB);
 8001572:	2199      	movs	r1, #153	@ 0x99
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	f7ff feb1 	bl	80012dc <BMP280_ReadReg>
 800157a:	4603      	mov	r3, r0
 800157c:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[5] = (int16_t)(msb << 8 | lsb);
 800157e:	7bbb      	ldrb	r3, [r7, #14]
 8001580:	b21b      	sxth	r3, r3
 8001582:	021b      	lsls	r3, r3, #8
 8001584:	b21a      	sxth	r2, r3
 8001586:	7bfb      	ldrb	r3, [r7, #15]
 8001588:	b21b      	sxth	r3, r3
 800158a:	4313      	orrs	r3, r2
 800158c:	b21b      	sxth	r3, r3
 800158e:	b29a      	uxth	r2, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	839a      	strh	r2, [r3, #28]

        lsb = BMP280_ReadReg(bmp, BMP280_DIG_P7_LSB);
 8001594:	219a      	movs	r1, #154	@ 0x9a
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f7ff fea0 	bl	80012dc <BMP280_ReadReg>
 800159c:	4603      	mov	r3, r0
 800159e:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P7_MSB);
 80015a0:	219b      	movs	r1, #155	@ 0x9b
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff fe9a 	bl	80012dc <BMP280_ReadReg>
 80015a8:	4603      	mov	r3, r0
 80015aa:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[6] = (int16_t)(msb << 8 | lsb);
 80015ac:	7bbb      	ldrb	r3, [r7, #14]
 80015ae:	b21b      	sxth	r3, r3
 80015b0:	021b      	lsls	r3, r3, #8
 80015b2:	b21a      	sxth	r2, r3
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
 80015b6:	b21b      	sxth	r3, r3
 80015b8:	4313      	orrs	r3, r2
 80015ba:	b21b      	sxth	r3, r3
 80015bc:	b29a      	uxth	r2, r3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	83da      	strh	r2, [r3, #30]

        lsb = BMP280_ReadReg(bmp, BMP280_DIG_P8_LSB);
 80015c2:	219c      	movs	r1, #156	@ 0x9c
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f7ff fe89 	bl	80012dc <BMP280_ReadReg>
 80015ca:	4603      	mov	r3, r0
 80015cc:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P8_MSB);
 80015ce:	219d      	movs	r1, #157	@ 0x9d
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f7ff fe83 	bl	80012dc <BMP280_ReadReg>
 80015d6:	4603      	mov	r3, r0
 80015d8:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[7] = (int16_t)(msb << 8 | lsb);
 80015da:	7bbb      	ldrb	r3, [r7, #14]
 80015dc:	b21b      	sxth	r3, r3
 80015de:	021b      	lsls	r3, r3, #8
 80015e0:	b21a      	sxth	r2, r3
 80015e2:	7bfb      	ldrb	r3, [r7, #15]
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	4313      	orrs	r3, r2
 80015e8:	b21b      	sxth	r3, r3
 80015ea:	b29a      	uxth	r2, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	841a      	strh	r2, [r3, #32]

        lsb = BMP280_ReadReg(bmp, BMP280_DIG_P9_LSB);
 80015f0:	219e      	movs	r1, #158	@ 0x9e
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f7ff fe72 	bl	80012dc <BMP280_ReadReg>
 80015f8:	4603      	mov	r3, r0
 80015fa:	73fb      	strb	r3, [r7, #15]
        msb = BMP280_ReadReg(bmp, BMP280_DIG_P9_MSB);
 80015fc:	219f      	movs	r1, #159	@ 0x9f
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f7ff fe6c 	bl	80012dc <BMP280_ReadReg>
 8001604:	4603      	mov	r3, r0
 8001606:	73bb      	strb	r3, [r7, #14]
        bmp->dig_P[8] = (int16_t)(msb << 8 | lsb);
 8001608:	7bbb      	ldrb	r3, [r7, #14]
 800160a:	b21b      	sxth	r3, r3
 800160c:	021b      	lsls	r3, r3, #8
 800160e:	b21a      	sxth	r2, r3
 8001610:	7bfb      	ldrb	r3, [r7, #15]
 8001612:	b21b      	sxth	r3, r3
 8001614:	4313      	orrs	r3, r2
 8001616:	b21b      	sxth	r3, r3
 8001618:	b29a      	uxth	r2, r3
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	845a      	strh	r2, [r3, #34]	@ 0x22
}
 800161e:	bf00      	nop
 8001620:	3710      	adds	r7, #16
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <BMP280_readFullCalibration>:

void BMP280_readFullCalibration(BMP280* bmp)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b082      	sub	sp, #8
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
	BMP280_readTempCalibration(bmp);
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f7ff fed5 	bl	80013de <BMP280_readTempCalibration>
	BMP280_readPressureCalibration(bmp);
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7ff ff1f 	bl	8001478 <BMP280_readPressureCalibration>
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <BMP280_init>:

void BMP280_init(BMP280* bmp, SPI_HandleTypeDef* spi,GPIO_TypeDef* gp_port, uint16_t gp_pin)
{
 8001642:	b480      	push	{r7}
 8001644:	b085      	sub	sp, #20
 8001646:	af00      	add	r7, sp, #0
 8001648:	60f8      	str	r0, [r7, #12]
 800164a:	60b9      	str	r1, [r7, #8]
 800164c:	607a      	str	r2, [r7, #4]
 800164e:	807b      	strh	r3, [r7, #2]
	bmp->spi = spi;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	68ba      	ldr	r2, [r7, #8]
 8001654:	601a      	str	r2, [r3, #0]
	bmp->cs.port = gp_port;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	605a      	str	r2, [r3, #4]
	bmp->cs.pin = gp_pin;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	887a      	ldrh	r2, [r7, #2]
 8001660:	811a      	strh	r2, [r3, #8]
}
 8001662:	bf00      	nop
 8001664:	3714      	adds	r7, #20
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr

0800166e <BMP280_fast_temp_continous_measurment>:

void BMP280_fast_temp_continous_measurment(BMP280* bmp)
{
 800166e:	b580      	push	{r7, lr}
 8001670:	b082      	sub	sp, #8
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
	BMP280_setSleep_mode(bmp);
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f7ff fe8a 	bl	8001390 <BMP280_setSleep_mode>
	//BMP280_setPeriod_oneSecond_wihoutFiler(bmp);
	BMP280_setPeriod_quarterSecond_wihoutFiler(bmp);
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f7ff fea1 	bl	80013c4 <BMP280_setPeriod_quarterSecond_wihoutFiler>
	BMP280_setStandard_mode(bmp);
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f7ff fe91 	bl	80013aa <BMP280_setStandard_mode>
}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <BMP280_read_temp_raw>:

int32_t BMP280_read_temp_raw(BMP280* bmp)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
    uint8_t msb = BMP280_ReadReg(bmp, BMP_TEMP_MSB);
 8001698:	21fa      	movs	r1, #250	@ 0xfa
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f7ff fe1e 	bl	80012dc <BMP280_ReadReg>
 80016a0:	4603      	mov	r3, r0
 80016a2:	73fb      	strb	r3, [r7, #15]
    uint8_t lsb = BMP280_ReadReg(bmp, BMP_TEMP_LSB);
 80016a4:	21fb      	movs	r1, #251	@ 0xfb
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f7ff fe18 	bl	80012dc <BMP280_ReadReg>
 80016ac:	4603      	mov	r3, r0
 80016ae:	73bb      	strb	r3, [r7, #14]
    uint8_t xlsb = BMP280_ReadReg(bmp, BMP_TEMP_XLSB);
 80016b0:	21fc      	movs	r1, #252	@ 0xfc
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	f7ff fe12 	bl	80012dc <BMP280_ReadReg>
 80016b8:	4603      	mov	r3, r0
 80016ba:	737b      	strb	r3, [r7, #13]

    int32_t raw_temp = ((int32_t)msb << 12) | ((int32_t)lsb << 4) | ((int32_t)(xlsb >> 4) & 0x0F);
 80016bc:	7bfb      	ldrb	r3, [r7, #15]
 80016be:	031a      	lsls	r2, r3, #12
 80016c0:	7bbb      	ldrb	r3, [r7, #14]
 80016c2:	011b      	lsls	r3, r3, #4
 80016c4:	431a      	orrs	r2, r3
 80016c6:	7b7b      	ldrb	r3, [r7, #13]
 80016c8:	091b      	lsrs	r3, r3, #4
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	f003 030f 	and.w	r3, r3, #15
 80016d0:	4313      	orrs	r3, r2
 80016d2:	60bb      	str	r3, [r7, #8]
    return raw_temp;
 80016d4:	68bb      	ldr	r3, [r7, #8]
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}

080016de <BMP280_read_pressure_raw>:

int32_t BMP280_read_pressure_raw(BMP280* bmp)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	b084      	sub	sp, #16
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
	uint8_t msb = BMP280_ReadReg(bmp, BMP_PRESS_MSB);
 80016e6:	21f7      	movs	r1, #247	@ 0xf7
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff fdf7 	bl	80012dc <BMP280_ReadReg>
 80016ee:	4603      	mov	r3, r0
 80016f0:	73fb      	strb	r3, [r7, #15]
	uint8_t lsb = BMP280_ReadReg(bmp, BMP_PRESS_LSB);
 80016f2:	21f8      	movs	r1, #248	@ 0xf8
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f7ff fdf1 	bl	80012dc <BMP280_ReadReg>
 80016fa:	4603      	mov	r3, r0
 80016fc:	73bb      	strb	r3, [r7, #14]
	uint8_t xlsb = BMP280_ReadReg(bmp, BMP_PRESS_XLSB);
 80016fe:	21f9      	movs	r1, #249	@ 0xf9
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f7ff fdeb 	bl	80012dc <BMP280_ReadReg>
 8001706:	4603      	mov	r3, r0
 8001708:	737b      	strb	r3, [r7, #13]

	int32_t raw_press = ((uint32_t)msb << 12) | ((uint32_t)lsb << 4) | ((uint32_t)(xlsb >> 4) & 0x0F );
 800170a:	7bfb      	ldrb	r3, [r7, #15]
 800170c:	031a      	lsls	r2, r3, #12
 800170e:	7bbb      	ldrb	r3, [r7, #14]
 8001710:	011b      	lsls	r3, r3, #4
 8001712:	431a      	orrs	r2, r3
 8001714:	7b7b      	ldrb	r3, [r7, #13]
 8001716:	091b      	lsrs	r3, r3, #4
 8001718:	b2db      	uxtb	r3, r3
 800171a:	f003 030f 	and.w	r3, r3, #15
 800171e:	4313      	orrs	r3, r2
 8001720:	60bb      	str	r3, [r7, #8]
	return raw_press;
 8001722:	68bb      	ldr	r3, [r7, #8]
}
 8001724:	4618      	mov	r0, r3
 8001726:	3710      	adds	r7, #16
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}

0800172c <BMP280_read_temperature>:




float BMP280_read_temperature(BMP280* bmp)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
    int32_t adc_T = BMP280_read_temp_raw(bmp);
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f7ff ffab 	bl	8001690 <BMP280_read_temp_raw>
 800173a:	6178      	str	r0, [r7, #20]

    int32_t var1, var2;

    var1 = ((((adc_T >> 3) - ((int32_t)bmp->dig_T[0] << 1))) *
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	10da      	asrs	r2, r3, #3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	899b      	ldrh	r3, [r3, #12]
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	1ad3      	subs	r3, r2, r3
            ((int32_t)bmp->dig_T[1])) >> 11;
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	89d2      	ldrh	r2, [r2, #14]
    var1 = ((((adc_T >> 3) - ((int32_t)bmp->dig_T[0] << 1))) *
 800174c:	fb02 f303 	mul.w	r3, r2, r3
 8001750:	12db      	asrs	r3, r3, #11
 8001752:	613b      	str	r3, [r7, #16]

    var2 = (((((adc_T >> 4) - ((int32_t)bmp->dig_T[0])) *
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	111b      	asrs	r3, r3, #4
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	8992      	ldrh	r2, [r2, #12]
 800175c:	1a9b      	subs	r3, r3, r2
              ((adc_T >> 4) - ((int32_t)bmp->dig_T[0]))) >> 12) *
 800175e:	697a      	ldr	r2, [r7, #20]
 8001760:	1112      	asrs	r2, r2, #4
 8001762:	6879      	ldr	r1, [r7, #4]
 8001764:	8989      	ldrh	r1, [r1, #12]
 8001766:	1a52      	subs	r2, r2, r1
    var2 = (((((adc_T >> 4) - ((int32_t)bmp->dig_T[0])) *
 8001768:	fb02 f303 	mul.w	r3, r2, r3
              ((adc_T >> 4) - ((int32_t)bmp->dig_T[0]))) >> 12) *
 800176c:	131b      	asrs	r3, r3, #12
            ((int32_t)bmp->dig_T[2])) >> 14;
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	8a12      	ldrh	r2, [r2, #16]
              ((adc_T >> 4) - ((int32_t)bmp->dig_T[0]))) >> 12) *
 8001772:	fb02 f303 	mul.w	r3, r2, r3
    var2 = (((((adc_T >> 4) - ((int32_t)bmp->dig_T[0])) *
 8001776:	139b      	asrs	r3, r3, #14
 8001778:	60fb      	str	r3, [r7, #12]

    bmp->t_fine = var1 + var2;
 800177a:	693a      	ldr	r2, [r7, #16]
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	441a      	add	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	625a      	str	r2, [r3, #36]	@ 0x24

    int32_t T = (bmp->t_fine * 5 + 128) >> 8;  // 0.01C
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001788:	4613      	mov	r3, r2
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	4413      	add	r3, r2
 800178e:	3380      	adds	r3, #128	@ 0x80
 8001790:	121b      	asrs	r3, r3, #8
 8001792:	60bb      	str	r3, [r7, #8]

    return T / 100.0f;
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	ee07 3a90 	vmov	s15, r3
 800179a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800179e:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80017b4 <BMP280_read_temperature+0x88>
 80017a2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80017a6:	eef0 7a66 	vmov.f32	s15, s13
}
 80017aa:	eeb0 0a67 	vmov.f32	s0, s15
 80017ae:	3718      	adds	r7, #24
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	42c80000 	.word	0x42c80000

080017b8 <BMP280_read_pressure>:


float BMP280_read_pressure(BMP280* bmp)
{
 80017b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017bc:	b0ce      	sub	sp, #312	@ 0x138
 80017be:	af00      	add	r7, sp, #0
 80017c0:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
    int32_t adc_P = BMP280_read_pressure_raw(bmp);
 80017c4:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 80017c8:	f7ff ff89 	bl	80016de <BMP280_read_pressure_raw>
 80017cc:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134

    int64_t var1, var2, p;

    var1 = ((int64_t)bmp->t_fine) - 128000;
 80017d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80017d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017d6:	17da      	asrs	r2, r3, #31
 80017d8:	4698      	mov	r8, r3
 80017da:	4691      	mov	r9, r2
 80017dc:	f5b8 3afa 	subs.w	sl, r8, #128000	@ 0x1f400
 80017e0:	f149 3bff 	adc.w	fp, r9, #4294967295
 80017e4:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	@ 0x128
    var2 = var1 * var1 * (int64_t)bmp->dig_P[5];
 80017e8:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80017ec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80017f0:	fb03 f102 	mul.w	r1, r3, r2
 80017f4:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80017f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80017fc:	fb02 f303 	mul.w	r3, r2, r3
 8001800:	18ca      	adds	r2, r1, r3
 8001802:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001806:	fba3 4503 	umull	r4, r5, r3, r3
 800180a:	1953      	adds	r3, r2, r5
 800180c:	461d      	mov	r5, r3
 800180e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001812:	8b9b      	ldrh	r3, [r3, #28]
 8001814:	b29b      	uxth	r3, r3
 8001816:	2200      	movs	r2, #0
 8001818:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800181c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001820:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8001824:	4603      	mov	r3, r0
 8001826:	fb03 f205 	mul.w	r2, r3, r5
 800182a:	460b      	mov	r3, r1
 800182c:	fb04 f303 	mul.w	r3, r4, r3
 8001830:	4413      	add	r3, r2
 8001832:	4602      	mov	r2, r0
 8001834:	fba4 1202 	umull	r1, r2, r4, r2
 8001838:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800183c:	460a      	mov	r2, r1
 800183e:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8001842:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001846:	4413      	add	r3, r2
 8001848:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800184c:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8001850:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 8001854:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var2 = var2 + ((var1 * (int64_t)bmp->dig_P[4]) << 17);
 8001858:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800185c:	8b5b      	ldrh	r3, [r3, #26]
 800185e:	b29b      	uxth	r3, r3
 8001860:	2200      	movs	r2, #0
 8001862:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001866:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800186a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800186e:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8001872:	462a      	mov	r2, r5
 8001874:	fb02 f203 	mul.w	r2, r2, r3
 8001878:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800187c:	4621      	mov	r1, r4
 800187e:	fb01 f303 	mul.w	r3, r1, r3
 8001882:	441a      	add	r2, r3
 8001884:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001888:	4621      	mov	r1, r4
 800188a:	fba3 1301 	umull	r1, r3, r3, r1
 800188e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001892:	460b      	mov	r3, r1
 8001894:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001898:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800189c:	18d3      	adds	r3, r2, r3
 800189e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80018a2:	f04f 0000 	mov.w	r0, #0
 80018a6:	f04f 0100 	mov.w	r1, #0
 80018aa:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 80018ae:	462b      	mov	r3, r5
 80018b0:	0459      	lsls	r1, r3, #17
 80018b2:	4623      	mov	r3, r4
 80018b4:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 80018b8:	4623      	mov	r3, r4
 80018ba:	0458      	lsls	r0, r3, #17
 80018bc:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80018c0:	1814      	adds	r4, r2, r0
 80018c2:	643c      	str	r4, [r7, #64]	@ 0x40
 80018c4:	414b      	adcs	r3, r1
 80018c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80018c8:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 80018cc:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var2 = var2 + (((int64_t)bmp->dig_P[3]) << 35);
 80018d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80018d4:	8b1b      	ldrh	r3, [r3, #24]
 80018d6:	b29b      	uxth	r3, r3
 80018d8:	2200      	movs	r2, #0
 80018da:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80018de:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80018e2:	f04f 0000 	mov.w	r0, #0
 80018e6:	f04f 0100 	mov.w	r1, #0
 80018ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80018ee:	00d9      	lsls	r1, r3, #3
 80018f0:	2000      	movs	r0, #0
 80018f2:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80018f6:	1814      	adds	r4, r2, r0
 80018f8:	63bc      	str	r4, [r7, #56]	@ 0x38
 80018fa:	414b      	adcs	r3, r1
 80018fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80018fe:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001902:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120

    var1 = ((var1 * var1 * (int64_t)bmp->dig_P[2]) >> 8) +
 8001906:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800190a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800190e:	fb03 f102 	mul.w	r1, r3, r2
 8001912:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001916:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800191a:	fb02 f303 	mul.w	r3, r2, r3
 800191e:	18ca      	adds	r2, r1, r3
 8001920:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001924:	fba3 1303 	umull	r1, r3, r3, r3
 8001928:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800192c:	460b      	mov	r3, r1
 800192e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001932:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001936:	18d3      	adds	r3, r2, r3
 8001938:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800193c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001940:	8adb      	ldrh	r3, [r3, #22]
 8001942:	b29b      	uxth	r3, r3
 8001944:	2200      	movs	r2, #0
 8001946:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800194a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800194e:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001952:	462b      	mov	r3, r5
 8001954:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001958:	4642      	mov	r2, r8
 800195a:	fb02 f203 	mul.w	r2, r2, r3
 800195e:	464b      	mov	r3, r9
 8001960:	4621      	mov	r1, r4
 8001962:	fb01 f303 	mul.w	r3, r1, r3
 8001966:	4413      	add	r3, r2
 8001968:	4622      	mov	r2, r4
 800196a:	4641      	mov	r1, r8
 800196c:	fba2 1201 	umull	r1, r2, r2, r1
 8001970:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001974:	460a      	mov	r2, r1
 8001976:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800197a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800197e:	4413      	add	r3, r2
 8001980:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001984:	f04f 0000 	mov.w	r0, #0
 8001988:	f04f 0100 	mov.w	r1, #0
 800198c:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001990:	4623      	mov	r3, r4
 8001992:	0a18      	lsrs	r0, r3, #8
 8001994:	462b      	mov	r3, r5
 8001996:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800199a:	462b      	mov	r3, r5
 800199c:	1219      	asrs	r1, r3, #8
           ((var1 * (int64_t)bmp->dig_P[1]) << 12);
 800199e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80019a2:	8a9b      	ldrh	r3, [r3, #20]
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	2200      	movs	r2, #0
 80019a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80019ac:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80019b0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80019b4:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 80019b8:	464a      	mov	r2, r9
 80019ba:	fb02 f203 	mul.w	r2, r2, r3
 80019be:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80019c2:	4644      	mov	r4, r8
 80019c4:	fb04 f303 	mul.w	r3, r4, r3
 80019c8:	441a      	add	r2, r3
 80019ca:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80019ce:	4644      	mov	r4, r8
 80019d0:	fba3 4304 	umull	r4, r3, r3, r4
 80019d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80019d8:	4623      	mov	r3, r4
 80019da:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80019de:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80019e2:	18d3      	adds	r3, r2, r3
 80019e4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80019e8:	f04f 0200 	mov.w	r2, #0
 80019ec:	f04f 0300 	mov.w	r3, #0
 80019f0:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 80019f4:	464c      	mov	r4, r9
 80019f6:	0323      	lsls	r3, r4, #12
 80019f8:	4644      	mov	r4, r8
 80019fa:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 80019fe:	4644      	mov	r4, r8
 8001a00:	0322      	lsls	r2, r4, #12
    var1 = ((var1 * var1 * (int64_t)bmp->dig_P[2]) >> 8) +
 8001a02:	1884      	adds	r4, r0, r2
 8001a04:	633c      	str	r4, [r7, #48]	@ 0x30
 8001a06:	eb41 0303 	adc.w	r3, r1, r3
 8001a0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a0c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001a10:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128

    var1 = (((((int64_t)1) << 47) + var1) * (int64_t)bmp->dig_P[0]) >> 33;
 8001a14:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001a18:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001a1c:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 8001a20:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8001a24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001a28:	8a5b      	ldrh	r3, [r3, #18]
 8001a2a:	b29b      	uxth	r3, r3
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001a32:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001a36:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001a3a:	462b      	mov	r3, r5
 8001a3c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8001a40:	4642      	mov	r2, r8
 8001a42:	fb02 f203 	mul.w	r2, r2, r3
 8001a46:	464b      	mov	r3, r9
 8001a48:	4621      	mov	r1, r4
 8001a4a:	fb01 f303 	mul.w	r3, r1, r3
 8001a4e:	4413      	add	r3, r2
 8001a50:	4622      	mov	r2, r4
 8001a52:	4641      	mov	r1, r8
 8001a54:	fba2 1201 	umull	r1, r2, r2, r1
 8001a58:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8001a5c:	460a      	mov	r2, r1
 8001a5e:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001a62:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001a66:	4413      	add	r3, r2
 8001a68:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001a6c:	f04f 0200 	mov.w	r2, #0
 8001a70:	f04f 0300 	mov.w	r3, #0
 8001a74:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001a78:	4629      	mov	r1, r5
 8001a7a:	104a      	asrs	r2, r1, #1
 8001a7c:	4629      	mov	r1, r5
 8001a7e:	17cb      	asrs	r3, r1, #31
 8001a80:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128

    if (var1 == 0) {
 8001a84:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	d102      	bne.n	8001a92 <BMP280_read_pressure+0x2da>
        return 0.0f;
 8001a8c:	f04f 0300 	mov.w	r3, #0
 8001a90:	e151      	b.n	8001d36 <BMP280_read_pressure+0x57e>
    }

    p = 1048576 - adc_P;
 8001a92:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001a96:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001a9a:	17da      	asrs	r2, r3, #31
 8001a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001aa0:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001aa4:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    p = (((p << 31) - var2) * 3125) / var1;
 8001aa8:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001aac:	105b      	asrs	r3, r3, #1
 8001aae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001ab2:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001ab6:	07db      	lsls	r3, r3, #31
 8001ab8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001abc:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001ac0:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001ac4:	4621      	mov	r1, r4
 8001ac6:	1a89      	subs	r1, r1, r2
 8001ac8:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001aca:	4629      	mov	r1, r5
 8001acc:	eb61 0303 	sbc.w	r3, r1, r3
 8001ad0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001ad2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001ad6:	4622      	mov	r2, r4
 8001ad8:	462b      	mov	r3, r5
 8001ada:	1891      	adds	r1, r2, r2
 8001adc:	6239      	str	r1, [r7, #32]
 8001ade:	415b      	adcs	r3, r3
 8001ae0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ae2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001ae6:	4621      	mov	r1, r4
 8001ae8:	1851      	adds	r1, r2, r1
 8001aea:	61b9      	str	r1, [r7, #24]
 8001aec:	4629      	mov	r1, r5
 8001aee:	414b      	adcs	r3, r1
 8001af0:	61fb      	str	r3, [r7, #28]
 8001af2:	f04f 0200 	mov.w	r2, #0
 8001af6:	f04f 0300 	mov.w	r3, #0
 8001afa:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001afe:	4649      	mov	r1, r9
 8001b00:	018b      	lsls	r3, r1, #6
 8001b02:	4641      	mov	r1, r8
 8001b04:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b08:	4641      	mov	r1, r8
 8001b0a:	018a      	lsls	r2, r1, #6
 8001b0c:	4641      	mov	r1, r8
 8001b0e:	1889      	adds	r1, r1, r2
 8001b10:	6139      	str	r1, [r7, #16]
 8001b12:	4649      	mov	r1, r9
 8001b14:	eb43 0101 	adc.w	r1, r3, r1
 8001b18:	6179      	str	r1, [r7, #20]
 8001b1a:	f04f 0200 	mov.w	r2, #0
 8001b1e:	f04f 0300 	mov.w	r3, #0
 8001b22:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001b26:	4649      	mov	r1, r9
 8001b28:	008b      	lsls	r3, r1, #2
 8001b2a:	4641      	mov	r1, r8
 8001b2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001b30:	4641      	mov	r1, r8
 8001b32:	008a      	lsls	r2, r1, #2
 8001b34:	4610      	mov	r0, r2
 8001b36:	4619      	mov	r1, r3
 8001b38:	4603      	mov	r3, r0
 8001b3a:	4622      	mov	r2, r4
 8001b3c:	189b      	adds	r3, r3, r2
 8001b3e:	60bb      	str	r3, [r7, #8]
 8001b40:	460b      	mov	r3, r1
 8001b42:	462a      	mov	r2, r5
 8001b44:	eb42 0303 	adc.w	r3, r2, r3
 8001b48:	60fb      	str	r3, [r7, #12]
 8001b4a:	f04f 0200 	mov.w	r2, #0
 8001b4e:	f04f 0300 	mov.w	r3, #0
 8001b52:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001b56:	4649      	mov	r1, r9
 8001b58:	008b      	lsls	r3, r1, #2
 8001b5a:	4641      	mov	r1, r8
 8001b5c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001b60:	4641      	mov	r1, r8
 8001b62:	008a      	lsls	r2, r1, #2
 8001b64:	4610      	mov	r0, r2
 8001b66:	4619      	mov	r1, r3
 8001b68:	4603      	mov	r3, r0
 8001b6a:	4622      	mov	r2, r4
 8001b6c:	189b      	adds	r3, r3, r2
 8001b6e:	673b      	str	r3, [r7, #112]	@ 0x70
 8001b70:	462b      	mov	r3, r5
 8001b72:	460a      	mov	r2, r1
 8001b74:	eb42 0303 	adc.w	r3, r2, r3
 8001b78:	677b      	str	r3, [r7, #116]	@ 0x74
 8001b7a:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001b7e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001b82:	f7ff f98f 	bl	8000ea4 <__aeabi_ldivmod>
 8001b86:	4602      	mov	r2, r0
 8001b88:	460b      	mov	r3, r1
 8001b8a:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

    var1 = ((int64_t)bmp->dig_P[8] * (p >> 13) * (p >> 13)) >> 25;         // dig_P9
 8001b8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001b92:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001b94:	b29b      	uxth	r3, r3
 8001b96:	2200      	movs	r2, #0
 8001b98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001b9a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001b9c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001ba0:	f04f 0000 	mov.w	r0, #0
 8001ba4:	f04f 0100 	mov.w	r1, #0
 8001ba8:	0b50      	lsrs	r0, r2, #13
 8001baa:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001bae:	1359      	asrs	r1, r3, #13
 8001bb0:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001bb4:	462b      	mov	r3, r5
 8001bb6:	fb00 f203 	mul.w	r2, r0, r3
 8001bba:	4623      	mov	r3, r4
 8001bbc:	fb03 f301 	mul.w	r3, r3, r1
 8001bc0:	4413      	add	r3, r2
 8001bc2:	4622      	mov	r2, r4
 8001bc4:	fba2 1200 	umull	r1, r2, r2, r0
 8001bc8:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001bcc:	460a      	mov	r2, r1
 8001bce:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001bd2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001bd6:	4413      	add	r3, r2
 8001bd8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001bdc:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001be0:	f04f 0000 	mov.w	r0, #0
 8001be4:	f04f 0100 	mov.w	r1, #0
 8001be8:	0b50      	lsrs	r0, r2, #13
 8001bea:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001bee:	1359      	asrs	r1, r3, #13
 8001bf0:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001bf4:	462b      	mov	r3, r5
 8001bf6:	fb00 f203 	mul.w	r2, r0, r3
 8001bfa:	4623      	mov	r3, r4
 8001bfc:	fb03 f301 	mul.w	r3, r3, r1
 8001c00:	4413      	add	r3, r2
 8001c02:	4622      	mov	r2, r4
 8001c04:	fba2 1200 	umull	r1, r2, r2, r0
 8001c08:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001c0c:	460a      	mov	r2, r1
 8001c0e:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001c12:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001c16:	4413      	add	r3, r2
 8001c18:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001c1c:	f04f 0200 	mov.w	r2, #0
 8001c20:	f04f 0300 	mov.w	r3, #0
 8001c24:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001c28:	4621      	mov	r1, r4
 8001c2a:	0e4a      	lsrs	r2, r1, #25
 8001c2c:	4629      	mov	r1, r5
 8001c2e:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001c32:	4629      	mov	r1, r5
 8001c34:	164b      	asrs	r3, r1, #25
 8001c36:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    var2 = ((int64_t)bmp->dig_P[7] * p) >> 19;                             // dig_P8
 8001c3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001c3e:	8c1b      	ldrh	r3, [r3, #32]
 8001c40:	b29b      	uxth	r3, r3
 8001c42:	2200      	movs	r2, #0
 8001c44:	663b      	str	r3, [r7, #96]	@ 0x60
 8001c46:	667a      	str	r2, [r7, #100]	@ 0x64
 8001c48:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001c4c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001c50:	462a      	mov	r2, r5
 8001c52:	fb02 f203 	mul.w	r2, r2, r3
 8001c56:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001c5a:	4621      	mov	r1, r4
 8001c5c:	fb01 f303 	mul.w	r3, r1, r3
 8001c60:	4413      	add	r3, r2
 8001c62:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001c66:	4621      	mov	r1, r4
 8001c68:	fba2 1201 	umull	r1, r2, r2, r1
 8001c6c:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001c70:	460a      	mov	r2, r1
 8001c72:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001c76:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001c7a:	4413      	add	r3, r2
 8001c7c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001c80:	f04f 0200 	mov.w	r2, #0
 8001c84:	f04f 0300 	mov.w	r3, #0
 8001c88:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001c8c:	4621      	mov	r1, r4
 8001c8e:	0cca      	lsrs	r2, r1, #19
 8001c90:	4629      	mov	r1, r5
 8001c92:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001c96:	4629      	mov	r1, r5
 8001c98:	14cb      	asrs	r3, r1, #19
 8001c9a:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

    p = ((p + var1 + var2) >> 8) + (((int64_t)bmp->dig_P[6]) << 4);        // dig_P7
 8001c9e:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001ca2:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001ca6:	1884      	adds	r4, r0, r2
 8001ca8:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001caa:	eb41 0303 	adc.w	r3, r1, r3
 8001cae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001cb0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001cb4:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001cb8:	4621      	mov	r1, r4
 8001cba:	1889      	adds	r1, r1, r2
 8001cbc:	6539      	str	r1, [r7, #80]	@ 0x50
 8001cbe:	4629      	mov	r1, r5
 8001cc0:	eb43 0101 	adc.w	r1, r3, r1
 8001cc4:	6579      	str	r1, [r7, #84]	@ 0x54
 8001cc6:	f04f 0000 	mov.w	r0, #0
 8001cca:	f04f 0100 	mov.w	r1, #0
 8001cce:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001cd2:	4623      	mov	r3, r4
 8001cd4:	0a18      	lsrs	r0, r3, #8
 8001cd6:	462b      	mov	r3, r5
 8001cd8:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001cdc:	462b      	mov	r3, r5
 8001cde:	1219      	asrs	r1, r3, #8
 8001ce0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001ce4:	8bdb      	ldrh	r3, [r3, #30]
 8001ce6:	b29b      	uxth	r3, r3
 8001ce8:	2200      	movs	r2, #0
 8001cea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001cec:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001cee:	f04f 0200 	mov.w	r2, #0
 8001cf2:	f04f 0300 	mov.w	r3, #0
 8001cf6:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8001cfa:	464c      	mov	r4, r9
 8001cfc:	0123      	lsls	r3, r4, #4
 8001cfe:	4644      	mov	r4, r8
 8001d00:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001d04:	4644      	mov	r4, r8
 8001d06:	0122      	lsls	r2, r4, #4
 8001d08:	1884      	adds	r4, r0, r2
 8001d0a:	603c      	str	r4, [r7, #0]
 8001d0c:	eb41 0303 	adc.w	r3, r1, r3
 8001d10:	607b      	str	r3, [r7, #4]
 8001d12:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001d16:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118

    float press = (float)p / 256.0f;
 8001d1a:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001d1e:	f7ff f883 	bl	8000e28 <__aeabi_l2f>
 8001d22:	ee06 0a90 	vmov	s13, r0
 8001d26:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001d48 <BMP280_read_pressure+0x590>
 8001d2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d2e:	edc7 7a45 	vstr	s15, [r7, #276]	@ 0x114

    return press;
 8001d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
}
 8001d36:	ee07 3a90 	vmov	s15, r3
 8001d3a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d3e:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8001d42:	46bd      	mov	sp, r7
 8001d44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d48:	43800000 	.word	0x43800000

08001d4c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b08a      	sub	sp, #40	@ 0x28
 8001d50:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d52:	f107 0314 	add.w	r3, r7, #20
 8001d56:	2200      	movs	r2, #0
 8001d58:	601a      	str	r2, [r3, #0]
 8001d5a:	605a      	str	r2, [r3, #4]
 8001d5c:	609a      	str	r2, [r3, #8]
 8001d5e:	60da      	str	r2, [r3, #12]
 8001d60:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d62:	4b35      	ldr	r3, [pc, #212]	@ (8001e38 <MX_GPIO_Init+0xec>)
 8001d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d66:	4a34      	ldr	r2, [pc, #208]	@ (8001e38 <MX_GPIO_Init+0xec>)
 8001d68:	f043 0304 	orr.w	r3, r3, #4
 8001d6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d6e:	4b32      	ldr	r3, [pc, #200]	@ (8001e38 <MX_GPIO_Init+0xec>)
 8001d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d72:	f003 0304 	and.w	r3, r3, #4
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d7a:	4b2f      	ldr	r3, [pc, #188]	@ (8001e38 <MX_GPIO_Init+0xec>)
 8001d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d7e:	4a2e      	ldr	r2, [pc, #184]	@ (8001e38 <MX_GPIO_Init+0xec>)
 8001d80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d86:	4b2c      	ldr	r3, [pc, #176]	@ (8001e38 <MX_GPIO_Init+0xec>)
 8001d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d8e:	60fb      	str	r3, [r7, #12]
 8001d90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d92:	4b29      	ldr	r3, [pc, #164]	@ (8001e38 <MX_GPIO_Init+0xec>)
 8001d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d96:	4a28      	ldr	r2, [pc, #160]	@ (8001e38 <MX_GPIO_Init+0xec>)
 8001d98:	f043 0301 	orr.w	r3, r3, #1
 8001d9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d9e:	4b26      	ldr	r3, [pc, #152]	@ (8001e38 <MX_GPIO_Init+0xec>)
 8001da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	60bb      	str	r3, [r7, #8]
 8001da8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001daa:	4b23      	ldr	r3, [pc, #140]	@ (8001e38 <MX_GPIO_Init+0xec>)
 8001dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dae:	4a22      	ldr	r2, [pc, #136]	@ (8001e38 <MX_GPIO_Init+0xec>)
 8001db0:	f043 0302 	orr.w	r3, r3, #2
 8001db4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001db6:	4b20      	ldr	r3, [pc, #128]	@ (8001e38 <MX_GPIO_Init+0xec>)
 8001db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dba:	f003 0302 	and.w	r3, r3, #2
 8001dbe:	607b      	str	r3, [r7, #4]
 8001dc0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	2102      	movs	r1, #2
 8001dc6:	481d      	ldr	r0, [pc, #116]	@ (8001e3c <MX_GPIO_Init+0xf0>)
 8001dc8:	f000 feba 	bl	8002b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2120      	movs	r1, #32
 8001dd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dd4:	f000 feb4 	bl	8002b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001dd8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ddc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001dde:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001de2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001de8:	f107 0314 	add.w	r3, r7, #20
 8001dec:	4619      	mov	r1, r3
 8001dee:	4813      	ldr	r0, [pc, #76]	@ (8001e3c <MX_GPIO_Init+0xf0>)
 8001df0:	f000 fcfc 	bl	80027ec <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8001df4:	2302      	movs	r3, #2
 8001df6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e00:	2300      	movs	r3, #0
 8001e02:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8001e04:	f107 0314 	add.w	r3, r7, #20
 8001e08:	4619      	mov	r1, r3
 8001e0a:	480c      	ldr	r0, [pc, #48]	@ (8001e3c <MX_GPIO_Init+0xf0>)
 8001e0c:	f000 fcee 	bl	80027ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001e10:	2320      	movs	r3, #32
 8001e12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e14:	2301      	movs	r3, #1
 8001e16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001e20:	f107 0314 	add.w	r3, r7, #20
 8001e24:	4619      	mov	r1, r3
 8001e26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e2a:	f000 fcdf 	bl	80027ec <HAL_GPIO_Init>

}
 8001e2e:	bf00      	nop
 8001e30:	3728      	adds	r7, #40	@ 0x28
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	48000800 	.word	0x48000800

08001e40 <__io_putchar>:
float tempC = 0;
uint32_t mtempC = 0;
uint32_t pressure = 0;

int __io_putchar(int ch)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
    uint8_t c = (uint8_t)ch;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	73fb      	strb	r3, [r7, #15]

    if(c == '\n')
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
 8001e50:	2b0a      	cmp	r3, #10
 8001e52:	d109      	bne.n	8001e68 <__io_putchar+0x28>
    {
        uint8_t cr = '\r';
 8001e54:	230d      	movs	r3, #13
 8001e56:	73bb      	strb	r3, [r7, #14]
        HAL_UART_Transmit(&huart2, &cr, 1, HAL_MAX_DELAY);
 8001e58:	f107 010e 	add.w	r1, r7, #14
 8001e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e60:	2201      	movs	r2, #1
 8001e62:	4808      	ldr	r0, [pc, #32]	@ (8001e84 <__io_putchar+0x44>)
 8001e64:	f002 ff8e 	bl	8004d84 <HAL_UART_Transmit>
    }

    HAL_UART_Transmit(&huart2, &c, 1, HAL_MAX_DELAY);
 8001e68:	f107 010f 	add.w	r1, r7, #15
 8001e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e70:	2201      	movs	r2, #1
 8001e72:	4804      	ldr	r0, [pc, #16]	@ (8001e84 <__io_putchar+0x44>)
 8001e74:	f002 ff86 	bl	8004d84 <HAL_UART_Transmit>
    return 1;
 8001e78:	2301      	movs	r3, #1
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3710      	adds	r7, #16
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20000264 	.word	0x20000264

08001e88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b08a      	sub	sp, #40	@ 0x28
 8001e8c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e8e:	f000 fb27 	bl	80024e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e92:	f000 f84b 	bl	8001f2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e96:	f7ff ff59 	bl	8001d4c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001e9a:	f000 fa6b 	bl	8002374 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8001e9e:	f000 f89d 	bl	8001fdc <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  BMP280 bmp;

  BMP280_init(&bmp, &hspi2, SPI2_CS_GPIO_Port, SPI2_CS_Pin);
 8001ea2:	4638      	mov	r0, r7
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	4a1b      	ldr	r2, [pc, #108]	@ (8001f14 <main+0x8c>)
 8001ea8:	491b      	ldr	r1, [pc, #108]	@ (8001f18 <main+0x90>)
 8001eaa:	f7ff fbca 	bl	8001642 <BMP280_init>
  BMP280_readFullCalibration(&bmp);
 8001eae:	463b      	mov	r3, r7
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7ff fbb8 	bl	8001626 <BMP280_readFullCalibration>
  HAL_Delay(100);
 8001eb6:	2064      	movs	r0, #100	@ 0x64
 8001eb8:	f000 fb8e 	bl	80025d8 <HAL_Delay>
  BMP280_fast_temp_continous_measurment(&bmp);
 8001ebc:	463b      	mov	r3, r7
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7ff fbd5 	bl	800166e <BMP280_fast_temp_continous_measurment>
  HAL_Delay(100);
 8001ec4:	2064      	movs	r0, #100	@ 0x64
 8001ec6:	f000 fb87 	bl	80025d8 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  tempC = BMP280_read_temperature(&bmp);
 8001eca:	463b      	mov	r3, r7
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff fc2d 	bl	800172c <BMP280_read_temperature>
 8001ed2:	eef0 7a40 	vmov.f32	s15, s0
 8001ed6:	4b11      	ldr	r3, [pc, #68]	@ (8001f1c <main+0x94>)
 8001ed8:	edc3 7a00 	vstr	s15, [r3]
	  mtempC = 100 * tempC;
 8001edc:	4b0f      	ldr	r3, [pc, #60]	@ (8001f1c <main+0x94>)
 8001ede:	edd3 7a00 	vldr	s15, [r3]
 8001ee2:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001f20 <main+0x98>
 8001ee6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001eee:	ee17 2a90 	vmov	r2, s15
 8001ef2:	4b0c      	ldr	r3, [pc, #48]	@ (8001f24 <main+0x9c>)
 8001ef4:	601a      	str	r2, [r3, #0]
	  pressure = BMP280_read_pressure(&bmp);
 8001ef6:	463b      	mov	r3, r7
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff fc5d 	bl	80017b8 <BMP280_read_pressure>
 8001efe:	eef0 7a40 	vmov.f32	s15, s0
 8001f02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f06:	ee17 2a90 	vmov	r2, s15
 8001f0a:	4b07      	ldr	r3, [pc, #28]	@ (8001f28 <main+0xa0>)
 8001f0c:	601a      	str	r2, [r3, #0]
	  tempC = BMP280_read_temperature(&bmp);
 8001f0e:	bf00      	nop
 8001f10:	e7db      	b.n	8001eca <main+0x42>
 8001f12:	bf00      	nop
 8001f14:	48000800 	.word	0x48000800
 8001f18:	200001fc 	.word	0x200001fc
 8001f1c:	200001f0 	.word	0x200001f0
 8001f20:	42c80000 	.word	0x42c80000
 8001f24:	200001f4 	.word	0x200001f4
 8001f28:	200001f8 	.word	0x200001f8

08001f2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b096      	sub	sp, #88	@ 0x58
 8001f30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f32:	f107 0314 	add.w	r3, r7, #20
 8001f36:	2244      	movs	r2, #68	@ 0x44
 8001f38:	2100      	movs	r1, #0
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f004 fc09 	bl	8006752 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f40:	463b      	mov	r3, r7
 8001f42:	2200      	movs	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]
 8001f46:	605a      	str	r2, [r3, #4]
 8001f48:	609a      	str	r2, [r3, #8]
 8001f4a:	60da      	str	r2, [r3, #12]
 8001f4c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001f4e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001f52:	f000 fe1b 	bl	8002b8c <HAL_PWREx_ControlVoltageScaling>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001f5c:	f000 f837 	bl	8001fce <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f60:	2302      	movs	r3, #2
 8001f62:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f68:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f6a:	2310      	movs	r3, #16
 8001f6c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f6e:	2302      	movs	r3, #2
 8001f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f72:	2302      	movs	r3, #2
 8001f74:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001f76:	2301      	movs	r3, #1
 8001f78:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001f7a:	230a      	movs	r3, #10
 8001f7c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001f7e:	2307      	movs	r3, #7
 8001f80:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001f82:	2302      	movs	r3, #2
 8001f84:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001f86:	2302      	movs	r3, #2
 8001f88:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f8a:	f107 0314 	add.w	r3, r7, #20
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f000 fe52 	bl	8002c38 <HAL_RCC_OscConfig>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001f9a:	f000 f818 	bl	8001fce <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f9e:	230f      	movs	r3, #15
 8001fa0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001faa:	2300      	movs	r3, #0
 8001fac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001fb2:	463b      	mov	r3, r7
 8001fb4:	2104      	movs	r1, #4
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f001 fa1a 	bl	80033f0 <HAL_RCC_ClockConfig>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001fc2:	f000 f804 	bl	8001fce <Error_Handler>
  }
}
 8001fc6:	bf00      	nop
 8001fc8:	3758      	adds	r7, #88	@ 0x58
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fd2:	b672      	cpsid	i
}
 8001fd4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fd6:	bf00      	nop
 8001fd8:	e7fd      	b.n	8001fd6 <Error_Handler+0x8>
	...

08001fdc <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001fe0:	4b1b      	ldr	r3, [pc, #108]	@ (8002050 <MX_SPI2_Init+0x74>)
 8001fe2:	4a1c      	ldr	r2, [pc, #112]	@ (8002054 <MX_SPI2_Init+0x78>)
 8001fe4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001fe6:	4b1a      	ldr	r3, [pc, #104]	@ (8002050 <MX_SPI2_Init+0x74>)
 8001fe8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001fec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001fee:	4b18      	ldr	r3, [pc, #96]	@ (8002050 <MX_SPI2_Init+0x74>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ff4:	4b16      	ldr	r3, [pc, #88]	@ (8002050 <MX_SPI2_Init+0x74>)
 8001ff6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001ffa:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ffc:	4b14      	ldr	r3, [pc, #80]	@ (8002050 <MX_SPI2_Init+0x74>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002002:	4b13      	ldr	r3, [pc, #76]	@ (8002050 <MX_SPI2_Init+0x74>)
 8002004:	2200      	movs	r2, #0
 8002006:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002008:	4b11      	ldr	r3, [pc, #68]	@ (8002050 <MX_SPI2_Init+0x74>)
 800200a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800200e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002010:	4b0f      	ldr	r3, [pc, #60]	@ (8002050 <MX_SPI2_Init+0x74>)
 8002012:	2210      	movs	r2, #16
 8002014:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002016:	4b0e      	ldr	r3, [pc, #56]	@ (8002050 <MX_SPI2_Init+0x74>)
 8002018:	2200      	movs	r2, #0
 800201a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800201c:	4b0c      	ldr	r3, [pc, #48]	@ (8002050 <MX_SPI2_Init+0x74>)
 800201e:	2200      	movs	r2, #0
 8002020:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002022:	4b0b      	ldr	r3, [pc, #44]	@ (8002050 <MX_SPI2_Init+0x74>)
 8002024:	2200      	movs	r2, #0
 8002026:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002028:	4b09      	ldr	r3, [pc, #36]	@ (8002050 <MX_SPI2_Init+0x74>)
 800202a:	2207      	movs	r2, #7
 800202c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800202e:	4b08      	ldr	r3, [pc, #32]	@ (8002050 <MX_SPI2_Init+0x74>)
 8002030:	2200      	movs	r2, #0
 8002032:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002034:	4b06      	ldr	r3, [pc, #24]	@ (8002050 <MX_SPI2_Init+0x74>)
 8002036:	2208      	movs	r2, #8
 8002038:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800203a:	4805      	ldr	r0, [pc, #20]	@ (8002050 <MX_SPI2_Init+0x74>)
 800203c:	f002 f8b8 	bl	80041b0 <HAL_SPI_Init>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002046:	f7ff ffc2 	bl	8001fce <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800204a:	bf00      	nop
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	200001fc 	.word	0x200001fc
 8002054:	40003800 	.word	0x40003800

08002058 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b08a      	sub	sp, #40	@ 0x28
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002060:	f107 0314 	add.w	r3, r7, #20
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
 8002068:	605a      	str	r2, [r3, #4]
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	60da      	str	r2, [r3, #12]
 800206e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a25      	ldr	r2, [pc, #148]	@ (800210c <HAL_SPI_MspInit+0xb4>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d144      	bne.n	8002104 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800207a:	4b25      	ldr	r3, [pc, #148]	@ (8002110 <HAL_SPI_MspInit+0xb8>)
 800207c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800207e:	4a24      	ldr	r2, [pc, #144]	@ (8002110 <HAL_SPI_MspInit+0xb8>)
 8002080:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002084:	6593      	str	r3, [r2, #88]	@ 0x58
 8002086:	4b22      	ldr	r3, [pc, #136]	@ (8002110 <HAL_SPI_MspInit+0xb8>)
 8002088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800208a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800208e:	613b      	str	r3, [r7, #16]
 8002090:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002092:	4b1f      	ldr	r3, [pc, #124]	@ (8002110 <HAL_SPI_MspInit+0xb8>)
 8002094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002096:	4a1e      	ldr	r2, [pc, #120]	@ (8002110 <HAL_SPI_MspInit+0xb8>)
 8002098:	f043 0304 	orr.w	r3, r3, #4
 800209c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800209e:	4b1c      	ldr	r3, [pc, #112]	@ (8002110 <HAL_SPI_MspInit+0xb8>)
 80020a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a2:	f003 0304 	and.w	r3, r3, #4
 80020a6:	60fb      	str	r3, [r7, #12]
 80020a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020aa:	4b19      	ldr	r3, [pc, #100]	@ (8002110 <HAL_SPI_MspInit+0xb8>)
 80020ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ae:	4a18      	ldr	r2, [pc, #96]	@ (8002110 <HAL_SPI_MspInit+0xb8>)
 80020b0:	f043 0302 	orr.w	r3, r3, #2
 80020b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020b6:	4b16      	ldr	r3, [pc, #88]	@ (8002110 <HAL_SPI_MspInit+0xb8>)
 80020b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ba:	f003 0302 	and.w	r3, r3, #2
 80020be:	60bb      	str	r3, [r7, #8]
 80020c0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80020c2:	230c      	movs	r3, #12
 80020c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c6:	2302      	movs	r3, #2
 80020c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ca:	2300      	movs	r3, #0
 80020cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ce:	2303      	movs	r3, #3
 80020d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020d2:	2305      	movs	r3, #5
 80020d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020d6:	f107 0314 	add.w	r3, r7, #20
 80020da:	4619      	mov	r1, r3
 80020dc:	480d      	ldr	r0, [pc, #52]	@ (8002114 <HAL_SPI_MspInit+0xbc>)
 80020de:	f000 fb85 	bl	80027ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e8:	2302      	movs	r3, #2
 80020ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f0:	2303      	movs	r3, #3
 80020f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020f4:	2305      	movs	r3, #5
 80020f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f8:	f107 0314 	add.w	r3, r7, #20
 80020fc:	4619      	mov	r1, r3
 80020fe:	4806      	ldr	r0, [pc, #24]	@ (8002118 <HAL_SPI_MspInit+0xc0>)
 8002100:	f000 fb74 	bl	80027ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002104:	bf00      	nop
 8002106:	3728      	adds	r7, #40	@ 0x28
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	40003800 	.word	0x40003800
 8002110:	40021000 	.word	0x40021000
 8002114:	48000800 	.word	0x48000800
 8002118:	48000400 	.word	0x48000400

0800211c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002122:	4b0f      	ldr	r3, [pc, #60]	@ (8002160 <HAL_MspInit+0x44>)
 8002124:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002126:	4a0e      	ldr	r2, [pc, #56]	@ (8002160 <HAL_MspInit+0x44>)
 8002128:	f043 0301 	orr.w	r3, r3, #1
 800212c:	6613      	str	r3, [r2, #96]	@ 0x60
 800212e:	4b0c      	ldr	r3, [pc, #48]	@ (8002160 <HAL_MspInit+0x44>)
 8002130:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002132:	f003 0301 	and.w	r3, r3, #1
 8002136:	607b      	str	r3, [r7, #4]
 8002138:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800213a:	4b09      	ldr	r3, [pc, #36]	@ (8002160 <HAL_MspInit+0x44>)
 800213c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800213e:	4a08      	ldr	r2, [pc, #32]	@ (8002160 <HAL_MspInit+0x44>)
 8002140:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002144:	6593      	str	r3, [r2, #88]	@ 0x58
 8002146:	4b06      	ldr	r3, [pc, #24]	@ (8002160 <HAL_MspInit+0x44>)
 8002148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800214a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800214e:	603b      	str	r3, [r7, #0]
 8002150:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002152:	bf00      	nop
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	40021000 	.word	0x40021000

08002164 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002168:	bf00      	nop
 800216a:	e7fd      	b.n	8002168 <NMI_Handler+0x4>

0800216c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002170:	bf00      	nop
 8002172:	e7fd      	b.n	8002170 <HardFault_Handler+0x4>

08002174 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002178:	bf00      	nop
 800217a:	e7fd      	b.n	8002178 <MemManage_Handler+0x4>

0800217c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002180:	bf00      	nop
 8002182:	e7fd      	b.n	8002180 <BusFault_Handler+0x4>

08002184 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002188:	bf00      	nop
 800218a:	e7fd      	b.n	8002188 <UsageFault_Handler+0x4>

0800218c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002190:	bf00      	nop
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr

0800219a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800219a:	b480      	push	{r7}
 800219c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800219e:	bf00      	nop
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021ac:	bf00      	nop
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr

080021b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021b6:	b580      	push	{r7, lr}
 80021b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021ba:	f000 f9ed 	bl	8002598 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021be:	bf00      	nop
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021c2:	b480      	push	{r7}
 80021c4:	af00      	add	r7, sp, #0
  return 1;
 80021c6:	2301      	movs	r3, #1
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr

080021d2 <_kill>:

int _kill(int pid, int sig)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b082      	sub	sp, #8
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
 80021da:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021dc:	f004 fb0c 	bl	80067f8 <__errno>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2216      	movs	r2, #22
 80021e4:	601a      	str	r2, [r3, #0]
  return -1;
 80021e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3708      	adds	r7, #8
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <_exit>:

void _exit (int status)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b082      	sub	sp, #8
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021fa:	f04f 31ff 	mov.w	r1, #4294967295
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f7ff ffe7 	bl	80021d2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002204:	bf00      	nop
 8002206:	e7fd      	b.n	8002204 <_exit+0x12>

08002208 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002214:	2300      	movs	r3, #0
 8002216:	617b      	str	r3, [r7, #20]
 8002218:	e00a      	b.n	8002230 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800221a:	f3af 8000 	nop.w
 800221e:	4601      	mov	r1, r0
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	1c5a      	adds	r2, r3, #1
 8002224:	60ba      	str	r2, [r7, #8]
 8002226:	b2ca      	uxtb	r2, r1
 8002228:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	3301      	adds	r3, #1
 800222e:	617b      	str	r3, [r7, #20]
 8002230:	697a      	ldr	r2, [r7, #20]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	429a      	cmp	r2, r3
 8002236:	dbf0      	blt.n	800221a <_read+0x12>
  }

  return len;
 8002238:	687b      	ldr	r3, [r7, #4]
}
 800223a:	4618      	mov	r0, r3
 800223c:	3718      	adds	r7, #24
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	b086      	sub	sp, #24
 8002246:	af00      	add	r7, sp, #0
 8002248:	60f8      	str	r0, [r7, #12]
 800224a:	60b9      	str	r1, [r7, #8]
 800224c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800224e:	2300      	movs	r3, #0
 8002250:	617b      	str	r3, [r7, #20]
 8002252:	e009      	b.n	8002268 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	1c5a      	adds	r2, r3, #1
 8002258:	60ba      	str	r2, [r7, #8]
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	4618      	mov	r0, r3
 800225e:	f7ff fdef 	bl	8001e40 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	3301      	adds	r3, #1
 8002266:	617b      	str	r3, [r7, #20]
 8002268:	697a      	ldr	r2, [r7, #20]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	429a      	cmp	r2, r3
 800226e:	dbf1      	blt.n	8002254 <_write+0x12>
  }
  return len;
 8002270:	687b      	ldr	r3, [r7, #4]
}
 8002272:	4618      	mov	r0, r3
 8002274:	3718      	adds	r7, #24
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}

0800227a <_close>:

int _close(int file)
{
 800227a:	b480      	push	{r7}
 800227c:	b083      	sub	sp, #12
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002282:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002286:	4618      	mov	r0, r3
 8002288:	370c      	adds	r7, #12
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr

08002292 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002292:	b480      	push	{r7}
 8002294:	b083      	sub	sp, #12
 8002296:	af00      	add	r7, sp, #0
 8002298:	6078      	str	r0, [r7, #4]
 800229a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022a2:	605a      	str	r2, [r3, #4]
  return 0;
 80022a4:	2300      	movs	r3, #0
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <_isatty>:

int _isatty(int file)
{
 80022b2:	b480      	push	{r7}
 80022b4:	b083      	sub	sp, #12
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022ba:	2301      	movs	r3, #1
}
 80022bc:	4618      	mov	r0, r3
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3714      	adds	r7, #20
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
	...

080022e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b086      	sub	sp, #24
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022ec:	4a14      	ldr	r2, [pc, #80]	@ (8002340 <_sbrk+0x5c>)
 80022ee:	4b15      	ldr	r3, [pc, #84]	@ (8002344 <_sbrk+0x60>)
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022f8:	4b13      	ldr	r3, [pc, #76]	@ (8002348 <_sbrk+0x64>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d102      	bne.n	8002306 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002300:	4b11      	ldr	r3, [pc, #68]	@ (8002348 <_sbrk+0x64>)
 8002302:	4a12      	ldr	r2, [pc, #72]	@ (800234c <_sbrk+0x68>)
 8002304:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002306:	4b10      	ldr	r3, [pc, #64]	@ (8002348 <_sbrk+0x64>)
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4413      	add	r3, r2
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	429a      	cmp	r2, r3
 8002312:	d207      	bcs.n	8002324 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002314:	f004 fa70 	bl	80067f8 <__errno>
 8002318:	4603      	mov	r3, r0
 800231a:	220c      	movs	r2, #12
 800231c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800231e:	f04f 33ff 	mov.w	r3, #4294967295
 8002322:	e009      	b.n	8002338 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002324:	4b08      	ldr	r3, [pc, #32]	@ (8002348 <_sbrk+0x64>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800232a:	4b07      	ldr	r3, [pc, #28]	@ (8002348 <_sbrk+0x64>)
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4413      	add	r3, r2
 8002332:	4a05      	ldr	r2, [pc, #20]	@ (8002348 <_sbrk+0x64>)
 8002334:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002336:	68fb      	ldr	r3, [r7, #12]
}
 8002338:	4618      	mov	r0, r3
 800233a:	3718      	adds	r7, #24
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	20018000 	.word	0x20018000
 8002344:	00000400 	.word	0x00000400
 8002348:	20000260 	.word	0x20000260
 800234c:	20000440 	.word	0x20000440

08002350 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002354:	4b06      	ldr	r3, [pc, #24]	@ (8002370 <SystemInit+0x20>)
 8002356:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800235a:	4a05      	ldr	r2, [pc, #20]	@ (8002370 <SystemInit+0x20>)
 800235c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002360:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002364:	bf00      	nop
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	e000ed00 	.word	0xe000ed00

08002374 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002378:	4b14      	ldr	r3, [pc, #80]	@ (80023cc <MX_USART2_UART_Init+0x58>)
 800237a:	4a15      	ldr	r2, [pc, #84]	@ (80023d0 <MX_USART2_UART_Init+0x5c>)
 800237c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800237e:	4b13      	ldr	r3, [pc, #76]	@ (80023cc <MX_USART2_UART_Init+0x58>)
 8002380:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002384:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002386:	4b11      	ldr	r3, [pc, #68]	@ (80023cc <MX_USART2_UART_Init+0x58>)
 8002388:	2200      	movs	r2, #0
 800238a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800238c:	4b0f      	ldr	r3, [pc, #60]	@ (80023cc <MX_USART2_UART_Init+0x58>)
 800238e:	2200      	movs	r2, #0
 8002390:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002392:	4b0e      	ldr	r3, [pc, #56]	@ (80023cc <MX_USART2_UART_Init+0x58>)
 8002394:	2200      	movs	r2, #0
 8002396:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002398:	4b0c      	ldr	r3, [pc, #48]	@ (80023cc <MX_USART2_UART_Init+0x58>)
 800239a:	220c      	movs	r2, #12
 800239c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800239e:	4b0b      	ldr	r3, [pc, #44]	@ (80023cc <MX_USART2_UART_Init+0x58>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023a4:	4b09      	ldr	r3, [pc, #36]	@ (80023cc <MX_USART2_UART_Init+0x58>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023aa:	4b08      	ldr	r3, [pc, #32]	@ (80023cc <MX_USART2_UART_Init+0x58>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023b0:	4b06      	ldr	r3, [pc, #24]	@ (80023cc <MX_USART2_UART_Init+0x58>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80023b6:	4805      	ldr	r0, [pc, #20]	@ (80023cc <MX_USART2_UART_Init+0x58>)
 80023b8:	f002 fc96 	bl	8004ce8 <HAL_UART_Init>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80023c2:	f7ff fe04 	bl	8001fce <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023c6:	bf00      	nop
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20000264 	.word	0x20000264
 80023d0:	40004400 	.word	0x40004400

080023d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b0ac      	sub	sp, #176	@ 0xb0
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023dc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80023e0:	2200      	movs	r2, #0
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	605a      	str	r2, [r3, #4]
 80023e6:	609a      	str	r2, [r3, #8]
 80023e8:	60da      	str	r2, [r3, #12]
 80023ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023ec:	f107 0314 	add.w	r3, r7, #20
 80023f0:	2288      	movs	r2, #136	@ 0x88
 80023f2:	2100      	movs	r1, #0
 80023f4:	4618      	mov	r0, r3
 80023f6:	f004 f9ac 	bl	8006752 <memset>
  if(uartHandle->Instance==USART2)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a21      	ldr	r2, [pc, #132]	@ (8002484 <HAL_UART_MspInit+0xb0>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d13b      	bne.n	800247c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002404:	2302      	movs	r3, #2
 8002406:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002408:	2300      	movs	r3, #0
 800240a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800240c:	f107 0314 	add.w	r3, r7, #20
 8002410:	4618      	mov	r0, r3
 8002412:	f001 fa11 	bl	8003838 <HAL_RCCEx_PeriphCLKConfig>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800241c:	f7ff fdd7 	bl	8001fce <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002420:	4b19      	ldr	r3, [pc, #100]	@ (8002488 <HAL_UART_MspInit+0xb4>)
 8002422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002424:	4a18      	ldr	r2, [pc, #96]	@ (8002488 <HAL_UART_MspInit+0xb4>)
 8002426:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800242a:	6593      	str	r3, [r2, #88]	@ 0x58
 800242c:	4b16      	ldr	r3, [pc, #88]	@ (8002488 <HAL_UART_MspInit+0xb4>)
 800242e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002430:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002434:	613b      	str	r3, [r7, #16]
 8002436:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002438:	4b13      	ldr	r3, [pc, #76]	@ (8002488 <HAL_UART_MspInit+0xb4>)
 800243a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800243c:	4a12      	ldr	r2, [pc, #72]	@ (8002488 <HAL_UART_MspInit+0xb4>)
 800243e:	f043 0301 	orr.w	r3, r3, #1
 8002442:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002444:	4b10      	ldr	r3, [pc, #64]	@ (8002488 <HAL_UART_MspInit+0xb4>)
 8002446:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002448:	f003 0301 	and.w	r3, r3, #1
 800244c:	60fb      	str	r3, [r7, #12]
 800244e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002450:	230c      	movs	r3, #12
 8002452:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002456:	2302      	movs	r3, #2
 8002458:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245c:	2300      	movs	r3, #0
 800245e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002462:	2303      	movs	r3, #3
 8002464:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002468:	2307      	movs	r3, #7
 800246a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800246e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002472:	4619      	mov	r1, r3
 8002474:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002478:	f000 f9b8 	bl	80027ec <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800247c:	bf00      	nop
 800247e:	37b0      	adds	r7, #176	@ 0xb0
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40004400 	.word	0x40004400
 8002488:	40021000 	.word	0x40021000

0800248c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800248c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024c4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002490:	f7ff ff5e 	bl	8002350 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002494:	480c      	ldr	r0, [pc, #48]	@ (80024c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002496:	490d      	ldr	r1, [pc, #52]	@ (80024cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002498:	4a0d      	ldr	r2, [pc, #52]	@ (80024d0 <LoopForever+0xe>)
  movs r3, #0
 800249a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800249c:	e002      	b.n	80024a4 <LoopCopyDataInit>

0800249e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800249e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024a2:	3304      	adds	r3, #4

080024a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024a8:	d3f9      	bcc.n	800249e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024aa:	4a0a      	ldr	r2, [pc, #40]	@ (80024d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80024ac:	4c0a      	ldr	r4, [pc, #40]	@ (80024d8 <LoopForever+0x16>)
  movs r3, #0
 80024ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024b0:	e001      	b.n	80024b6 <LoopFillZerobss>

080024b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024b4:	3204      	adds	r2, #4

080024b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024b8:	d3fb      	bcc.n	80024b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024ba:	f004 f9a3 	bl	8006804 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024be:	f7ff fce3 	bl	8001e88 <main>

080024c2 <LoopForever>:

LoopForever:
    b LoopForever
 80024c2:	e7fe      	b.n	80024c2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80024c4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80024c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024cc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80024d0:	0800a3a4 	.word	0x0800a3a4
  ldr r2, =_sbss
 80024d4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80024d8:	2000043c 	.word	0x2000043c

080024dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024dc:	e7fe      	b.n	80024dc <ADC1_2_IRQHandler>
	...

080024e0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024e6:	2300      	movs	r3, #0
 80024e8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024ea:	4b0c      	ldr	r3, [pc, #48]	@ (800251c <HAL_Init+0x3c>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a0b      	ldr	r2, [pc, #44]	@ (800251c <HAL_Init+0x3c>)
 80024f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024f4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024f6:	2003      	movs	r0, #3
 80024f8:	f000 f944 	bl	8002784 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024fc:	2000      	movs	r0, #0
 80024fe:	f000 f80f 	bl	8002520 <HAL_InitTick>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d002      	beq.n	800250e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	71fb      	strb	r3, [r7, #7]
 800250c:	e001      	b.n	8002512 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800250e:	f7ff fe05 	bl	800211c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002512:	79fb      	ldrb	r3, [r7, #7]
}
 8002514:	4618      	mov	r0, r3
 8002516:	3708      	adds	r7, #8
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}
 800251c:	40022000 	.word	0x40022000

08002520 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002528:	2300      	movs	r3, #0
 800252a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800252c:	4b17      	ldr	r3, [pc, #92]	@ (800258c <HAL_InitTick+0x6c>)
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d023      	beq.n	800257c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002534:	4b16      	ldr	r3, [pc, #88]	@ (8002590 <HAL_InitTick+0x70>)
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	4b14      	ldr	r3, [pc, #80]	@ (800258c <HAL_InitTick+0x6c>)
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	4619      	mov	r1, r3
 800253e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002542:	fbb3 f3f1 	udiv	r3, r3, r1
 8002546:	fbb2 f3f3 	udiv	r3, r2, r3
 800254a:	4618      	mov	r0, r3
 800254c:	f000 f941 	bl	80027d2 <HAL_SYSTICK_Config>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10f      	bne.n	8002576 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2b0f      	cmp	r3, #15
 800255a:	d809      	bhi.n	8002570 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800255c:	2200      	movs	r2, #0
 800255e:	6879      	ldr	r1, [r7, #4]
 8002560:	f04f 30ff 	mov.w	r0, #4294967295
 8002564:	f000 f919 	bl	800279a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002568:	4a0a      	ldr	r2, [pc, #40]	@ (8002594 <HAL_InitTick+0x74>)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6013      	str	r3, [r2, #0]
 800256e:	e007      	b.n	8002580 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	73fb      	strb	r3, [r7, #15]
 8002574:	e004      	b.n	8002580 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	73fb      	strb	r3, [r7, #15]
 800257a:	e001      	b.n	8002580 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002580:	7bfb      	ldrb	r3, [r7, #15]
}
 8002582:	4618      	mov	r0, r3
 8002584:	3710      	adds	r7, #16
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	20000008 	.word	0x20000008
 8002590:	20000000 	.word	0x20000000
 8002594:	20000004 	.word	0x20000004

08002598 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800259c:	4b06      	ldr	r3, [pc, #24]	@ (80025b8 <HAL_IncTick+0x20>)
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	461a      	mov	r2, r3
 80025a2:	4b06      	ldr	r3, [pc, #24]	@ (80025bc <HAL_IncTick+0x24>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4413      	add	r3, r2
 80025a8:	4a04      	ldr	r2, [pc, #16]	@ (80025bc <HAL_IncTick+0x24>)
 80025aa:	6013      	str	r3, [r2, #0]
}
 80025ac:	bf00      	nop
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	20000008 	.word	0x20000008
 80025bc:	200002ec 	.word	0x200002ec

080025c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  return uwTick;
 80025c4:	4b03      	ldr	r3, [pc, #12]	@ (80025d4 <HAL_GetTick+0x14>)
 80025c6:	681b      	ldr	r3, [r3, #0]
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	200002ec 	.word	0x200002ec

080025d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025e0:	f7ff ffee 	bl	80025c0 <HAL_GetTick>
 80025e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025f0:	d005      	beq.n	80025fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80025f2:	4b0a      	ldr	r3, [pc, #40]	@ (800261c <HAL_Delay+0x44>)
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	461a      	mov	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	4413      	add	r3, r2
 80025fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025fe:	bf00      	nop
 8002600:	f7ff ffde 	bl	80025c0 <HAL_GetTick>
 8002604:	4602      	mov	r2, r0
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	429a      	cmp	r2, r3
 800260e:	d8f7      	bhi.n	8002600 <HAL_Delay+0x28>
  {
  }
}
 8002610:	bf00      	nop
 8002612:	bf00      	nop
 8002614:	3710      	adds	r7, #16
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	20000008 	.word	0x20000008

08002620 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002620:	b480      	push	{r7}
 8002622:	b085      	sub	sp, #20
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f003 0307 	and.w	r3, r3, #7
 800262e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002630:	4b0c      	ldr	r3, [pc, #48]	@ (8002664 <__NVIC_SetPriorityGrouping+0x44>)
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002636:	68ba      	ldr	r2, [r7, #8]
 8002638:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800263c:	4013      	ands	r3, r2
 800263e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002648:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800264c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002650:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002652:	4a04      	ldr	r2, [pc, #16]	@ (8002664 <__NVIC_SetPriorityGrouping+0x44>)
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	60d3      	str	r3, [r2, #12]
}
 8002658:	bf00      	nop
 800265a:	3714      	adds	r7, #20
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	e000ed00 	.word	0xe000ed00

08002668 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800266c:	4b04      	ldr	r3, [pc, #16]	@ (8002680 <__NVIC_GetPriorityGrouping+0x18>)
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	0a1b      	lsrs	r3, r3, #8
 8002672:	f003 0307 	and.w	r3, r3, #7
}
 8002676:	4618      	mov	r0, r3
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr
 8002680:	e000ed00 	.word	0xe000ed00

08002684 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	4603      	mov	r3, r0
 800268c:	6039      	str	r1, [r7, #0]
 800268e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002694:	2b00      	cmp	r3, #0
 8002696:	db0a      	blt.n	80026ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	b2da      	uxtb	r2, r3
 800269c:	490c      	ldr	r1, [pc, #48]	@ (80026d0 <__NVIC_SetPriority+0x4c>)
 800269e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a2:	0112      	lsls	r2, r2, #4
 80026a4:	b2d2      	uxtb	r2, r2
 80026a6:	440b      	add	r3, r1
 80026a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026ac:	e00a      	b.n	80026c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	b2da      	uxtb	r2, r3
 80026b2:	4908      	ldr	r1, [pc, #32]	@ (80026d4 <__NVIC_SetPriority+0x50>)
 80026b4:	79fb      	ldrb	r3, [r7, #7]
 80026b6:	f003 030f 	and.w	r3, r3, #15
 80026ba:	3b04      	subs	r3, #4
 80026bc:	0112      	lsls	r2, r2, #4
 80026be:	b2d2      	uxtb	r2, r2
 80026c0:	440b      	add	r3, r1
 80026c2:	761a      	strb	r2, [r3, #24]
}
 80026c4:	bf00      	nop
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr
 80026d0:	e000e100 	.word	0xe000e100
 80026d4:	e000ed00 	.word	0xe000ed00

080026d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026d8:	b480      	push	{r7}
 80026da:	b089      	sub	sp, #36	@ 0x24
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f003 0307 	and.w	r3, r3, #7
 80026ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	f1c3 0307 	rsb	r3, r3, #7
 80026f2:	2b04      	cmp	r3, #4
 80026f4:	bf28      	it	cs
 80026f6:	2304      	movcs	r3, #4
 80026f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	3304      	adds	r3, #4
 80026fe:	2b06      	cmp	r3, #6
 8002700:	d902      	bls.n	8002708 <NVIC_EncodePriority+0x30>
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	3b03      	subs	r3, #3
 8002706:	e000      	b.n	800270a <NVIC_EncodePriority+0x32>
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800270c:	f04f 32ff 	mov.w	r2, #4294967295
 8002710:	69bb      	ldr	r3, [r7, #24]
 8002712:	fa02 f303 	lsl.w	r3, r2, r3
 8002716:	43da      	mvns	r2, r3
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	401a      	ands	r2, r3
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002720:	f04f 31ff 	mov.w	r1, #4294967295
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	fa01 f303 	lsl.w	r3, r1, r3
 800272a:	43d9      	mvns	r1, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002730:	4313      	orrs	r3, r2
         );
}
 8002732:	4618      	mov	r0, r3
 8002734:	3724      	adds	r7, #36	@ 0x24
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
	...

08002740 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	3b01      	subs	r3, #1
 800274c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002750:	d301      	bcc.n	8002756 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002752:	2301      	movs	r3, #1
 8002754:	e00f      	b.n	8002776 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002756:	4a0a      	ldr	r2, [pc, #40]	@ (8002780 <SysTick_Config+0x40>)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	3b01      	subs	r3, #1
 800275c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800275e:	210f      	movs	r1, #15
 8002760:	f04f 30ff 	mov.w	r0, #4294967295
 8002764:	f7ff ff8e 	bl	8002684 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002768:	4b05      	ldr	r3, [pc, #20]	@ (8002780 <SysTick_Config+0x40>)
 800276a:	2200      	movs	r2, #0
 800276c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800276e:	4b04      	ldr	r3, [pc, #16]	@ (8002780 <SysTick_Config+0x40>)
 8002770:	2207      	movs	r2, #7
 8002772:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	e000e010 	.word	0xe000e010

08002784 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800278c:	6878      	ldr	r0, [r7, #4]
 800278e:	f7ff ff47 	bl	8002620 <__NVIC_SetPriorityGrouping>
}
 8002792:	bf00      	nop
 8002794:	3708      	adds	r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}

0800279a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800279a:	b580      	push	{r7, lr}
 800279c:	b086      	sub	sp, #24
 800279e:	af00      	add	r7, sp, #0
 80027a0:	4603      	mov	r3, r0
 80027a2:	60b9      	str	r1, [r7, #8]
 80027a4:	607a      	str	r2, [r7, #4]
 80027a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80027a8:	2300      	movs	r3, #0
 80027aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80027ac:	f7ff ff5c 	bl	8002668 <__NVIC_GetPriorityGrouping>
 80027b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	68b9      	ldr	r1, [r7, #8]
 80027b6:	6978      	ldr	r0, [r7, #20]
 80027b8:	f7ff ff8e 	bl	80026d8 <NVIC_EncodePriority>
 80027bc:	4602      	mov	r2, r0
 80027be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027c2:	4611      	mov	r1, r2
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7ff ff5d 	bl	8002684 <__NVIC_SetPriority>
}
 80027ca:	bf00      	nop
 80027cc:	3718      	adds	r7, #24
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}

080027d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027d2:	b580      	push	{r7, lr}
 80027d4:	b082      	sub	sp, #8
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f7ff ffb0 	bl	8002740 <SysTick_Config>
 80027e0:	4603      	mov	r3, r0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
	...

080027ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b087      	sub	sp, #28
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027f6:	2300      	movs	r3, #0
 80027f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027fa:	e17f      	b.n	8002afc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	2101      	movs	r1, #1
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	fa01 f303 	lsl.w	r3, r1, r3
 8002808:	4013      	ands	r3, r2
 800280a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2b00      	cmp	r3, #0
 8002810:	f000 8171 	beq.w	8002af6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f003 0303 	and.w	r3, r3, #3
 800281c:	2b01      	cmp	r3, #1
 800281e:	d005      	beq.n	800282c <HAL_GPIO_Init+0x40>
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f003 0303 	and.w	r3, r3, #3
 8002828:	2b02      	cmp	r3, #2
 800282a:	d130      	bne.n	800288e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	005b      	lsls	r3, r3, #1
 8002836:	2203      	movs	r2, #3
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	43db      	mvns	r3, r3
 800283e:	693a      	ldr	r2, [r7, #16]
 8002840:	4013      	ands	r3, r2
 8002842:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	68da      	ldr	r2, [r3, #12]
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	005b      	lsls	r3, r3, #1
 800284c:	fa02 f303 	lsl.w	r3, r2, r3
 8002850:	693a      	ldr	r2, [r7, #16]
 8002852:	4313      	orrs	r3, r2
 8002854:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002862:	2201      	movs	r2, #1
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	fa02 f303 	lsl.w	r3, r2, r3
 800286a:	43db      	mvns	r3, r3
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	4013      	ands	r3, r2
 8002870:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	091b      	lsrs	r3, r3, #4
 8002878:	f003 0201 	and.w	r2, r3, #1
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	fa02 f303 	lsl.w	r3, r2, r3
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	4313      	orrs	r3, r2
 8002886:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	693a      	ldr	r2, [r7, #16]
 800288c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f003 0303 	and.w	r3, r3, #3
 8002896:	2b03      	cmp	r3, #3
 8002898:	d118      	bne.n	80028cc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800289e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80028a0:	2201      	movs	r2, #1
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	fa02 f303 	lsl.w	r3, r2, r3
 80028a8:	43db      	mvns	r3, r3
 80028aa:	693a      	ldr	r2, [r7, #16]
 80028ac:	4013      	ands	r3, r2
 80028ae:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	08db      	lsrs	r3, r3, #3
 80028b6:	f003 0201 	and.w	r2, r3, #1
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	fa02 f303 	lsl.w	r3, r2, r3
 80028c0:	693a      	ldr	r2, [r7, #16]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	693a      	ldr	r2, [r7, #16]
 80028ca:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f003 0303 	and.w	r3, r3, #3
 80028d4:	2b03      	cmp	r3, #3
 80028d6:	d017      	beq.n	8002908 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	2203      	movs	r2, #3
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	43db      	mvns	r3, r3
 80028ea:	693a      	ldr	r2, [r7, #16]
 80028ec:	4013      	ands	r3, r2
 80028ee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	689a      	ldr	r2, [r3, #8]
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	fa02 f303 	lsl.w	r3, r2, r3
 80028fc:	693a      	ldr	r2, [r7, #16]
 80028fe:	4313      	orrs	r3, r2
 8002900:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	693a      	ldr	r2, [r7, #16]
 8002906:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f003 0303 	and.w	r3, r3, #3
 8002910:	2b02      	cmp	r3, #2
 8002912:	d123      	bne.n	800295c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	08da      	lsrs	r2, r3, #3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	3208      	adds	r2, #8
 800291c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002920:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	f003 0307 	and.w	r3, r3, #7
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	220f      	movs	r2, #15
 800292c:	fa02 f303 	lsl.w	r3, r2, r3
 8002930:	43db      	mvns	r3, r3
 8002932:	693a      	ldr	r2, [r7, #16]
 8002934:	4013      	ands	r3, r2
 8002936:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	691a      	ldr	r2, [r3, #16]
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	f003 0307 	and.w	r3, r3, #7
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	fa02 f303 	lsl.w	r3, r2, r3
 8002948:	693a      	ldr	r2, [r7, #16]
 800294a:	4313      	orrs	r3, r2
 800294c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	08da      	lsrs	r2, r3, #3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	3208      	adds	r2, #8
 8002956:	6939      	ldr	r1, [r7, #16]
 8002958:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	2203      	movs	r2, #3
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	43db      	mvns	r3, r3
 800296e:	693a      	ldr	r2, [r7, #16]
 8002970:	4013      	ands	r3, r2
 8002972:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f003 0203 	and.w	r2, r3, #3
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	005b      	lsls	r3, r3, #1
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	693a      	ldr	r2, [r7, #16]
 8002986:	4313      	orrs	r3, r2
 8002988:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	693a      	ldr	r2, [r7, #16]
 800298e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002998:	2b00      	cmp	r3, #0
 800299a:	f000 80ac 	beq.w	8002af6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800299e:	4b5f      	ldr	r3, [pc, #380]	@ (8002b1c <HAL_GPIO_Init+0x330>)
 80029a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029a2:	4a5e      	ldr	r2, [pc, #376]	@ (8002b1c <HAL_GPIO_Init+0x330>)
 80029a4:	f043 0301 	orr.w	r3, r3, #1
 80029a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80029aa:	4b5c      	ldr	r3, [pc, #368]	@ (8002b1c <HAL_GPIO_Init+0x330>)
 80029ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029ae:	f003 0301 	and.w	r3, r3, #1
 80029b2:	60bb      	str	r3, [r7, #8]
 80029b4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80029b6:	4a5a      	ldr	r2, [pc, #360]	@ (8002b20 <HAL_GPIO_Init+0x334>)
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	089b      	lsrs	r3, r3, #2
 80029bc:	3302      	adds	r3, #2
 80029be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	f003 0303 	and.w	r3, r3, #3
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	220f      	movs	r2, #15
 80029ce:	fa02 f303 	lsl.w	r3, r2, r3
 80029d2:	43db      	mvns	r3, r3
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	4013      	ands	r3, r2
 80029d8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80029e0:	d025      	beq.n	8002a2e <HAL_GPIO_Init+0x242>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a4f      	ldr	r2, [pc, #316]	@ (8002b24 <HAL_GPIO_Init+0x338>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d01f      	beq.n	8002a2a <HAL_GPIO_Init+0x23e>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a4e      	ldr	r2, [pc, #312]	@ (8002b28 <HAL_GPIO_Init+0x33c>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d019      	beq.n	8002a26 <HAL_GPIO_Init+0x23a>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a4d      	ldr	r2, [pc, #308]	@ (8002b2c <HAL_GPIO_Init+0x340>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d013      	beq.n	8002a22 <HAL_GPIO_Init+0x236>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4a4c      	ldr	r2, [pc, #304]	@ (8002b30 <HAL_GPIO_Init+0x344>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d00d      	beq.n	8002a1e <HAL_GPIO_Init+0x232>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4a4b      	ldr	r2, [pc, #300]	@ (8002b34 <HAL_GPIO_Init+0x348>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d007      	beq.n	8002a1a <HAL_GPIO_Init+0x22e>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4a4a      	ldr	r2, [pc, #296]	@ (8002b38 <HAL_GPIO_Init+0x34c>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d101      	bne.n	8002a16 <HAL_GPIO_Init+0x22a>
 8002a12:	2306      	movs	r3, #6
 8002a14:	e00c      	b.n	8002a30 <HAL_GPIO_Init+0x244>
 8002a16:	2307      	movs	r3, #7
 8002a18:	e00a      	b.n	8002a30 <HAL_GPIO_Init+0x244>
 8002a1a:	2305      	movs	r3, #5
 8002a1c:	e008      	b.n	8002a30 <HAL_GPIO_Init+0x244>
 8002a1e:	2304      	movs	r3, #4
 8002a20:	e006      	b.n	8002a30 <HAL_GPIO_Init+0x244>
 8002a22:	2303      	movs	r3, #3
 8002a24:	e004      	b.n	8002a30 <HAL_GPIO_Init+0x244>
 8002a26:	2302      	movs	r3, #2
 8002a28:	e002      	b.n	8002a30 <HAL_GPIO_Init+0x244>
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e000      	b.n	8002a30 <HAL_GPIO_Init+0x244>
 8002a2e:	2300      	movs	r3, #0
 8002a30:	697a      	ldr	r2, [r7, #20]
 8002a32:	f002 0203 	and.w	r2, r2, #3
 8002a36:	0092      	lsls	r2, r2, #2
 8002a38:	4093      	lsls	r3, r2
 8002a3a:	693a      	ldr	r2, [r7, #16]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002a40:	4937      	ldr	r1, [pc, #220]	@ (8002b20 <HAL_GPIO_Init+0x334>)
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	089b      	lsrs	r3, r3, #2
 8002a46:	3302      	adds	r3, #2
 8002a48:	693a      	ldr	r2, [r7, #16]
 8002a4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a4e:	4b3b      	ldr	r3, [pc, #236]	@ (8002b3c <HAL_GPIO_Init+0x350>)
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	43db      	mvns	r3, r3
 8002a58:	693a      	ldr	r2, [r7, #16]
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d003      	beq.n	8002a72 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002a6a:	693a      	ldr	r2, [r7, #16]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a72:	4a32      	ldr	r2, [pc, #200]	@ (8002b3c <HAL_GPIO_Init+0x350>)
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002a78:	4b30      	ldr	r3, [pc, #192]	@ (8002b3c <HAL_GPIO_Init+0x350>)
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	43db      	mvns	r3, r3
 8002a82:	693a      	ldr	r2, [r7, #16]
 8002a84:	4013      	ands	r3, r2
 8002a86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d003      	beq.n	8002a9c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a9c:	4a27      	ldr	r2, [pc, #156]	@ (8002b3c <HAL_GPIO_Init+0x350>)
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002aa2:	4b26      	ldr	r3, [pc, #152]	@ (8002b3c <HAL_GPIO_Init+0x350>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	43db      	mvns	r3, r3
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d003      	beq.n	8002ac6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002abe:	693a      	ldr	r2, [r7, #16]
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ac6:	4a1d      	ldr	r2, [pc, #116]	@ (8002b3c <HAL_GPIO_Init+0x350>)
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002acc:	4b1b      	ldr	r3, [pc, #108]	@ (8002b3c <HAL_GPIO_Init+0x350>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	43db      	mvns	r3, r3
 8002ad6:	693a      	ldr	r2, [r7, #16]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d003      	beq.n	8002af0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002af0:	4a12      	ldr	r2, [pc, #72]	@ (8002b3c <HAL_GPIO_Init+0x350>)
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	3301      	adds	r3, #1
 8002afa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	fa22 f303 	lsr.w	r3, r2, r3
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f47f ae78 	bne.w	80027fc <HAL_GPIO_Init+0x10>
  }
}
 8002b0c:	bf00      	nop
 8002b0e:	bf00      	nop
 8002b10:	371c      	adds	r7, #28
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	40021000 	.word	0x40021000
 8002b20:	40010000 	.word	0x40010000
 8002b24:	48000400 	.word	0x48000400
 8002b28:	48000800 	.word	0x48000800
 8002b2c:	48000c00 	.word	0x48000c00
 8002b30:	48001000 	.word	0x48001000
 8002b34:	48001400 	.word	0x48001400
 8002b38:	48001800 	.word	0x48001800
 8002b3c:	40010400 	.word	0x40010400

08002b40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	460b      	mov	r3, r1
 8002b4a:	807b      	strh	r3, [r7, #2]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b50:	787b      	ldrb	r3, [r7, #1]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d003      	beq.n	8002b5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b56:	887a      	ldrh	r2, [r7, #2]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b5c:	e002      	b.n	8002b64 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b5e:	887a      	ldrh	r2, [r7, #2]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002b64:	bf00      	nop
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002b74:	4b04      	ldr	r3, [pc, #16]	@ (8002b88 <HAL_PWREx_GetVoltageRange+0x18>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	40007000 	.word	0x40007000

08002b8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b085      	sub	sp, #20
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b9a:	d130      	bne.n	8002bfe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b9c:	4b23      	ldr	r3, [pc, #140]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ba4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ba8:	d038      	beq.n	8002c1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002baa:	4b20      	ldr	r3, [pc, #128]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002bb2:	4a1e      	ldr	r2, [pc, #120]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bb4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bb8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002bba:	4b1d      	ldr	r3, [pc, #116]	@ (8002c30 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2232      	movs	r2, #50	@ 0x32
 8002bc0:	fb02 f303 	mul.w	r3, r2, r3
 8002bc4:	4a1b      	ldr	r2, [pc, #108]	@ (8002c34 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bca:	0c9b      	lsrs	r3, r3, #18
 8002bcc:	3301      	adds	r3, #1
 8002bce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bd0:	e002      	b.n	8002bd8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	3b01      	subs	r3, #1
 8002bd6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bd8:	4b14      	ldr	r3, [pc, #80]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bda:	695b      	ldr	r3, [r3, #20]
 8002bdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002be0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002be4:	d102      	bne.n	8002bec <HAL_PWREx_ControlVoltageScaling+0x60>
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d1f2      	bne.n	8002bd2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002bec:	4b0f      	ldr	r3, [pc, #60]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bee:	695b      	ldr	r3, [r3, #20]
 8002bf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bf8:	d110      	bne.n	8002c1c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e00f      	b.n	8002c1e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002c06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c0a:	d007      	beq.n	8002c1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002c0c:	4b07      	ldr	r3, [pc, #28]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002c14:	4a05      	ldr	r2, [pc, #20]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c1a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3714      	adds	r7, #20
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	40007000 	.word	0x40007000
 8002c30:	20000000 	.word	0x20000000
 8002c34:	431bde83 	.word	0x431bde83

08002c38 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b088      	sub	sp, #32
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d101      	bne.n	8002c4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e3ca      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c4a:	4b97      	ldr	r3, [pc, #604]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f003 030c 	and.w	r3, r3, #12
 8002c52:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c54:	4b94      	ldr	r3, [pc, #592]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	f003 0303 	and.w	r3, r3, #3
 8002c5c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0310 	and.w	r3, r3, #16
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	f000 80e4 	beq.w	8002e34 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c6c:	69bb      	ldr	r3, [r7, #24]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d007      	beq.n	8002c82 <HAL_RCC_OscConfig+0x4a>
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	2b0c      	cmp	r3, #12
 8002c76:	f040 808b 	bne.w	8002d90 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	f040 8087 	bne.w	8002d90 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c82:	4b89      	ldr	r3, [pc, #548]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0302 	and.w	r3, r3, #2
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d005      	beq.n	8002c9a <HAL_RCC_OscConfig+0x62>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	699b      	ldr	r3, [r3, #24]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d101      	bne.n	8002c9a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e3a2      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a1a      	ldr	r2, [r3, #32]
 8002c9e:	4b82      	ldr	r3, [pc, #520]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 0308 	and.w	r3, r3, #8
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d004      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x7c>
 8002caa:	4b7f      	ldr	r3, [pc, #508]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cb2:	e005      	b.n	8002cc0 <HAL_RCC_OscConfig+0x88>
 8002cb4:	4b7c      	ldr	r3, [pc, #496]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002cb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cba:	091b      	lsrs	r3, r3, #4
 8002cbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d223      	bcs.n	8002d0c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a1b      	ldr	r3, [r3, #32]
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f000 fd55 	bl	8003778 <RCC_SetFlashLatencyFromMSIRange>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d001      	beq.n	8002cd8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e383      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cd8:	4b73      	ldr	r3, [pc, #460]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a72      	ldr	r2, [pc, #456]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002cde:	f043 0308 	orr.w	r3, r3, #8
 8002ce2:	6013      	str	r3, [r2, #0]
 8002ce4:	4b70      	ldr	r3, [pc, #448]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a1b      	ldr	r3, [r3, #32]
 8002cf0:	496d      	ldr	r1, [pc, #436]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cf6:	4b6c      	ldr	r3, [pc, #432]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	69db      	ldr	r3, [r3, #28]
 8002d02:	021b      	lsls	r3, r3, #8
 8002d04:	4968      	ldr	r1, [pc, #416]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002d06:	4313      	orrs	r3, r2
 8002d08:	604b      	str	r3, [r1, #4]
 8002d0a:	e025      	b.n	8002d58 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d0c:	4b66      	ldr	r3, [pc, #408]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a65      	ldr	r2, [pc, #404]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002d12:	f043 0308 	orr.w	r3, r3, #8
 8002d16:	6013      	str	r3, [r2, #0]
 8002d18:	4b63      	ldr	r3, [pc, #396]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a1b      	ldr	r3, [r3, #32]
 8002d24:	4960      	ldr	r1, [pc, #384]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d2a:	4b5f      	ldr	r3, [pc, #380]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	69db      	ldr	r3, [r3, #28]
 8002d36:	021b      	lsls	r3, r3, #8
 8002d38:	495b      	ldr	r1, [pc, #364]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d3e:	69bb      	ldr	r3, [r7, #24]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d109      	bne.n	8002d58 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a1b      	ldr	r3, [r3, #32]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f000 fd15 	bl	8003778 <RCC_SetFlashLatencyFromMSIRange>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d001      	beq.n	8002d58 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e343      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d58:	f000 fc4a 	bl	80035f0 <HAL_RCC_GetSysClockFreq>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	4b52      	ldr	r3, [pc, #328]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	091b      	lsrs	r3, r3, #4
 8002d64:	f003 030f 	and.w	r3, r3, #15
 8002d68:	4950      	ldr	r1, [pc, #320]	@ (8002eac <HAL_RCC_OscConfig+0x274>)
 8002d6a:	5ccb      	ldrb	r3, [r1, r3]
 8002d6c:	f003 031f 	and.w	r3, r3, #31
 8002d70:	fa22 f303 	lsr.w	r3, r2, r3
 8002d74:	4a4e      	ldr	r2, [pc, #312]	@ (8002eb0 <HAL_RCC_OscConfig+0x278>)
 8002d76:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d78:	4b4e      	ldr	r3, [pc, #312]	@ (8002eb4 <HAL_RCC_OscConfig+0x27c>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7ff fbcf 	bl	8002520 <HAL_InitTick>
 8002d82:	4603      	mov	r3, r0
 8002d84:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002d86:	7bfb      	ldrb	r3, [r7, #15]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d052      	beq.n	8002e32 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002d8c:	7bfb      	ldrb	r3, [r7, #15]
 8002d8e:	e327      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	699b      	ldr	r3, [r3, #24]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d032      	beq.n	8002dfe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d98:	4b43      	ldr	r3, [pc, #268]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a42      	ldr	r2, [pc, #264]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002d9e:	f043 0301 	orr.w	r3, r3, #1
 8002da2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002da4:	f7ff fc0c 	bl	80025c0 <HAL_GetTick>
 8002da8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002daa:	e008      	b.n	8002dbe <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dac:	f7ff fc08 	bl	80025c0 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d901      	bls.n	8002dbe <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e310      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dbe:	4b3a      	ldr	r3, [pc, #232]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0302 	and.w	r3, r3, #2
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d0f0      	beq.n	8002dac <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002dca:	4b37      	ldr	r3, [pc, #220]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a36      	ldr	r2, [pc, #216]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002dd0:	f043 0308 	orr.w	r3, r3, #8
 8002dd4:	6013      	str	r3, [r2, #0]
 8002dd6:	4b34      	ldr	r3, [pc, #208]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a1b      	ldr	r3, [r3, #32]
 8002de2:	4931      	ldr	r1, [pc, #196]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002de4:	4313      	orrs	r3, r2
 8002de6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002de8:	4b2f      	ldr	r3, [pc, #188]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	69db      	ldr	r3, [r3, #28]
 8002df4:	021b      	lsls	r3, r3, #8
 8002df6:	492c      	ldr	r1, [pc, #176]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	604b      	str	r3, [r1, #4]
 8002dfc:	e01a      	b.n	8002e34 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002dfe:	4b2a      	ldr	r3, [pc, #168]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a29      	ldr	r2, [pc, #164]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002e04:	f023 0301 	bic.w	r3, r3, #1
 8002e08:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e0a:	f7ff fbd9 	bl	80025c0 <HAL_GetTick>
 8002e0e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e10:	e008      	b.n	8002e24 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e12:	f7ff fbd5 	bl	80025c0 <HAL_GetTick>
 8002e16:	4602      	mov	r2, r0
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	1ad3      	subs	r3, r2, r3
 8002e1c:	2b02      	cmp	r3, #2
 8002e1e:	d901      	bls.n	8002e24 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002e20:	2303      	movs	r3, #3
 8002e22:	e2dd      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e24:	4b20      	ldr	r3, [pc, #128]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0302 	and.w	r3, r3, #2
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d1f0      	bne.n	8002e12 <HAL_RCC_OscConfig+0x1da>
 8002e30:	e000      	b.n	8002e34 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e32:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0301 	and.w	r3, r3, #1
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d074      	beq.n	8002f2a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	2b08      	cmp	r3, #8
 8002e44:	d005      	beq.n	8002e52 <HAL_RCC_OscConfig+0x21a>
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	2b0c      	cmp	r3, #12
 8002e4a:	d10e      	bne.n	8002e6a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	2b03      	cmp	r3, #3
 8002e50:	d10b      	bne.n	8002e6a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e52:	4b15      	ldr	r3, [pc, #84]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d064      	beq.n	8002f28 <HAL_RCC_OscConfig+0x2f0>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d160      	bne.n	8002f28 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e2ba      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e72:	d106      	bne.n	8002e82 <HAL_RCC_OscConfig+0x24a>
 8002e74:	4b0c      	ldr	r3, [pc, #48]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a0b      	ldr	r2, [pc, #44]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002e7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e7e:	6013      	str	r3, [r2, #0]
 8002e80:	e026      	b.n	8002ed0 <HAL_RCC_OscConfig+0x298>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e8a:	d115      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x280>
 8002e8c:	4b06      	ldr	r3, [pc, #24]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a05      	ldr	r2, [pc, #20]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002e92:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e96:	6013      	str	r3, [r2, #0]
 8002e98:	4b03      	ldr	r3, [pc, #12]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a02      	ldr	r2, [pc, #8]	@ (8002ea8 <HAL_RCC_OscConfig+0x270>)
 8002e9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ea2:	6013      	str	r3, [r2, #0]
 8002ea4:	e014      	b.n	8002ed0 <HAL_RCC_OscConfig+0x298>
 8002ea6:	bf00      	nop
 8002ea8:	40021000 	.word	0x40021000
 8002eac:	08009f20 	.word	0x08009f20
 8002eb0:	20000000 	.word	0x20000000
 8002eb4:	20000004 	.word	0x20000004
 8002eb8:	4ba0      	ldr	r3, [pc, #640]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a9f      	ldr	r2, [pc, #636]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8002ebe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ec2:	6013      	str	r3, [r2, #0]
 8002ec4:	4b9d      	ldr	r3, [pc, #628]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a9c      	ldr	r2, [pc, #624]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8002eca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ece:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d013      	beq.n	8002f00 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed8:	f7ff fb72 	bl	80025c0 <HAL_GetTick>
 8002edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ede:	e008      	b.n	8002ef2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ee0:	f7ff fb6e 	bl	80025c0 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	2b64      	cmp	r3, #100	@ 0x64
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e276      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ef2:	4b92      	ldr	r3, [pc, #584]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d0f0      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x2a8>
 8002efe:	e014      	b.n	8002f2a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f00:	f7ff fb5e 	bl	80025c0 <HAL_GetTick>
 8002f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f06:	e008      	b.n	8002f1a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f08:	f7ff fb5a 	bl	80025c0 <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b64      	cmp	r3, #100	@ 0x64
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e262      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f1a:	4b88      	ldr	r3, [pc, #544]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d1f0      	bne.n	8002f08 <HAL_RCC_OscConfig+0x2d0>
 8002f26:	e000      	b.n	8002f2a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d060      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	2b04      	cmp	r3, #4
 8002f3a:	d005      	beq.n	8002f48 <HAL_RCC_OscConfig+0x310>
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	2b0c      	cmp	r3, #12
 8002f40:	d119      	bne.n	8002f76 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	d116      	bne.n	8002f76 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f48:	4b7c      	ldr	r3, [pc, #496]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d005      	beq.n	8002f60 <HAL_RCC_OscConfig+0x328>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d101      	bne.n	8002f60 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e23f      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f60:	4b76      	ldr	r3, [pc, #472]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	691b      	ldr	r3, [r3, #16]
 8002f6c:	061b      	lsls	r3, r3, #24
 8002f6e:	4973      	ldr	r1, [pc, #460]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f74:	e040      	b.n	8002ff8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d023      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f7e:	4b6f      	ldr	r3, [pc, #444]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a6e      	ldr	r2, [pc, #440]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8002f84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8a:	f7ff fb19 	bl	80025c0 <HAL_GetTick>
 8002f8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f90:	e008      	b.n	8002fa4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f92:	f7ff fb15 	bl	80025c0 <HAL_GetTick>
 8002f96:	4602      	mov	r2, r0
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d901      	bls.n	8002fa4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e21d      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fa4:	4b65      	ldr	r3, [pc, #404]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d0f0      	beq.n	8002f92 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fb0:	4b62      	ldr	r3, [pc, #392]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	691b      	ldr	r3, [r3, #16]
 8002fbc:	061b      	lsls	r3, r3, #24
 8002fbe:	495f      	ldr	r1, [pc, #380]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	604b      	str	r3, [r1, #4]
 8002fc4:	e018      	b.n	8002ff8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fc6:	4b5d      	ldr	r3, [pc, #372]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a5c      	ldr	r2, [pc, #368]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8002fcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002fd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fd2:	f7ff faf5 	bl	80025c0 <HAL_GetTick>
 8002fd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002fd8:	e008      	b.n	8002fec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fda:	f7ff faf1 	bl	80025c0 <HAL_GetTick>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	1ad3      	subs	r3, r2, r3
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d901      	bls.n	8002fec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e1f9      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002fec:	4b53      	ldr	r3, [pc, #332]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d1f0      	bne.n	8002fda <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0308 	and.w	r3, r3, #8
 8003000:	2b00      	cmp	r3, #0
 8003002:	d03c      	beq.n	800307e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	695b      	ldr	r3, [r3, #20]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d01c      	beq.n	8003046 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800300c:	4b4b      	ldr	r3, [pc, #300]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 800300e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003012:	4a4a      	ldr	r2, [pc, #296]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8003014:	f043 0301 	orr.w	r3, r3, #1
 8003018:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800301c:	f7ff fad0 	bl	80025c0 <HAL_GetTick>
 8003020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003022:	e008      	b.n	8003036 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003024:	f7ff facc 	bl	80025c0 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b02      	cmp	r3, #2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e1d4      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003036:	4b41      	ldr	r3, [pc, #260]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8003038:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800303c:	f003 0302 	and.w	r3, r3, #2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d0ef      	beq.n	8003024 <HAL_RCC_OscConfig+0x3ec>
 8003044:	e01b      	b.n	800307e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003046:	4b3d      	ldr	r3, [pc, #244]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8003048:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800304c:	4a3b      	ldr	r2, [pc, #236]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 800304e:	f023 0301 	bic.w	r3, r3, #1
 8003052:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003056:	f7ff fab3 	bl	80025c0 <HAL_GetTick>
 800305a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800305c:	e008      	b.n	8003070 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800305e:	f7ff faaf 	bl	80025c0 <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	2b02      	cmp	r3, #2
 800306a:	d901      	bls.n	8003070 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	e1b7      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003070:	4b32      	ldr	r3, [pc, #200]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8003072:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d1ef      	bne.n	800305e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0304 	and.w	r3, r3, #4
 8003086:	2b00      	cmp	r3, #0
 8003088:	f000 80a6 	beq.w	80031d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800308c:	2300      	movs	r3, #0
 800308e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003090:	4b2a      	ldr	r3, [pc, #168]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8003092:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003094:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d10d      	bne.n	80030b8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800309c:	4b27      	ldr	r3, [pc, #156]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 800309e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030a0:	4a26      	ldr	r2, [pc, #152]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 80030a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80030a8:	4b24      	ldr	r3, [pc, #144]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 80030aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030b0:	60bb      	str	r3, [r7, #8]
 80030b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030b4:	2301      	movs	r3, #1
 80030b6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030b8:	4b21      	ldr	r3, [pc, #132]	@ (8003140 <HAL_RCC_OscConfig+0x508>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d118      	bne.n	80030f6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030c4:	4b1e      	ldr	r3, [pc, #120]	@ (8003140 <HAL_RCC_OscConfig+0x508>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a1d      	ldr	r2, [pc, #116]	@ (8003140 <HAL_RCC_OscConfig+0x508>)
 80030ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030d0:	f7ff fa76 	bl	80025c0 <HAL_GetTick>
 80030d4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030d6:	e008      	b.n	80030ea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030d8:	f7ff fa72 	bl	80025c0 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e17a      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030ea:	4b15      	ldr	r3, [pc, #84]	@ (8003140 <HAL_RCC_OscConfig+0x508>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d0f0      	beq.n	80030d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d108      	bne.n	8003110 <HAL_RCC_OscConfig+0x4d8>
 80030fe:	4b0f      	ldr	r3, [pc, #60]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8003100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003104:	4a0d      	ldr	r2, [pc, #52]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8003106:	f043 0301 	orr.w	r3, r3, #1
 800310a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800310e:	e029      	b.n	8003164 <HAL_RCC_OscConfig+0x52c>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	2b05      	cmp	r3, #5
 8003116:	d115      	bne.n	8003144 <HAL_RCC_OscConfig+0x50c>
 8003118:	4b08      	ldr	r3, [pc, #32]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 800311a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800311e:	4a07      	ldr	r2, [pc, #28]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8003120:	f043 0304 	orr.w	r3, r3, #4
 8003124:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003128:	4b04      	ldr	r3, [pc, #16]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 800312a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800312e:	4a03      	ldr	r2, [pc, #12]	@ (800313c <HAL_RCC_OscConfig+0x504>)
 8003130:	f043 0301 	orr.w	r3, r3, #1
 8003134:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003138:	e014      	b.n	8003164 <HAL_RCC_OscConfig+0x52c>
 800313a:	bf00      	nop
 800313c:	40021000 	.word	0x40021000
 8003140:	40007000 	.word	0x40007000
 8003144:	4b9c      	ldr	r3, [pc, #624]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 8003146:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800314a:	4a9b      	ldr	r2, [pc, #620]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 800314c:	f023 0301 	bic.w	r3, r3, #1
 8003150:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003154:	4b98      	ldr	r3, [pc, #608]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 8003156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800315a:	4a97      	ldr	r2, [pc, #604]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 800315c:	f023 0304 	bic.w	r3, r3, #4
 8003160:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d016      	beq.n	800319a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800316c:	f7ff fa28 	bl	80025c0 <HAL_GetTick>
 8003170:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003172:	e00a      	b.n	800318a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003174:	f7ff fa24 	bl	80025c0 <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003182:	4293      	cmp	r3, r2
 8003184:	d901      	bls.n	800318a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e12a      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800318a:	4b8b      	ldr	r3, [pc, #556]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 800318c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003190:	f003 0302 	and.w	r3, r3, #2
 8003194:	2b00      	cmp	r3, #0
 8003196:	d0ed      	beq.n	8003174 <HAL_RCC_OscConfig+0x53c>
 8003198:	e015      	b.n	80031c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800319a:	f7ff fa11 	bl	80025c0 <HAL_GetTick>
 800319e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031a0:	e00a      	b.n	80031b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031a2:	f7ff fa0d 	bl	80025c0 <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d901      	bls.n	80031b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80031b4:	2303      	movs	r3, #3
 80031b6:	e113      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031b8:	4b7f      	ldr	r3, [pc, #508]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 80031ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d1ed      	bne.n	80031a2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031c6:	7ffb      	ldrb	r3, [r7, #31]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d105      	bne.n	80031d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031cc:	4b7a      	ldr	r3, [pc, #488]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 80031ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d0:	4a79      	ldr	r2, [pc, #484]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 80031d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031d6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f000 80fe 	beq.w	80033de <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	f040 80d0 	bne.w	800338c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80031ec:	4b72      	ldr	r3, [pc, #456]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	f003 0203 	and.w	r2, r3, #3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d130      	bne.n	8003262 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800320a:	3b01      	subs	r3, #1
 800320c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800320e:	429a      	cmp	r2, r3
 8003210:	d127      	bne.n	8003262 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800321c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800321e:	429a      	cmp	r2, r3
 8003220:	d11f      	bne.n	8003262 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003228:	687a      	ldr	r2, [r7, #4]
 800322a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800322c:	2a07      	cmp	r2, #7
 800322e:	bf14      	ite	ne
 8003230:	2201      	movne	r2, #1
 8003232:	2200      	moveq	r2, #0
 8003234:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003236:	4293      	cmp	r3, r2
 8003238:	d113      	bne.n	8003262 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003244:	085b      	lsrs	r3, r3, #1
 8003246:	3b01      	subs	r3, #1
 8003248:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800324a:	429a      	cmp	r2, r3
 800324c:	d109      	bne.n	8003262 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003258:	085b      	lsrs	r3, r3, #1
 800325a:	3b01      	subs	r3, #1
 800325c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800325e:	429a      	cmp	r2, r3
 8003260:	d06e      	beq.n	8003340 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003262:	69bb      	ldr	r3, [r7, #24]
 8003264:	2b0c      	cmp	r3, #12
 8003266:	d069      	beq.n	800333c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003268:	4b53      	ldr	r3, [pc, #332]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d105      	bne.n	8003280 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003274:	4b50      	ldr	r3, [pc, #320]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d001      	beq.n	8003284 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e0ad      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003284:	4b4c      	ldr	r3, [pc, #304]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a4b      	ldr	r2, [pc, #300]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 800328a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800328e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003290:	f7ff f996 	bl	80025c0 <HAL_GetTick>
 8003294:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003296:	e008      	b.n	80032aa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003298:	f7ff f992 	bl	80025c0 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d901      	bls.n	80032aa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e09a      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032aa:	4b43      	ldr	r3, [pc, #268]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d1f0      	bne.n	8003298 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032b6:	4b40      	ldr	r3, [pc, #256]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 80032b8:	68da      	ldr	r2, [r3, #12]
 80032ba:	4b40      	ldr	r3, [pc, #256]	@ (80033bc <HAL_RCC_OscConfig+0x784>)
 80032bc:	4013      	ands	r3, r2
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80032c6:	3a01      	subs	r2, #1
 80032c8:	0112      	lsls	r2, r2, #4
 80032ca:	4311      	orrs	r1, r2
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80032d0:	0212      	lsls	r2, r2, #8
 80032d2:	4311      	orrs	r1, r2
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80032d8:	0852      	lsrs	r2, r2, #1
 80032da:	3a01      	subs	r2, #1
 80032dc:	0552      	lsls	r2, r2, #21
 80032de:	4311      	orrs	r1, r2
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80032e4:	0852      	lsrs	r2, r2, #1
 80032e6:	3a01      	subs	r2, #1
 80032e8:	0652      	lsls	r2, r2, #25
 80032ea:	4311      	orrs	r1, r2
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80032f0:	0912      	lsrs	r2, r2, #4
 80032f2:	0452      	lsls	r2, r2, #17
 80032f4:	430a      	orrs	r2, r1
 80032f6:	4930      	ldr	r1, [pc, #192]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80032fc:	4b2e      	ldr	r3, [pc, #184]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a2d      	ldr	r2, [pc, #180]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 8003302:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003306:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003308:	4b2b      	ldr	r3, [pc, #172]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	4a2a      	ldr	r2, [pc, #168]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 800330e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003312:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003314:	f7ff f954 	bl	80025c0 <HAL_GetTick>
 8003318:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800331a:	e008      	b.n	800332e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800331c:	f7ff f950 	bl	80025c0 <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b02      	cmp	r3, #2
 8003328:	d901      	bls.n	800332e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e058      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800332e:	4b22      	ldr	r3, [pc, #136]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d0f0      	beq.n	800331c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800333a:	e050      	b.n	80033de <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e04f      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003340:	4b1d      	ldr	r3, [pc, #116]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003348:	2b00      	cmp	r3, #0
 800334a:	d148      	bne.n	80033de <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800334c:	4b1a      	ldr	r3, [pc, #104]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a19      	ldr	r2, [pc, #100]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 8003352:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003356:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003358:	4b17      	ldr	r3, [pc, #92]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	4a16      	ldr	r2, [pc, #88]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 800335e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003362:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003364:	f7ff f92c 	bl	80025c0 <HAL_GetTick>
 8003368:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800336a:	e008      	b.n	800337e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800336c:	f7ff f928 	bl	80025c0 <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2b02      	cmp	r3, #2
 8003378:	d901      	bls.n	800337e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e030      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800337e:	4b0e      	ldr	r3, [pc, #56]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d0f0      	beq.n	800336c <HAL_RCC_OscConfig+0x734>
 800338a:	e028      	b.n	80033de <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800338c:	69bb      	ldr	r3, [r7, #24]
 800338e:	2b0c      	cmp	r3, #12
 8003390:	d023      	beq.n	80033da <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003392:	4b09      	ldr	r3, [pc, #36]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a08      	ldr	r2, [pc, #32]	@ (80033b8 <HAL_RCC_OscConfig+0x780>)
 8003398:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800339c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800339e:	f7ff f90f 	bl	80025c0 <HAL_GetTick>
 80033a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033a4:	e00c      	b.n	80033c0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033a6:	f7ff f90b 	bl	80025c0 <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d905      	bls.n	80033c0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	e013      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
 80033b8:	40021000 	.word	0x40021000
 80033bc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033c0:	4b09      	ldr	r3, [pc, #36]	@ (80033e8 <HAL_RCC_OscConfig+0x7b0>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d1ec      	bne.n	80033a6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80033cc:	4b06      	ldr	r3, [pc, #24]	@ (80033e8 <HAL_RCC_OscConfig+0x7b0>)
 80033ce:	68da      	ldr	r2, [r3, #12]
 80033d0:	4905      	ldr	r1, [pc, #20]	@ (80033e8 <HAL_RCC_OscConfig+0x7b0>)
 80033d2:	4b06      	ldr	r3, [pc, #24]	@ (80033ec <HAL_RCC_OscConfig+0x7b4>)
 80033d4:	4013      	ands	r3, r2
 80033d6:	60cb      	str	r3, [r1, #12]
 80033d8:	e001      	b.n	80033de <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e000      	b.n	80033e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80033de:	2300      	movs	r3, #0
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3720      	adds	r7, #32
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	40021000 	.word	0x40021000
 80033ec:	feeefffc 	.word	0xfeeefffc

080033f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d101      	bne.n	8003404 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e0e7      	b.n	80035d4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003404:	4b75      	ldr	r3, [pc, #468]	@ (80035dc <HAL_RCC_ClockConfig+0x1ec>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0307 	and.w	r3, r3, #7
 800340c:	683a      	ldr	r2, [r7, #0]
 800340e:	429a      	cmp	r2, r3
 8003410:	d910      	bls.n	8003434 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003412:	4b72      	ldr	r3, [pc, #456]	@ (80035dc <HAL_RCC_ClockConfig+0x1ec>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f023 0207 	bic.w	r2, r3, #7
 800341a:	4970      	ldr	r1, [pc, #448]	@ (80035dc <HAL_RCC_ClockConfig+0x1ec>)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	4313      	orrs	r3, r2
 8003420:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003422:	4b6e      	ldr	r3, [pc, #440]	@ (80035dc <HAL_RCC_ClockConfig+0x1ec>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0307 	and.w	r3, r3, #7
 800342a:	683a      	ldr	r2, [r7, #0]
 800342c:	429a      	cmp	r2, r3
 800342e:	d001      	beq.n	8003434 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e0cf      	b.n	80035d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0302 	and.w	r3, r3, #2
 800343c:	2b00      	cmp	r3, #0
 800343e:	d010      	beq.n	8003462 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	689a      	ldr	r2, [r3, #8]
 8003444:	4b66      	ldr	r3, [pc, #408]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800344c:	429a      	cmp	r2, r3
 800344e:	d908      	bls.n	8003462 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003450:	4b63      	ldr	r3, [pc, #396]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	4960      	ldr	r1, [pc, #384]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 800345e:	4313      	orrs	r3, r2
 8003460:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	2b00      	cmp	r3, #0
 800346c:	d04c      	beq.n	8003508 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	2b03      	cmp	r3, #3
 8003474:	d107      	bne.n	8003486 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003476:	4b5a      	ldr	r3, [pc, #360]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d121      	bne.n	80034c6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e0a6      	b.n	80035d4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	2b02      	cmp	r3, #2
 800348c:	d107      	bne.n	800349e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800348e:	4b54      	ldr	r3, [pc, #336]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d115      	bne.n	80034c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e09a      	b.n	80035d4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d107      	bne.n	80034b6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034a6:	4b4e      	ldr	r3, [pc, #312]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0302 	and.w	r3, r3, #2
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d109      	bne.n	80034c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e08e      	b.n	80035d4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034b6:	4b4a      	ldr	r3, [pc, #296]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d101      	bne.n	80034c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e086      	b.n	80035d4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80034c6:	4b46      	ldr	r3, [pc, #280]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f023 0203 	bic.w	r2, r3, #3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	4943      	ldr	r1, [pc, #268]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034d8:	f7ff f872 	bl	80025c0 <HAL_GetTick>
 80034dc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034de:	e00a      	b.n	80034f6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034e0:	f7ff f86e 	bl	80025c0 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d901      	bls.n	80034f6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e06e      	b.n	80035d4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034f6:	4b3a      	ldr	r3, [pc, #232]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	f003 020c 	and.w	r2, r3, #12
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	429a      	cmp	r2, r3
 8003506:	d1eb      	bne.n	80034e0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0302 	and.w	r3, r3, #2
 8003510:	2b00      	cmp	r3, #0
 8003512:	d010      	beq.n	8003536 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	689a      	ldr	r2, [r3, #8]
 8003518:	4b31      	ldr	r3, [pc, #196]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003520:	429a      	cmp	r2, r3
 8003522:	d208      	bcs.n	8003536 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003524:	4b2e      	ldr	r3, [pc, #184]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	492b      	ldr	r1, [pc, #172]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003532:	4313      	orrs	r3, r2
 8003534:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003536:	4b29      	ldr	r3, [pc, #164]	@ (80035dc <HAL_RCC_ClockConfig+0x1ec>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0307 	and.w	r3, r3, #7
 800353e:	683a      	ldr	r2, [r7, #0]
 8003540:	429a      	cmp	r2, r3
 8003542:	d210      	bcs.n	8003566 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003544:	4b25      	ldr	r3, [pc, #148]	@ (80035dc <HAL_RCC_ClockConfig+0x1ec>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f023 0207 	bic.w	r2, r3, #7
 800354c:	4923      	ldr	r1, [pc, #140]	@ (80035dc <HAL_RCC_ClockConfig+0x1ec>)
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	4313      	orrs	r3, r2
 8003552:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003554:	4b21      	ldr	r3, [pc, #132]	@ (80035dc <HAL_RCC_ClockConfig+0x1ec>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0307 	and.w	r3, r3, #7
 800355c:	683a      	ldr	r2, [r7, #0]
 800355e:	429a      	cmp	r2, r3
 8003560:	d001      	beq.n	8003566 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e036      	b.n	80035d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0304 	and.w	r3, r3, #4
 800356e:	2b00      	cmp	r3, #0
 8003570:	d008      	beq.n	8003584 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003572:	4b1b      	ldr	r3, [pc, #108]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	68db      	ldr	r3, [r3, #12]
 800357e:	4918      	ldr	r1, [pc, #96]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003580:	4313      	orrs	r3, r2
 8003582:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0308 	and.w	r3, r3, #8
 800358c:	2b00      	cmp	r3, #0
 800358e:	d009      	beq.n	80035a4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003590:	4b13      	ldr	r3, [pc, #76]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	691b      	ldr	r3, [r3, #16]
 800359c:	00db      	lsls	r3, r3, #3
 800359e:	4910      	ldr	r1, [pc, #64]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80035a4:	f000 f824 	bl	80035f0 <HAL_RCC_GetSysClockFreq>
 80035a8:	4602      	mov	r2, r0
 80035aa:	4b0d      	ldr	r3, [pc, #52]	@ (80035e0 <HAL_RCC_ClockConfig+0x1f0>)
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	091b      	lsrs	r3, r3, #4
 80035b0:	f003 030f 	and.w	r3, r3, #15
 80035b4:	490b      	ldr	r1, [pc, #44]	@ (80035e4 <HAL_RCC_ClockConfig+0x1f4>)
 80035b6:	5ccb      	ldrb	r3, [r1, r3]
 80035b8:	f003 031f 	and.w	r3, r3, #31
 80035bc:	fa22 f303 	lsr.w	r3, r2, r3
 80035c0:	4a09      	ldr	r2, [pc, #36]	@ (80035e8 <HAL_RCC_ClockConfig+0x1f8>)
 80035c2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80035c4:	4b09      	ldr	r3, [pc, #36]	@ (80035ec <HAL_RCC_ClockConfig+0x1fc>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4618      	mov	r0, r3
 80035ca:	f7fe ffa9 	bl	8002520 <HAL_InitTick>
 80035ce:	4603      	mov	r3, r0
 80035d0:	72fb      	strb	r3, [r7, #11]

  return status;
 80035d2:	7afb      	ldrb	r3, [r7, #11]
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3710      	adds	r7, #16
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	40022000 	.word	0x40022000
 80035e0:	40021000 	.word	0x40021000
 80035e4:	08009f20 	.word	0x08009f20
 80035e8:	20000000 	.word	0x20000000
 80035ec:	20000004 	.word	0x20000004

080035f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b089      	sub	sp, #36	@ 0x24
 80035f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80035f6:	2300      	movs	r3, #0
 80035f8:	61fb      	str	r3, [r7, #28]
 80035fa:	2300      	movs	r3, #0
 80035fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035fe:	4b3e      	ldr	r3, [pc, #248]	@ (80036f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	f003 030c 	and.w	r3, r3, #12
 8003606:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003608:	4b3b      	ldr	r3, [pc, #236]	@ (80036f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	f003 0303 	and.w	r3, r3, #3
 8003610:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d005      	beq.n	8003624 <HAL_RCC_GetSysClockFreq+0x34>
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	2b0c      	cmp	r3, #12
 800361c:	d121      	bne.n	8003662 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2b01      	cmp	r3, #1
 8003622:	d11e      	bne.n	8003662 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003624:	4b34      	ldr	r3, [pc, #208]	@ (80036f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0308 	and.w	r3, r3, #8
 800362c:	2b00      	cmp	r3, #0
 800362e:	d107      	bne.n	8003640 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003630:	4b31      	ldr	r3, [pc, #196]	@ (80036f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003632:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003636:	0a1b      	lsrs	r3, r3, #8
 8003638:	f003 030f 	and.w	r3, r3, #15
 800363c:	61fb      	str	r3, [r7, #28]
 800363e:	e005      	b.n	800364c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003640:	4b2d      	ldr	r3, [pc, #180]	@ (80036f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	091b      	lsrs	r3, r3, #4
 8003646:	f003 030f 	and.w	r3, r3, #15
 800364a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800364c:	4a2b      	ldr	r2, [pc, #172]	@ (80036fc <HAL_RCC_GetSysClockFreq+0x10c>)
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003654:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d10d      	bne.n	8003678 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800365c:	69fb      	ldr	r3, [r7, #28]
 800365e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003660:	e00a      	b.n	8003678 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	2b04      	cmp	r3, #4
 8003666:	d102      	bne.n	800366e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003668:	4b25      	ldr	r3, [pc, #148]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x110>)
 800366a:	61bb      	str	r3, [r7, #24]
 800366c:	e004      	b.n	8003678 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	2b08      	cmp	r3, #8
 8003672:	d101      	bne.n	8003678 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003674:	4b23      	ldr	r3, [pc, #140]	@ (8003704 <HAL_RCC_GetSysClockFreq+0x114>)
 8003676:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	2b0c      	cmp	r3, #12
 800367c:	d134      	bne.n	80036e8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800367e:	4b1e      	ldr	r3, [pc, #120]	@ (80036f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003680:	68db      	ldr	r3, [r3, #12]
 8003682:	f003 0303 	and.w	r3, r3, #3
 8003686:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	2b02      	cmp	r3, #2
 800368c:	d003      	beq.n	8003696 <HAL_RCC_GetSysClockFreq+0xa6>
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	2b03      	cmp	r3, #3
 8003692:	d003      	beq.n	800369c <HAL_RCC_GetSysClockFreq+0xac>
 8003694:	e005      	b.n	80036a2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003696:	4b1a      	ldr	r3, [pc, #104]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x110>)
 8003698:	617b      	str	r3, [r7, #20]
      break;
 800369a:	e005      	b.n	80036a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800369c:	4b19      	ldr	r3, [pc, #100]	@ (8003704 <HAL_RCC_GetSysClockFreq+0x114>)
 800369e:	617b      	str	r3, [r7, #20]
      break;
 80036a0:	e002      	b.n	80036a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	617b      	str	r3, [r7, #20]
      break;
 80036a6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036a8:	4b13      	ldr	r3, [pc, #76]	@ (80036f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	091b      	lsrs	r3, r3, #4
 80036ae:	f003 0307 	and.w	r3, r3, #7
 80036b2:	3301      	adds	r3, #1
 80036b4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80036b6:	4b10      	ldr	r3, [pc, #64]	@ (80036f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	0a1b      	lsrs	r3, r3, #8
 80036bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036c0:	697a      	ldr	r2, [r7, #20]
 80036c2:	fb03 f202 	mul.w	r2, r3, r2
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036cc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80036ce:	4b0a      	ldr	r3, [pc, #40]	@ (80036f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	0e5b      	lsrs	r3, r3, #25
 80036d4:	f003 0303 	and.w	r3, r3, #3
 80036d8:	3301      	adds	r3, #1
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80036de:	697a      	ldr	r2, [r7, #20]
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80036e6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80036e8:	69bb      	ldr	r3, [r7, #24]
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3724      	adds	r7, #36	@ 0x24
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	40021000 	.word	0x40021000
 80036fc:	08009f38 	.word	0x08009f38
 8003700:	00f42400 	.word	0x00f42400
 8003704:	007a1200 	.word	0x007a1200

08003708 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003708:	b480      	push	{r7}
 800370a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800370c:	4b03      	ldr	r3, [pc, #12]	@ (800371c <HAL_RCC_GetHCLKFreq+0x14>)
 800370e:	681b      	ldr	r3, [r3, #0]
}
 8003710:	4618      	mov	r0, r3
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop
 800371c:	20000000 	.word	0x20000000

08003720 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003724:	f7ff fff0 	bl	8003708 <HAL_RCC_GetHCLKFreq>
 8003728:	4602      	mov	r2, r0
 800372a:	4b06      	ldr	r3, [pc, #24]	@ (8003744 <HAL_RCC_GetPCLK1Freq+0x24>)
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	0a1b      	lsrs	r3, r3, #8
 8003730:	f003 0307 	and.w	r3, r3, #7
 8003734:	4904      	ldr	r1, [pc, #16]	@ (8003748 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003736:	5ccb      	ldrb	r3, [r1, r3]
 8003738:	f003 031f 	and.w	r3, r3, #31
 800373c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003740:	4618      	mov	r0, r3
 8003742:	bd80      	pop	{r7, pc}
 8003744:	40021000 	.word	0x40021000
 8003748:	08009f30 	.word	0x08009f30

0800374c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003750:	f7ff ffda 	bl	8003708 <HAL_RCC_GetHCLKFreq>
 8003754:	4602      	mov	r2, r0
 8003756:	4b06      	ldr	r3, [pc, #24]	@ (8003770 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	0adb      	lsrs	r3, r3, #11
 800375c:	f003 0307 	and.w	r3, r3, #7
 8003760:	4904      	ldr	r1, [pc, #16]	@ (8003774 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003762:	5ccb      	ldrb	r3, [r1, r3]
 8003764:	f003 031f 	and.w	r3, r3, #31
 8003768:	fa22 f303 	lsr.w	r3, r2, r3
}
 800376c:	4618      	mov	r0, r3
 800376e:	bd80      	pop	{r7, pc}
 8003770:	40021000 	.word	0x40021000
 8003774:	08009f30 	.word	0x08009f30

08003778 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b086      	sub	sp, #24
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003780:	2300      	movs	r3, #0
 8003782:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003784:	4b2a      	ldr	r3, [pc, #168]	@ (8003830 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003788:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d003      	beq.n	8003798 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003790:	f7ff f9ee 	bl	8002b70 <HAL_PWREx_GetVoltageRange>
 8003794:	6178      	str	r0, [r7, #20]
 8003796:	e014      	b.n	80037c2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003798:	4b25      	ldr	r3, [pc, #148]	@ (8003830 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800379a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800379c:	4a24      	ldr	r2, [pc, #144]	@ (8003830 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800379e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80037a4:	4b22      	ldr	r3, [pc, #136]	@ (8003830 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037ac:	60fb      	str	r3, [r7, #12]
 80037ae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80037b0:	f7ff f9de 	bl	8002b70 <HAL_PWREx_GetVoltageRange>
 80037b4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80037b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003830 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ba:	4a1d      	ldr	r2, [pc, #116]	@ (8003830 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037c0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037c8:	d10b      	bne.n	80037e2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2b80      	cmp	r3, #128	@ 0x80
 80037ce:	d919      	bls.n	8003804 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2ba0      	cmp	r3, #160	@ 0xa0
 80037d4:	d902      	bls.n	80037dc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80037d6:	2302      	movs	r3, #2
 80037d8:	613b      	str	r3, [r7, #16]
 80037da:	e013      	b.n	8003804 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80037dc:	2301      	movs	r3, #1
 80037de:	613b      	str	r3, [r7, #16]
 80037e0:	e010      	b.n	8003804 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2b80      	cmp	r3, #128	@ 0x80
 80037e6:	d902      	bls.n	80037ee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80037e8:	2303      	movs	r3, #3
 80037ea:	613b      	str	r3, [r7, #16]
 80037ec:	e00a      	b.n	8003804 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2b80      	cmp	r3, #128	@ 0x80
 80037f2:	d102      	bne.n	80037fa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80037f4:	2302      	movs	r3, #2
 80037f6:	613b      	str	r3, [r7, #16]
 80037f8:	e004      	b.n	8003804 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2b70      	cmp	r3, #112	@ 0x70
 80037fe:	d101      	bne.n	8003804 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003800:	2301      	movs	r3, #1
 8003802:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003804:	4b0b      	ldr	r3, [pc, #44]	@ (8003834 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f023 0207 	bic.w	r2, r3, #7
 800380c:	4909      	ldr	r1, [pc, #36]	@ (8003834 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	4313      	orrs	r3, r2
 8003812:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003814:	4b07      	ldr	r3, [pc, #28]	@ (8003834 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0307 	and.w	r3, r3, #7
 800381c:	693a      	ldr	r2, [r7, #16]
 800381e:	429a      	cmp	r2, r3
 8003820:	d001      	beq.n	8003826 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e000      	b.n	8003828 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003826:	2300      	movs	r3, #0
}
 8003828:	4618      	mov	r0, r3
 800382a:	3718      	adds	r7, #24
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}
 8003830:	40021000 	.word	0x40021000
 8003834:	40022000 	.word	0x40022000

08003838 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b086      	sub	sp, #24
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003840:	2300      	movs	r3, #0
 8003842:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003844:	2300      	movs	r3, #0
 8003846:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003850:	2b00      	cmp	r3, #0
 8003852:	d041      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003858:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800385c:	d02a      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800385e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003862:	d824      	bhi.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003864:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003868:	d008      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800386a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800386e:	d81e      	bhi.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00a      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003874:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003878:	d010      	beq.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800387a:	e018      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800387c:	4b86      	ldr	r3, [pc, #536]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	4a85      	ldr	r2, [pc, #532]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003882:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003886:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003888:	e015      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	3304      	adds	r3, #4
 800388e:	2100      	movs	r1, #0
 8003890:	4618      	mov	r0, r3
 8003892:	f000 fabb 	bl	8003e0c <RCCEx_PLLSAI1_Config>
 8003896:	4603      	mov	r3, r0
 8003898:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800389a:	e00c      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	3320      	adds	r3, #32
 80038a0:	2100      	movs	r1, #0
 80038a2:	4618      	mov	r0, r3
 80038a4:	f000 fba6 	bl	8003ff4 <RCCEx_PLLSAI2_Config>
 80038a8:	4603      	mov	r3, r0
 80038aa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80038ac:	e003      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	74fb      	strb	r3, [r7, #19]
      break;
 80038b2:	e000      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80038b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038b6:	7cfb      	ldrb	r3, [r7, #19]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d10b      	bne.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038bc:	4b76      	ldr	r3, [pc, #472]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038c2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038ca:	4973      	ldr	r1, [pc, #460]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80038d2:	e001      	b.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038d4:	7cfb      	ldrb	r3, [r7, #19]
 80038d6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d041      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80038e8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80038ec:	d02a      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80038ee:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80038f2:	d824      	bhi.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80038f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038f8:	d008      	beq.n	800390c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80038fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038fe:	d81e      	bhi.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003900:	2b00      	cmp	r3, #0
 8003902:	d00a      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003904:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003908:	d010      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800390a:	e018      	b.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800390c:	4b62      	ldr	r3, [pc, #392]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	4a61      	ldr	r2, [pc, #388]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003912:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003916:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003918:	e015      	b.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	3304      	adds	r3, #4
 800391e:	2100      	movs	r1, #0
 8003920:	4618      	mov	r0, r3
 8003922:	f000 fa73 	bl	8003e0c <RCCEx_PLLSAI1_Config>
 8003926:	4603      	mov	r3, r0
 8003928:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800392a:	e00c      	b.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	3320      	adds	r3, #32
 8003930:	2100      	movs	r1, #0
 8003932:	4618      	mov	r0, r3
 8003934:	f000 fb5e 	bl	8003ff4 <RCCEx_PLLSAI2_Config>
 8003938:	4603      	mov	r3, r0
 800393a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800393c:	e003      	b.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	74fb      	strb	r3, [r7, #19]
      break;
 8003942:	e000      	b.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003944:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003946:	7cfb      	ldrb	r3, [r7, #19]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d10b      	bne.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800394c:	4b52      	ldr	r3, [pc, #328]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800394e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003952:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800395a:	494f      	ldr	r1, [pc, #316]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800395c:	4313      	orrs	r3, r2
 800395e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003962:	e001      	b.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003964:	7cfb      	ldrb	r3, [r7, #19]
 8003966:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003970:	2b00      	cmp	r3, #0
 8003972:	f000 80a0 	beq.w	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003976:	2300      	movs	r3, #0
 8003978:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800397a:	4b47      	ldr	r3, [pc, #284]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800397c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800397e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d101      	bne.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003986:	2301      	movs	r3, #1
 8003988:	e000      	b.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800398a:	2300      	movs	r3, #0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d00d      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003990:	4b41      	ldr	r3, [pc, #260]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003994:	4a40      	ldr	r2, [pc, #256]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003996:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800399a:	6593      	str	r3, [r2, #88]	@ 0x58
 800399c:	4b3e      	ldr	r3, [pc, #248]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800399e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039a4:	60bb      	str	r3, [r7, #8]
 80039a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039a8:	2301      	movs	r3, #1
 80039aa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039ac:	4b3b      	ldr	r3, [pc, #236]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a3a      	ldr	r2, [pc, #232]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80039b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039b6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039b8:	f7fe fe02 	bl	80025c0 <HAL_GetTick>
 80039bc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80039be:	e009      	b.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039c0:	f7fe fdfe 	bl	80025c0 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d902      	bls.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	74fb      	strb	r3, [r7, #19]
        break;
 80039d2:	e005      	b.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80039d4:	4b31      	ldr	r3, [pc, #196]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d0ef      	beq.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80039e0:	7cfb      	ldrb	r3, [r7, #19]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d15c      	bne.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80039e6:	4b2c      	ldr	r3, [pc, #176]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039f0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d01f      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039fe:	697a      	ldr	r2, [r7, #20]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d019      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a04:	4b24      	ldr	r3, [pc, #144]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a0e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a10:	4b21      	ldr	r3, [pc, #132]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a16:	4a20      	ldr	r2, [pc, #128]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a20:	4b1d      	ldr	r3, [pc, #116]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a26:	4a1c      	ldr	r2, [pc, #112]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a30:	4a19      	ldr	r2, [pc, #100]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	f003 0301 	and.w	r3, r3, #1
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d016      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a42:	f7fe fdbd 	bl	80025c0 <HAL_GetTick>
 8003a46:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a48:	e00b      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a4a:	f7fe fdb9 	bl	80025c0 <HAL_GetTick>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d902      	bls.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	74fb      	strb	r3, [r7, #19]
            break;
 8003a60:	e006      	b.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a62:	4b0d      	ldr	r3, [pc, #52]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a68:	f003 0302 	and.w	r3, r3, #2
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d0ec      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003a70:	7cfb      	ldrb	r3, [r7, #19]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d10c      	bne.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a76:	4b08      	ldr	r3, [pc, #32]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a7c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a86:	4904      	ldr	r1, [pc, #16]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003a8e:	e009      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a90:	7cfb      	ldrb	r3, [r7, #19]
 8003a92:	74bb      	strb	r3, [r7, #18]
 8003a94:	e006      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003a96:	bf00      	nop
 8003a98:	40021000 	.word	0x40021000
 8003a9c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aa0:	7cfb      	ldrb	r3, [r7, #19]
 8003aa2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003aa4:	7c7b      	ldrb	r3, [r7, #17]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d105      	bne.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aaa:	4b9e      	ldr	r3, [pc, #632]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aae:	4a9d      	ldr	r2, [pc, #628]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ab0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ab4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0301 	and.w	r3, r3, #1
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00a      	beq.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ac2:	4b98      	ldr	r3, [pc, #608]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ac8:	f023 0203 	bic.w	r2, r3, #3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ad0:	4994      	ldr	r1, [pc, #592]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d00a      	beq.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ae4:	4b8f      	ldr	r3, [pc, #572]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aea:	f023 020c 	bic.w	r2, r3, #12
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003af2:	498c      	ldr	r1, [pc, #560]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0304 	and.w	r3, r3, #4
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00a      	beq.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b06:	4b87      	ldr	r3, [pc, #540]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b0c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b14:	4983      	ldr	r1, [pc, #524]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0308 	and.w	r3, r3, #8
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00a      	beq.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b28:	4b7e      	ldr	r3, [pc, #504]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b2e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b36:	497b      	ldr	r1, [pc, #492]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0310 	and.w	r3, r3, #16
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00a      	beq.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b4a:	4b76      	ldr	r3, [pc, #472]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b58:	4972      	ldr	r1, [pc, #456]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0320 	and.w	r3, r3, #32
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d00a      	beq.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b6c:	4b6d      	ldr	r3, [pc, #436]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b72:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b7a:	496a      	ldr	r1, [pc, #424]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d00a      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b8e:	4b65      	ldr	r3, [pc, #404]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b94:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b9c:	4961      	ldr	r1, [pc, #388]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d00a      	beq.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003bb0:	4b5c      	ldr	r3, [pc, #368]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bb6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bbe:	4959      	ldr	r1, [pc, #356]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00a      	beq.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003bd2:	4b54      	ldr	r3, [pc, #336]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bd8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003be0:	4950      	ldr	r1, [pc, #320]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d00a      	beq.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003bf4:	4b4b      	ldr	r3, [pc, #300]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bfa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c02:	4948      	ldr	r1, [pc, #288]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c04:	4313      	orrs	r3, r2
 8003c06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d00a      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c16:	4b43      	ldr	r3, [pc, #268]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c1c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c24:	493f      	ldr	r1, [pc, #252]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c26:	4313      	orrs	r3, r2
 8003c28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d028      	beq.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c38:	4b3a      	ldr	r3, [pc, #232]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c3e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c46:	4937      	ldr	r1, [pc, #220]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c56:	d106      	bne.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c58:	4b32      	ldr	r3, [pc, #200]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	4a31      	ldr	r2, [pc, #196]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c62:	60d3      	str	r3, [r2, #12]
 8003c64:	e011      	b.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c6a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c6e:	d10c      	bne.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	3304      	adds	r3, #4
 8003c74:	2101      	movs	r1, #1
 8003c76:	4618      	mov	r0, r3
 8003c78:	f000 f8c8 	bl	8003e0c <RCCEx_PLLSAI1_Config>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003c80:	7cfb      	ldrb	r3, [r7, #19]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d001      	beq.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003c86:	7cfb      	ldrb	r3, [r7, #19]
 8003c88:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d028      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003c96:	4b23      	ldr	r3, [pc, #140]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c9c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ca4:	491f      	ldr	r1, [pc, #124]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cb0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003cb4:	d106      	bne.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cb6:	4b1b      	ldr	r3, [pc, #108]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	4a1a      	ldr	r2, [pc, #104]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cbc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003cc0:	60d3      	str	r3, [r2, #12]
 8003cc2:	e011      	b.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cc8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ccc:	d10c      	bne.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	3304      	adds	r3, #4
 8003cd2:	2101      	movs	r1, #1
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f000 f899 	bl	8003e0c <RCCEx_PLLSAI1_Config>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cde:	7cfb      	ldrb	r3, [r7, #19]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d001      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003ce4:	7cfb      	ldrb	r3, [r7, #19]
 8003ce6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d02b      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003cf4:	4b0b      	ldr	r3, [pc, #44]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cfa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d02:	4908      	ldr	r1, [pc, #32]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d04:	4313      	orrs	r3, r2
 8003d06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d12:	d109      	bne.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d14:	4b03      	ldr	r3, [pc, #12]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	4a02      	ldr	r2, [pc, #8]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d1e:	60d3      	str	r3, [r2, #12]
 8003d20:	e014      	b.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003d22:	bf00      	nop
 8003d24:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d2c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d30:	d10c      	bne.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	3304      	adds	r3, #4
 8003d36:	2101      	movs	r1, #1
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f000 f867 	bl	8003e0c <RCCEx_PLLSAI1_Config>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d42:	7cfb      	ldrb	r3, [r7, #19]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d001      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003d48:	7cfb      	ldrb	r3, [r7, #19]
 8003d4a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d02f      	beq.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d58:	4b2b      	ldr	r3, [pc, #172]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d5e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d66:	4928      	ldr	r1, [pc, #160]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d76:	d10d      	bne.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	3304      	adds	r3, #4
 8003d7c:	2102      	movs	r1, #2
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f000 f844 	bl	8003e0c <RCCEx_PLLSAI1_Config>
 8003d84:	4603      	mov	r3, r0
 8003d86:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d88:	7cfb      	ldrb	r3, [r7, #19]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d014      	beq.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003d8e:	7cfb      	ldrb	r3, [r7, #19]
 8003d90:	74bb      	strb	r3, [r7, #18]
 8003d92:	e011      	b.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d9c:	d10c      	bne.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	3320      	adds	r3, #32
 8003da2:	2102      	movs	r1, #2
 8003da4:	4618      	mov	r0, r3
 8003da6:	f000 f925 	bl	8003ff4 <RCCEx_PLLSAI2_Config>
 8003daa:	4603      	mov	r3, r0
 8003dac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003dae:	7cfb      	ldrb	r3, [r7, #19]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003db4:	7cfb      	ldrb	r3, [r7, #19]
 8003db6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d00a      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003dc4:	4b10      	ldr	r3, [pc, #64]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dca:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003dd2:	490d      	ldr	r1, [pc, #52]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d00b      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003de6:	4b08      	ldr	r3, [pc, #32]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dec:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003df6:	4904      	ldr	r1, [pc, #16]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003dfe:	7cbb      	ldrb	r3, [r7, #18]
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3718      	adds	r7, #24
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	40021000 	.word	0x40021000

08003e0c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e16:	2300      	movs	r3, #0
 8003e18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e1a:	4b75      	ldr	r3, [pc, #468]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	f003 0303 	and.w	r3, r3, #3
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d018      	beq.n	8003e58 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003e26:	4b72      	ldr	r3, [pc, #456]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	f003 0203 	and.w	r2, r3, #3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d10d      	bne.n	8003e52 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
       ||
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d009      	beq.n	8003e52 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003e3e:	4b6c      	ldr	r3, [pc, #432]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	091b      	lsrs	r3, r3, #4
 8003e44:	f003 0307 	and.w	r3, r3, #7
 8003e48:	1c5a      	adds	r2, r3, #1
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
       ||
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d047      	beq.n	8003ee2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	73fb      	strb	r3, [r7, #15]
 8003e56:	e044      	b.n	8003ee2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2b03      	cmp	r3, #3
 8003e5e:	d018      	beq.n	8003e92 <RCCEx_PLLSAI1_Config+0x86>
 8003e60:	2b03      	cmp	r3, #3
 8003e62:	d825      	bhi.n	8003eb0 <RCCEx_PLLSAI1_Config+0xa4>
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d002      	beq.n	8003e6e <RCCEx_PLLSAI1_Config+0x62>
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d009      	beq.n	8003e80 <RCCEx_PLLSAI1_Config+0x74>
 8003e6c:	e020      	b.n	8003eb0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e6e:	4b60      	ldr	r3, [pc, #384]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0302 	and.w	r3, r3, #2
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d11d      	bne.n	8003eb6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e7e:	e01a      	b.n	8003eb6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e80:	4b5b      	ldr	r3, [pc, #364]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d116      	bne.n	8003eba <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e90:	e013      	b.n	8003eba <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e92:	4b57      	ldr	r3, [pc, #348]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d10f      	bne.n	8003ebe <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e9e:	4b54      	ldr	r3, [pc, #336]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d109      	bne.n	8003ebe <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003eae:	e006      	b.n	8003ebe <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	73fb      	strb	r3, [r7, #15]
      break;
 8003eb4:	e004      	b.n	8003ec0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003eb6:	bf00      	nop
 8003eb8:	e002      	b.n	8003ec0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003eba:	bf00      	nop
 8003ebc:	e000      	b.n	8003ec0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ebe:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ec0:	7bfb      	ldrb	r3, [r7, #15]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d10d      	bne.n	8003ee2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003ec6:	4b4a      	ldr	r3, [pc, #296]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6819      	ldr	r1, [r3, #0]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	3b01      	subs	r3, #1
 8003ed8:	011b      	lsls	r3, r3, #4
 8003eda:	430b      	orrs	r3, r1
 8003edc:	4944      	ldr	r1, [pc, #272]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003ee2:	7bfb      	ldrb	r3, [r7, #15]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d17d      	bne.n	8003fe4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003ee8:	4b41      	ldr	r3, [pc, #260]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a40      	ldr	r2, [pc, #256]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003ef2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ef4:	f7fe fb64 	bl	80025c0 <HAL_GetTick>
 8003ef8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003efa:	e009      	b.n	8003f10 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003efc:	f7fe fb60 	bl	80025c0 <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	2b02      	cmp	r3, #2
 8003f08:	d902      	bls.n	8003f10 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	73fb      	strb	r3, [r7, #15]
        break;
 8003f0e:	e005      	b.n	8003f1c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f10:	4b37      	ldr	r3, [pc, #220]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1ef      	bne.n	8003efc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003f1c:	7bfb      	ldrb	r3, [r7, #15]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d160      	bne.n	8003fe4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d111      	bne.n	8003f4c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f28:	4b31      	ldr	r3, [pc, #196]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f2a:	691b      	ldr	r3, [r3, #16]
 8003f2c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003f30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	6892      	ldr	r2, [r2, #8]
 8003f38:	0211      	lsls	r1, r2, #8
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	68d2      	ldr	r2, [r2, #12]
 8003f3e:	0912      	lsrs	r2, r2, #4
 8003f40:	0452      	lsls	r2, r2, #17
 8003f42:	430a      	orrs	r2, r1
 8003f44:	492a      	ldr	r1, [pc, #168]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f46:	4313      	orrs	r3, r2
 8003f48:	610b      	str	r3, [r1, #16]
 8003f4a:	e027      	b.n	8003f9c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d112      	bne.n	8003f78 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f52:	4b27      	ldr	r3, [pc, #156]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f54:	691b      	ldr	r3, [r3, #16]
 8003f56:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003f5a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	6892      	ldr	r2, [r2, #8]
 8003f62:	0211      	lsls	r1, r2, #8
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	6912      	ldr	r2, [r2, #16]
 8003f68:	0852      	lsrs	r2, r2, #1
 8003f6a:	3a01      	subs	r2, #1
 8003f6c:	0552      	lsls	r2, r2, #21
 8003f6e:	430a      	orrs	r2, r1
 8003f70:	491f      	ldr	r1, [pc, #124]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	610b      	str	r3, [r1, #16]
 8003f76:	e011      	b.n	8003f9c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f78:	4b1d      	ldr	r3, [pc, #116]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f7a:	691b      	ldr	r3, [r3, #16]
 8003f7c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003f80:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003f84:	687a      	ldr	r2, [r7, #4]
 8003f86:	6892      	ldr	r2, [r2, #8]
 8003f88:	0211      	lsls	r1, r2, #8
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	6952      	ldr	r2, [r2, #20]
 8003f8e:	0852      	lsrs	r2, r2, #1
 8003f90:	3a01      	subs	r2, #1
 8003f92:	0652      	lsls	r2, r2, #25
 8003f94:	430a      	orrs	r2, r1
 8003f96:	4916      	ldr	r1, [pc, #88]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003f9c:	4b14      	ldr	r3, [pc, #80]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a13      	ldr	r2, [pc, #76]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fa2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003fa6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fa8:	f7fe fb0a 	bl	80025c0 <HAL_GetTick>
 8003fac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003fae:	e009      	b.n	8003fc4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003fb0:	f7fe fb06 	bl	80025c0 <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	d902      	bls.n	8003fc4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	73fb      	strb	r3, [r7, #15]
          break;
 8003fc2:	e005      	b.n	8003fd0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003fc4:	4b0a      	ldr	r3, [pc, #40]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d0ef      	beq.n	8003fb0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003fd0:	7bfb      	ldrb	r3, [r7, #15]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d106      	bne.n	8003fe4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003fd6:	4b06      	ldr	r3, [pc, #24]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fd8:	691a      	ldr	r2, [r3, #16]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	699b      	ldr	r3, [r3, #24]
 8003fde:	4904      	ldr	r1, [pc, #16]	@ (8003ff0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003fe4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3710      	adds	r7, #16
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	40021000 	.word	0x40021000

08003ff4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ffe:	2300      	movs	r3, #0
 8004000:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004002:	4b6a      	ldr	r3, [pc, #424]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004004:	68db      	ldr	r3, [r3, #12]
 8004006:	f003 0303 	and.w	r3, r3, #3
 800400a:	2b00      	cmp	r3, #0
 800400c:	d018      	beq.n	8004040 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800400e:	4b67      	ldr	r3, [pc, #412]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	f003 0203 	and.w	r2, r3, #3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	429a      	cmp	r2, r3
 800401c:	d10d      	bne.n	800403a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
       ||
 8004022:	2b00      	cmp	r3, #0
 8004024:	d009      	beq.n	800403a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004026:	4b61      	ldr	r3, [pc, #388]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	091b      	lsrs	r3, r3, #4
 800402c:	f003 0307 	and.w	r3, r3, #7
 8004030:	1c5a      	adds	r2, r3, #1
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
       ||
 8004036:	429a      	cmp	r2, r3
 8004038:	d047      	beq.n	80040ca <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	73fb      	strb	r3, [r7, #15]
 800403e:	e044      	b.n	80040ca <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2b03      	cmp	r3, #3
 8004046:	d018      	beq.n	800407a <RCCEx_PLLSAI2_Config+0x86>
 8004048:	2b03      	cmp	r3, #3
 800404a:	d825      	bhi.n	8004098 <RCCEx_PLLSAI2_Config+0xa4>
 800404c:	2b01      	cmp	r3, #1
 800404e:	d002      	beq.n	8004056 <RCCEx_PLLSAI2_Config+0x62>
 8004050:	2b02      	cmp	r3, #2
 8004052:	d009      	beq.n	8004068 <RCCEx_PLLSAI2_Config+0x74>
 8004054:	e020      	b.n	8004098 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004056:	4b55      	ldr	r3, [pc, #340]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0302 	and.w	r3, r3, #2
 800405e:	2b00      	cmp	r3, #0
 8004060:	d11d      	bne.n	800409e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004066:	e01a      	b.n	800409e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004068:	4b50      	ldr	r3, [pc, #320]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004070:	2b00      	cmp	r3, #0
 8004072:	d116      	bne.n	80040a2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004078:	e013      	b.n	80040a2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800407a:	4b4c      	ldr	r3, [pc, #304]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d10f      	bne.n	80040a6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004086:	4b49      	ldr	r3, [pc, #292]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d109      	bne.n	80040a6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004096:	e006      	b.n	80040a6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	73fb      	strb	r3, [r7, #15]
      break;
 800409c:	e004      	b.n	80040a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800409e:	bf00      	nop
 80040a0:	e002      	b.n	80040a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80040a2:	bf00      	nop
 80040a4:	e000      	b.n	80040a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80040a6:	bf00      	nop
    }

    if(status == HAL_OK)
 80040a8:	7bfb      	ldrb	r3, [r7, #15]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d10d      	bne.n	80040ca <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80040ae:	4b3f      	ldr	r3, [pc, #252]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6819      	ldr	r1, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	3b01      	subs	r3, #1
 80040c0:	011b      	lsls	r3, r3, #4
 80040c2:	430b      	orrs	r3, r1
 80040c4:	4939      	ldr	r1, [pc, #228]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80040c6:	4313      	orrs	r3, r2
 80040c8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80040ca:	7bfb      	ldrb	r3, [r7, #15]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d167      	bne.n	80041a0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80040d0:	4b36      	ldr	r3, [pc, #216]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a35      	ldr	r2, [pc, #212]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80040d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040dc:	f7fe fa70 	bl	80025c0 <HAL_GetTick>
 80040e0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80040e2:	e009      	b.n	80040f8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80040e4:	f7fe fa6c 	bl	80025c0 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d902      	bls.n	80040f8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	73fb      	strb	r3, [r7, #15]
        break;
 80040f6:	e005      	b.n	8004104 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80040f8:	4b2c      	ldr	r3, [pc, #176]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d1ef      	bne.n	80040e4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004104:	7bfb      	ldrb	r3, [r7, #15]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d14a      	bne.n	80041a0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d111      	bne.n	8004134 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004110:	4b26      	ldr	r3, [pc, #152]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004118:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	6892      	ldr	r2, [r2, #8]
 8004120:	0211      	lsls	r1, r2, #8
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	68d2      	ldr	r2, [r2, #12]
 8004126:	0912      	lsrs	r2, r2, #4
 8004128:	0452      	lsls	r2, r2, #17
 800412a:	430a      	orrs	r2, r1
 800412c:	491f      	ldr	r1, [pc, #124]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800412e:	4313      	orrs	r3, r2
 8004130:	614b      	str	r3, [r1, #20]
 8004132:	e011      	b.n	8004158 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004134:	4b1d      	ldr	r3, [pc, #116]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004136:	695b      	ldr	r3, [r3, #20]
 8004138:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800413c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	6892      	ldr	r2, [r2, #8]
 8004144:	0211      	lsls	r1, r2, #8
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	6912      	ldr	r2, [r2, #16]
 800414a:	0852      	lsrs	r2, r2, #1
 800414c:	3a01      	subs	r2, #1
 800414e:	0652      	lsls	r2, r2, #25
 8004150:	430a      	orrs	r2, r1
 8004152:	4916      	ldr	r1, [pc, #88]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004154:	4313      	orrs	r3, r2
 8004156:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004158:	4b14      	ldr	r3, [pc, #80]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a13      	ldr	r2, [pc, #76]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800415e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004162:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004164:	f7fe fa2c 	bl	80025c0 <HAL_GetTick>
 8004168:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800416a:	e009      	b.n	8004180 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800416c:	f7fe fa28 	bl	80025c0 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b02      	cmp	r3, #2
 8004178:	d902      	bls.n	8004180 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	73fb      	strb	r3, [r7, #15]
          break;
 800417e:	e005      	b.n	800418c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004180:	4b0a      	ldr	r3, [pc, #40]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d0ef      	beq.n	800416c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800418c:	7bfb      	ldrb	r3, [r7, #15]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d106      	bne.n	80041a0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004192:	4b06      	ldr	r3, [pc, #24]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004194:	695a      	ldr	r2, [r3, #20]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	695b      	ldr	r3, [r3, #20]
 800419a:	4904      	ldr	r1, [pc, #16]	@ (80041ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800419c:	4313      	orrs	r3, r2
 800419e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80041a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3710      	adds	r7, #16
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	40021000 	.word	0x40021000

080041b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e095      	b.n	80042ee <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d108      	bne.n	80041dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041d2:	d009      	beq.n	80041e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	61da      	str	r2, [r3, #28]
 80041da:	e005      	b.n	80041e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d106      	bne.n	8004208 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f7fd ff28 	bl	8002058 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2202      	movs	r2, #2
 800420c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800421e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004228:	d902      	bls.n	8004230 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800422a:	2300      	movs	r3, #0
 800422c:	60fb      	str	r3, [r7, #12]
 800422e:	e002      	b.n	8004236 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004230:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004234:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800423e:	d007      	beq.n	8004250 <HAL_SPI_Init+0xa0>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004248:	d002      	beq.n	8004250 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004260:	431a      	orrs	r2, r3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	691b      	ldr	r3, [r3, #16]
 8004266:	f003 0302 	and.w	r3, r3, #2
 800426a:	431a      	orrs	r2, r3
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	695b      	ldr	r3, [r3, #20]
 8004270:	f003 0301 	and.w	r3, r3, #1
 8004274:	431a      	orrs	r2, r3
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	699b      	ldr	r3, [r3, #24]
 800427a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800427e:	431a      	orrs	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	69db      	ldr	r3, [r3, #28]
 8004284:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004288:	431a      	orrs	r2, r3
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a1b      	ldr	r3, [r3, #32]
 800428e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004292:	ea42 0103 	orr.w	r1, r2, r3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800429a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	430a      	orrs	r2, r1
 80042a4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	699b      	ldr	r3, [r3, #24]
 80042aa:	0c1b      	lsrs	r3, r3, #16
 80042ac:	f003 0204 	and.w	r2, r3, #4
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b4:	f003 0310 	and.w	r3, r3, #16
 80042b8:	431a      	orrs	r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042be:	f003 0308 	and.w	r3, r3, #8
 80042c2:	431a      	orrs	r2, r3
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	68db      	ldr	r3, [r3, #12]
 80042c8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80042cc:	ea42 0103 	orr.w	r1, r2, r3
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	430a      	orrs	r2, r1
 80042dc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2200      	movs	r2, #0
 80042e2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3710      	adds	r7, #16
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}

080042f6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042f6:	b580      	push	{r7, lr}
 80042f8:	b088      	sub	sp, #32
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	60f8      	str	r0, [r7, #12]
 80042fe:	60b9      	str	r1, [r7, #8]
 8004300:	603b      	str	r3, [r7, #0]
 8004302:	4613      	mov	r3, r2
 8004304:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004306:	f7fe f95b 	bl	80025c0 <HAL_GetTick>
 800430a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800430c:	88fb      	ldrh	r3, [r7, #6]
 800430e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004316:	b2db      	uxtb	r3, r3
 8004318:	2b01      	cmp	r3, #1
 800431a:	d001      	beq.n	8004320 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800431c:	2302      	movs	r3, #2
 800431e:	e15c      	b.n	80045da <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d002      	beq.n	800432c <HAL_SPI_Transmit+0x36>
 8004326:	88fb      	ldrh	r3, [r7, #6]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d101      	bne.n	8004330 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e154      	b.n	80045da <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004336:	2b01      	cmp	r3, #1
 8004338:	d101      	bne.n	800433e <HAL_SPI_Transmit+0x48>
 800433a:	2302      	movs	r3, #2
 800433c:	e14d      	b.n	80045da <HAL_SPI_Transmit+0x2e4>
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2201      	movs	r2, #1
 8004342:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2203      	movs	r2, #3
 800434a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	68ba      	ldr	r2, [r7, #8]
 8004358:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	88fa      	ldrh	r2, [r7, #6]
 800435e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	88fa      	ldrh	r2, [r7, #6]
 8004364:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2200      	movs	r2, #0
 800436a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2200      	movs	r2, #0
 8004370:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2200      	movs	r2, #0
 8004378:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2200      	movs	r2, #0
 8004380:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2200      	movs	r2, #0
 8004386:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004390:	d10f      	bne.n	80043b2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043a0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043b0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043bc:	2b40      	cmp	r3, #64	@ 0x40
 80043be:	d007      	beq.n	80043d0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80043d8:	d952      	bls.n	8004480 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d002      	beq.n	80043e8 <HAL_SPI_Transmit+0xf2>
 80043e2:	8b7b      	ldrh	r3, [r7, #26]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d145      	bne.n	8004474 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ec:	881a      	ldrh	r2, [r3, #0]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043f8:	1c9a      	adds	r2, r3, #2
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004402:	b29b      	uxth	r3, r3
 8004404:	3b01      	subs	r3, #1
 8004406:	b29a      	uxth	r2, r3
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800440c:	e032      	b.n	8004474 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	f003 0302 	and.w	r3, r3, #2
 8004418:	2b02      	cmp	r3, #2
 800441a:	d112      	bne.n	8004442 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004420:	881a      	ldrh	r2, [r3, #0]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800442c:	1c9a      	adds	r2, r3, #2
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004436:	b29b      	uxth	r3, r3
 8004438:	3b01      	subs	r3, #1
 800443a:	b29a      	uxth	r2, r3
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004440:	e018      	b.n	8004474 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004442:	f7fe f8bd 	bl	80025c0 <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	69fb      	ldr	r3, [r7, #28]
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	683a      	ldr	r2, [r7, #0]
 800444e:	429a      	cmp	r2, r3
 8004450:	d803      	bhi.n	800445a <HAL_SPI_Transmit+0x164>
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004458:	d102      	bne.n	8004460 <HAL_SPI_Transmit+0x16a>
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d109      	bne.n	8004474 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2200      	movs	r2, #0
 800446c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e0b2      	b.n	80045da <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004478:	b29b      	uxth	r3, r3
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1c7      	bne.n	800440e <HAL_SPI_Transmit+0x118>
 800447e:	e083      	b.n	8004588 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d002      	beq.n	800448e <HAL_SPI_Transmit+0x198>
 8004488:	8b7b      	ldrh	r3, [r7, #26]
 800448a:	2b01      	cmp	r3, #1
 800448c:	d177      	bne.n	800457e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004492:	b29b      	uxth	r3, r3
 8004494:	2b01      	cmp	r3, #1
 8004496:	d912      	bls.n	80044be <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800449c:	881a      	ldrh	r2, [r3, #0]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044a8:	1c9a      	adds	r2, r3, #2
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	3b02      	subs	r3, #2
 80044b6:	b29a      	uxth	r2, r3
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80044bc:	e05f      	b.n	800457e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	330c      	adds	r3, #12
 80044c8:	7812      	ldrb	r2, [r2, #0]
 80044ca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d0:	1c5a      	adds	r2, r3, #1
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044da:	b29b      	uxth	r3, r3
 80044dc:	3b01      	subs	r3, #1
 80044de:	b29a      	uxth	r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80044e4:	e04b      	b.n	800457e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	f003 0302 	and.w	r3, r3, #2
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d12b      	bne.n	800454c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d912      	bls.n	8004524 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004502:	881a      	ldrh	r2, [r3, #0]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800450e:	1c9a      	adds	r2, r3, #2
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004518:	b29b      	uxth	r3, r3
 800451a:	3b02      	subs	r3, #2
 800451c:	b29a      	uxth	r2, r3
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004522:	e02c      	b.n	800457e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	330c      	adds	r3, #12
 800452e:	7812      	ldrb	r2, [r2, #0]
 8004530:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004536:	1c5a      	adds	r2, r3, #1
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004540:	b29b      	uxth	r3, r3
 8004542:	3b01      	subs	r3, #1
 8004544:	b29a      	uxth	r2, r3
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800454a:	e018      	b.n	800457e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800454c:	f7fe f838 	bl	80025c0 <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	683a      	ldr	r2, [r7, #0]
 8004558:	429a      	cmp	r2, r3
 800455a:	d803      	bhi.n	8004564 <HAL_SPI_Transmit+0x26e>
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004562:	d102      	bne.n	800456a <HAL_SPI_Transmit+0x274>
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d109      	bne.n	800457e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2201      	movs	r2, #1
 800456e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800457a:	2303      	movs	r3, #3
 800457c:	e02d      	b.n	80045da <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004582:	b29b      	uxth	r3, r3
 8004584:	2b00      	cmp	r3, #0
 8004586:	d1ae      	bne.n	80044e6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004588:	69fa      	ldr	r2, [r7, #28]
 800458a:	6839      	ldr	r1, [r7, #0]
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f000 fb65 	bl	8004c5c <SPI_EndRxTxTransaction>
 8004592:	4603      	mov	r3, r0
 8004594:	2b00      	cmp	r3, #0
 8004596:	d002      	beq.n	800459e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2220      	movs	r2, #32
 800459c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d10a      	bne.n	80045bc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045a6:	2300      	movs	r3, #0
 80045a8:	617b      	str	r3, [r7, #20]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	617b      	str	r3, [r7, #20]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	617b      	str	r3, [r7, #20]
 80045ba:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d001      	beq.n	80045d8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e000      	b.n	80045da <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80045d8:	2300      	movs	r3, #0
  }
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3720      	adds	r7, #32
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}

080045e2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80045e2:	b580      	push	{r7, lr}
 80045e4:	b08a      	sub	sp, #40	@ 0x28
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	60f8      	str	r0, [r7, #12]
 80045ea:	60b9      	str	r1, [r7, #8]
 80045ec:	607a      	str	r2, [r7, #4]
 80045ee:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80045f0:	2301      	movs	r3, #1
 80045f2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045f4:	f7fd ffe4 	bl	80025c0 <HAL_GetTick>
 80045f8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004600:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004608:	887b      	ldrh	r3, [r7, #2]
 800460a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800460c:	887b      	ldrh	r3, [r7, #2]
 800460e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004610:	7ffb      	ldrb	r3, [r7, #31]
 8004612:	2b01      	cmp	r3, #1
 8004614:	d00c      	beq.n	8004630 <HAL_SPI_TransmitReceive+0x4e>
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800461c:	d106      	bne.n	800462c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d102      	bne.n	800462c <HAL_SPI_TransmitReceive+0x4a>
 8004626:	7ffb      	ldrb	r3, [r7, #31]
 8004628:	2b04      	cmp	r3, #4
 800462a:	d001      	beq.n	8004630 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800462c:	2302      	movs	r3, #2
 800462e:	e1f3      	b.n	8004a18 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d005      	beq.n	8004642 <HAL_SPI_TransmitReceive+0x60>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d002      	beq.n	8004642 <HAL_SPI_TransmitReceive+0x60>
 800463c:	887b      	ldrh	r3, [r7, #2]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d101      	bne.n	8004646 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e1e8      	b.n	8004a18 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800464c:	2b01      	cmp	r3, #1
 800464e:	d101      	bne.n	8004654 <HAL_SPI_TransmitReceive+0x72>
 8004650:	2302      	movs	r3, #2
 8004652:	e1e1      	b.n	8004a18 <HAL_SPI_TransmitReceive+0x436>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004662:	b2db      	uxtb	r3, r3
 8004664:	2b04      	cmp	r3, #4
 8004666:	d003      	beq.n	8004670 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2205      	movs	r2, #5
 800466c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2200      	movs	r2, #0
 8004674:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	887a      	ldrh	r2, [r7, #2]
 8004680:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	887a      	ldrh	r2, [r7, #2]
 8004688:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	68ba      	ldr	r2, [r7, #8]
 8004690:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	887a      	ldrh	r2, [r7, #2]
 8004696:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	887a      	ldrh	r2, [r7, #2]
 800469c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2200      	movs	r2, #0
 80046a2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80046b2:	d802      	bhi.n	80046ba <HAL_SPI_TransmitReceive+0xd8>
 80046b4:	8abb      	ldrh	r3, [r7, #20]
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d908      	bls.n	80046cc <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	685a      	ldr	r2, [r3, #4]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80046c8:	605a      	str	r2, [r3, #4]
 80046ca:	e007      	b.n	80046dc <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	685a      	ldr	r2, [r3, #4]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80046da:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046e6:	2b40      	cmp	r3, #64	@ 0x40
 80046e8:	d007      	beq.n	80046fa <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046f8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	68db      	ldr	r3, [r3, #12]
 80046fe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004702:	f240 8083 	bls.w	800480c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d002      	beq.n	8004714 <HAL_SPI_TransmitReceive+0x132>
 800470e:	8afb      	ldrh	r3, [r7, #22]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d16f      	bne.n	80047f4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004718:	881a      	ldrh	r2, [r3, #0]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004724:	1c9a      	adds	r2, r3, #2
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800472e:	b29b      	uxth	r3, r3
 8004730:	3b01      	subs	r3, #1
 8004732:	b29a      	uxth	r2, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004738:	e05c      	b.n	80047f4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	f003 0302 	and.w	r3, r3, #2
 8004744:	2b02      	cmp	r3, #2
 8004746:	d11b      	bne.n	8004780 <HAL_SPI_TransmitReceive+0x19e>
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800474c:	b29b      	uxth	r3, r3
 800474e:	2b00      	cmp	r3, #0
 8004750:	d016      	beq.n	8004780 <HAL_SPI_TransmitReceive+0x19e>
 8004752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004754:	2b01      	cmp	r3, #1
 8004756:	d113      	bne.n	8004780 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800475c:	881a      	ldrh	r2, [r3, #0]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004768:	1c9a      	adds	r2, r3, #2
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004772:	b29b      	uxth	r3, r3
 8004774:	3b01      	subs	r3, #1
 8004776:	b29a      	uxth	r2, r3
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800477c:	2300      	movs	r3, #0
 800477e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f003 0301 	and.w	r3, r3, #1
 800478a:	2b01      	cmp	r3, #1
 800478c:	d11c      	bne.n	80047c8 <HAL_SPI_TransmitReceive+0x1e6>
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004794:	b29b      	uxth	r3, r3
 8004796:	2b00      	cmp	r3, #0
 8004798:	d016      	beq.n	80047c8 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	68da      	ldr	r2, [r3, #12]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a4:	b292      	uxth	r2, r2
 80047a6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ac:	1c9a      	adds	r2, r3, #2
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	3b01      	subs	r3, #1
 80047bc:	b29a      	uxth	r2, r3
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80047c4:	2301      	movs	r3, #1
 80047c6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80047c8:	f7fd fefa 	bl	80025c0 <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	6a3b      	ldr	r3, [r7, #32]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d80d      	bhi.n	80047f4 <HAL_SPI_TransmitReceive+0x212>
 80047d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047de:	d009      	beq.n	80047f4 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e111      	b.n	8004a18 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d19d      	bne.n	800473a <HAL_SPI_TransmitReceive+0x158>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004804:	b29b      	uxth	r3, r3
 8004806:	2b00      	cmp	r3, #0
 8004808:	d197      	bne.n	800473a <HAL_SPI_TransmitReceive+0x158>
 800480a:	e0e5      	b.n	80049d8 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d003      	beq.n	800481c <HAL_SPI_TransmitReceive+0x23a>
 8004814:	8afb      	ldrh	r3, [r7, #22]
 8004816:	2b01      	cmp	r3, #1
 8004818:	f040 80d1 	bne.w	80049be <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004820:	b29b      	uxth	r3, r3
 8004822:	2b01      	cmp	r3, #1
 8004824:	d912      	bls.n	800484c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800482a:	881a      	ldrh	r2, [r3, #0]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004836:	1c9a      	adds	r2, r3, #2
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004840:	b29b      	uxth	r3, r3
 8004842:	3b02      	subs	r3, #2
 8004844:	b29a      	uxth	r2, r3
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800484a:	e0b8      	b.n	80049be <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	330c      	adds	r3, #12
 8004856:	7812      	ldrb	r2, [r2, #0]
 8004858:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800485e:	1c5a      	adds	r2, r3, #1
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004868:	b29b      	uxth	r3, r3
 800486a:	3b01      	subs	r3, #1
 800486c:	b29a      	uxth	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004872:	e0a4      	b.n	80049be <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f003 0302 	and.w	r3, r3, #2
 800487e:	2b02      	cmp	r3, #2
 8004880:	d134      	bne.n	80048ec <HAL_SPI_TransmitReceive+0x30a>
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004886:	b29b      	uxth	r3, r3
 8004888:	2b00      	cmp	r3, #0
 800488a:	d02f      	beq.n	80048ec <HAL_SPI_TransmitReceive+0x30a>
 800488c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800488e:	2b01      	cmp	r3, #1
 8004890:	d12c      	bne.n	80048ec <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004896:	b29b      	uxth	r3, r3
 8004898:	2b01      	cmp	r3, #1
 800489a:	d912      	bls.n	80048c2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a0:	881a      	ldrh	r2, [r3, #0]
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ac:	1c9a      	adds	r2, r3, #2
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	3b02      	subs	r3, #2
 80048ba:	b29a      	uxth	r2, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80048c0:	e012      	b.n	80048e8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	330c      	adds	r3, #12
 80048cc:	7812      	ldrb	r2, [r2, #0]
 80048ce:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048d4:	1c5a      	adds	r2, r3, #1
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048de:	b29b      	uxth	r3, r3
 80048e0:	3b01      	subs	r3, #1
 80048e2:	b29a      	uxth	r2, r3
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048e8:	2300      	movs	r3, #0
 80048ea:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	f003 0301 	and.w	r3, r3, #1
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d148      	bne.n	800498c <HAL_SPI_TransmitReceive+0x3aa>
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004900:	b29b      	uxth	r3, r3
 8004902:	2b00      	cmp	r3, #0
 8004904:	d042      	beq.n	800498c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800490c:	b29b      	uxth	r3, r3
 800490e:	2b01      	cmp	r3, #1
 8004910:	d923      	bls.n	800495a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68da      	ldr	r2, [r3, #12]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491c:	b292      	uxth	r2, r2
 800491e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004924:	1c9a      	adds	r2, r3, #2
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004930:	b29b      	uxth	r3, r3
 8004932:	3b02      	subs	r3, #2
 8004934:	b29a      	uxth	r2, r3
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004942:	b29b      	uxth	r3, r3
 8004944:	2b01      	cmp	r3, #1
 8004946:	d81f      	bhi.n	8004988 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	685a      	ldr	r2, [r3, #4]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004956:	605a      	str	r2, [r3, #4]
 8004958:	e016      	b.n	8004988 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f103 020c 	add.w	r2, r3, #12
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004966:	7812      	ldrb	r2, [r2, #0]
 8004968:	b2d2      	uxtb	r2, r2
 800496a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004970:	1c5a      	adds	r2, r3, #1
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800497c:	b29b      	uxth	r3, r3
 800497e:	3b01      	subs	r3, #1
 8004980:	b29a      	uxth	r2, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004988:	2301      	movs	r3, #1
 800498a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800498c:	f7fd fe18 	bl	80025c0 <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	6a3b      	ldr	r3, [r7, #32]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004998:	429a      	cmp	r2, r3
 800499a:	d803      	bhi.n	80049a4 <HAL_SPI_TransmitReceive+0x3c2>
 800499c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800499e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049a2:	d102      	bne.n	80049aa <HAL_SPI_TransmitReceive+0x3c8>
 80049a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d109      	bne.n	80049be <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2201      	movs	r2, #1
 80049ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e02c      	b.n	8004a18 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	f47f af55 	bne.w	8004874 <HAL_SPI_TransmitReceive+0x292>
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	f47f af4e 	bne.w	8004874 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049d8:	6a3a      	ldr	r2, [r7, #32]
 80049da:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80049dc:	68f8      	ldr	r0, [r7, #12]
 80049de:	f000 f93d 	bl	8004c5c <SPI_EndRxTxTransaction>
 80049e2:	4603      	mov	r3, r0
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d008      	beq.n	80049fa <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2220      	movs	r2, #32
 80049ec:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2200      	movs	r2, #0
 80049f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e00e      	b.n	8004a18 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2200      	movs	r2, #0
 8004a06:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d001      	beq.n	8004a16 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e000      	b.n	8004a18 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004a16:	2300      	movs	r3, #0
  }
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3728      	adds	r7, #40	@ 0x28
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b088      	sub	sp, #32
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	60f8      	str	r0, [r7, #12]
 8004a28:	60b9      	str	r1, [r7, #8]
 8004a2a:	603b      	str	r3, [r7, #0]
 8004a2c:	4613      	mov	r3, r2
 8004a2e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a30:	f7fd fdc6 	bl	80025c0 <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a38:	1a9b      	subs	r3, r3, r2
 8004a3a:	683a      	ldr	r2, [r7, #0]
 8004a3c:	4413      	add	r3, r2
 8004a3e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a40:	f7fd fdbe 	bl	80025c0 <HAL_GetTick>
 8004a44:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a46:	4b39      	ldr	r3, [pc, #228]	@ (8004b2c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	015b      	lsls	r3, r3, #5
 8004a4c:	0d1b      	lsrs	r3, r3, #20
 8004a4e:	69fa      	ldr	r2, [r7, #28]
 8004a50:	fb02 f303 	mul.w	r3, r2, r3
 8004a54:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a56:	e054      	b.n	8004b02 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a5e:	d050      	beq.n	8004b02 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a60:	f7fd fdae 	bl	80025c0 <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	69fa      	ldr	r2, [r7, #28]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d902      	bls.n	8004a76 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d13d      	bne.n	8004af2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	685a      	ldr	r2, [r3, #4]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004a84:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a8e:	d111      	bne.n	8004ab4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a98:	d004      	beq.n	8004aa4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aa2:	d107      	bne.n	8004ab4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ab2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004abc:	d10f      	bne.n	8004ade <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004acc:	601a      	str	r2, [r3, #0]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004adc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e017      	b.n	8004b22 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d101      	bne.n	8004afc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004af8:	2300      	movs	r3, #0
 8004afa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	3b01      	subs	r3, #1
 8004b00:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	689a      	ldr	r2, [r3, #8]
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	68ba      	ldr	r2, [r7, #8]
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	bf0c      	ite	eq
 8004b12:	2301      	moveq	r3, #1
 8004b14:	2300      	movne	r3, #0
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	461a      	mov	r2, r3
 8004b1a:	79fb      	ldrb	r3, [r7, #7]
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d19b      	bne.n	8004a58 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004b20:	2300      	movs	r3, #0
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3720      	adds	r7, #32
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	20000000 	.word	0x20000000

08004b30 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b08a      	sub	sp, #40	@ 0x28
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	607a      	str	r2, [r7, #4]
 8004b3c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004b42:	f7fd fd3d 	bl	80025c0 <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b4a:	1a9b      	subs	r3, r3, r2
 8004b4c:	683a      	ldr	r2, [r7, #0]
 8004b4e:	4413      	add	r3, r2
 8004b50:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004b52:	f7fd fd35 	bl	80025c0 <HAL_GetTick>
 8004b56:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	330c      	adds	r3, #12
 8004b5e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004b60:	4b3d      	ldr	r3, [pc, #244]	@ (8004c58 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	4613      	mov	r3, r2
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	4413      	add	r3, r2
 8004b6a:	00da      	lsls	r2, r3, #3
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	0d1b      	lsrs	r3, r3, #20
 8004b70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b72:	fb02 f303 	mul.w	r3, r2, r3
 8004b76:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004b78:	e060      	b.n	8004c3c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004b80:	d107      	bne.n	8004b92 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d104      	bne.n	8004b92 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	781b      	ldrb	r3, [r3, #0]
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004b90:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b98:	d050      	beq.n	8004c3c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b9a:	f7fd fd11 	bl	80025c0 <HAL_GetTick>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	6a3b      	ldr	r3, [r7, #32]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	d902      	bls.n	8004bb0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d13d      	bne.n	8004c2c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	685a      	ldr	r2, [r3, #4]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004bbe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bc8:	d111      	bne.n	8004bee <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bd2:	d004      	beq.n	8004bde <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bdc:	d107      	bne.n	8004bee <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bf2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bf6:	d10f      	bne.n	8004c18 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c06:	601a      	str	r2, [r3, #0]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c16:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2200      	movs	r2, #0
 8004c24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004c28:	2303      	movs	r3, #3
 8004c2a:	e010      	b.n	8004c4e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d101      	bne.n	8004c36 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004c32:	2300      	movs	r3, #0
 8004c34:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004c36:	69bb      	ldr	r3, [r7, #24]
 8004c38:	3b01      	subs	r3, #1
 8004c3a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	689a      	ldr	r2, [r3, #8]
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	4013      	ands	r3, r2
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d196      	bne.n	8004b7a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004c4c:	2300      	movs	r3, #0
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3728      	adds	r7, #40	@ 0x28
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	20000000 	.word	0x20000000

08004c5c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b086      	sub	sp, #24
 8004c60:	af02      	add	r7, sp, #8
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	9300      	str	r3, [sp, #0]
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004c74:	68f8      	ldr	r0, [r7, #12]
 8004c76:	f7ff ff5b 	bl	8004b30 <SPI_WaitFifoStateUntilTimeout>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d007      	beq.n	8004c90 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c84:	f043 0220 	orr.w	r2, r3, #32
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004c8c:	2303      	movs	r3, #3
 8004c8e:	e027      	b.n	8004ce0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	9300      	str	r3, [sp, #0]
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	2200      	movs	r2, #0
 8004c98:	2180      	movs	r1, #128	@ 0x80
 8004c9a:	68f8      	ldr	r0, [r7, #12]
 8004c9c:	f7ff fec0 	bl	8004a20 <SPI_WaitFlagStateUntilTimeout>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d007      	beq.n	8004cb6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004caa:	f043 0220 	orr.w	r2, r3, #32
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e014      	b.n	8004ce0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	9300      	str	r3, [sp, #0]
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004cc2:	68f8      	ldr	r0, [r7, #12]
 8004cc4:	f7ff ff34 	bl	8004b30 <SPI_WaitFifoStateUntilTimeout>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d007      	beq.n	8004cde <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cd2:	f043 0220 	orr.w	r2, r3, #32
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
 8004cdc:	e000      	b.n	8004ce0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3710      	adds	r7, #16
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d101      	bne.n	8004cfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e040      	b.n	8004d7c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d106      	bne.n	8004d10 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f7fd fb62 	bl	80023d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2224      	movs	r2, #36	@ 0x24
 8004d14:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f022 0201 	bic.w	r2, r2, #1
 8004d24:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d002      	beq.n	8004d34 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f000 fb6a 	bl	8005408 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f000 f8af 	bl	8004e98 <UART_SetConfig>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d101      	bne.n	8004d44 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	e01b      	b.n	8004d7c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	685a      	ldr	r2, [r3, #4]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d52:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	689a      	ldr	r2, [r3, #8]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d62:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f042 0201 	orr.w	r2, r2, #1
 8004d72:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 fbe9 	bl	800554c <UART_CheckIdleState>
 8004d7a:	4603      	mov	r3, r0
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3708      	adds	r7, #8
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b08a      	sub	sp, #40	@ 0x28
 8004d88:	af02      	add	r7, sp, #8
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	60b9      	str	r1, [r7, #8]
 8004d8e:	603b      	str	r3, [r7, #0]
 8004d90:	4613      	mov	r3, r2
 8004d92:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d98:	2b20      	cmp	r3, #32
 8004d9a:	d177      	bne.n	8004e8c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d002      	beq.n	8004da8 <HAL_UART_Transmit+0x24>
 8004da2:	88fb      	ldrh	r3, [r7, #6]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d101      	bne.n	8004dac <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e070      	b.n	8004e8e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2221      	movs	r2, #33	@ 0x21
 8004db8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004dba:	f7fd fc01 	bl	80025c0 <HAL_GetTick>
 8004dbe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	88fa      	ldrh	r2, [r7, #6]
 8004dc4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	88fa      	ldrh	r2, [r7, #6]
 8004dcc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dd8:	d108      	bne.n	8004dec <HAL_UART_Transmit+0x68>
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d104      	bne.n	8004dec <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004de2:	2300      	movs	r3, #0
 8004de4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	61bb      	str	r3, [r7, #24]
 8004dea:	e003      	b.n	8004df4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004df0:	2300      	movs	r3, #0
 8004df2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004df4:	e02f      	b.n	8004e56 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	9300      	str	r3, [sp, #0]
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	2180      	movs	r1, #128	@ 0x80
 8004e00:	68f8      	ldr	r0, [r7, #12]
 8004e02:	f000 fc4b 	bl	800569c <UART_WaitOnFlagUntilTimeout>
 8004e06:	4603      	mov	r3, r0
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d004      	beq.n	8004e16 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2220      	movs	r2, #32
 8004e10:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e03b      	b.n	8004e8e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004e16:	69fb      	ldr	r3, [r7, #28]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d10b      	bne.n	8004e34 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	881a      	ldrh	r2, [r3, #0]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e28:	b292      	uxth	r2, r2
 8004e2a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	3302      	adds	r3, #2
 8004e30:	61bb      	str	r3, [r7, #24]
 8004e32:	e007      	b.n	8004e44 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	781a      	ldrb	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004e3e:	69fb      	ldr	r3, [r7, #28]
 8004e40:	3301      	adds	r3, #1
 8004e42:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004e4a:	b29b      	uxth	r3, r3
 8004e4c:	3b01      	subs	r3, #1
 8004e4e:	b29a      	uxth	r2, r3
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d1c9      	bne.n	8004df6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	9300      	str	r3, [sp, #0]
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	2140      	movs	r1, #64	@ 0x40
 8004e6c:	68f8      	ldr	r0, [r7, #12]
 8004e6e:	f000 fc15 	bl	800569c <UART_WaitOnFlagUntilTimeout>
 8004e72:	4603      	mov	r3, r0
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d004      	beq.n	8004e82 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2220      	movs	r2, #32
 8004e7c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004e7e:	2303      	movs	r3, #3
 8004e80:	e005      	b.n	8004e8e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2220      	movs	r2, #32
 8004e86:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	e000      	b.n	8004e8e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004e8c:	2302      	movs	r3, #2
  }
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3720      	adds	r7, #32
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
	...

08004e98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e9c:	b08a      	sub	sp, #40	@ 0x28
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	689a      	ldr	r2, [r3, #8]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	691b      	ldr	r3, [r3, #16]
 8004eb0:	431a      	orrs	r2, r3
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	695b      	ldr	r3, [r3, #20]
 8004eb6:	431a      	orrs	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	69db      	ldr	r3, [r3, #28]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	4ba4      	ldr	r3, [pc, #656]	@ (8005158 <UART_SetConfig+0x2c0>)
 8004ec8:	4013      	ands	r3, r2
 8004eca:	68fa      	ldr	r2, [r7, #12]
 8004ecc:	6812      	ldr	r2, [r2, #0]
 8004ece:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ed0:	430b      	orrs	r3, r1
 8004ed2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	68da      	ldr	r2, [r3, #12]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	430a      	orrs	r2, r1
 8004ee8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	699b      	ldr	r3, [r3, #24]
 8004eee:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a99      	ldr	r2, [pc, #612]	@ (800515c <UART_SetConfig+0x2c4>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d004      	beq.n	8004f04 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6a1b      	ldr	r3, [r3, #32]
 8004efe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f00:	4313      	orrs	r3, r2
 8004f02:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f14:	430a      	orrs	r2, r1
 8004f16:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a90      	ldr	r2, [pc, #576]	@ (8005160 <UART_SetConfig+0x2c8>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d126      	bne.n	8004f70 <UART_SetConfig+0xd8>
 8004f22:	4b90      	ldr	r3, [pc, #576]	@ (8005164 <UART_SetConfig+0x2cc>)
 8004f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f28:	f003 0303 	and.w	r3, r3, #3
 8004f2c:	2b03      	cmp	r3, #3
 8004f2e:	d81b      	bhi.n	8004f68 <UART_SetConfig+0xd0>
 8004f30:	a201      	add	r2, pc, #4	@ (adr r2, 8004f38 <UART_SetConfig+0xa0>)
 8004f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f36:	bf00      	nop
 8004f38:	08004f49 	.word	0x08004f49
 8004f3c:	08004f59 	.word	0x08004f59
 8004f40:	08004f51 	.word	0x08004f51
 8004f44:	08004f61 	.word	0x08004f61
 8004f48:	2301      	movs	r3, #1
 8004f4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f4e:	e116      	b.n	800517e <UART_SetConfig+0x2e6>
 8004f50:	2302      	movs	r3, #2
 8004f52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f56:	e112      	b.n	800517e <UART_SetConfig+0x2e6>
 8004f58:	2304      	movs	r3, #4
 8004f5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f5e:	e10e      	b.n	800517e <UART_SetConfig+0x2e6>
 8004f60:	2308      	movs	r3, #8
 8004f62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f66:	e10a      	b.n	800517e <UART_SetConfig+0x2e6>
 8004f68:	2310      	movs	r3, #16
 8004f6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f6e:	e106      	b.n	800517e <UART_SetConfig+0x2e6>
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a7c      	ldr	r2, [pc, #496]	@ (8005168 <UART_SetConfig+0x2d0>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d138      	bne.n	8004fec <UART_SetConfig+0x154>
 8004f7a:	4b7a      	ldr	r3, [pc, #488]	@ (8005164 <UART_SetConfig+0x2cc>)
 8004f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f80:	f003 030c 	and.w	r3, r3, #12
 8004f84:	2b0c      	cmp	r3, #12
 8004f86:	d82d      	bhi.n	8004fe4 <UART_SetConfig+0x14c>
 8004f88:	a201      	add	r2, pc, #4	@ (adr r2, 8004f90 <UART_SetConfig+0xf8>)
 8004f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f8e:	bf00      	nop
 8004f90:	08004fc5 	.word	0x08004fc5
 8004f94:	08004fe5 	.word	0x08004fe5
 8004f98:	08004fe5 	.word	0x08004fe5
 8004f9c:	08004fe5 	.word	0x08004fe5
 8004fa0:	08004fd5 	.word	0x08004fd5
 8004fa4:	08004fe5 	.word	0x08004fe5
 8004fa8:	08004fe5 	.word	0x08004fe5
 8004fac:	08004fe5 	.word	0x08004fe5
 8004fb0:	08004fcd 	.word	0x08004fcd
 8004fb4:	08004fe5 	.word	0x08004fe5
 8004fb8:	08004fe5 	.word	0x08004fe5
 8004fbc:	08004fe5 	.word	0x08004fe5
 8004fc0:	08004fdd 	.word	0x08004fdd
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fca:	e0d8      	b.n	800517e <UART_SetConfig+0x2e6>
 8004fcc:	2302      	movs	r3, #2
 8004fce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fd2:	e0d4      	b.n	800517e <UART_SetConfig+0x2e6>
 8004fd4:	2304      	movs	r3, #4
 8004fd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fda:	e0d0      	b.n	800517e <UART_SetConfig+0x2e6>
 8004fdc:	2308      	movs	r3, #8
 8004fde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fe2:	e0cc      	b.n	800517e <UART_SetConfig+0x2e6>
 8004fe4:	2310      	movs	r3, #16
 8004fe6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fea:	e0c8      	b.n	800517e <UART_SetConfig+0x2e6>
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a5e      	ldr	r2, [pc, #376]	@ (800516c <UART_SetConfig+0x2d4>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d125      	bne.n	8005042 <UART_SetConfig+0x1aa>
 8004ff6:	4b5b      	ldr	r3, [pc, #364]	@ (8005164 <UART_SetConfig+0x2cc>)
 8004ff8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ffc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005000:	2b30      	cmp	r3, #48	@ 0x30
 8005002:	d016      	beq.n	8005032 <UART_SetConfig+0x19a>
 8005004:	2b30      	cmp	r3, #48	@ 0x30
 8005006:	d818      	bhi.n	800503a <UART_SetConfig+0x1a2>
 8005008:	2b20      	cmp	r3, #32
 800500a:	d00a      	beq.n	8005022 <UART_SetConfig+0x18a>
 800500c:	2b20      	cmp	r3, #32
 800500e:	d814      	bhi.n	800503a <UART_SetConfig+0x1a2>
 8005010:	2b00      	cmp	r3, #0
 8005012:	d002      	beq.n	800501a <UART_SetConfig+0x182>
 8005014:	2b10      	cmp	r3, #16
 8005016:	d008      	beq.n	800502a <UART_SetConfig+0x192>
 8005018:	e00f      	b.n	800503a <UART_SetConfig+0x1a2>
 800501a:	2300      	movs	r3, #0
 800501c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005020:	e0ad      	b.n	800517e <UART_SetConfig+0x2e6>
 8005022:	2302      	movs	r3, #2
 8005024:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005028:	e0a9      	b.n	800517e <UART_SetConfig+0x2e6>
 800502a:	2304      	movs	r3, #4
 800502c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005030:	e0a5      	b.n	800517e <UART_SetConfig+0x2e6>
 8005032:	2308      	movs	r3, #8
 8005034:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005038:	e0a1      	b.n	800517e <UART_SetConfig+0x2e6>
 800503a:	2310      	movs	r3, #16
 800503c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005040:	e09d      	b.n	800517e <UART_SetConfig+0x2e6>
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a4a      	ldr	r2, [pc, #296]	@ (8005170 <UART_SetConfig+0x2d8>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d125      	bne.n	8005098 <UART_SetConfig+0x200>
 800504c:	4b45      	ldr	r3, [pc, #276]	@ (8005164 <UART_SetConfig+0x2cc>)
 800504e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005052:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005056:	2bc0      	cmp	r3, #192	@ 0xc0
 8005058:	d016      	beq.n	8005088 <UART_SetConfig+0x1f0>
 800505a:	2bc0      	cmp	r3, #192	@ 0xc0
 800505c:	d818      	bhi.n	8005090 <UART_SetConfig+0x1f8>
 800505e:	2b80      	cmp	r3, #128	@ 0x80
 8005060:	d00a      	beq.n	8005078 <UART_SetConfig+0x1e0>
 8005062:	2b80      	cmp	r3, #128	@ 0x80
 8005064:	d814      	bhi.n	8005090 <UART_SetConfig+0x1f8>
 8005066:	2b00      	cmp	r3, #0
 8005068:	d002      	beq.n	8005070 <UART_SetConfig+0x1d8>
 800506a:	2b40      	cmp	r3, #64	@ 0x40
 800506c:	d008      	beq.n	8005080 <UART_SetConfig+0x1e8>
 800506e:	e00f      	b.n	8005090 <UART_SetConfig+0x1f8>
 8005070:	2300      	movs	r3, #0
 8005072:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005076:	e082      	b.n	800517e <UART_SetConfig+0x2e6>
 8005078:	2302      	movs	r3, #2
 800507a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800507e:	e07e      	b.n	800517e <UART_SetConfig+0x2e6>
 8005080:	2304      	movs	r3, #4
 8005082:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005086:	e07a      	b.n	800517e <UART_SetConfig+0x2e6>
 8005088:	2308      	movs	r3, #8
 800508a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800508e:	e076      	b.n	800517e <UART_SetConfig+0x2e6>
 8005090:	2310      	movs	r3, #16
 8005092:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005096:	e072      	b.n	800517e <UART_SetConfig+0x2e6>
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a35      	ldr	r2, [pc, #212]	@ (8005174 <UART_SetConfig+0x2dc>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d12a      	bne.n	80050f8 <UART_SetConfig+0x260>
 80050a2:	4b30      	ldr	r3, [pc, #192]	@ (8005164 <UART_SetConfig+0x2cc>)
 80050a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050b0:	d01a      	beq.n	80050e8 <UART_SetConfig+0x250>
 80050b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050b6:	d81b      	bhi.n	80050f0 <UART_SetConfig+0x258>
 80050b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050bc:	d00c      	beq.n	80050d8 <UART_SetConfig+0x240>
 80050be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050c2:	d815      	bhi.n	80050f0 <UART_SetConfig+0x258>
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d003      	beq.n	80050d0 <UART_SetConfig+0x238>
 80050c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050cc:	d008      	beq.n	80050e0 <UART_SetConfig+0x248>
 80050ce:	e00f      	b.n	80050f0 <UART_SetConfig+0x258>
 80050d0:	2300      	movs	r3, #0
 80050d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050d6:	e052      	b.n	800517e <UART_SetConfig+0x2e6>
 80050d8:	2302      	movs	r3, #2
 80050da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050de:	e04e      	b.n	800517e <UART_SetConfig+0x2e6>
 80050e0:	2304      	movs	r3, #4
 80050e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050e6:	e04a      	b.n	800517e <UART_SetConfig+0x2e6>
 80050e8:	2308      	movs	r3, #8
 80050ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ee:	e046      	b.n	800517e <UART_SetConfig+0x2e6>
 80050f0:	2310      	movs	r3, #16
 80050f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050f6:	e042      	b.n	800517e <UART_SetConfig+0x2e6>
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a17      	ldr	r2, [pc, #92]	@ (800515c <UART_SetConfig+0x2c4>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d13a      	bne.n	8005178 <UART_SetConfig+0x2e0>
 8005102:	4b18      	ldr	r3, [pc, #96]	@ (8005164 <UART_SetConfig+0x2cc>)
 8005104:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005108:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800510c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005110:	d01a      	beq.n	8005148 <UART_SetConfig+0x2b0>
 8005112:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005116:	d81b      	bhi.n	8005150 <UART_SetConfig+0x2b8>
 8005118:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800511c:	d00c      	beq.n	8005138 <UART_SetConfig+0x2a0>
 800511e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005122:	d815      	bhi.n	8005150 <UART_SetConfig+0x2b8>
 8005124:	2b00      	cmp	r3, #0
 8005126:	d003      	beq.n	8005130 <UART_SetConfig+0x298>
 8005128:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800512c:	d008      	beq.n	8005140 <UART_SetConfig+0x2a8>
 800512e:	e00f      	b.n	8005150 <UART_SetConfig+0x2b8>
 8005130:	2300      	movs	r3, #0
 8005132:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005136:	e022      	b.n	800517e <UART_SetConfig+0x2e6>
 8005138:	2302      	movs	r3, #2
 800513a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800513e:	e01e      	b.n	800517e <UART_SetConfig+0x2e6>
 8005140:	2304      	movs	r3, #4
 8005142:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005146:	e01a      	b.n	800517e <UART_SetConfig+0x2e6>
 8005148:	2308      	movs	r3, #8
 800514a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800514e:	e016      	b.n	800517e <UART_SetConfig+0x2e6>
 8005150:	2310      	movs	r3, #16
 8005152:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005156:	e012      	b.n	800517e <UART_SetConfig+0x2e6>
 8005158:	efff69f3 	.word	0xefff69f3
 800515c:	40008000 	.word	0x40008000
 8005160:	40013800 	.word	0x40013800
 8005164:	40021000 	.word	0x40021000
 8005168:	40004400 	.word	0x40004400
 800516c:	40004800 	.word	0x40004800
 8005170:	40004c00 	.word	0x40004c00
 8005174:	40005000 	.word	0x40005000
 8005178:	2310      	movs	r3, #16
 800517a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a9f      	ldr	r2, [pc, #636]	@ (8005400 <UART_SetConfig+0x568>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d17a      	bne.n	800527e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005188:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800518c:	2b08      	cmp	r3, #8
 800518e:	d824      	bhi.n	80051da <UART_SetConfig+0x342>
 8005190:	a201      	add	r2, pc, #4	@ (adr r2, 8005198 <UART_SetConfig+0x300>)
 8005192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005196:	bf00      	nop
 8005198:	080051bd 	.word	0x080051bd
 800519c:	080051db 	.word	0x080051db
 80051a0:	080051c5 	.word	0x080051c5
 80051a4:	080051db 	.word	0x080051db
 80051a8:	080051cb 	.word	0x080051cb
 80051ac:	080051db 	.word	0x080051db
 80051b0:	080051db 	.word	0x080051db
 80051b4:	080051db 	.word	0x080051db
 80051b8:	080051d3 	.word	0x080051d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051bc:	f7fe fab0 	bl	8003720 <HAL_RCC_GetPCLK1Freq>
 80051c0:	61f8      	str	r0, [r7, #28]
        break;
 80051c2:	e010      	b.n	80051e6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051c4:	4b8f      	ldr	r3, [pc, #572]	@ (8005404 <UART_SetConfig+0x56c>)
 80051c6:	61fb      	str	r3, [r7, #28]
        break;
 80051c8:	e00d      	b.n	80051e6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051ca:	f7fe fa11 	bl	80035f0 <HAL_RCC_GetSysClockFreq>
 80051ce:	61f8      	str	r0, [r7, #28]
        break;
 80051d0:	e009      	b.n	80051e6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051d6:	61fb      	str	r3, [r7, #28]
        break;
 80051d8:	e005      	b.n	80051e6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80051da:	2300      	movs	r3, #0
 80051dc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80051e4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f000 80fb 	beq.w	80053e4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	685a      	ldr	r2, [r3, #4]
 80051f2:	4613      	mov	r3, r2
 80051f4:	005b      	lsls	r3, r3, #1
 80051f6:	4413      	add	r3, r2
 80051f8:	69fa      	ldr	r2, [r7, #28]
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d305      	bcc.n	800520a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005204:	69fa      	ldr	r2, [r7, #28]
 8005206:	429a      	cmp	r2, r3
 8005208:	d903      	bls.n	8005212 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005210:	e0e8      	b.n	80053e4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	2200      	movs	r2, #0
 8005216:	461c      	mov	r4, r3
 8005218:	4615      	mov	r5, r2
 800521a:	f04f 0200 	mov.w	r2, #0
 800521e:	f04f 0300 	mov.w	r3, #0
 8005222:	022b      	lsls	r3, r5, #8
 8005224:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005228:	0222      	lsls	r2, r4, #8
 800522a:	68f9      	ldr	r1, [r7, #12]
 800522c:	6849      	ldr	r1, [r1, #4]
 800522e:	0849      	lsrs	r1, r1, #1
 8005230:	2000      	movs	r0, #0
 8005232:	4688      	mov	r8, r1
 8005234:	4681      	mov	r9, r0
 8005236:	eb12 0a08 	adds.w	sl, r2, r8
 800523a:	eb43 0b09 	adc.w	fp, r3, r9
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	603b      	str	r3, [r7, #0]
 8005246:	607a      	str	r2, [r7, #4]
 8005248:	e9d7 2300 	ldrd	r2, r3, [r7]
 800524c:	4650      	mov	r0, sl
 800524e:	4659      	mov	r1, fp
 8005250:	f7fb fe78 	bl	8000f44 <__aeabi_uldivmod>
 8005254:	4602      	mov	r2, r0
 8005256:	460b      	mov	r3, r1
 8005258:	4613      	mov	r3, r2
 800525a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800525c:	69bb      	ldr	r3, [r7, #24]
 800525e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005262:	d308      	bcc.n	8005276 <UART_SetConfig+0x3de>
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800526a:	d204      	bcs.n	8005276 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	69ba      	ldr	r2, [r7, #24]
 8005272:	60da      	str	r2, [r3, #12]
 8005274:	e0b6      	b.n	80053e4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800527c:	e0b2      	b.n	80053e4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	69db      	ldr	r3, [r3, #28]
 8005282:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005286:	d15e      	bne.n	8005346 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005288:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800528c:	2b08      	cmp	r3, #8
 800528e:	d828      	bhi.n	80052e2 <UART_SetConfig+0x44a>
 8005290:	a201      	add	r2, pc, #4	@ (adr r2, 8005298 <UART_SetConfig+0x400>)
 8005292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005296:	bf00      	nop
 8005298:	080052bd 	.word	0x080052bd
 800529c:	080052c5 	.word	0x080052c5
 80052a0:	080052cd 	.word	0x080052cd
 80052a4:	080052e3 	.word	0x080052e3
 80052a8:	080052d3 	.word	0x080052d3
 80052ac:	080052e3 	.word	0x080052e3
 80052b0:	080052e3 	.word	0x080052e3
 80052b4:	080052e3 	.word	0x080052e3
 80052b8:	080052db 	.word	0x080052db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052bc:	f7fe fa30 	bl	8003720 <HAL_RCC_GetPCLK1Freq>
 80052c0:	61f8      	str	r0, [r7, #28]
        break;
 80052c2:	e014      	b.n	80052ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052c4:	f7fe fa42 	bl	800374c <HAL_RCC_GetPCLK2Freq>
 80052c8:	61f8      	str	r0, [r7, #28]
        break;
 80052ca:	e010      	b.n	80052ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052cc:	4b4d      	ldr	r3, [pc, #308]	@ (8005404 <UART_SetConfig+0x56c>)
 80052ce:	61fb      	str	r3, [r7, #28]
        break;
 80052d0:	e00d      	b.n	80052ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052d2:	f7fe f98d 	bl	80035f0 <HAL_RCC_GetSysClockFreq>
 80052d6:	61f8      	str	r0, [r7, #28]
        break;
 80052d8:	e009      	b.n	80052ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052de:	61fb      	str	r3, [r7, #28]
        break;
 80052e0:	e005      	b.n	80052ee <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80052e2:	2300      	movs	r3, #0
 80052e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80052ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d077      	beq.n	80053e4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80052f4:	69fb      	ldr	r3, [r7, #28]
 80052f6:	005a      	lsls	r2, r3, #1
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	085b      	lsrs	r3, r3, #1
 80052fe:	441a      	add	r2, r3
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	fbb2 f3f3 	udiv	r3, r2, r3
 8005308:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800530a:	69bb      	ldr	r3, [r7, #24]
 800530c:	2b0f      	cmp	r3, #15
 800530e:	d916      	bls.n	800533e <UART_SetConfig+0x4a6>
 8005310:	69bb      	ldr	r3, [r7, #24]
 8005312:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005316:	d212      	bcs.n	800533e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005318:	69bb      	ldr	r3, [r7, #24]
 800531a:	b29b      	uxth	r3, r3
 800531c:	f023 030f 	bic.w	r3, r3, #15
 8005320:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	085b      	lsrs	r3, r3, #1
 8005326:	b29b      	uxth	r3, r3
 8005328:	f003 0307 	and.w	r3, r3, #7
 800532c:	b29a      	uxth	r2, r3
 800532e:	8afb      	ldrh	r3, [r7, #22]
 8005330:	4313      	orrs	r3, r2
 8005332:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	8afa      	ldrh	r2, [r7, #22]
 800533a:	60da      	str	r2, [r3, #12]
 800533c:	e052      	b.n	80053e4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005344:	e04e      	b.n	80053e4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005346:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800534a:	2b08      	cmp	r3, #8
 800534c:	d827      	bhi.n	800539e <UART_SetConfig+0x506>
 800534e:	a201      	add	r2, pc, #4	@ (adr r2, 8005354 <UART_SetConfig+0x4bc>)
 8005350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005354:	08005379 	.word	0x08005379
 8005358:	08005381 	.word	0x08005381
 800535c:	08005389 	.word	0x08005389
 8005360:	0800539f 	.word	0x0800539f
 8005364:	0800538f 	.word	0x0800538f
 8005368:	0800539f 	.word	0x0800539f
 800536c:	0800539f 	.word	0x0800539f
 8005370:	0800539f 	.word	0x0800539f
 8005374:	08005397 	.word	0x08005397
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005378:	f7fe f9d2 	bl	8003720 <HAL_RCC_GetPCLK1Freq>
 800537c:	61f8      	str	r0, [r7, #28]
        break;
 800537e:	e014      	b.n	80053aa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005380:	f7fe f9e4 	bl	800374c <HAL_RCC_GetPCLK2Freq>
 8005384:	61f8      	str	r0, [r7, #28]
        break;
 8005386:	e010      	b.n	80053aa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005388:	4b1e      	ldr	r3, [pc, #120]	@ (8005404 <UART_SetConfig+0x56c>)
 800538a:	61fb      	str	r3, [r7, #28]
        break;
 800538c:	e00d      	b.n	80053aa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800538e:	f7fe f92f 	bl	80035f0 <HAL_RCC_GetSysClockFreq>
 8005392:	61f8      	str	r0, [r7, #28]
        break;
 8005394:	e009      	b.n	80053aa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005396:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800539a:	61fb      	str	r3, [r7, #28]
        break;
 800539c:	e005      	b.n	80053aa <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800539e:	2300      	movs	r3, #0
 80053a0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80053a8:	bf00      	nop
    }

    if (pclk != 0U)
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d019      	beq.n	80053e4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	085a      	lsrs	r2, r3, #1
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	441a      	add	r2, r3
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	fbb2 f3f3 	udiv	r3, r2, r3
 80053c2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053c4:	69bb      	ldr	r3, [r7, #24]
 80053c6:	2b0f      	cmp	r3, #15
 80053c8:	d909      	bls.n	80053de <UART_SetConfig+0x546>
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053d0:	d205      	bcs.n	80053de <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80053d2:	69bb      	ldr	r3, [r7, #24]
 80053d4:	b29a      	uxth	r2, r3
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	60da      	str	r2, [r3, #12]
 80053dc:	e002      	b.n	80053e4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2200      	movs	r2, #0
 80053e8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2200      	movs	r2, #0
 80053ee:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80053f0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3728      	adds	r7, #40	@ 0x28
 80053f8:	46bd      	mov	sp, r7
 80053fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053fe:	bf00      	nop
 8005400:	40008000 	.word	0x40008000
 8005404:	00f42400 	.word	0x00f42400

08005408 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005414:	f003 0308 	and.w	r3, r3, #8
 8005418:	2b00      	cmp	r3, #0
 800541a:	d00a      	beq.n	8005432 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	430a      	orrs	r2, r1
 8005430:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005436:	f003 0301 	and.w	r3, r3, #1
 800543a:	2b00      	cmp	r3, #0
 800543c:	d00a      	beq.n	8005454 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	430a      	orrs	r2, r1
 8005452:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005458:	f003 0302 	and.w	r3, r3, #2
 800545c:	2b00      	cmp	r3, #0
 800545e:	d00a      	beq.n	8005476 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	430a      	orrs	r2, r1
 8005474:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800547a:	f003 0304 	and.w	r3, r3, #4
 800547e:	2b00      	cmp	r3, #0
 8005480:	d00a      	beq.n	8005498 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	430a      	orrs	r2, r1
 8005496:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549c:	f003 0310 	and.w	r3, r3, #16
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d00a      	beq.n	80054ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	430a      	orrs	r2, r1
 80054b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054be:	f003 0320 	and.w	r3, r3, #32
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d00a      	beq.n	80054dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	430a      	orrs	r2, r1
 80054da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d01a      	beq.n	800551e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	430a      	orrs	r2, r1
 80054fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005502:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005506:	d10a      	bne.n	800551e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	430a      	orrs	r2, r1
 800551c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005526:	2b00      	cmp	r3, #0
 8005528:	d00a      	beq.n	8005540 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	430a      	orrs	r2, r1
 800553e:	605a      	str	r2, [r3, #4]
  }
}
 8005540:	bf00      	nop
 8005542:	370c      	adds	r7, #12
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr

0800554c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b098      	sub	sp, #96	@ 0x60
 8005550:	af02      	add	r7, sp, #8
 8005552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800555c:	f7fd f830 	bl	80025c0 <HAL_GetTick>
 8005560:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 0308 	and.w	r3, r3, #8
 800556c:	2b08      	cmp	r3, #8
 800556e:	d12e      	bne.n	80055ce <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005570:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005574:	9300      	str	r3, [sp, #0]
 8005576:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005578:	2200      	movs	r2, #0
 800557a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f000 f88c 	bl	800569c <UART_WaitOnFlagUntilTimeout>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d021      	beq.n	80055ce <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005592:	e853 3f00 	ldrex	r3, [r3]
 8005596:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800559a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800559e:	653b      	str	r3, [r7, #80]	@ 0x50
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	461a      	mov	r2, r3
 80055a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80055aa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80055ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80055b0:	e841 2300 	strex	r3, r2, [r1]
 80055b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80055b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d1e6      	bne.n	800558a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2220      	movs	r2, #32
 80055c0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055ca:	2303      	movs	r3, #3
 80055cc:	e062      	b.n	8005694 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0304 	and.w	r3, r3, #4
 80055d8:	2b04      	cmp	r3, #4
 80055da:	d149      	bne.n	8005670 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80055e0:	9300      	str	r3, [sp, #0]
 80055e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055e4:	2200      	movs	r2, #0
 80055e6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f000 f856 	bl	800569c <UART_WaitOnFlagUntilTimeout>
 80055f0:	4603      	mov	r3, r0
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d03c      	beq.n	8005670 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055fe:	e853 3f00 	ldrex	r3, [r3]
 8005602:	623b      	str	r3, [r7, #32]
   return(result);
 8005604:	6a3b      	ldr	r3, [r7, #32]
 8005606:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800560a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	461a      	mov	r2, r3
 8005612:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005614:	633b      	str	r3, [r7, #48]	@ 0x30
 8005616:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005618:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800561a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800561c:	e841 2300 	strex	r3, r2, [r1]
 8005620:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005624:	2b00      	cmp	r3, #0
 8005626:	d1e6      	bne.n	80055f6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	3308      	adds	r3, #8
 800562e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	e853 3f00 	ldrex	r3, [r3]
 8005636:	60fb      	str	r3, [r7, #12]
   return(result);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f023 0301 	bic.w	r3, r3, #1
 800563e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	3308      	adds	r3, #8
 8005646:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005648:	61fa      	str	r2, [r7, #28]
 800564a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800564c:	69b9      	ldr	r1, [r7, #24]
 800564e:	69fa      	ldr	r2, [r7, #28]
 8005650:	e841 2300 	strex	r3, r2, [r1]
 8005654:	617b      	str	r3, [r7, #20]
   return(result);
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d1e5      	bne.n	8005628 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2220      	movs	r2, #32
 8005660:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800566c:	2303      	movs	r3, #3
 800566e:	e011      	b.n	8005694 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2220      	movs	r2, #32
 8005674:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2220      	movs	r2, #32
 800567a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2200      	movs	r2, #0
 8005688:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005692:	2300      	movs	r3, #0
}
 8005694:	4618      	mov	r0, r3
 8005696:	3758      	adds	r7, #88	@ 0x58
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}

0800569c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	603b      	str	r3, [r7, #0]
 80056a8:	4613      	mov	r3, r2
 80056aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056ac:	e04f      	b.n	800574e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056ae:	69bb      	ldr	r3, [r7, #24]
 80056b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056b4:	d04b      	beq.n	800574e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056b6:	f7fc ff83 	bl	80025c0 <HAL_GetTick>
 80056ba:	4602      	mov	r2, r0
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	1ad3      	subs	r3, r2, r3
 80056c0:	69ba      	ldr	r2, [r7, #24]
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d302      	bcc.n	80056cc <UART_WaitOnFlagUntilTimeout+0x30>
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d101      	bne.n	80056d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056cc:	2303      	movs	r3, #3
 80056ce:	e04e      	b.n	800576e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 0304 	and.w	r3, r3, #4
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d037      	beq.n	800574e <UART_WaitOnFlagUntilTimeout+0xb2>
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	2b80      	cmp	r3, #128	@ 0x80
 80056e2:	d034      	beq.n	800574e <UART_WaitOnFlagUntilTimeout+0xb2>
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	2b40      	cmp	r3, #64	@ 0x40
 80056e8:	d031      	beq.n	800574e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	69db      	ldr	r3, [r3, #28]
 80056f0:	f003 0308 	and.w	r3, r3, #8
 80056f4:	2b08      	cmp	r3, #8
 80056f6:	d110      	bne.n	800571a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	2208      	movs	r2, #8
 80056fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005700:	68f8      	ldr	r0, [r7, #12]
 8005702:	f000 f838 	bl	8005776 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2208      	movs	r2, #8
 800570a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2200      	movs	r2, #0
 8005712:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e029      	b.n	800576e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	69db      	ldr	r3, [r3, #28]
 8005720:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005724:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005728:	d111      	bne.n	800574e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005732:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005734:	68f8      	ldr	r0, [r7, #12]
 8005736:	f000 f81e 	bl	8005776 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2220      	movs	r2, #32
 800573e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2200      	movs	r2, #0
 8005746:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800574a:	2303      	movs	r3, #3
 800574c:	e00f      	b.n	800576e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	69da      	ldr	r2, [r3, #28]
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	4013      	ands	r3, r2
 8005758:	68ba      	ldr	r2, [r7, #8]
 800575a:	429a      	cmp	r2, r3
 800575c:	bf0c      	ite	eq
 800575e:	2301      	moveq	r3, #1
 8005760:	2300      	movne	r3, #0
 8005762:	b2db      	uxtb	r3, r3
 8005764:	461a      	mov	r2, r3
 8005766:	79fb      	ldrb	r3, [r7, #7]
 8005768:	429a      	cmp	r2, r3
 800576a:	d0a0      	beq.n	80056ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800576c:	2300      	movs	r3, #0
}
 800576e:	4618      	mov	r0, r3
 8005770:	3710      	adds	r7, #16
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}

08005776 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005776:	b480      	push	{r7}
 8005778:	b095      	sub	sp, #84	@ 0x54
 800577a:	af00      	add	r7, sp, #0
 800577c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005786:	e853 3f00 	ldrex	r3, [r3]
 800578a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800578c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800578e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005792:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	461a      	mov	r2, r3
 800579a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800579c:	643b      	str	r3, [r7, #64]	@ 0x40
 800579e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80057a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80057a4:	e841 2300 	strex	r3, r2, [r1]
 80057a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80057aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d1e6      	bne.n	800577e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	3308      	adds	r3, #8
 80057b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b8:	6a3b      	ldr	r3, [r7, #32]
 80057ba:	e853 3f00 	ldrex	r3, [r3]
 80057be:	61fb      	str	r3, [r7, #28]
   return(result);
 80057c0:	69fb      	ldr	r3, [r7, #28]
 80057c2:	f023 0301 	bic.w	r3, r3, #1
 80057c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	3308      	adds	r3, #8
 80057ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057d8:	e841 2300 	strex	r3, r2, [r1]
 80057dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80057de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d1e5      	bne.n	80057b0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d118      	bne.n	800581e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	e853 3f00 	ldrex	r3, [r3]
 80057f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	f023 0310 	bic.w	r3, r3, #16
 8005800:	647b      	str	r3, [r7, #68]	@ 0x44
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	461a      	mov	r2, r3
 8005808:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800580a:	61bb      	str	r3, [r7, #24]
 800580c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580e:	6979      	ldr	r1, [r7, #20]
 8005810:	69ba      	ldr	r2, [r7, #24]
 8005812:	e841 2300 	strex	r3, r2, [r1]
 8005816:	613b      	str	r3, [r7, #16]
   return(result);
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d1e6      	bne.n	80057ec <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2220      	movs	r2, #32
 8005822:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2200      	movs	r2, #0
 800582a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2200      	movs	r2, #0
 8005830:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005832:	bf00      	nop
 8005834:	3754      	adds	r7, #84	@ 0x54
 8005836:	46bd      	mov	sp, r7
 8005838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583c:	4770      	bx	lr

0800583e <__cvt>:
 800583e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005842:	ec57 6b10 	vmov	r6, r7, d0
 8005846:	2f00      	cmp	r7, #0
 8005848:	460c      	mov	r4, r1
 800584a:	4619      	mov	r1, r3
 800584c:	463b      	mov	r3, r7
 800584e:	bfbb      	ittet	lt
 8005850:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005854:	461f      	movlt	r7, r3
 8005856:	2300      	movge	r3, #0
 8005858:	232d      	movlt	r3, #45	@ 0x2d
 800585a:	700b      	strb	r3, [r1, #0]
 800585c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800585e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005862:	4691      	mov	r9, r2
 8005864:	f023 0820 	bic.w	r8, r3, #32
 8005868:	bfbc      	itt	lt
 800586a:	4632      	movlt	r2, r6
 800586c:	4616      	movlt	r6, r2
 800586e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005872:	d005      	beq.n	8005880 <__cvt+0x42>
 8005874:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005878:	d100      	bne.n	800587c <__cvt+0x3e>
 800587a:	3401      	adds	r4, #1
 800587c:	2102      	movs	r1, #2
 800587e:	e000      	b.n	8005882 <__cvt+0x44>
 8005880:	2103      	movs	r1, #3
 8005882:	ab03      	add	r3, sp, #12
 8005884:	9301      	str	r3, [sp, #4]
 8005886:	ab02      	add	r3, sp, #8
 8005888:	9300      	str	r3, [sp, #0]
 800588a:	ec47 6b10 	vmov	d0, r6, r7
 800588e:	4653      	mov	r3, sl
 8005890:	4622      	mov	r2, r4
 8005892:	f001 f86d 	bl	8006970 <_dtoa_r>
 8005896:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800589a:	4605      	mov	r5, r0
 800589c:	d119      	bne.n	80058d2 <__cvt+0x94>
 800589e:	f019 0f01 	tst.w	r9, #1
 80058a2:	d00e      	beq.n	80058c2 <__cvt+0x84>
 80058a4:	eb00 0904 	add.w	r9, r0, r4
 80058a8:	2200      	movs	r2, #0
 80058aa:	2300      	movs	r3, #0
 80058ac:	4630      	mov	r0, r6
 80058ae:	4639      	mov	r1, r7
 80058b0:	f7fb f90a 	bl	8000ac8 <__aeabi_dcmpeq>
 80058b4:	b108      	cbz	r0, 80058ba <__cvt+0x7c>
 80058b6:	f8cd 900c 	str.w	r9, [sp, #12]
 80058ba:	2230      	movs	r2, #48	@ 0x30
 80058bc:	9b03      	ldr	r3, [sp, #12]
 80058be:	454b      	cmp	r3, r9
 80058c0:	d31e      	bcc.n	8005900 <__cvt+0xc2>
 80058c2:	9b03      	ldr	r3, [sp, #12]
 80058c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80058c6:	1b5b      	subs	r3, r3, r5
 80058c8:	4628      	mov	r0, r5
 80058ca:	6013      	str	r3, [r2, #0]
 80058cc:	b004      	add	sp, #16
 80058ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058d2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80058d6:	eb00 0904 	add.w	r9, r0, r4
 80058da:	d1e5      	bne.n	80058a8 <__cvt+0x6a>
 80058dc:	7803      	ldrb	r3, [r0, #0]
 80058de:	2b30      	cmp	r3, #48	@ 0x30
 80058e0:	d10a      	bne.n	80058f8 <__cvt+0xba>
 80058e2:	2200      	movs	r2, #0
 80058e4:	2300      	movs	r3, #0
 80058e6:	4630      	mov	r0, r6
 80058e8:	4639      	mov	r1, r7
 80058ea:	f7fb f8ed 	bl	8000ac8 <__aeabi_dcmpeq>
 80058ee:	b918      	cbnz	r0, 80058f8 <__cvt+0xba>
 80058f0:	f1c4 0401 	rsb	r4, r4, #1
 80058f4:	f8ca 4000 	str.w	r4, [sl]
 80058f8:	f8da 3000 	ldr.w	r3, [sl]
 80058fc:	4499      	add	r9, r3
 80058fe:	e7d3      	b.n	80058a8 <__cvt+0x6a>
 8005900:	1c59      	adds	r1, r3, #1
 8005902:	9103      	str	r1, [sp, #12]
 8005904:	701a      	strb	r2, [r3, #0]
 8005906:	e7d9      	b.n	80058bc <__cvt+0x7e>

08005908 <__exponent>:
 8005908:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800590a:	2900      	cmp	r1, #0
 800590c:	bfba      	itte	lt
 800590e:	4249      	neglt	r1, r1
 8005910:	232d      	movlt	r3, #45	@ 0x2d
 8005912:	232b      	movge	r3, #43	@ 0x2b
 8005914:	2909      	cmp	r1, #9
 8005916:	7002      	strb	r2, [r0, #0]
 8005918:	7043      	strb	r3, [r0, #1]
 800591a:	dd29      	ble.n	8005970 <__exponent+0x68>
 800591c:	f10d 0307 	add.w	r3, sp, #7
 8005920:	461d      	mov	r5, r3
 8005922:	270a      	movs	r7, #10
 8005924:	461a      	mov	r2, r3
 8005926:	fbb1 f6f7 	udiv	r6, r1, r7
 800592a:	fb07 1416 	mls	r4, r7, r6, r1
 800592e:	3430      	adds	r4, #48	@ 0x30
 8005930:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005934:	460c      	mov	r4, r1
 8005936:	2c63      	cmp	r4, #99	@ 0x63
 8005938:	f103 33ff 	add.w	r3, r3, #4294967295
 800593c:	4631      	mov	r1, r6
 800593e:	dcf1      	bgt.n	8005924 <__exponent+0x1c>
 8005940:	3130      	adds	r1, #48	@ 0x30
 8005942:	1e94      	subs	r4, r2, #2
 8005944:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005948:	1c41      	adds	r1, r0, #1
 800594a:	4623      	mov	r3, r4
 800594c:	42ab      	cmp	r3, r5
 800594e:	d30a      	bcc.n	8005966 <__exponent+0x5e>
 8005950:	f10d 0309 	add.w	r3, sp, #9
 8005954:	1a9b      	subs	r3, r3, r2
 8005956:	42ac      	cmp	r4, r5
 8005958:	bf88      	it	hi
 800595a:	2300      	movhi	r3, #0
 800595c:	3302      	adds	r3, #2
 800595e:	4403      	add	r3, r0
 8005960:	1a18      	subs	r0, r3, r0
 8005962:	b003      	add	sp, #12
 8005964:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005966:	f813 6b01 	ldrb.w	r6, [r3], #1
 800596a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800596e:	e7ed      	b.n	800594c <__exponent+0x44>
 8005970:	2330      	movs	r3, #48	@ 0x30
 8005972:	3130      	adds	r1, #48	@ 0x30
 8005974:	7083      	strb	r3, [r0, #2]
 8005976:	70c1      	strb	r1, [r0, #3]
 8005978:	1d03      	adds	r3, r0, #4
 800597a:	e7f1      	b.n	8005960 <__exponent+0x58>

0800597c <_printf_float>:
 800597c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005980:	b08d      	sub	sp, #52	@ 0x34
 8005982:	460c      	mov	r4, r1
 8005984:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005988:	4616      	mov	r6, r2
 800598a:	461f      	mov	r7, r3
 800598c:	4605      	mov	r5, r0
 800598e:	f000 fee9 	bl	8006764 <_localeconv_r>
 8005992:	6803      	ldr	r3, [r0, #0]
 8005994:	9304      	str	r3, [sp, #16]
 8005996:	4618      	mov	r0, r3
 8005998:	f7fa fc6a 	bl	8000270 <strlen>
 800599c:	2300      	movs	r3, #0
 800599e:	930a      	str	r3, [sp, #40]	@ 0x28
 80059a0:	f8d8 3000 	ldr.w	r3, [r8]
 80059a4:	9005      	str	r0, [sp, #20]
 80059a6:	3307      	adds	r3, #7
 80059a8:	f023 0307 	bic.w	r3, r3, #7
 80059ac:	f103 0208 	add.w	r2, r3, #8
 80059b0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80059b4:	f8d4 b000 	ldr.w	fp, [r4]
 80059b8:	f8c8 2000 	str.w	r2, [r8]
 80059bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80059c0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80059c4:	9307      	str	r3, [sp, #28]
 80059c6:	f8cd 8018 	str.w	r8, [sp, #24]
 80059ca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80059ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80059d2:	4b9c      	ldr	r3, [pc, #624]	@ (8005c44 <_printf_float+0x2c8>)
 80059d4:	f04f 32ff 	mov.w	r2, #4294967295
 80059d8:	f7fb f8a8 	bl	8000b2c <__aeabi_dcmpun>
 80059dc:	bb70      	cbnz	r0, 8005a3c <_printf_float+0xc0>
 80059de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80059e2:	4b98      	ldr	r3, [pc, #608]	@ (8005c44 <_printf_float+0x2c8>)
 80059e4:	f04f 32ff 	mov.w	r2, #4294967295
 80059e8:	f7fb f882 	bl	8000af0 <__aeabi_dcmple>
 80059ec:	bb30      	cbnz	r0, 8005a3c <_printf_float+0xc0>
 80059ee:	2200      	movs	r2, #0
 80059f0:	2300      	movs	r3, #0
 80059f2:	4640      	mov	r0, r8
 80059f4:	4649      	mov	r1, r9
 80059f6:	f7fb f871 	bl	8000adc <__aeabi_dcmplt>
 80059fa:	b110      	cbz	r0, 8005a02 <_printf_float+0x86>
 80059fc:	232d      	movs	r3, #45	@ 0x2d
 80059fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a02:	4a91      	ldr	r2, [pc, #580]	@ (8005c48 <_printf_float+0x2cc>)
 8005a04:	4b91      	ldr	r3, [pc, #580]	@ (8005c4c <_printf_float+0x2d0>)
 8005a06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005a0a:	bf8c      	ite	hi
 8005a0c:	4690      	movhi	r8, r2
 8005a0e:	4698      	movls	r8, r3
 8005a10:	2303      	movs	r3, #3
 8005a12:	6123      	str	r3, [r4, #16]
 8005a14:	f02b 0304 	bic.w	r3, fp, #4
 8005a18:	6023      	str	r3, [r4, #0]
 8005a1a:	f04f 0900 	mov.w	r9, #0
 8005a1e:	9700      	str	r7, [sp, #0]
 8005a20:	4633      	mov	r3, r6
 8005a22:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005a24:	4621      	mov	r1, r4
 8005a26:	4628      	mov	r0, r5
 8005a28:	f000 f9d2 	bl	8005dd0 <_printf_common>
 8005a2c:	3001      	adds	r0, #1
 8005a2e:	f040 808d 	bne.w	8005b4c <_printf_float+0x1d0>
 8005a32:	f04f 30ff 	mov.w	r0, #4294967295
 8005a36:	b00d      	add	sp, #52	@ 0x34
 8005a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a3c:	4642      	mov	r2, r8
 8005a3e:	464b      	mov	r3, r9
 8005a40:	4640      	mov	r0, r8
 8005a42:	4649      	mov	r1, r9
 8005a44:	f7fb f872 	bl	8000b2c <__aeabi_dcmpun>
 8005a48:	b140      	cbz	r0, 8005a5c <_printf_float+0xe0>
 8005a4a:	464b      	mov	r3, r9
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	bfbc      	itt	lt
 8005a50:	232d      	movlt	r3, #45	@ 0x2d
 8005a52:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005a56:	4a7e      	ldr	r2, [pc, #504]	@ (8005c50 <_printf_float+0x2d4>)
 8005a58:	4b7e      	ldr	r3, [pc, #504]	@ (8005c54 <_printf_float+0x2d8>)
 8005a5a:	e7d4      	b.n	8005a06 <_printf_float+0x8a>
 8005a5c:	6863      	ldr	r3, [r4, #4]
 8005a5e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005a62:	9206      	str	r2, [sp, #24]
 8005a64:	1c5a      	adds	r2, r3, #1
 8005a66:	d13b      	bne.n	8005ae0 <_printf_float+0x164>
 8005a68:	2306      	movs	r3, #6
 8005a6a:	6063      	str	r3, [r4, #4]
 8005a6c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005a70:	2300      	movs	r3, #0
 8005a72:	6022      	str	r2, [r4, #0]
 8005a74:	9303      	str	r3, [sp, #12]
 8005a76:	ab0a      	add	r3, sp, #40	@ 0x28
 8005a78:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005a7c:	ab09      	add	r3, sp, #36	@ 0x24
 8005a7e:	9300      	str	r3, [sp, #0]
 8005a80:	6861      	ldr	r1, [r4, #4]
 8005a82:	ec49 8b10 	vmov	d0, r8, r9
 8005a86:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005a8a:	4628      	mov	r0, r5
 8005a8c:	f7ff fed7 	bl	800583e <__cvt>
 8005a90:	9b06      	ldr	r3, [sp, #24]
 8005a92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005a94:	2b47      	cmp	r3, #71	@ 0x47
 8005a96:	4680      	mov	r8, r0
 8005a98:	d129      	bne.n	8005aee <_printf_float+0x172>
 8005a9a:	1cc8      	adds	r0, r1, #3
 8005a9c:	db02      	blt.n	8005aa4 <_printf_float+0x128>
 8005a9e:	6863      	ldr	r3, [r4, #4]
 8005aa0:	4299      	cmp	r1, r3
 8005aa2:	dd41      	ble.n	8005b28 <_printf_float+0x1ac>
 8005aa4:	f1aa 0a02 	sub.w	sl, sl, #2
 8005aa8:	fa5f fa8a 	uxtb.w	sl, sl
 8005aac:	3901      	subs	r1, #1
 8005aae:	4652      	mov	r2, sl
 8005ab0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005ab4:	9109      	str	r1, [sp, #36]	@ 0x24
 8005ab6:	f7ff ff27 	bl	8005908 <__exponent>
 8005aba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005abc:	1813      	adds	r3, r2, r0
 8005abe:	2a01      	cmp	r2, #1
 8005ac0:	4681      	mov	r9, r0
 8005ac2:	6123      	str	r3, [r4, #16]
 8005ac4:	dc02      	bgt.n	8005acc <_printf_float+0x150>
 8005ac6:	6822      	ldr	r2, [r4, #0]
 8005ac8:	07d2      	lsls	r2, r2, #31
 8005aca:	d501      	bpl.n	8005ad0 <_printf_float+0x154>
 8005acc:	3301      	adds	r3, #1
 8005ace:	6123      	str	r3, [r4, #16]
 8005ad0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d0a2      	beq.n	8005a1e <_printf_float+0xa2>
 8005ad8:	232d      	movs	r3, #45	@ 0x2d
 8005ada:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ade:	e79e      	b.n	8005a1e <_printf_float+0xa2>
 8005ae0:	9a06      	ldr	r2, [sp, #24]
 8005ae2:	2a47      	cmp	r2, #71	@ 0x47
 8005ae4:	d1c2      	bne.n	8005a6c <_printf_float+0xf0>
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d1c0      	bne.n	8005a6c <_printf_float+0xf0>
 8005aea:	2301      	movs	r3, #1
 8005aec:	e7bd      	b.n	8005a6a <_printf_float+0xee>
 8005aee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005af2:	d9db      	bls.n	8005aac <_printf_float+0x130>
 8005af4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005af8:	d118      	bne.n	8005b2c <_printf_float+0x1b0>
 8005afa:	2900      	cmp	r1, #0
 8005afc:	6863      	ldr	r3, [r4, #4]
 8005afe:	dd0b      	ble.n	8005b18 <_printf_float+0x19c>
 8005b00:	6121      	str	r1, [r4, #16]
 8005b02:	b913      	cbnz	r3, 8005b0a <_printf_float+0x18e>
 8005b04:	6822      	ldr	r2, [r4, #0]
 8005b06:	07d0      	lsls	r0, r2, #31
 8005b08:	d502      	bpl.n	8005b10 <_printf_float+0x194>
 8005b0a:	3301      	adds	r3, #1
 8005b0c:	440b      	add	r3, r1
 8005b0e:	6123      	str	r3, [r4, #16]
 8005b10:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005b12:	f04f 0900 	mov.w	r9, #0
 8005b16:	e7db      	b.n	8005ad0 <_printf_float+0x154>
 8005b18:	b913      	cbnz	r3, 8005b20 <_printf_float+0x1a4>
 8005b1a:	6822      	ldr	r2, [r4, #0]
 8005b1c:	07d2      	lsls	r2, r2, #31
 8005b1e:	d501      	bpl.n	8005b24 <_printf_float+0x1a8>
 8005b20:	3302      	adds	r3, #2
 8005b22:	e7f4      	b.n	8005b0e <_printf_float+0x192>
 8005b24:	2301      	movs	r3, #1
 8005b26:	e7f2      	b.n	8005b0e <_printf_float+0x192>
 8005b28:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005b2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b2e:	4299      	cmp	r1, r3
 8005b30:	db05      	blt.n	8005b3e <_printf_float+0x1c2>
 8005b32:	6823      	ldr	r3, [r4, #0]
 8005b34:	6121      	str	r1, [r4, #16]
 8005b36:	07d8      	lsls	r0, r3, #31
 8005b38:	d5ea      	bpl.n	8005b10 <_printf_float+0x194>
 8005b3a:	1c4b      	adds	r3, r1, #1
 8005b3c:	e7e7      	b.n	8005b0e <_printf_float+0x192>
 8005b3e:	2900      	cmp	r1, #0
 8005b40:	bfd4      	ite	le
 8005b42:	f1c1 0202 	rsble	r2, r1, #2
 8005b46:	2201      	movgt	r2, #1
 8005b48:	4413      	add	r3, r2
 8005b4a:	e7e0      	b.n	8005b0e <_printf_float+0x192>
 8005b4c:	6823      	ldr	r3, [r4, #0]
 8005b4e:	055a      	lsls	r2, r3, #21
 8005b50:	d407      	bmi.n	8005b62 <_printf_float+0x1e6>
 8005b52:	6923      	ldr	r3, [r4, #16]
 8005b54:	4642      	mov	r2, r8
 8005b56:	4631      	mov	r1, r6
 8005b58:	4628      	mov	r0, r5
 8005b5a:	47b8      	blx	r7
 8005b5c:	3001      	adds	r0, #1
 8005b5e:	d12b      	bne.n	8005bb8 <_printf_float+0x23c>
 8005b60:	e767      	b.n	8005a32 <_printf_float+0xb6>
 8005b62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005b66:	f240 80dd 	bls.w	8005d24 <_printf_float+0x3a8>
 8005b6a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005b6e:	2200      	movs	r2, #0
 8005b70:	2300      	movs	r3, #0
 8005b72:	f7fa ffa9 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b76:	2800      	cmp	r0, #0
 8005b78:	d033      	beq.n	8005be2 <_printf_float+0x266>
 8005b7a:	4a37      	ldr	r2, [pc, #220]	@ (8005c58 <_printf_float+0x2dc>)
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	4631      	mov	r1, r6
 8005b80:	4628      	mov	r0, r5
 8005b82:	47b8      	blx	r7
 8005b84:	3001      	adds	r0, #1
 8005b86:	f43f af54 	beq.w	8005a32 <_printf_float+0xb6>
 8005b8a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005b8e:	4543      	cmp	r3, r8
 8005b90:	db02      	blt.n	8005b98 <_printf_float+0x21c>
 8005b92:	6823      	ldr	r3, [r4, #0]
 8005b94:	07d8      	lsls	r0, r3, #31
 8005b96:	d50f      	bpl.n	8005bb8 <_printf_float+0x23c>
 8005b98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b9c:	4631      	mov	r1, r6
 8005b9e:	4628      	mov	r0, r5
 8005ba0:	47b8      	blx	r7
 8005ba2:	3001      	adds	r0, #1
 8005ba4:	f43f af45 	beq.w	8005a32 <_printf_float+0xb6>
 8005ba8:	f04f 0900 	mov.w	r9, #0
 8005bac:	f108 38ff 	add.w	r8, r8, #4294967295
 8005bb0:	f104 0a1a 	add.w	sl, r4, #26
 8005bb4:	45c8      	cmp	r8, r9
 8005bb6:	dc09      	bgt.n	8005bcc <_printf_float+0x250>
 8005bb8:	6823      	ldr	r3, [r4, #0]
 8005bba:	079b      	lsls	r3, r3, #30
 8005bbc:	f100 8103 	bmi.w	8005dc6 <_printf_float+0x44a>
 8005bc0:	68e0      	ldr	r0, [r4, #12]
 8005bc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005bc4:	4298      	cmp	r0, r3
 8005bc6:	bfb8      	it	lt
 8005bc8:	4618      	movlt	r0, r3
 8005bca:	e734      	b.n	8005a36 <_printf_float+0xba>
 8005bcc:	2301      	movs	r3, #1
 8005bce:	4652      	mov	r2, sl
 8005bd0:	4631      	mov	r1, r6
 8005bd2:	4628      	mov	r0, r5
 8005bd4:	47b8      	blx	r7
 8005bd6:	3001      	adds	r0, #1
 8005bd8:	f43f af2b 	beq.w	8005a32 <_printf_float+0xb6>
 8005bdc:	f109 0901 	add.w	r9, r9, #1
 8005be0:	e7e8      	b.n	8005bb4 <_printf_float+0x238>
 8005be2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	dc39      	bgt.n	8005c5c <_printf_float+0x2e0>
 8005be8:	4a1b      	ldr	r2, [pc, #108]	@ (8005c58 <_printf_float+0x2dc>)
 8005bea:	2301      	movs	r3, #1
 8005bec:	4631      	mov	r1, r6
 8005bee:	4628      	mov	r0, r5
 8005bf0:	47b8      	blx	r7
 8005bf2:	3001      	adds	r0, #1
 8005bf4:	f43f af1d 	beq.w	8005a32 <_printf_float+0xb6>
 8005bf8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005bfc:	ea59 0303 	orrs.w	r3, r9, r3
 8005c00:	d102      	bne.n	8005c08 <_printf_float+0x28c>
 8005c02:	6823      	ldr	r3, [r4, #0]
 8005c04:	07d9      	lsls	r1, r3, #31
 8005c06:	d5d7      	bpl.n	8005bb8 <_printf_float+0x23c>
 8005c08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c0c:	4631      	mov	r1, r6
 8005c0e:	4628      	mov	r0, r5
 8005c10:	47b8      	blx	r7
 8005c12:	3001      	adds	r0, #1
 8005c14:	f43f af0d 	beq.w	8005a32 <_printf_float+0xb6>
 8005c18:	f04f 0a00 	mov.w	sl, #0
 8005c1c:	f104 0b1a 	add.w	fp, r4, #26
 8005c20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c22:	425b      	negs	r3, r3
 8005c24:	4553      	cmp	r3, sl
 8005c26:	dc01      	bgt.n	8005c2c <_printf_float+0x2b0>
 8005c28:	464b      	mov	r3, r9
 8005c2a:	e793      	b.n	8005b54 <_printf_float+0x1d8>
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	465a      	mov	r2, fp
 8005c30:	4631      	mov	r1, r6
 8005c32:	4628      	mov	r0, r5
 8005c34:	47b8      	blx	r7
 8005c36:	3001      	adds	r0, #1
 8005c38:	f43f aefb 	beq.w	8005a32 <_printf_float+0xb6>
 8005c3c:	f10a 0a01 	add.w	sl, sl, #1
 8005c40:	e7ee      	b.n	8005c20 <_printf_float+0x2a4>
 8005c42:	bf00      	nop
 8005c44:	7fefffff 	.word	0x7fefffff
 8005c48:	08009f6c 	.word	0x08009f6c
 8005c4c:	08009f68 	.word	0x08009f68
 8005c50:	08009f74 	.word	0x08009f74
 8005c54:	08009f70 	.word	0x08009f70
 8005c58:	08009f78 	.word	0x08009f78
 8005c5c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005c5e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005c62:	4553      	cmp	r3, sl
 8005c64:	bfa8      	it	ge
 8005c66:	4653      	movge	r3, sl
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	4699      	mov	r9, r3
 8005c6c:	dc36      	bgt.n	8005cdc <_printf_float+0x360>
 8005c6e:	f04f 0b00 	mov.w	fp, #0
 8005c72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c76:	f104 021a 	add.w	r2, r4, #26
 8005c7a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005c7c:	9306      	str	r3, [sp, #24]
 8005c7e:	eba3 0309 	sub.w	r3, r3, r9
 8005c82:	455b      	cmp	r3, fp
 8005c84:	dc31      	bgt.n	8005cea <_printf_float+0x36e>
 8005c86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c88:	459a      	cmp	sl, r3
 8005c8a:	dc3a      	bgt.n	8005d02 <_printf_float+0x386>
 8005c8c:	6823      	ldr	r3, [r4, #0]
 8005c8e:	07da      	lsls	r2, r3, #31
 8005c90:	d437      	bmi.n	8005d02 <_printf_float+0x386>
 8005c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c94:	ebaa 0903 	sub.w	r9, sl, r3
 8005c98:	9b06      	ldr	r3, [sp, #24]
 8005c9a:	ebaa 0303 	sub.w	r3, sl, r3
 8005c9e:	4599      	cmp	r9, r3
 8005ca0:	bfa8      	it	ge
 8005ca2:	4699      	movge	r9, r3
 8005ca4:	f1b9 0f00 	cmp.w	r9, #0
 8005ca8:	dc33      	bgt.n	8005d12 <_printf_float+0x396>
 8005caa:	f04f 0800 	mov.w	r8, #0
 8005cae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005cb2:	f104 0b1a 	add.w	fp, r4, #26
 8005cb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cb8:	ebaa 0303 	sub.w	r3, sl, r3
 8005cbc:	eba3 0309 	sub.w	r3, r3, r9
 8005cc0:	4543      	cmp	r3, r8
 8005cc2:	f77f af79 	ble.w	8005bb8 <_printf_float+0x23c>
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	465a      	mov	r2, fp
 8005cca:	4631      	mov	r1, r6
 8005ccc:	4628      	mov	r0, r5
 8005cce:	47b8      	blx	r7
 8005cd0:	3001      	adds	r0, #1
 8005cd2:	f43f aeae 	beq.w	8005a32 <_printf_float+0xb6>
 8005cd6:	f108 0801 	add.w	r8, r8, #1
 8005cda:	e7ec      	b.n	8005cb6 <_printf_float+0x33a>
 8005cdc:	4642      	mov	r2, r8
 8005cde:	4631      	mov	r1, r6
 8005ce0:	4628      	mov	r0, r5
 8005ce2:	47b8      	blx	r7
 8005ce4:	3001      	adds	r0, #1
 8005ce6:	d1c2      	bne.n	8005c6e <_printf_float+0x2f2>
 8005ce8:	e6a3      	b.n	8005a32 <_printf_float+0xb6>
 8005cea:	2301      	movs	r3, #1
 8005cec:	4631      	mov	r1, r6
 8005cee:	4628      	mov	r0, r5
 8005cf0:	9206      	str	r2, [sp, #24]
 8005cf2:	47b8      	blx	r7
 8005cf4:	3001      	adds	r0, #1
 8005cf6:	f43f ae9c 	beq.w	8005a32 <_printf_float+0xb6>
 8005cfa:	9a06      	ldr	r2, [sp, #24]
 8005cfc:	f10b 0b01 	add.w	fp, fp, #1
 8005d00:	e7bb      	b.n	8005c7a <_printf_float+0x2fe>
 8005d02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d06:	4631      	mov	r1, r6
 8005d08:	4628      	mov	r0, r5
 8005d0a:	47b8      	blx	r7
 8005d0c:	3001      	adds	r0, #1
 8005d0e:	d1c0      	bne.n	8005c92 <_printf_float+0x316>
 8005d10:	e68f      	b.n	8005a32 <_printf_float+0xb6>
 8005d12:	9a06      	ldr	r2, [sp, #24]
 8005d14:	464b      	mov	r3, r9
 8005d16:	4442      	add	r2, r8
 8005d18:	4631      	mov	r1, r6
 8005d1a:	4628      	mov	r0, r5
 8005d1c:	47b8      	blx	r7
 8005d1e:	3001      	adds	r0, #1
 8005d20:	d1c3      	bne.n	8005caa <_printf_float+0x32e>
 8005d22:	e686      	b.n	8005a32 <_printf_float+0xb6>
 8005d24:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005d28:	f1ba 0f01 	cmp.w	sl, #1
 8005d2c:	dc01      	bgt.n	8005d32 <_printf_float+0x3b6>
 8005d2e:	07db      	lsls	r3, r3, #31
 8005d30:	d536      	bpl.n	8005da0 <_printf_float+0x424>
 8005d32:	2301      	movs	r3, #1
 8005d34:	4642      	mov	r2, r8
 8005d36:	4631      	mov	r1, r6
 8005d38:	4628      	mov	r0, r5
 8005d3a:	47b8      	blx	r7
 8005d3c:	3001      	adds	r0, #1
 8005d3e:	f43f ae78 	beq.w	8005a32 <_printf_float+0xb6>
 8005d42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d46:	4631      	mov	r1, r6
 8005d48:	4628      	mov	r0, r5
 8005d4a:	47b8      	blx	r7
 8005d4c:	3001      	adds	r0, #1
 8005d4e:	f43f ae70 	beq.w	8005a32 <_printf_float+0xb6>
 8005d52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005d56:	2200      	movs	r2, #0
 8005d58:	2300      	movs	r3, #0
 8005d5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d5e:	f7fa feb3 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d62:	b9c0      	cbnz	r0, 8005d96 <_printf_float+0x41a>
 8005d64:	4653      	mov	r3, sl
 8005d66:	f108 0201 	add.w	r2, r8, #1
 8005d6a:	4631      	mov	r1, r6
 8005d6c:	4628      	mov	r0, r5
 8005d6e:	47b8      	blx	r7
 8005d70:	3001      	adds	r0, #1
 8005d72:	d10c      	bne.n	8005d8e <_printf_float+0x412>
 8005d74:	e65d      	b.n	8005a32 <_printf_float+0xb6>
 8005d76:	2301      	movs	r3, #1
 8005d78:	465a      	mov	r2, fp
 8005d7a:	4631      	mov	r1, r6
 8005d7c:	4628      	mov	r0, r5
 8005d7e:	47b8      	blx	r7
 8005d80:	3001      	adds	r0, #1
 8005d82:	f43f ae56 	beq.w	8005a32 <_printf_float+0xb6>
 8005d86:	f108 0801 	add.w	r8, r8, #1
 8005d8a:	45d0      	cmp	r8, sl
 8005d8c:	dbf3      	blt.n	8005d76 <_printf_float+0x3fa>
 8005d8e:	464b      	mov	r3, r9
 8005d90:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005d94:	e6df      	b.n	8005b56 <_printf_float+0x1da>
 8005d96:	f04f 0800 	mov.w	r8, #0
 8005d9a:	f104 0b1a 	add.w	fp, r4, #26
 8005d9e:	e7f4      	b.n	8005d8a <_printf_float+0x40e>
 8005da0:	2301      	movs	r3, #1
 8005da2:	4642      	mov	r2, r8
 8005da4:	e7e1      	b.n	8005d6a <_printf_float+0x3ee>
 8005da6:	2301      	movs	r3, #1
 8005da8:	464a      	mov	r2, r9
 8005daa:	4631      	mov	r1, r6
 8005dac:	4628      	mov	r0, r5
 8005dae:	47b8      	blx	r7
 8005db0:	3001      	adds	r0, #1
 8005db2:	f43f ae3e 	beq.w	8005a32 <_printf_float+0xb6>
 8005db6:	f108 0801 	add.w	r8, r8, #1
 8005dba:	68e3      	ldr	r3, [r4, #12]
 8005dbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005dbe:	1a5b      	subs	r3, r3, r1
 8005dc0:	4543      	cmp	r3, r8
 8005dc2:	dcf0      	bgt.n	8005da6 <_printf_float+0x42a>
 8005dc4:	e6fc      	b.n	8005bc0 <_printf_float+0x244>
 8005dc6:	f04f 0800 	mov.w	r8, #0
 8005dca:	f104 0919 	add.w	r9, r4, #25
 8005dce:	e7f4      	b.n	8005dba <_printf_float+0x43e>

08005dd0 <_printf_common>:
 8005dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dd4:	4616      	mov	r6, r2
 8005dd6:	4698      	mov	r8, r3
 8005dd8:	688a      	ldr	r2, [r1, #8]
 8005dda:	690b      	ldr	r3, [r1, #16]
 8005ddc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005de0:	4293      	cmp	r3, r2
 8005de2:	bfb8      	it	lt
 8005de4:	4613      	movlt	r3, r2
 8005de6:	6033      	str	r3, [r6, #0]
 8005de8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005dec:	4607      	mov	r7, r0
 8005dee:	460c      	mov	r4, r1
 8005df0:	b10a      	cbz	r2, 8005df6 <_printf_common+0x26>
 8005df2:	3301      	adds	r3, #1
 8005df4:	6033      	str	r3, [r6, #0]
 8005df6:	6823      	ldr	r3, [r4, #0]
 8005df8:	0699      	lsls	r1, r3, #26
 8005dfa:	bf42      	ittt	mi
 8005dfc:	6833      	ldrmi	r3, [r6, #0]
 8005dfe:	3302      	addmi	r3, #2
 8005e00:	6033      	strmi	r3, [r6, #0]
 8005e02:	6825      	ldr	r5, [r4, #0]
 8005e04:	f015 0506 	ands.w	r5, r5, #6
 8005e08:	d106      	bne.n	8005e18 <_printf_common+0x48>
 8005e0a:	f104 0a19 	add.w	sl, r4, #25
 8005e0e:	68e3      	ldr	r3, [r4, #12]
 8005e10:	6832      	ldr	r2, [r6, #0]
 8005e12:	1a9b      	subs	r3, r3, r2
 8005e14:	42ab      	cmp	r3, r5
 8005e16:	dc26      	bgt.n	8005e66 <_printf_common+0x96>
 8005e18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005e1c:	6822      	ldr	r2, [r4, #0]
 8005e1e:	3b00      	subs	r3, #0
 8005e20:	bf18      	it	ne
 8005e22:	2301      	movne	r3, #1
 8005e24:	0692      	lsls	r2, r2, #26
 8005e26:	d42b      	bmi.n	8005e80 <_printf_common+0xb0>
 8005e28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005e2c:	4641      	mov	r1, r8
 8005e2e:	4638      	mov	r0, r7
 8005e30:	47c8      	blx	r9
 8005e32:	3001      	adds	r0, #1
 8005e34:	d01e      	beq.n	8005e74 <_printf_common+0xa4>
 8005e36:	6823      	ldr	r3, [r4, #0]
 8005e38:	6922      	ldr	r2, [r4, #16]
 8005e3a:	f003 0306 	and.w	r3, r3, #6
 8005e3e:	2b04      	cmp	r3, #4
 8005e40:	bf02      	ittt	eq
 8005e42:	68e5      	ldreq	r5, [r4, #12]
 8005e44:	6833      	ldreq	r3, [r6, #0]
 8005e46:	1aed      	subeq	r5, r5, r3
 8005e48:	68a3      	ldr	r3, [r4, #8]
 8005e4a:	bf0c      	ite	eq
 8005e4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e50:	2500      	movne	r5, #0
 8005e52:	4293      	cmp	r3, r2
 8005e54:	bfc4      	itt	gt
 8005e56:	1a9b      	subgt	r3, r3, r2
 8005e58:	18ed      	addgt	r5, r5, r3
 8005e5a:	2600      	movs	r6, #0
 8005e5c:	341a      	adds	r4, #26
 8005e5e:	42b5      	cmp	r5, r6
 8005e60:	d11a      	bne.n	8005e98 <_printf_common+0xc8>
 8005e62:	2000      	movs	r0, #0
 8005e64:	e008      	b.n	8005e78 <_printf_common+0xa8>
 8005e66:	2301      	movs	r3, #1
 8005e68:	4652      	mov	r2, sl
 8005e6a:	4641      	mov	r1, r8
 8005e6c:	4638      	mov	r0, r7
 8005e6e:	47c8      	blx	r9
 8005e70:	3001      	adds	r0, #1
 8005e72:	d103      	bne.n	8005e7c <_printf_common+0xac>
 8005e74:	f04f 30ff 	mov.w	r0, #4294967295
 8005e78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e7c:	3501      	adds	r5, #1
 8005e7e:	e7c6      	b.n	8005e0e <_printf_common+0x3e>
 8005e80:	18e1      	adds	r1, r4, r3
 8005e82:	1c5a      	adds	r2, r3, #1
 8005e84:	2030      	movs	r0, #48	@ 0x30
 8005e86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005e8a:	4422      	add	r2, r4
 8005e8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005e90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005e94:	3302      	adds	r3, #2
 8005e96:	e7c7      	b.n	8005e28 <_printf_common+0x58>
 8005e98:	2301      	movs	r3, #1
 8005e9a:	4622      	mov	r2, r4
 8005e9c:	4641      	mov	r1, r8
 8005e9e:	4638      	mov	r0, r7
 8005ea0:	47c8      	blx	r9
 8005ea2:	3001      	adds	r0, #1
 8005ea4:	d0e6      	beq.n	8005e74 <_printf_common+0xa4>
 8005ea6:	3601      	adds	r6, #1
 8005ea8:	e7d9      	b.n	8005e5e <_printf_common+0x8e>
	...

08005eac <_printf_i>:
 8005eac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005eb0:	7e0f      	ldrb	r7, [r1, #24]
 8005eb2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005eb4:	2f78      	cmp	r7, #120	@ 0x78
 8005eb6:	4691      	mov	r9, r2
 8005eb8:	4680      	mov	r8, r0
 8005eba:	460c      	mov	r4, r1
 8005ebc:	469a      	mov	sl, r3
 8005ebe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005ec2:	d807      	bhi.n	8005ed4 <_printf_i+0x28>
 8005ec4:	2f62      	cmp	r7, #98	@ 0x62
 8005ec6:	d80a      	bhi.n	8005ede <_printf_i+0x32>
 8005ec8:	2f00      	cmp	r7, #0
 8005eca:	f000 80d1 	beq.w	8006070 <_printf_i+0x1c4>
 8005ece:	2f58      	cmp	r7, #88	@ 0x58
 8005ed0:	f000 80b8 	beq.w	8006044 <_printf_i+0x198>
 8005ed4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ed8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005edc:	e03a      	b.n	8005f54 <_printf_i+0xa8>
 8005ede:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005ee2:	2b15      	cmp	r3, #21
 8005ee4:	d8f6      	bhi.n	8005ed4 <_printf_i+0x28>
 8005ee6:	a101      	add	r1, pc, #4	@ (adr r1, 8005eec <_printf_i+0x40>)
 8005ee8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005eec:	08005f45 	.word	0x08005f45
 8005ef0:	08005f59 	.word	0x08005f59
 8005ef4:	08005ed5 	.word	0x08005ed5
 8005ef8:	08005ed5 	.word	0x08005ed5
 8005efc:	08005ed5 	.word	0x08005ed5
 8005f00:	08005ed5 	.word	0x08005ed5
 8005f04:	08005f59 	.word	0x08005f59
 8005f08:	08005ed5 	.word	0x08005ed5
 8005f0c:	08005ed5 	.word	0x08005ed5
 8005f10:	08005ed5 	.word	0x08005ed5
 8005f14:	08005ed5 	.word	0x08005ed5
 8005f18:	08006057 	.word	0x08006057
 8005f1c:	08005f83 	.word	0x08005f83
 8005f20:	08006011 	.word	0x08006011
 8005f24:	08005ed5 	.word	0x08005ed5
 8005f28:	08005ed5 	.word	0x08005ed5
 8005f2c:	08006079 	.word	0x08006079
 8005f30:	08005ed5 	.word	0x08005ed5
 8005f34:	08005f83 	.word	0x08005f83
 8005f38:	08005ed5 	.word	0x08005ed5
 8005f3c:	08005ed5 	.word	0x08005ed5
 8005f40:	08006019 	.word	0x08006019
 8005f44:	6833      	ldr	r3, [r6, #0]
 8005f46:	1d1a      	adds	r2, r3, #4
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	6032      	str	r2, [r6, #0]
 8005f4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005f54:	2301      	movs	r3, #1
 8005f56:	e09c      	b.n	8006092 <_printf_i+0x1e6>
 8005f58:	6833      	ldr	r3, [r6, #0]
 8005f5a:	6820      	ldr	r0, [r4, #0]
 8005f5c:	1d19      	adds	r1, r3, #4
 8005f5e:	6031      	str	r1, [r6, #0]
 8005f60:	0606      	lsls	r6, r0, #24
 8005f62:	d501      	bpl.n	8005f68 <_printf_i+0xbc>
 8005f64:	681d      	ldr	r5, [r3, #0]
 8005f66:	e003      	b.n	8005f70 <_printf_i+0xc4>
 8005f68:	0645      	lsls	r5, r0, #25
 8005f6a:	d5fb      	bpl.n	8005f64 <_printf_i+0xb8>
 8005f6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005f70:	2d00      	cmp	r5, #0
 8005f72:	da03      	bge.n	8005f7c <_printf_i+0xd0>
 8005f74:	232d      	movs	r3, #45	@ 0x2d
 8005f76:	426d      	negs	r5, r5
 8005f78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f7c:	4858      	ldr	r0, [pc, #352]	@ (80060e0 <_printf_i+0x234>)
 8005f7e:	230a      	movs	r3, #10
 8005f80:	e011      	b.n	8005fa6 <_printf_i+0xfa>
 8005f82:	6821      	ldr	r1, [r4, #0]
 8005f84:	6833      	ldr	r3, [r6, #0]
 8005f86:	0608      	lsls	r0, r1, #24
 8005f88:	f853 5b04 	ldr.w	r5, [r3], #4
 8005f8c:	d402      	bmi.n	8005f94 <_printf_i+0xe8>
 8005f8e:	0649      	lsls	r1, r1, #25
 8005f90:	bf48      	it	mi
 8005f92:	b2ad      	uxthmi	r5, r5
 8005f94:	2f6f      	cmp	r7, #111	@ 0x6f
 8005f96:	4852      	ldr	r0, [pc, #328]	@ (80060e0 <_printf_i+0x234>)
 8005f98:	6033      	str	r3, [r6, #0]
 8005f9a:	bf14      	ite	ne
 8005f9c:	230a      	movne	r3, #10
 8005f9e:	2308      	moveq	r3, #8
 8005fa0:	2100      	movs	r1, #0
 8005fa2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005fa6:	6866      	ldr	r6, [r4, #4]
 8005fa8:	60a6      	str	r6, [r4, #8]
 8005faa:	2e00      	cmp	r6, #0
 8005fac:	db05      	blt.n	8005fba <_printf_i+0x10e>
 8005fae:	6821      	ldr	r1, [r4, #0]
 8005fb0:	432e      	orrs	r6, r5
 8005fb2:	f021 0104 	bic.w	r1, r1, #4
 8005fb6:	6021      	str	r1, [r4, #0]
 8005fb8:	d04b      	beq.n	8006052 <_printf_i+0x1a6>
 8005fba:	4616      	mov	r6, r2
 8005fbc:	fbb5 f1f3 	udiv	r1, r5, r3
 8005fc0:	fb03 5711 	mls	r7, r3, r1, r5
 8005fc4:	5dc7      	ldrb	r7, [r0, r7]
 8005fc6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005fca:	462f      	mov	r7, r5
 8005fcc:	42bb      	cmp	r3, r7
 8005fce:	460d      	mov	r5, r1
 8005fd0:	d9f4      	bls.n	8005fbc <_printf_i+0x110>
 8005fd2:	2b08      	cmp	r3, #8
 8005fd4:	d10b      	bne.n	8005fee <_printf_i+0x142>
 8005fd6:	6823      	ldr	r3, [r4, #0]
 8005fd8:	07df      	lsls	r7, r3, #31
 8005fda:	d508      	bpl.n	8005fee <_printf_i+0x142>
 8005fdc:	6923      	ldr	r3, [r4, #16]
 8005fde:	6861      	ldr	r1, [r4, #4]
 8005fe0:	4299      	cmp	r1, r3
 8005fe2:	bfde      	ittt	le
 8005fe4:	2330      	movle	r3, #48	@ 0x30
 8005fe6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005fea:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005fee:	1b92      	subs	r2, r2, r6
 8005ff0:	6122      	str	r2, [r4, #16]
 8005ff2:	f8cd a000 	str.w	sl, [sp]
 8005ff6:	464b      	mov	r3, r9
 8005ff8:	aa03      	add	r2, sp, #12
 8005ffa:	4621      	mov	r1, r4
 8005ffc:	4640      	mov	r0, r8
 8005ffe:	f7ff fee7 	bl	8005dd0 <_printf_common>
 8006002:	3001      	adds	r0, #1
 8006004:	d14a      	bne.n	800609c <_printf_i+0x1f0>
 8006006:	f04f 30ff 	mov.w	r0, #4294967295
 800600a:	b004      	add	sp, #16
 800600c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006010:	6823      	ldr	r3, [r4, #0]
 8006012:	f043 0320 	orr.w	r3, r3, #32
 8006016:	6023      	str	r3, [r4, #0]
 8006018:	4832      	ldr	r0, [pc, #200]	@ (80060e4 <_printf_i+0x238>)
 800601a:	2778      	movs	r7, #120	@ 0x78
 800601c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006020:	6823      	ldr	r3, [r4, #0]
 8006022:	6831      	ldr	r1, [r6, #0]
 8006024:	061f      	lsls	r7, r3, #24
 8006026:	f851 5b04 	ldr.w	r5, [r1], #4
 800602a:	d402      	bmi.n	8006032 <_printf_i+0x186>
 800602c:	065f      	lsls	r7, r3, #25
 800602e:	bf48      	it	mi
 8006030:	b2ad      	uxthmi	r5, r5
 8006032:	6031      	str	r1, [r6, #0]
 8006034:	07d9      	lsls	r1, r3, #31
 8006036:	bf44      	itt	mi
 8006038:	f043 0320 	orrmi.w	r3, r3, #32
 800603c:	6023      	strmi	r3, [r4, #0]
 800603e:	b11d      	cbz	r5, 8006048 <_printf_i+0x19c>
 8006040:	2310      	movs	r3, #16
 8006042:	e7ad      	b.n	8005fa0 <_printf_i+0xf4>
 8006044:	4826      	ldr	r0, [pc, #152]	@ (80060e0 <_printf_i+0x234>)
 8006046:	e7e9      	b.n	800601c <_printf_i+0x170>
 8006048:	6823      	ldr	r3, [r4, #0]
 800604a:	f023 0320 	bic.w	r3, r3, #32
 800604e:	6023      	str	r3, [r4, #0]
 8006050:	e7f6      	b.n	8006040 <_printf_i+0x194>
 8006052:	4616      	mov	r6, r2
 8006054:	e7bd      	b.n	8005fd2 <_printf_i+0x126>
 8006056:	6833      	ldr	r3, [r6, #0]
 8006058:	6825      	ldr	r5, [r4, #0]
 800605a:	6961      	ldr	r1, [r4, #20]
 800605c:	1d18      	adds	r0, r3, #4
 800605e:	6030      	str	r0, [r6, #0]
 8006060:	062e      	lsls	r6, r5, #24
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	d501      	bpl.n	800606a <_printf_i+0x1be>
 8006066:	6019      	str	r1, [r3, #0]
 8006068:	e002      	b.n	8006070 <_printf_i+0x1c4>
 800606a:	0668      	lsls	r0, r5, #25
 800606c:	d5fb      	bpl.n	8006066 <_printf_i+0x1ba>
 800606e:	8019      	strh	r1, [r3, #0]
 8006070:	2300      	movs	r3, #0
 8006072:	6123      	str	r3, [r4, #16]
 8006074:	4616      	mov	r6, r2
 8006076:	e7bc      	b.n	8005ff2 <_printf_i+0x146>
 8006078:	6833      	ldr	r3, [r6, #0]
 800607a:	1d1a      	adds	r2, r3, #4
 800607c:	6032      	str	r2, [r6, #0]
 800607e:	681e      	ldr	r6, [r3, #0]
 8006080:	6862      	ldr	r2, [r4, #4]
 8006082:	2100      	movs	r1, #0
 8006084:	4630      	mov	r0, r6
 8006086:	f7fa f8a3 	bl	80001d0 <memchr>
 800608a:	b108      	cbz	r0, 8006090 <_printf_i+0x1e4>
 800608c:	1b80      	subs	r0, r0, r6
 800608e:	6060      	str	r0, [r4, #4]
 8006090:	6863      	ldr	r3, [r4, #4]
 8006092:	6123      	str	r3, [r4, #16]
 8006094:	2300      	movs	r3, #0
 8006096:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800609a:	e7aa      	b.n	8005ff2 <_printf_i+0x146>
 800609c:	6923      	ldr	r3, [r4, #16]
 800609e:	4632      	mov	r2, r6
 80060a0:	4649      	mov	r1, r9
 80060a2:	4640      	mov	r0, r8
 80060a4:	47d0      	blx	sl
 80060a6:	3001      	adds	r0, #1
 80060a8:	d0ad      	beq.n	8006006 <_printf_i+0x15a>
 80060aa:	6823      	ldr	r3, [r4, #0]
 80060ac:	079b      	lsls	r3, r3, #30
 80060ae:	d413      	bmi.n	80060d8 <_printf_i+0x22c>
 80060b0:	68e0      	ldr	r0, [r4, #12]
 80060b2:	9b03      	ldr	r3, [sp, #12]
 80060b4:	4298      	cmp	r0, r3
 80060b6:	bfb8      	it	lt
 80060b8:	4618      	movlt	r0, r3
 80060ba:	e7a6      	b.n	800600a <_printf_i+0x15e>
 80060bc:	2301      	movs	r3, #1
 80060be:	4632      	mov	r2, r6
 80060c0:	4649      	mov	r1, r9
 80060c2:	4640      	mov	r0, r8
 80060c4:	47d0      	blx	sl
 80060c6:	3001      	adds	r0, #1
 80060c8:	d09d      	beq.n	8006006 <_printf_i+0x15a>
 80060ca:	3501      	adds	r5, #1
 80060cc:	68e3      	ldr	r3, [r4, #12]
 80060ce:	9903      	ldr	r1, [sp, #12]
 80060d0:	1a5b      	subs	r3, r3, r1
 80060d2:	42ab      	cmp	r3, r5
 80060d4:	dcf2      	bgt.n	80060bc <_printf_i+0x210>
 80060d6:	e7eb      	b.n	80060b0 <_printf_i+0x204>
 80060d8:	2500      	movs	r5, #0
 80060da:	f104 0619 	add.w	r6, r4, #25
 80060de:	e7f5      	b.n	80060cc <_printf_i+0x220>
 80060e0:	08009f7a 	.word	0x08009f7a
 80060e4:	08009f8b 	.word	0x08009f8b

080060e8 <_scanf_float>:
 80060e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060ec:	b087      	sub	sp, #28
 80060ee:	4691      	mov	r9, r2
 80060f0:	9303      	str	r3, [sp, #12]
 80060f2:	688b      	ldr	r3, [r1, #8]
 80060f4:	1e5a      	subs	r2, r3, #1
 80060f6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80060fa:	bf81      	itttt	hi
 80060fc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006100:	eb03 0b05 	addhi.w	fp, r3, r5
 8006104:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006108:	608b      	strhi	r3, [r1, #8]
 800610a:	680b      	ldr	r3, [r1, #0]
 800610c:	460a      	mov	r2, r1
 800610e:	f04f 0500 	mov.w	r5, #0
 8006112:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006116:	f842 3b1c 	str.w	r3, [r2], #28
 800611a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800611e:	4680      	mov	r8, r0
 8006120:	460c      	mov	r4, r1
 8006122:	bf98      	it	ls
 8006124:	f04f 0b00 	movls.w	fp, #0
 8006128:	9201      	str	r2, [sp, #4]
 800612a:	4616      	mov	r6, r2
 800612c:	46aa      	mov	sl, r5
 800612e:	462f      	mov	r7, r5
 8006130:	9502      	str	r5, [sp, #8]
 8006132:	68a2      	ldr	r2, [r4, #8]
 8006134:	b15a      	cbz	r2, 800614e <_scanf_float+0x66>
 8006136:	f8d9 3000 	ldr.w	r3, [r9]
 800613a:	781b      	ldrb	r3, [r3, #0]
 800613c:	2b4e      	cmp	r3, #78	@ 0x4e
 800613e:	d863      	bhi.n	8006208 <_scanf_float+0x120>
 8006140:	2b40      	cmp	r3, #64	@ 0x40
 8006142:	d83b      	bhi.n	80061bc <_scanf_float+0xd4>
 8006144:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006148:	b2c8      	uxtb	r0, r1
 800614a:	280e      	cmp	r0, #14
 800614c:	d939      	bls.n	80061c2 <_scanf_float+0xda>
 800614e:	b11f      	cbz	r7, 8006158 <_scanf_float+0x70>
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006156:	6023      	str	r3, [r4, #0]
 8006158:	f10a 3aff 	add.w	sl, sl, #4294967295
 800615c:	f1ba 0f01 	cmp.w	sl, #1
 8006160:	f200 8114 	bhi.w	800638c <_scanf_float+0x2a4>
 8006164:	9b01      	ldr	r3, [sp, #4]
 8006166:	429e      	cmp	r6, r3
 8006168:	f200 8105 	bhi.w	8006376 <_scanf_float+0x28e>
 800616c:	2001      	movs	r0, #1
 800616e:	b007      	add	sp, #28
 8006170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006174:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006178:	2a0d      	cmp	r2, #13
 800617a:	d8e8      	bhi.n	800614e <_scanf_float+0x66>
 800617c:	a101      	add	r1, pc, #4	@ (adr r1, 8006184 <_scanf_float+0x9c>)
 800617e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006182:	bf00      	nop
 8006184:	080062cd 	.word	0x080062cd
 8006188:	0800614f 	.word	0x0800614f
 800618c:	0800614f 	.word	0x0800614f
 8006190:	0800614f 	.word	0x0800614f
 8006194:	08006329 	.word	0x08006329
 8006198:	08006303 	.word	0x08006303
 800619c:	0800614f 	.word	0x0800614f
 80061a0:	0800614f 	.word	0x0800614f
 80061a4:	080062db 	.word	0x080062db
 80061a8:	0800614f 	.word	0x0800614f
 80061ac:	0800614f 	.word	0x0800614f
 80061b0:	0800614f 	.word	0x0800614f
 80061b4:	0800614f 	.word	0x0800614f
 80061b8:	08006297 	.word	0x08006297
 80061bc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80061c0:	e7da      	b.n	8006178 <_scanf_float+0x90>
 80061c2:	290e      	cmp	r1, #14
 80061c4:	d8c3      	bhi.n	800614e <_scanf_float+0x66>
 80061c6:	a001      	add	r0, pc, #4	@ (adr r0, 80061cc <_scanf_float+0xe4>)
 80061c8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80061cc:	08006287 	.word	0x08006287
 80061d0:	0800614f 	.word	0x0800614f
 80061d4:	08006287 	.word	0x08006287
 80061d8:	08006317 	.word	0x08006317
 80061dc:	0800614f 	.word	0x0800614f
 80061e0:	08006229 	.word	0x08006229
 80061e4:	0800626d 	.word	0x0800626d
 80061e8:	0800626d 	.word	0x0800626d
 80061ec:	0800626d 	.word	0x0800626d
 80061f0:	0800626d 	.word	0x0800626d
 80061f4:	0800626d 	.word	0x0800626d
 80061f8:	0800626d 	.word	0x0800626d
 80061fc:	0800626d 	.word	0x0800626d
 8006200:	0800626d 	.word	0x0800626d
 8006204:	0800626d 	.word	0x0800626d
 8006208:	2b6e      	cmp	r3, #110	@ 0x6e
 800620a:	d809      	bhi.n	8006220 <_scanf_float+0x138>
 800620c:	2b60      	cmp	r3, #96	@ 0x60
 800620e:	d8b1      	bhi.n	8006174 <_scanf_float+0x8c>
 8006210:	2b54      	cmp	r3, #84	@ 0x54
 8006212:	d07b      	beq.n	800630c <_scanf_float+0x224>
 8006214:	2b59      	cmp	r3, #89	@ 0x59
 8006216:	d19a      	bne.n	800614e <_scanf_float+0x66>
 8006218:	2d07      	cmp	r5, #7
 800621a:	d198      	bne.n	800614e <_scanf_float+0x66>
 800621c:	2508      	movs	r5, #8
 800621e:	e02f      	b.n	8006280 <_scanf_float+0x198>
 8006220:	2b74      	cmp	r3, #116	@ 0x74
 8006222:	d073      	beq.n	800630c <_scanf_float+0x224>
 8006224:	2b79      	cmp	r3, #121	@ 0x79
 8006226:	e7f6      	b.n	8006216 <_scanf_float+0x12e>
 8006228:	6821      	ldr	r1, [r4, #0]
 800622a:	05c8      	lsls	r0, r1, #23
 800622c:	d51e      	bpl.n	800626c <_scanf_float+0x184>
 800622e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006232:	6021      	str	r1, [r4, #0]
 8006234:	3701      	adds	r7, #1
 8006236:	f1bb 0f00 	cmp.w	fp, #0
 800623a:	d003      	beq.n	8006244 <_scanf_float+0x15c>
 800623c:	3201      	adds	r2, #1
 800623e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006242:	60a2      	str	r2, [r4, #8]
 8006244:	68a3      	ldr	r3, [r4, #8]
 8006246:	3b01      	subs	r3, #1
 8006248:	60a3      	str	r3, [r4, #8]
 800624a:	6923      	ldr	r3, [r4, #16]
 800624c:	3301      	adds	r3, #1
 800624e:	6123      	str	r3, [r4, #16]
 8006250:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006254:	3b01      	subs	r3, #1
 8006256:	2b00      	cmp	r3, #0
 8006258:	f8c9 3004 	str.w	r3, [r9, #4]
 800625c:	f340 8082 	ble.w	8006364 <_scanf_float+0x27c>
 8006260:	f8d9 3000 	ldr.w	r3, [r9]
 8006264:	3301      	adds	r3, #1
 8006266:	f8c9 3000 	str.w	r3, [r9]
 800626a:	e762      	b.n	8006132 <_scanf_float+0x4a>
 800626c:	eb1a 0105 	adds.w	r1, sl, r5
 8006270:	f47f af6d 	bne.w	800614e <_scanf_float+0x66>
 8006274:	6822      	ldr	r2, [r4, #0]
 8006276:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800627a:	6022      	str	r2, [r4, #0]
 800627c:	460d      	mov	r5, r1
 800627e:	468a      	mov	sl, r1
 8006280:	f806 3b01 	strb.w	r3, [r6], #1
 8006284:	e7de      	b.n	8006244 <_scanf_float+0x15c>
 8006286:	6822      	ldr	r2, [r4, #0]
 8006288:	0610      	lsls	r0, r2, #24
 800628a:	f57f af60 	bpl.w	800614e <_scanf_float+0x66>
 800628e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006292:	6022      	str	r2, [r4, #0]
 8006294:	e7f4      	b.n	8006280 <_scanf_float+0x198>
 8006296:	f1ba 0f00 	cmp.w	sl, #0
 800629a:	d10c      	bne.n	80062b6 <_scanf_float+0x1ce>
 800629c:	b977      	cbnz	r7, 80062bc <_scanf_float+0x1d4>
 800629e:	6822      	ldr	r2, [r4, #0]
 80062a0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80062a4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80062a8:	d108      	bne.n	80062bc <_scanf_float+0x1d4>
 80062aa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80062ae:	6022      	str	r2, [r4, #0]
 80062b0:	f04f 0a01 	mov.w	sl, #1
 80062b4:	e7e4      	b.n	8006280 <_scanf_float+0x198>
 80062b6:	f1ba 0f02 	cmp.w	sl, #2
 80062ba:	d050      	beq.n	800635e <_scanf_float+0x276>
 80062bc:	2d01      	cmp	r5, #1
 80062be:	d002      	beq.n	80062c6 <_scanf_float+0x1de>
 80062c0:	2d04      	cmp	r5, #4
 80062c2:	f47f af44 	bne.w	800614e <_scanf_float+0x66>
 80062c6:	3501      	adds	r5, #1
 80062c8:	b2ed      	uxtb	r5, r5
 80062ca:	e7d9      	b.n	8006280 <_scanf_float+0x198>
 80062cc:	f1ba 0f01 	cmp.w	sl, #1
 80062d0:	f47f af3d 	bne.w	800614e <_scanf_float+0x66>
 80062d4:	f04f 0a02 	mov.w	sl, #2
 80062d8:	e7d2      	b.n	8006280 <_scanf_float+0x198>
 80062da:	b975      	cbnz	r5, 80062fa <_scanf_float+0x212>
 80062dc:	2f00      	cmp	r7, #0
 80062de:	f47f af37 	bne.w	8006150 <_scanf_float+0x68>
 80062e2:	6822      	ldr	r2, [r4, #0]
 80062e4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80062e8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80062ec:	f040 8103 	bne.w	80064f6 <_scanf_float+0x40e>
 80062f0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80062f4:	6022      	str	r2, [r4, #0]
 80062f6:	2501      	movs	r5, #1
 80062f8:	e7c2      	b.n	8006280 <_scanf_float+0x198>
 80062fa:	2d03      	cmp	r5, #3
 80062fc:	d0e3      	beq.n	80062c6 <_scanf_float+0x1de>
 80062fe:	2d05      	cmp	r5, #5
 8006300:	e7df      	b.n	80062c2 <_scanf_float+0x1da>
 8006302:	2d02      	cmp	r5, #2
 8006304:	f47f af23 	bne.w	800614e <_scanf_float+0x66>
 8006308:	2503      	movs	r5, #3
 800630a:	e7b9      	b.n	8006280 <_scanf_float+0x198>
 800630c:	2d06      	cmp	r5, #6
 800630e:	f47f af1e 	bne.w	800614e <_scanf_float+0x66>
 8006312:	2507      	movs	r5, #7
 8006314:	e7b4      	b.n	8006280 <_scanf_float+0x198>
 8006316:	6822      	ldr	r2, [r4, #0]
 8006318:	0591      	lsls	r1, r2, #22
 800631a:	f57f af18 	bpl.w	800614e <_scanf_float+0x66>
 800631e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006322:	6022      	str	r2, [r4, #0]
 8006324:	9702      	str	r7, [sp, #8]
 8006326:	e7ab      	b.n	8006280 <_scanf_float+0x198>
 8006328:	6822      	ldr	r2, [r4, #0]
 800632a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800632e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006332:	d005      	beq.n	8006340 <_scanf_float+0x258>
 8006334:	0550      	lsls	r0, r2, #21
 8006336:	f57f af0a 	bpl.w	800614e <_scanf_float+0x66>
 800633a:	2f00      	cmp	r7, #0
 800633c:	f000 80db 	beq.w	80064f6 <_scanf_float+0x40e>
 8006340:	0591      	lsls	r1, r2, #22
 8006342:	bf58      	it	pl
 8006344:	9902      	ldrpl	r1, [sp, #8]
 8006346:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800634a:	bf58      	it	pl
 800634c:	1a79      	subpl	r1, r7, r1
 800634e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006352:	bf58      	it	pl
 8006354:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006358:	6022      	str	r2, [r4, #0]
 800635a:	2700      	movs	r7, #0
 800635c:	e790      	b.n	8006280 <_scanf_float+0x198>
 800635e:	f04f 0a03 	mov.w	sl, #3
 8006362:	e78d      	b.n	8006280 <_scanf_float+0x198>
 8006364:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006368:	4649      	mov	r1, r9
 800636a:	4640      	mov	r0, r8
 800636c:	4798      	blx	r3
 800636e:	2800      	cmp	r0, #0
 8006370:	f43f aedf 	beq.w	8006132 <_scanf_float+0x4a>
 8006374:	e6eb      	b.n	800614e <_scanf_float+0x66>
 8006376:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800637a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800637e:	464a      	mov	r2, r9
 8006380:	4640      	mov	r0, r8
 8006382:	4798      	blx	r3
 8006384:	6923      	ldr	r3, [r4, #16]
 8006386:	3b01      	subs	r3, #1
 8006388:	6123      	str	r3, [r4, #16]
 800638a:	e6eb      	b.n	8006164 <_scanf_float+0x7c>
 800638c:	1e6b      	subs	r3, r5, #1
 800638e:	2b06      	cmp	r3, #6
 8006390:	d824      	bhi.n	80063dc <_scanf_float+0x2f4>
 8006392:	2d02      	cmp	r5, #2
 8006394:	d836      	bhi.n	8006404 <_scanf_float+0x31c>
 8006396:	9b01      	ldr	r3, [sp, #4]
 8006398:	429e      	cmp	r6, r3
 800639a:	f67f aee7 	bls.w	800616c <_scanf_float+0x84>
 800639e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80063a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80063a6:	464a      	mov	r2, r9
 80063a8:	4640      	mov	r0, r8
 80063aa:	4798      	blx	r3
 80063ac:	6923      	ldr	r3, [r4, #16]
 80063ae:	3b01      	subs	r3, #1
 80063b0:	6123      	str	r3, [r4, #16]
 80063b2:	e7f0      	b.n	8006396 <_scanf_float+0x2ae>
 80063b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80063b8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80063bc:	464a      	mov	r2, r9
 80063be:	4640      	mov	r0, r8
 80063c0:	4798      	blx	r3
 80063c2:	6923      	ldr	r3, [r4, #16]
 80063c4:	3b01      	subs	r3, #1
 80063c6:	6123      	str	r3, [r4, #16]
 80063c8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80063cc:	fa5f fa8a 	uxtb.w	sl, sl
 80063d0:	f1ba 0f02 	cmp.w	sl, #2
 80063d4:	d1ee      	bne.n	80063b4 <_scanf_float+0x2cc>
 80063d6:	3d03      	subs	r5, #3
 80063d8:	b2ed      	uxtb	r5, r5
 80063da:	1b76      	subs	r6, r6, r5
 80063dc:	6823      	ldr	r3, [r4, #0]
 80063de:	05da      	lsls	r2, r3, #23
 80063e0:	d530      	bpl.n	8006444 <_scanf_float+0x35c>
 80063e2:	055b      	lsls	r3, r3, #21
 80063e4:	d511      	bpl.n	800640a <_scanf_float+0x322>
 80063e6:	9b01      	ldr	r3, [sp, #4]
 80063e8:	429e      	cmp	r6, r3
 80063ea:	f67f aebf 	bls.w	800616c <_scanf_float+0x84>
 80063ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80063f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80063f6:	464a      	mov	r2, r9
 80063f8:	4640      	mov	r0, r8
 80063fa:	4798      	blx	r3
 80063fc:	6923      	ldr	r3, [r4, #16]
 80063fe:	3b01      	subs	r3, #1
 8006400:	6123      	str	r3, [r4, #16]
 8006402:	e7f0      	b.n	80063e6 <_scanf_float+0x2fe>
 8006404:	46aa      	mov	sl, r5
 8006406:	46b3      	mov	fp, r6
 8006408:	e7de      	b.n	80063c8 <_scanf_float+0x2e0>
 800640a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800640e:	6923      	ldr	r3, [r4, #16]
 8006410:	2965      	cmp	r1, #101	@ 0x65
 8006412:	f103 33ff 	add.w	r3, r3, #4294967295
 8006416:	f106 35ff 	add.w	r5, r6, #4294967295
 800641a:	6123      	str	r3, [r4, #16]
 800641c:	d00c      	beq.n	8006438 <_scanf_float+0x350>
 800641e:	2945      	cmp	r1, #69	@ 0x45
 8006420:	d00a      	beq.n	8006438 <_scanf_float+0x350>
 8006422:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006426:	464a      	mov	r2, r9
 8006428:	4640      	mov	r0, r8
 800642a:	4798      	blx	r3
 800642c:	6923      	ldr	r3, [r4, #16]
 800642e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006432:	3b01      	subs	r3, #1
 8006434:	1eb5      	subs	r5, r6, #2
 8006436:	6123      	str	r3, [r4, #16]
 8006438:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800643c:	464a      	mov	r2, r9
 800643e:	4640      	mov	r0, r8
 8006440:	4798      	blx	r3
 8006442:	462e      	mov	r6, r5
 8006444:	6822      	ldr	r2, [r4, #0]
 8006446:	f012 0210 	ands.w	r2, r2, #16
 800644a:	d001      	beq.n	8006450 <_scanf_float+0x368>
 800644c:	2000      	movs	r0, #0
 800644e:	e68e      	b.n	800616e <_scanf_float+0x86>
 8006450:	7032      	strb	r2, [r6, #0]
 8006452:	6823      	ldr	r3, [r4, #0]
 8006454:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006458:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800645c:	d125      	bne.n	80064aa <_scanf_float+0x3c2>
 800645e:	9b02      	ldr	r3, [sp, #8]
 8006460:	429f      	cmp	r7, r3
 8006462:	d00a      	beq.n	800647a <_scanf_float+0x392>
 8006464:	1bda      	subs	r2, r3, r7
 8006466:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800646a:	429e      	cmp	r6, r3
 800646c:	bf28      	it	cs
 800646e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006472:	4922      	ldr	r1, [pc, #136]	@ (80064fc <_scanf_float+0x414>)
 8006474:	4630      	mov	r0, r6
 8006476:	f000 f907 	bl	8006688 <siprintf>
 800647a:	9901      	ldr	r1, [sp, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	4640      	mov	r0, r8
 8006480:	f002 fbf2 	bl	8008c68 <_strtod_r>
 8006484:	9b03      	ldr	r3, [sp, #12]
 8006486:	6821      	ldr	r1, [r4, #0]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f011 0f02 	tst.w	r1, #2
 800648e:	ec57 6b10 	vmov	r6, r7, d0
 8006492:	f103 0204 	add.w	r2, r3, #4
 8006496:	d015      	beq.n	80064c4 <_scanf_float+0x3dc>
 8006498:	9903      	ldr	r1, [sp, #12]
 800649a:	600a      	str	r2, [r1, #0]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	e9c3 6700 	strd	r6, r7, [r3]
 80064a2:	68e3      	ldr	r3, [r4, #12]
 80064a4:	3301      	adds	r3, #1
 80064a6:	60e3      	str	r3, [r4, #12]
 80064a8:	e7d0      	b.n	800644c <_scanf_float+0x364>
 80064aa:	9b04      	ldr	r3, [sp, #16]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d0e4      	beq.n	800647a <_scanf_float+0x392>
 80064b0:	9905      	ldr	r1, [sp, #20]
 80064b2:	230a      	movs	r3, #10
 80064b4:	3101      	adds	r1, #1
 80064b6:	4640      	mov	r0, r8
 80064b8:	f002 fc56 	bl	8008d68 <_strtol_r>
 80064bc:	9b04      	ldr	r3, [sp, #16]
 80064be:	9e05      	ldr	r6, [sp, #20]
 80064c0:	1ac2      	subs	r2, r0, r3
 80064c2:	e7d0      	b.n	8006466 <_scanf_float+0x37e>
 80064c4:	f011 0f04 	tst.w	r1, #4
 80064c8:	9903      	ldr	r1, [sp, #12]
 80064ca:	600a      	str	r2, [r1, #0]
 80064cc:	d1e6      	bne.n	800649c <_scanf_float+0x3b4>
 80064ce:	681d      	ldr	r5, [r3, #0]
 80064d0:	4632      	mov	r2, r6
 80064d2:	463b      	mov	r3, r7
 80064d4:	4630      	mov	r0, r6
 80064d6:	4639      	mov	r1, r7
 80064d8:	f7fa fb28 	bl	8000b2c <__aeabi_dcmpun>
 80064dc:	b128      	cbz	r0, 80064ea <_scanf_float+0x402>
 80064de:	4808      	ldr	r0, [pc, #32]	@ (8006500 <_scanf_float+0x418>)
 80064e0:	f000 f9b8 	bl	8006854 <nanf>
 80064e4:	ed85 0a00 	vstr	s0, [r5]
 80064e8:	e7db      	b.n	80064a2 <_scanf_float+0x3ba>
 80064ea:	4630      	mov	r0, r6
 80064ec:	4639      	mov	r1, r7
 80064ee:	f7fa fb7b 	bl	8000be8 <__aeabi_d2f>
 80064f2:	6028      	str	r0, [r5, #0]
 80064f4:	e7d5      	b.n	80064a2 <_scanf_float+0x3ba>
 80064f6:	2700      	movs	r7, #0
 80064f8:	e62e      	b.n	8006158 <_scanf_float+0x70>
 80064fa:	bf00      	nop
 80064fc:	08009f9c 	.word	0x08009f9c
 8006500:	0800a0dd 	.word	0x0800a0dd

08006504 <std>:
 8006504:	2300      	movs	r3, #0
 8006506:	b510      	push	{r4, lr}
 8006508:	4604      	mov	r4, r0
 800650a:	e9c0 3300 	strd	r3, r3, [r0]
 800650e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006512:	6083      	str	r3, [r0, #8]
 8006514:	8181      	strh	r1, [r0, #12]
 8006516:	6643      	str	r3, [r0, #100]	@ 0x64
 8006518:	81c2      	strh	r2, [r0, #14]
 800651a:	6183      	str	r3, [r0, #24]
 800651c:	4619      	mov	r1, r3
 800651e:	2208      	movs	r2, #8
 8006520:	305c      	adds	r0, #92	@ 0x5c
 8006522:	f000 f916 	bl	8006752 <memset>
 8006526:	4b0d      	ldr	r3, [pc, #52]	@ (800655c <std+0x58>)
 8006528:	6263      	str	r3, [r4, #36]	@ 0x24
 800652a:	4b0d      	ldr	r3, [pc, #52]	@ (8006560 <std+0x5c>)
 800652c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800652e:	4b0d      	ldr	r3, [pc, #52]	@ (8006564 <std+0x60>)
 8006530:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006532:	4b0d      	ldr	r3, [pc, #52]	@ (8006568 <std+0x64>)
 8006534:	6323      	str	r3, [r4, #48]	@ 0x30
 8006536:	4b0d      	ldr	r3, [pc, #52]	@ (800656c <std+0x68>)
 8006538:	6224      	str	r4, [r4, #32]
 800653a:	429c      	cmp	r4, r3
 800653c:	d006      	beq.n	800654c <std+0x48>
 800653e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006542:	4294      	cmp	r4, r2
 8006544:	d002      	beq.n	800654c <std+0x48>
 8006546:	33d0      	adds	r3, #208	@ 0xd0
 8006548:	429c      	cmp	r4, r3
 800654a:	d105      	bne.n	8006558 <std+0x54>
 800654c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006554:	f000 b97a 	b.w	800684c <__retarget_lock_init_recursive>
 8006558:	bd10      	pop	{r4, pc}
 800655a:	bf00      	nop
 800655c:	080066cd 	.word	0x080066cd
 8006560:	080066ef 	.word	0x080066ef
 8006564:	08006727 	.word	0x08006727
 8006568:	0800674b 	.word	0x0800674b
 800656c:	200002f0 	.word	0x200002f0

08006570 <stdio_exit_handler>:
 8006570:	4a02      	ldr	r2, [pc, #8]	@ (800657c <stdio_exit_handler+0xc>)
 8006572:	4903      	ldr	r1, [pc, #12]	@ (8006580 <stdio_exit_handler+0x10>)
 8006574:	4803      	ldr	r0, [pc, #12]	@ (8006584 <stdio_exit_handler+0x14>)
 8006576:	f000 b869 	b.w	800664c <_fwalk_sglue>
 800657a:	bf00      	nop
 800657c:	2000000c 	.word	0x2000000c
 8006580:	08009125 	.word	0x08009125
 8006584:	2000001c 	.word	0x2000001c

08006588 <cleanup_stdio>:
 8006588:	6841      	ldr	r1, [r0, #4]
 800658a:	4b0c      	ldr	r3, [pc, #48]	@ (80065bc <cleanup_stdio+0x34>)
 800658c:	4299      	cmp	r1, r3
 800658e:	b510      	push	{r4, lr}
 8006590:	4604      	mov	r4, r0
 8006592:	d001      	beq.n	8006598 <cleanup_stdio+0x10>
 8006594:	f002 fdc6 	bl	8009124 <_fflush_r>
 8006598:	68a1      	ldr	r1, [r4, #8]
 800659a:	4b09      	ldr	r3, [pc, #36]	@ (80065c0 <cleanup_stdio+0x38>)
 800659c:	4299      	cmp	r1, r3
 800659e:	d002      	beq.n	80065a6 <cleanup_stdio+0x1e>
 80065a0:	4620      	mov	r0, r4
 80065a2:	f002 fdbf 	bl	8009124 <_fflush_r>
 80065a6:	68e1      	ldr	r1, [r4, #12]
 80065a8:	4b06      	ldr	r3, [pc, #24]	@ (80065c4 <cleanup_stdio+0x3c>)
 80065aa:	4299      	cmp	r1, r3
 80065ac:	d004      	beq.n	80065b8 <cleanup_stdio+0x30>
 80065ae:	4620      	mov	r0, r4
 80065b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065b4:	f002 bdb6 	b.w	8009124 <_fflush_r>
 80065b8:	bd10      	pop	{r4, pc}
 80065ba:	bf00      	nop
 80065bc:	200002f0 	.word	0x200002f0
 80065c0:	20000358 	.word	0x20000358
 80065c4:	200003c0 	.word	0x200003c0

080065c8 <global_stdio_init.part.0>:
 80065c8:	b510      	push	{r4, lr}
 80065ca:	4b0b      	ldr	r3, [pc, #44]	@ (80065f8 <global_stdio_init.part.0+0x30>)
 80065cc:	4c0b      	ldr	r4, [pc, #44]	@ (80065fc <global_stdio_init.part.0+0x34>)
 80065ce:	4a0c      	ldr	r2, [pc, #48]	@ (8006600 <global_stdio_init.part.0+0x38>)
 80065d0:	601a      	str	r2, [r3, #0]
 80065d2:	4620      	mov	r0, r4
 80065d4:	2200      	movs	r2, #0
 80065d6:	2104      	movs	r1, #4
 80065d8:	f7ff ff94 	bl	8006504 <std>
 80065dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80065e0:	2201      	movs	r2, #1
 80065e2:	2109      	movs	r1, #9
 80065e4:	f7ff ff8e 	bl	8006504 <std>
 80065e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80065ec:	2202      	movs	r2, #2
 80065ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065f2:	2112      	movs	r1, #18
 80065f4:	f7ff bf86 	b.w	8006504 <std>
 80065f8:	20000428 	.word	0x20000428
 80065fc:	200002f0 	.word	0x200002f0
 8006600:	08006571 	.word	0x08006571

08006604 <__sfp_lock_acquire>:
 8006604:	4801      	ldr	r0, [pc, #4]	@ (800660c <__sfp_lock_acquire+0x8>)
 8006606:	f000 b922 	b.w	800684e <__retarget_lock_acquire_recursive>
 800660a:	bf00      	nop
 800660c:	20000431 	.word	0x20000431

08006610 <__sfp_lock_release>:
 8006610:	4801      	ldr	r0, [pc, #4]	@ (8006618 <__sfp_lock_release+0x8>)
 8006612:	f000 b91d 	b.w	8006850 <__retarget_lock_release_recursive>
 8006616:	bf00      	nop
 8006618:	20000431 	.word	0x20000431

0800661c <__sinit>:
 800661c:	b510      	push	{r4, lr}
 800661e:	4604      	mov	r4, r0
 8006620:	f7ff fff0 	bl	8006604 <__sfp_lock_acquire>
 8006624:	6a23      	ldr	r3, [r4, #32]
 8006626:	b11b      	cbz	r3, 8006630 <__sinit+0x14>
 8006628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800662c:	f7ff bff0 	b.w	8006610 <__sfp_lock_release>
 8006630:	4b04      	ldr	r3, [pc, #16]	@ (8006644 <__sinit+0x28>)
 8006632:	6223      	str	r3, [r4, #32]
 8006634:	4b04      	ldr	r3, [pc, #16]	@ (8006648 <__sinit+0x2c>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d1f5      	bne.n	8006628 <__sinit+0xc>
 800663c:	f7ff ffc4 	bl	80065c8 <global_stdio_init.part.0>
 8006640:	e7f2      	b.n	8006628 <__sinit+0xc>
 8006642:	bf00      	nop
 8006644:	08006589 	.word	0x08006589
 8006648:	20000428 	.word	0x20000428

0800664c <_fwalk_sglue>:
 800664c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006650:	4607      	mov	r7, r0
 8006652:	4688      	mov	r8, r1
 8006654:	4614      	mov	r4, r2
 8006656:	2600      	movs	r6, #0
 8006658:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800665c:	f1b9 0901 	subs.w	r9, r9, #1
 8006660:	d505      	bpl.n	800666e <_fwalk_sglue+0x22>
 8006662:	6824      	ldr	r4, [r4, #0]
 8006664:	2c00      	cmp	r4, #0
 8006666:	d1f7      	bne.n	8006658 <_fwalk_sglue+0xc>
 8006668:	4630      	mov	r0, r6
 800666a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800666e:	89ab      	ldrh	r3, [r5, #12]
 8006670:	2b01      	cmp	r3, #1
 8006672:	d907      	bls.n	8006684 <_fwalk_sglue+0x38>
 8006674:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006678:	3301      	adds	r3, #1
 800667a:	d003      	beq.n	8006684 <_fwalk_sglue+0x38>
 800667c:	4629      	mov	r1, r5
 800667e:	4638      	mov	r0, r7
 8006680:	47c0      	blx	r8
 8006682:	4306      	orrs	r6, r0
 8006684:	3568      	adds	r5, #104	@ 0x68
 8006686:	e7e9      	b.n	800665c <_fwalk_sglue+0x10>

08006688 <siprintf>:
 8006688:	b40e      	push	{r1, r2, r3}
 800668a:	b510      	push	{r4, lr}
 800668c:	b09d      	sub	sp, #116	@ 0x74
 800668e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006690:	9002      	str	r0, [sp, #8]
 8006692:	9006      	str	r0, [sp, #24]
 8006694:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006698:	480a      	ldr	r0, [pc, #40]	@ (80066c4 <siprintf+0x3c>)
 800669a:	9107      	str	r1, [sp, #28]
 800669c:	9104      	str	r1, [sp, #16]
 800669e:	490a      	ldr	r1, [pc, #40]	@ (80066c8 <siprintf+0x40>)
 80066a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80066a4:	9105      	str	r1, [sp, #20]
 80066a6:	2400      	movs	r4, #0
 80066a8:	a902      	add	r1, sp, #8
 80066aa:	6800      	ldr	r0, [r0, #0]
 80066ac:	9301      	str	r3, [sp, #4]
 80066ae:	941b      	str	r4, [sp, #108]	@ 0x6c
 80066b0:	f002 fbb8 	bl	8008e24 <_svfiprintf_r>
 80066b4:	9b02      	ldr	r3, [sp, #8]
 80066b6:	701c      	strb	r4, [r3, #0]
 80066b8:	b01d      	add	sp, #116	@ 0x74
 80066ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066be:	b003      	add	sp, #12
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop
 80066c4:	20000018 	.word	0x20000018
 80066c8:	ffff0208 	.word	0xffff0208

080066cc <__sread>:
 80066cc:	b510      	push	{r4, lr}
 80066ce:	460c      	mov	r4, r1
 80066d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066d4:	f000 f86c 	bl	80067b0 <_read_r>
 80066d8:	2800      	cmp	r0, #0
 80066da:	bfab      	itete	ge
 80066dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80066de:	89a3      	ldrhlt	r3, [r4, #12]
 80066e0:	181b      	addge	r3, r3, r0
 80066e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80066e6:	bfac      	ite	ge
 80066e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80066ea:	81a3      	strhlt	r3, [r4, #12]
 80066ec:	bd10      	pop	{r4, pc}

080066ee <__swrite>:
 80066ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066f2:	461f      	mov	r7, r3
 80066f4:	898b      	ldrh	r3, [r1, #12]
 80066f6:	05db      	lsls	r3, r3, #23
 80066f8:	4605      	mov	r5, r0
 80066fa:	460c      	mov	r4, r1
 80066fc:	4616      	mov	r6, r2
 80066fe:	d505      	bpl.n	800670c <__swrite+0x1e>
 8006700:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006704:	2302      	movs	r3, #2
 8006706:	2200      	movs	r2, #0
 8006708:	f000 f840 	bl	800678c <_lseek_r>
 800670c:	89a3      	ldrh	r3, [r4, #12]
 800670e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006712:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006716:	81a3      	strh	r3, [r4, #12]
 8006718:	4632      	mov	r2, r6
 800671a:	463b      	mov	r3, r7
 800671c:	4628      	mov	r0, r5
 800671e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006722:	f000 b857 	b.w	80067d4 <_write_r>

08006726 <__sseek>:
 8006726:	b510      	push	{r4, lr}
 8006728:	460c      	mov	r4, r1
 800672a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800672e:	f000 f82d 	bl	800678c <_lseek_r>
 8006732:	1c43      	adds	r3, r0, #1
 8006734:	89a3      	ldrh	r3, [r4, #12]
 8006736:	bf15      	itete	ne
 8006738:	6560      	strne	r0, [r4, #84]	@ 0x54
 800673a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800673e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006742:	81a3      	strheq	r3, [r4, #12]
 8006744:	bf18      	it	ne
 8006746:	81a3      	strhne	r3, [r4, #12]
 8006748:	bd10      	pop	{r4, pc}

0800674a <__sclose>:
 800674a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800674e:	f000 b80d 	b.w	800676c <_close_r>

08006752 <memset>:
 8006752:	4402      	add	r2, r0
 8006754:	4603      	mov	r3, r0
 8006756:	4293      	cmp	r3, r2
 8006758:	d100      	bne.n	800675c <memset+0xa>
 800675a:	4770      	bx	lr
 800675c:	f803 1b01 	strb.w	r1, [r3], #1
 8006760:	e7f9      	b.n	8006756 <memset+0x4>
	...

08006764 <_localeconv_r>:
 8006764:	4800      	ldr	r0, [pc, #0]	@ (8006768 <_localeconv_r+0x4>)
 8006766:	4770      	bx	lr
 8006768:	20000158 	.word	0x20000158

0800676c <_close_r>:
 800676c:	b538      	push	{r3, r4, r5, lr}
 800676e:	4d06      	ldr	r5, [pc, #24]	@ (8006788 <_close_r+0x1c>)
 8006770:	2300      	movs	r3, #0
 8006772:	4604      	mov	r4, r0
 8006774:	4608      	mov	r0, r1
 8006776:	602b      	str	r3, [r5, #0]
 8006778:	f7fb fd7f 	bl	800227a <_close>
 800677c:	1c43      	adds	r3, r0, #1
 800677e:	d102      	bne.n	8006786 <_close_r+0x1a>
 8006780:	682b      	ldr	r3, [r5, #0]
 8006782:	b103      	cbz	r3, 8006786 <_close_r+0x1a>
 8006784:	6023      	str	r3, [r4, #0]
 8006786:	bd38      	pop	{r3, r4, r5, pc}
 8006788:	2000042c 	.word	0x2000042c

0800678c <_lseek_r>:
 800678c:	b538      	push	{r3, r4, r5, lr}
 800678e:	4d07      	ldr	r5, [pc, #28]	@ (80067ac <_lseek_r+0x20>)
 8006790:	4604      	mov	r4, r0
 8006792:	4608      	mov	r0, r1
 8006794:	4611      	mov	r1, r2
 8006796:	2200      	movs	r2, #0
 8006798:	602a      	str	r2, [r5, #0]
 800679a:	461a      	mov	r2, r3
 800679c:	f7fb fd94 	bl	80022c8 <_lseek>
 80067a0:	1c43      	adds	r3, r0, #1
 80067a2:	d102      	bne.n	80067aa <_lseek_r+0x1e>
 80067a4:	682b      	ldr	r3, [r5, #0]
 80067a6:	b103      	cbz	r3, 80067aa <_lseek_r+0x1e>
 80067a8:	6023      	str	r3, [r4, #0]
 80067aa:	bd38      	pop	{r3, r4, r5, pc}
 80067ac:	2000042c 	.word	0x2000042c

080067b0 <_read_r>:
 80067b0:	b538      	push	{r3, r4, r5, lr}
 80067b2:	4d07      	ldr	r5, [pc, #28]	@ (80067d0 <_read_r+0x20>)
 80067b4:	4604      	mov	r4, r0
 80067b6:	4608      	mov	r0, r1
 80067b8:	4611      	mov	r1, r2
 80067ba:	2200      	movs	r2, #0
 80067bc:	602a      	str	r2, [r5, #0]
 80067be:	461a      	mov	r2, r3
 80067c0:	f7fb fd22 	bl	8002208 <_read>
 80067c4:	1c43      	adds	r3, r0, #1
 80067c6:	d102      	bne.n	80067ce <_read_r+0x1e>
 80067c8:	682b      	ldr	r3, [r5, #0]
 80067ca:	b103      	cbz	r3, 80067ce <_read_r+0x1e>
 80067cc:	6023      	str	r3, [r4, #0]
 80067ce:	bd38      	pop	{r3, r4, r5, pc}
 80067d0:	2000042c 	.word	0x2000042c

080067d4 <_write_r>:
 80067d4:	b538      	push	{r3, r4, r5, lr}
 80067d6:	4d07      	ldr	r5, [pc, #28]	@ (80067f4 <_write_r+0x20>)
 80067d8:	4604      	mov	r4, r0
 80067da:	4608      	mov	r0, r1
 80067dc:	4611      	mov	r1, r2
 80067de:	2200      	movs	r2, #0
 80067e0:	602a      	str	r2, [r5, #0]
 80067e2:	461a      	mov	r2, r3
 80067e4:	f7fb fd2d 	bl	8002242 <_write>
 80067e8:	1c43      	adds	r3, r0, #1
 80067ea:	d102      	bne.n	80067f2 <_write_r+0x1e>
 80067ec:	682b      	ldr	r3, [r5, #0]
 80067ee:	b103      	cbz	r3, 80067f2 <_write_r+0x1e>
 80067f0:	6023      	str	r3, [r4, #0]
 80067f2:	bd38      	pop	{r3, r4, r5, pc}
 80067f4:	2000042c 	.word	0x2000042c

080067f8 <__errno>:
 80067f8:	4b01      	ldr	r3, [pc, #4]	@ (8006800 <__errno+0x8>)
 80067fa:	6818      	ldr	r0, [r3, #0]
 80067fc:	4770      	bx	lr
 80067fe:	bf00      	nop
 8006800:	20000018 	.word	0x20000018

08006804 <__libc_init_array>:
 8006804:	b570      	push	{r4, r5, r6, lr}
 8006806:	4d0d      	ldr	r5, [pc, #52]	@ (800683c <__libc_init_array+0x38>)
 8006808:	4c0d      	ldr	r4, [pc, #52]	@ (8006840 <__libc_init_array+0x3c>)
 800680a:	1b64      	subs	r4, r4, r5
 800680c:	10a4      	asrs	r4, r4, #2
 800680e:	2600      	movs	r6, #0
 8006810:	42a6      	cmp	r6, r4
 8006812:	d109      	bne.n	8006828 <__libc_init_array+0x24>
 8006814:	4d0b      	ldr	r5, [pc, #44]	@ (8006844 <__libc_init_array+0x40>)
 8006816:	4c0c      	ldr	r4, [pc, #48]	@ (8006848 <__libc_init_array+0x44>)
 8006818:	f003 fb74 	bl	8009f04 <_init>
 800681c:	1b64      	subs	r4, r4, r5
 800681e:	10a4      	asrs	r4, r4, #2
 8006820:	2600      	movs	r6, #0
 8006822:	42a6      	cmp	r6, r4
 8006824:	d105      	bne.n	8006832 <__libc_init_array+0x2e>
 8006826:	bd70      	pop	{r4, r5, r6, pc}
 8006828:	f855 3b04 	ldr.w	r3, [r5], #4
 800682c:	4798      	blx	r3
 800682e:	3601      	adds	r6, #1
 8006830:	e7ee      	b.n	8006810 <__libc_init_array+0xc>
 8006832:	f855 3b04 	ldr.w	r3, [r5], #4
 8006836:	4798      	blx	r3
 8006838:	3601      	adds	r6, #1
 800683a:	e7f2      	b.n	8006822 <__libc_init_array+0x1e>
 800683c:	0800a39c 	.word	0x0800a39c
 8006840:	0800a39c 	.word	0x0800a39c
 8006844:	0800a39c 	.word	0x0800a39c
 8006848:	0800a3a0 	.word	0x0800a3a0

0800684c <__retarget_lock_init_recursive>:
 800684c:	4770      	bx	lr

0800684e <__retarget_lock_acquire_recursive>:
 800684e:	4770      	bx	lr

08006850 <__retarget_lock_release_recursive>:
 8006850:	4770      	bx	lr
	...

08006854 <nanf>:
 8006854:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800685c <nanf+0x8>
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop
 800685c:	7fc00000 	.word	0x7fc00000

08006860 <quorem>:
 8006860:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006864:	6903      	ldr	r3, [r0, #16]
 8006866:	690c      	ldr	r4, [r1, #16]
 8006868:	42a3      	cmp	r3, r4
 800686a:	4607      	mov	r7, r0
 800686c:	db7e      	blt.n	800696c <quorem+0x10c>
 800686e:	3c01      	subs	r4, #1
 8006870:	f101 0814 	add.w	r8, r1, #20
 8006874:	00a3      	lsls	r3, r4, #2
 8006876:	f100 0514 	add.w	r5, r0, #20
 800687a:	9300      	str	r3, [sp, #0]
 800687c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006880:	9301      	str	r3, [sp, #4]
 8006882:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006886:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800688a:	3301      	adds	r3, #1
 800688c:	429a      	cmp	r2, r3
 800688e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006892:	fbb2 f6f3 	udiv	r6, r2, r3
 8006896:	d32e      	bcc.n	80068f6 <quorem+0x96>
 8006898:	f04f 0a00 	mov.w	sl, #0
 800689c:	46c4      	mov	ip, r8
 800689e:	46ae      	mov	lr, r5
 80068a0:	46d3      	mov	fp, sl
 80068a2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80068a6:	b298      	uxth	r0, r3
 80068a8:	fb06 a000 	mla	r0, r6, r0, sl
 80068ac:	0c02      	lsrs	r2, r0, #16
 80068ae:	0c1b      	lsrs	r3, r3, #16
 80068b0:	fb06 2303 	mla	r3, r6, r3, r2
 80068b4:	f8de 2000 	ldr.w	r2, [lr]
 80068b8:	b280      	uxth	r0, r0
 80068ba:	b292      	uxth	r2, r2
 80068bc:	1a12      	subs	r2, r2, r0
 80068be:	445a      	add	r2, fp
 80068c0:	f8de 0000 	ldr.w	r0, [lr]
 80068c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80068ce:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80068d2:	b292      	uxth	r2, r2
 80068d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80068d8:	45e1      	cmp	r9, ip
 80068da:	f84e 2b04 	str.w	r2, [lr], #4
 80068de:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80068e2:	d2de      	bcs.n	80068a2 <quorem+0x42>
 80068e4:	9b00      	ldr	r3, [sp, #0]
 80068e6:	58eb      	ldr	r3, [r5, r3]
 80068e8:	b92b      	cbnz	r3, 80068f6 <quorem+0x96>
 80068ea:	9b01      	ldr	r3, [sp, #4]
 80068ec:	3b04      	subs	r3, #4
 80068ee:	429d      	cmp	r5, r3
 80068f0:	461a      	mov	r2, r3
 80068f2:	d32f      	bcc.n	8006954 <quorem+0xf4>
 80068f4:	613c      	str	r4, [r7, #16]
 80068f6:	4638      	mov	r0, r7
 80068f8:	f001 f9c6 	bl	8007c88 <__mcmp>
 80068fc:	2800      	cmp	r0, #0
 80068fe:	db25      	blt.n	800694c <quorem+0xec>
 8006900:	4629      	mov	r1, r5
 8006902:	2000      	movs	r0, #0
 8006904:	f858 2b04 	ldr.w	r2, [r8], #4
 8006908:	f8d1 c000 	ldr.w	ip, [r1]
 800690c:	fa1f fe82 	uxth.w	lr, r2
 8006910:	fa1f f38c 	uxth.w	r3, ip
 8006914:	eba3 030e 	sub.w	r3, r3, lr
 8006918:	4403      	add	r3, r0
 800691a:	0c12      	lsrs	r2, r2, #16
 800691c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006920:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006924:	b29b      	uxth	r3, r3
 8006926:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800692a:	45c1      	cmp	r9, r8
 800692c:	f841 3b04 	str.w	r3, [r1], #4
 8006930:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006934:	d2e6      	bcs.n	8006904 <quorem+0xa4>
 8006936:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800693a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800693e:	b922      	cbnz	r2, 800694a <quorem+0xea>
 8006940:	3b04      	subs	r3, #4
 8006942:	429d      	cmp	r5, r3
 8006944:	461a      	mov	r2, r3
 8006946:	d30b      	bcc.n	8006960 <quorem+0x100>
 8006948:	613c      	str	r4, [r7, #16]
 800694a:	3601      	adds	r6, #1
 800694c:	4630      	mov	r0, r6
 800694e:	b003      	add	sp, #12
 8006950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006954:	6812      	ldr	r2, [r2, #0]
 8006956:	3b04      	subs	r3, #4
 8006958:	2a00      	cmp	r2, #0
 800695a:	d1cb      	bne.n	80068f4 <quorem+0x94>
 800695c:	3c01      	subs	r4, #1
 800695e:	e7c6      	b.n	80068ee <quorem+0x8e>
 8006960:	6812      	ldr	r2, [r2, #0]
 8006962:	3b04      	subs	r3, #4
 8006964:	2a00      	cmp	r2, #0
 8006966:	d1ef      	bne.n	8006948 <quorem+0xe8>
 8006968:	3c01      	subs	r4, #1
 800696a:	e7ea      	b.n	8006942 <quorem+0xe2>
 800696c:	2000      	movs	r0, #0
 800696e:	e7ee      	b.n	800694e <quorem+0xee>

08006970 <_dtoa_r>:
 8006970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006974:	69c7      	ldr	r7, [r0, #28]
 8006976:	b097      	sub	sp, #92	@ 0x5c
 8006978:	ed8d 0b04 	vstr	d0, [sp, #16]
 800697c:	ec55 4b10 	vmov	r4, r5, d0
 8006980:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006982:	9107      	str	r1, [sp, #28]
 8006984:	4681      	mov	r9, r0
 8006986:	920c      	str	r2, [sp, #48]	@ 0x30
 8006988:	9311      	str	r3, [sp, #68]	@ 0x44
 800698a:	b97f      	cbnz	r7, 80069ac <_dtoa_r+0x3c>
 800698c:	2010      	movs	r0, #16
 800698e:	f000 fe09 	bl	80075a4 <malloc>
 8006992:	4602      	mov	r2, r0
 8006994:	f8c9 001c 	str.w	r0, [r9, #28]
 8006998:	b920      	cbnz	r0, 80069a4 <_dtoa_r+0x34>
 800699a:	4ba9      	ldr	r3, [pc, #676]	@ (8006c40 <_dtoa_r+0x2d0>)
 800699c:	21ef      	movs	r1, #239	@ 0xef
 800699e:	48a9      	ldr	r0, [pc, #676]	@ (8006c44 <_dtoa_r+0x2d4>)
 80069a0:	f002 fc3a 	bl	8009218 <__assert_func>
 80069a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80069a8:	6007      	str	r7, [r0, #0]
 80069aa:	60c7      	str	r7, [r0, #12]
 80069ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80069b0:	6819      	ldr	r1, [r3, #0]
 80069b2:	b159      	cbz	r1, 80069cc <_dtoa_r+0x5c>
 80069b4:	685a      	ldr	r2, [r3, #4]
 80069b6:	604a      	str	r2, [r1, #4]
 80069b8:	2301      	movs	r3, #1
 80069ba:	4093      	lsls	r3, r2
 80069bc:	608b      	str	r3, [r1, #8]
 80069be:	4648      	mov	r0, r9
 80069c0:	f000 fee6 	bl	8007790 <_Bfree>
 80069c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80069c8:	2200      	movs	r2, #0
 80069ca:	601a      	str	r2, [r3, #0]
 80069cc:	1e2b      	subs	r3, r5, #0
 80069ce:	bfb9      	ittee	lt
 80069d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80069d4:	9305      	strlt	r3, [sp, #20]
 80069d6:	2300      	movge	r3, #0
 80069d8:	6033      	strge	r3, [r6, #0]
 80069da:	9f05      	ldr	r7, [sp, #20]
 80069dc:	4b9a      	ldr	r3, [pc, #616]	@ (8006c48 <_dtoa_r+0x2d8>)
 80069de:	bfbc      	itt	lt
 80069e0:	2201      	movlt	r2, #1
 80069e2:	6032      	strlt	r2, [r6, #0]
 80069e4:	43bb      	bics	r3, r7
 80069e6:	d112      	bne.n	8006a0e <_dtoa_r+0x9e>
 80069e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80069ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80069ee:	6013      	str	r3, [r2, #0]
 80069f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80069f4:	4323      	orrs	r3, r4
 80069f6:	f000 855a 	beq.w	80074ae <_dtoa_r+0xb3e>
 80069fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80069fc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006c5c <_dtoa_r+0x2ec>
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	f000 855c 	beq.w	80074be <_dtoa_r+0xb4e>
 8006a06:	f10a 0303 	add.w	r3, sl, #3
 8006a0a:	f000 bd56 	b.w	80074ba <_dtoa_r+0xb4a>
 8006a0e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006a12:	2200      	movs	r2, #0
 8006a14:	ec51 0b17 	vmov	r0, r1, d7
 8006a18:	2300      	movs	r3, #0
 8006a1a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006a1e:	f7fa f853 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a22:	4680      	mov	r8, r0
 8006a24:	b158      	cbz	r0, 8006a3e <_dtoa_r+0xce>
 8006a26:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006a28:	2301      	movs	r3, #1
 8006a2a:	6013      	str	r3, [r2, #0]
 8006a2c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006a2e:	b113      	cbz	r3, 8006a36 <_dtoa_r+0xc6>
 8006a30:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006a32:	4b86      	ldr	r3, [pc, #536]	@ (8006c4c <_dtoa_r+0x2dc>)
 8006a34:	6013      	str	r3, [r2, #0]
 8006a36:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006c60 <_dtoa_r+0x2f0>
 8006a3a:	f000 bd40 	b.w	80074be <_dtoa_r+0xb4e>
 8006a3e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006a42:	aa14      	add	r2, sp, #80	@ 0x50
 8006a44:	a915      	add	r1, sp, #84	@ 0x54
 8006a46:	4648      	mov	r0, r9
 8006a48:	f001 fa3e 	bl	8007ec8 <__d2b>
 8006a4c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006a50:	9002      	str	r0, [sp, #8]
 8006a52:	2e00      	cmp	r6, #0
 8006a54:	d078      	beq.n	8006b48 <_dtoa_r+0x1d8>
 8006a56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a58:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006a5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006a64:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006a68:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006a6c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006a70:	4619      	mov	r1, r3
 8006a72:	2200      	movs	r2, #0
 8006a74:	4b76      	ldr	r3, [pc, #472]	@ (8006c50 <_dtoa_r+0x2e0>)
 8006a76:	f7f9 fc07 	bl	8000288 <__aeabi_dsub>
 8006a7a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006c28 <_dtoa_r+0x2b8>)
 8006a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a80:	f7f9 fdba 	bl	80005f8 <__aeabi_dmul>
 8006a84:	a36a      	add	r3, pc, #424	@ (adr r3, 8006c30 <_dtoa_r+0x2c0>)
 8006a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a8a:	f7f9 fbff 	bl	800028c <__adddf3>
 8006a8e:	4604      	mov	r4, r0
 8006a90:	4630      	mov	r0, r6
 8006a92:	460d      	mov	r5, r1
 8006a94:	f7f9 fd46 	bl	8000524 <__aeabi_i2d>
 8006a98:	a367      	add	r3, pc, #412	@ (adr r3, 8006c38 <_dtoa_r+0x2c8>)
 8006a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a9e:	f7f9 fdab 	bl	80005f8 <__aeabi_dmul>
 8006aa2:	4602      	mov	r2, r0
 8006aa4:	460b      	mov	r3, r1
 8006aa6:	4620      	mov	r0, r4
 8006aa8:	4629      	mov	r1, r5
 8006aaa:	f7f9 fbef 	bl	800028c <__adddf3>
 8006aae:	4604      	mov	r4, r0
 8006ab0:	460d      	mov	r5, r1
 8006ab2:	f7fa f851 	bl	8000b58 <__aeabi_d2iz>
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	4607      	mov	r7, r0
 8006aba:	2300      	movs	r3, #0
 8006abc:	4620      	mov	r0, r4
 8006abe:	4629      	mov	r1, r5
 8006ac0:	f7fa f80c 	bl	8000adc <__aeabi_dcmplt>
 8006ac4:	b140      	cbz	r0, 8006ad8 <_dtoa_r+0x168>
 8006ac6:	4638      	mov	r0, r7
 8006ac8:	f7f9 fd2c 	bl	8000524 <__aeabi_i2d>
 8006acc:	4622      	mov	r2, r4
 8006ace:	462b      	mov	r3, r5
 8006ad0:	f7f9 fffa 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ad4:	b900      	cbnz	r0, 8006ad8 <_dtoa_r+0x168>
 8006ad6:	3f01      	subs	r7, #1
 8006ad8:	2f16      	cmp	r7, #22
 8006ada:	d852      	bhi.n	8006b82 <_dtoa_r+0x212>
 8006adc:	4b5d      	ldr	r3, [pc, #372]	@ (8006c54 <_dtoa_r+0x2e4>)
 8006ade:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006aea:	f7f9 fff7 	bl	8000adc <__aeabi_dcmplt>
 8006aee:	2800      	cmp	r0, #0
 8006af0:	d049      	beq.n	8006b86 <_dtoa_r+0x216>
 8006af2:	3f01      	subs	r7, #1
 8006af4:	2300      	movs	r3, #0
 8006af6:	9310      	str	r3, [sp, #64]	@ 0x40
 8006af8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006afa:	1b9b      	subs	r3, r3, r6
 8006afc:	1e5a      	subs	r2, r3, #1
 8006afe:	bf45      	ittet	mi
 8006b00:	f1c3 0301 	rsbmi	r3, r3, #1
 8006b04:	9300      	strmi	r3, [sp, #0]
 8006b06:	2300      	movpl	r3, #0
 8006b08:	2300      	movmi	r3, #0
 8006b0a:	9206      	str	r2, [sp, #24]
 8006b0c:	bf54      	ite	pl
 8006b0e:	9300      	strpl	r3, [sp, #0]
 8006b10:	9306      	strmi	r3, [sp, #24]
 8006b12:	2f00      	cmp	r7, #0
 8006b14:	db39      	blt.n	8006b8a <_dtoa_r+0x21a>
 8006b16:	9b06      	ldr	r3, [sp, #24]
 8006b18:	970d      	str	r7, [sp, #52]	@ 0x34
 8006b1a:	443b      	add	r3, r7
 8006b1c:	9306      	str	r3, [sp, #24]
 8006b1e:	2300      	movs	r3, #0
 8006b20:	9308      	str	r3, [sp, #32]
 8006b22:	9b07      	ldr	r3, [sp, #28]
 8006b24:	2b09      	cmp	r3, #9
 8006b26:	d863      	bhi.n	8006bf0 <_dtoa_r+0x280>
 8006b28:	2b05      	cmp	r3, #5
 8006b2a:	bfc4      	itt	gt
 8006b2c:	3b04      	subgt	r3, #4
 8006b2e:	9307      	strgt	r3, [sp, #28]
 8006b30:	9b07      	ldr	r3, [sp, #28]
 8006b32:	f1a3 0302 	sub.w	r3, r3, #2
 8006b36:	bfcc      	ite	gt
 8006b38:	2400      	movgt	r4, #0
 8006b3a:	2401      	movle	r4, #1
 8006b3c:	2b03      	cmp	r3, #3
 8006b3e:	d863      	bhi.n	8006c08 <_dtoa_r+0x298>
 8006b40:	e8df f003 	tbb	[pc, r3]
 8006b44:	2b375452 	.word	0x2b375452
 8006b48:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006b4c:	441e      	add	r6, r3
 8006b4e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006b52:	2b20      	cmp	r3, #32
 8006b54:	bfc1      	itttt	gt
 8006b56:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006b5a:	409f      	lslgt	r7, r3
 8006b5c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006b60:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006b64:	bfd6      	itet	le
 8006b66:	f1c3 0320 	rsble	r3, r3, #32
 8006b6a:	ea47 0003 	orrgt.w	r0, r7, r3
 8006b6e:	fa04 f003 	lslle.w	r0, r4, r3
 8006b72:	f7f9 fcc7 	bl	8000504 <__aeabi_ui2d>
 8006b76:	2201      	movs	r2, #1
 8006b78:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006b7c:	3e01      	subs	r6, #1
 8006b7e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006b80:	e776      	b.n	8006a70 <_dtoa_r+0x100>
 8006b82:	2301      	movs	r3, #1
 8006b84:	e7b7      	b.n	8006af6 <_dtoa_r+0x186>
 8006b86:	9010      	str	r0, [sp, #64]	@ 0x40
 8006b88:	e7b6      	b.n	8006af8 <_dtoa_r+0x188>
 8006b8a:	9b00      	ldr	r3, [sp, #0]
 8006b8c:	1bdb      	subs	r3, r3, r7
 8006b8e:	9300      	str	r3, [sp, #0]
 8006b90:	427b      	negs	r3, r7
 8006b92:	9308      	str	r3, [sp, #32]
 8006b94:	2300      	movs	r3, #0
 8006b96:	930d      	str	r3, [sp, #52]	@ 0x34
 8006b98:	e7c3      	b.n	8006b22 <_dtoa_r+0x1b2>
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ba0:	eb07 0b03 	add.w	fp, r7, r3
 8006ba4:	f10b 0301 	add.w	r3, fp, #1
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	9303      	str	r3, [sp, #12]
 8006bac:	bfb8      	it	lt
 8006bae:	2301      	movlt	r3, #1
 8006bb0:	e006      	b.n	8006bc0 <_dtoa_r+0x250>
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bb6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	dd28      	ble.n	8006c0e <_dtoa_r+0x29e>
 8006bbc:	469b      	mov	fp, r3
 8006bbe:	9303      	str	r3, [sp, #12]
 8006bc0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006bc4:	2100      	movs	r1, #0
 8006bc6:	2204      	movs	r2, #4
 8006bc8:	f102 0514 	add.w	r5, r2, #20
 8006bcc:	429d      	cmp	r5, r3
 8006bce:	d926      	bls.n	8006c1e <_dtoa_r+0x2ae>
 8006bd0:	6041      	str	r1, [r0, #4]
 8006bd2:	4648      	mov	r0, r9
 8006bd4:	f000 fd9c 	bl	8007710 <_Balloc>
 8006bd8:	4682      	mov	sl, r0
 8006bda:	2800      	cmp	r0, #0
 8006bdc:	d142      	bne.n	8006c64 <_dtoa_r+0x2f4>
 8006bde:	4b1e      	ldr	r3, [pc, #120]	@ (8006c58 <_dtoa_r+0x2e8>)
 8006be0:	4602      	mov	r2, r0
 8006be2:	f240 11af 	movw	r1, #431	@ 0x1af
 8006be6:	e6da      	b.n	800699e <_dtoa_r+0x2e>
 8006be8:	2300      	movs	r3, #0
 8006bea:	e7e3      	b.n	8006bb4 <_dtoa_r+0x244>
 8006bec:	2300      	movs	r3, #0
 8006bee:	e7d5      	b.n	8006b9c <_dtoa_r+0x22c>
 8006bf0:	2401      	movs	r4, #1
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	9307      	str	r3, [sp, #28]
 8006bf6:	9409      	str	r4, [sp, #36]	@ 0x24
 8006bf8:	f04f 3bff 	mov.w	fp, #4294967295
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f8cd b00c 	str.w	fp, [sp, #12]
 8006c02:	2312      	movs	r3, #18
 8006c04:	920c      	str	r2, [sp, #48]	@ 0x30
 8006c06:	e7db      	b.n	8006bc0 <_dtoa_r+0x250>
 8006c08:	2301      	movs	r3, #1
 8006c0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c0c:	e7f4      	b.n	8006bf8 <_dtoa_r+0x288>
 8006c0e:	f04f 0b01 	mov.w	fp, #1
 8006c12:	f8cd b00c 	str.w	fp, [sp, #12]
 8006c16:	465b      	mov	r3, fp
 8006c18:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006c1c:	e7d0      	b.n	8006bc0 <_dtoa_r+0x250>
 8006c1e:	3101      	adds	r1, #1
 8006c20:	0052      	lsls	r2, r2, #1
 8006c22:	e7d1      	b.n	8006bc8 <_dtoa_r+0x258>
 8006c24:	f3af 8000 	nop.w
 8006c28:	636f4361 	.word	0x636f4361
 8006c2c:	3fd287a7 	.word	0x3fd287a7
 8006c30:	8b60c8b3 	.word	0x8b60c8b3
 8006c34:	3fc68a28 	.word	0x3fc68a28
 8006c38:	509f79fb 	.word	0x509f79fb
 8006c3c:	3fd34413 	.word	0x3fd34413
 8006c40:	08009fae 	.word	0x08009fae
 8006c44:	08009fc5 	.word	0x08009fc5
 8006c48:	7ff00000 	.word	0x7ff00000
 8006c4c:	08009f79 	.word	0x08009f79
 8006c50:	3ff80000 	.word	0x3ff80000
 8006c54:	0800a178 	.word	0x0800a178
 8006c58:	0800a01d 	.word	0x0800a01d
 8006c5c:	08009faa 	.word	0x08009faa
 8006c60:	08009f78 	.word	0x08009f78
 8006c64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006c68:	6018      	str	r0, [r3, #0]
 8006c6a:	9b03      	ldr	r3, [sp, #12]
 8006c6c:	2b0e      	cmp	r3, #14
 8006c6e:	f200 80a1 	bhi.w	8006db4 <_dtoa_r+0x444>
 8006c72:	2c00      	cmp	r4, #0
 8006c74:	f000 809e 	beq.w	8006db4 <_dtoa_r+0x444>
 8006c78:	2f00      	cmp	r7, #0
 8006c7a:	dd33      	ble.n	8006ce4 <_dtoa_r+0x374>
 8006c7c:	4b9c      	ldr	r3, [pc, #624]	@ (8006ef0 <_dtoa_r+0x580>)
 8006c7e:	f007 020f 	and.w	r2, r7, #15
 8006c82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c86:	ed93 7b00 	vldr	d7, [r3]
 8006c8a:	05f8      	lsls	r0, r7, #23
 8006c8c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006c90:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006c94:	d516      	bpl.n	8006cc4 <_dtoa_r+0x354>
 8006c96:	4b97      	ldr	r3, [pc, #604]	@ (8006ef4 <_dtoa_r+0x584>)
 8006c98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006c9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ca0:	f7f9 fdd4 	bl	800084c <__aeabi_ddiv>
 8006ca4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ca8:	f004 040f 	and.w	r4, r4, #15
 8006cac:	2603      	movs	r6, #3
 8006cae:	4d91      	ldr	r5, [pc, #580]	@ (8006ef4 <_dtoa_r+0x584>)
 8006cb0:	b954      	cbnz	r4, 8006cc8 <_dtoa_r+0x358>
 8006cb2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006cb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cba:	f7f9 fdc7 	bl	800084c <__aeabi_ddiv>
 8006cbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006cc2:	e028      	b.n	8006d16 <_dtoa_r+0x3a6>
 8006cc4:	2602      	movs	r6, #2
 8006cc6:	e7f2      	b.n	8006cae <_dtoa_r+0x33e>
 8006cc8:	07e1      	lsls	r1, r4, #31
 8006cca:	d508      	bpl.n	8006cde <_dtoa_r+0x36e>
 8006ccc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006cd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006cd4:	f7f9 fc90 	bl	80005f8 <__aeabi_dmul>
 8006cd8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006cdc:	3601      	adds	r6, #1
 8006cde:	1064      	asrs	r4, r4, #1
 8006ce0:	3508      	adds	r5, #8
 8006ce2:	e7e5      	b.n	8006cb0 <_dtoa_r+0x340>
 8006ce4:	f000 80af 	beq.w	8006e46 <_dtoa_r+0x4d6>
 8006ce8:	427c      	negs	r4, r7
 8006cea:	4b81      	ldr	r3, [pc, #516]	@ (8006ef0 <_dtoa_r+0x580>)
 8006cec:	4d81      	ldr	r5, [pc, #516]	@ (8006ef4 <_dtoa_r+0x584>)
 8006cee:	f004 020f 	and.w	r2, r4, #15
 8006cf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cfa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006cfe:	f7f9 fc7b 	bl	80005f8 <__aeabi_dmul>
 8006d02:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d06:	1124      	asrs	r4, r4, #4
 8006d08:	2300      	movs	r3, #0
 8006d0a:	2602      	movs	r6, #2
 8006d0c:	2c00      	cmp	r4, #0
 8006d0e:	f040 808f 	bne.w	8006e30 <_dtoa_r+0x4c0>
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d1d3      	bne.n	8006cbe <_dtoa_r+0x34e>
 8006d16:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006d18:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	f000 8094 	beq.w	8006e4a <_dtoa_r+0x4da>
 8006d22:	4b75      	ldr	r3, [pc, #468]	@ (8006ef8 <_dtoa_r+0x588>)
 8006d24:	2200      	movs	r2, #0
 8006d26:	4620      	mov	r0, r4
 8006d28:	4629      	mov	r1, r5
 8006d2a:	f7f9 fed7 	bl	8000adc <__aeabi_dcmplt>
 8006d2e:	2800      	cmp	r0, #0
 8006d30:	f000 808b 	beq.w	8006e4a <_dtoa_r+0x4da>
 8006d34:	9b03      	ldr	r3, [sp, #12]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	f000 8087 	beq.w	8006e4a <_dtoa_r+0x4da>
 8006d3c:	f1bb 0f00 	cmp.w	fp, #0
 8006d40:	dd34      	ble.n	8006dac <_dtoa_r+0x43c>
 8006d42:	4620      	mov	r0, r4
 8006d44:	4b6d      	ldr	r3, [pc, #436]	@ (8006efc <_dtoa_r+0x58c>)
 8006d46:	2200      	movs	r2, #0
 8006d48:	4629      	mov	r1, r5
 8006d4a:	f7f9 fc55 	bl	80005f8 <__aeabi_dmul>
 8006d4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d52:	f107 38ff 	add.w	r8, r7, #4294967295
 8006d56:	3601      	adds	r6, #1
 8006d58:	465c      	mov	r4, fp
 8006d5a:	4630      	mov	r0, r6
 8006d5c:	f7f9 fbe2 	bl	8000524 <__aeabi_i2d>
 8006d60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d64:	f7f9 fc48 	bl	80005f8 <__aeabi_dmul>
 8006d68:	4b65      	ldr	r3, [pc, #404]	@ (8006f00 <_dtoa_r+0x590>)
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	f7f9 fa8e 	bl	800028c <__adddf3>
 8006d70:	4605      	mov	r5, r0
 8006d72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006d76:	2c00      	cmp	r4, #0
 8006d78:	d16a      	bne.n	8006e50 <_dtoa_r+0x4e0>
 8006d7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d7e:	4b61      	ldr	r3, [pc, #388]	@ (8006f04 <_dtoa_r+0x594>)
 8006d80:	2200      	movs	r2, #0
 8006d82:	f7f9 fa81 	bl	8000288 <__aeabi_dsub>
 8006d86:	4602      	mov	r2, r0
 8006d88:	460b      	mov	r3, r1
 8006d8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006d8e:	462a      	mov	r2, r5
 8006d90:	4633      	mov	r3, r6
 8006d92:	f7f9 fec1 	bl	8000b18 <__aeabi_dcmpgt>
 8006d96:	2800      	cmp	r0, #0
 8006d98:	f040 8298 	bne.w	80072cc <_dtoa_r+0x95c>
 8006d9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006da0:	462a      	mov	r2, r5
 8006da2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006da6:	f7f9 fe99 	bl	8000adc <__aeabi_dcmplt>
 8006daa:	bb38      	cbnz	r0, 8006dfc <_dtoa_r+0x48c>
 8006dac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006db0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006db4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	f2c0 8157 	blt.w	800706a <_dtoa_r+0x6fa>
 8006dbc:	2f0e      	cmp	r7, #14
 8006dbe:	f300 8154 	bgt.w	800706a <_dtoa_r+0x6fa>
 8006dc2:	4b4b      	ldr	r3, [pc, #300]	@ (8006ef0 <_dtoa_r+0x580>)
 8006dc4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006dc8:	ed93 7b00 	vldr	d7, [r3]
 8006dcc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	ed8d 7b00 	vstr	d7, [sp]
 8006dd4:	f280 80e5 	bge.w	8006fa2 <_dtoa_r+0x632>
 8006dd8:	9b03      	ldr	r3, [sp, #12]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f300 80e1 	bgt.w	8006fa2 <_dtoa_r+0x632>
 8006de0:	d10c      	bne.n	8006dfc <_dtoa_r+0x48c>
 8006de2:	4b48      	ldr	r3, [pc, #288]	@ (8006f04 <_dtoa_r+0x594>)
 8006de4:	2200      	movs	r2, #0
 8006de6:	ec51 0b17 	vmov	r0, r1, d7
 8006dea:	f7f9 fc05 	bl	80005f8 <__aeabi_dmul>
 8006dee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006df2:	f7f9 fe87 	bl	8000b04 <__aeabi_dcmpge>
 8006df6:	2800      	cmp	r0, #0
 8006df8:	f000 8266 	beq.w	80072c8 <_dtoa_r+0x958>
 8006dfc:	2400      	movs	r4, #0
 8006dfe:	4625      	mov	r5, r4
 8006e00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e02:	4656      	mov	r6, sl
 8006e04:	ea6f 0803 	mvn.w	r8, r3
 8006e08:	2700      	movs	r7, #0
 8006e0a:	4621      	mov	r1, r4
 8006e0c:	4648      	mov	r0, r9
 8006e0e:	f000 fcbf 	bl	8007790 <_Bfree>
 8006e12:	2d00      	cmp	r5, #0
 8006e14:	f000 80bd 	beq.w	8006f92 <_dtoa_r+0x622>
 8006e18:	b12f      	cbz	r7, 8006e26 <_dtoa_r+0x4b6>
 8006e1a:	42af      	cmp	r7, r5
 8006e1c:	d003      	beq.n	8006e26 <_dtoa_r+0x4b6>
 8006e1e:	4639      	mov	r1, r7
 8006e20:	4648      	mov	r0, r9
 8006e22:	f000 fcb5 	bl	8007790 <_Bfree>
 8006e26:	4629      	mov	r1, r5
 8006e28:	4648      	mov	r0, r9
 8006e2a:	f000 fcb1 	bl	8007790 <_Bfree>
 8006e2e:	e0b0      	b.n	8006f92 <_dtoa_r+0x622>
 8006e30:	07e2      	lsls	r2, r4, #31
 8006e32:	d505      	bpl.n	8006e40 <_dtoa_r+0x4d0>
 8006e34:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e38:	f7f9 fbde 	bl	80005f8 <__aeabi_dmul>
 8006e3c:	3601      	adds	r6, #1
 8006e3e:	2301      	movs	r3, #1
 8006e40:	1064      	asrs	r4, r4, #1
 8006e42:	3508      	adds	r5, #8
 8006e44:	e762      	b.n	8006d0c <_dtoa_r+0x39c>
 8006e46:	2602      	movs	r6, #2
 8006e48:	e765      	b.n	8006d16 <_dtoa_r+0x3a6>
 8006e4a:	9c03      	ldr	r4, [sp, #12]
 8006e4c:	46b8      	mov	r8, r7
 8006e4e:	e784      	b.n	8006d5a <_dtoa_r+0x3ea>
 8006e50:	4b27      	ldr	r3, [pc, #156]	@ (8006ef0 <_dtoa_r+0x580>)
 8006e52:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006e54:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006e58:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006e5c:	4454      	add	r4, sl
 8006e5e:	2900      	cmp	r1, #0
 8006e60:	d054      	beq.n	8006f0c <_dtoa_r+0x59c>
 8006e62:	4929      	ldr	r1, [pc, #164]	@ (8006f08 <_dtoa_r+0x598>)
 8006e64:	2000      	movs	r0, #0
 8006e66:	f7f9 fcf1 	bl	800084c <__aeabi_ddiv>
 8006e6a:	4633      	mov	r3, r6
 8006e6c:	462a      	mov	r2, r5
 8006e6e:	f7f9 fa0b 	bl	8000288 <__aeabi_dsub>
 8006e72:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006e76:	4656      	mov	r6, sl
 8006e78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e7c:	f7f9 fe6c 	bl	8000b58 <__aeabi_d2iz>
 8006e80:	4605      	mov	r5, r0
 8006e82:	f7f9 fb4f 	bl	8000524 <__aeabi_i2d>
 8006e86:	4602      	mov	r2, r0
 8006e88:	460b      	mov	r3, r1
 8006e8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e8e:	f7f9 f9fb 	bl	8000288 <__aeabi_dsub>
 8006e92:	3530      	adds	r5, #48	@ 0x30
 8006e94:	4602      	mov	r2, r0
 8006e96:	460b      	mov	r3, r1
 8006e98:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006e9c:	f806 5b01 	strb.w	r5, [r6], #1
 8006ea0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006ea4:	f7f9 fe1a 	bl	8000adc <__aeabi_dcmplt>
 8006ea8:	2800      	cmp	r0, #0
 8006eaa:	d172      	bne.n	8006f92 <_dtoa_r+0x622>
 8006eac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006eb0:	4911      	ldr	r1, [pc, #68]	@ (8006ef8 <_dtoa_r+0x588>)
 8006eb2:	2000      	movs	r0, #0
 8006eb4:	f7f9 f9e8 	bl	8000288 <__aeabi_dsub>
 8006eb8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006ebc:	f7f9 fe0e 	bl	8000adc <__aeabi_dcmplt>
 8006ec0:	2800      	cmp	r0, #0
 8006ec2:	f040 80b4 	bne.w	800702e <_dtoa_r+0x6be>
 8006ec6:	42a6      	cmp	r6, r4
 8006ec8:	f43f af70 	beq.w	8006dac <_dtoa_r+0x43c>
 8006ecc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8006efc <_dtoa_r+0x58c>)
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f7f9 fb90 	bl	80005f8 <__aeabi_dmul>
 8006ed8:	4b08      	ldr	r3, [pc, #32]	@ (8006efc <_dtoa_r+0x58c>)
 8006eda:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006ede:	2200      	movs	r2, #0
 8006ee0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ee4:	f7f9 fb88 	bl	80005f8 <__aeabi_dmul>
 8006ee8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006eec:	e7c4      	b.n	8006e78 <_dtoa_r+0x508>
 8006eee:	bf00      	nop
 8006ef0:	0800a178 	.word	0x0800a178
 8006ef4:	0800a150 	.word	0x0800a150
 8006ef8:	3ff00000 	.word	0x3ff00000
 8006efc:	40240000 	.word	0x40240000
 8006f00:	401c0000 	.word	0x401c0000
 8006f04:	40140000 	.word	0x40140000
 8006f08:	3fe00000 	.word	0x3fe00000
 8006f0c:	4631      	mov	r1, r6
 8006f0e:	4628      	mov	r0, r5
 8006f10:	f7f9 fb72 	bl	80005f8 <__aeabi_dmul>
 8006f14:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006f18:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006f1a:	4656      	mov	r6, sl
 8006f1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f20:	f7f9 fe1a 	bl	8000b58 <__aeabi_d2iz>
 8006f24:	4605      	mov	r5, r0
 8006f26:	f7f9 fafd 	bl	8000524 <__aeabi_i2d>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	460b      	mov	r3, r1
 8006f2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f32:	f7f9 f9a9 	bl	8000288 <__aeabi_dsub>
 8006f36:	3530      	adds	r5, #48	@ 0x30
 8006f38:	f806 5b01 	strb.w	r5, [r6], #1
 8006f3c:	4602      	mov	r2, r0
 8006f3e:	460b      	mov	r3, r1
 8006f40:	42a6      	cmp	r6, r4
 8006f42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006f46:	f04f 0200 	mov.w	r2, #0
 8006f4a:	d124      	bne.n	8006f96 <_dtoa_r+0x626>
 8006f4c:	4baf      	ldr	r3, [pc, #700]	@ (800720c <_dtoa_r+0x89c>)
 8006f4e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006f52:	f7f9 f99b 	bl	800028c <__adddf3>
 8006f56:	4602      	mov	r2, r0
 8006f58:	460b      	mov	r3, r1
 8006f5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f5e:	f7f9 fddb 	bl	8000b18 <__aeabi_dcmpgt>
 8006f62:	2800      	cmp	r0, #0
 8006f64:	d163      	bne.n	800702e <_dtoa_r+0x6be>
 8006f66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006f6a:	49a8      	ldr	r1, [pc, #672]	@ (800720c <_dtoa_r+0x89c>)
 8006f6c:	2000      	movs	r0, #0
 8006f6e:	f7f9 f98b 	bl	8000288 <__aeabi_dsub>
 8006f72:	4602      	mov	r2, r0
 8006f74:	460b      	mov	r3, r1
 8006f76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f7a:	f7f9 fdaf 	bl	8000adc <__aeabi_dcmplt>
 8006f7e:	2800      	cmp	r0, #0
 8006f80:	f43f af14 	beq.w	8006dac <_dtoa_r+0x43c>
 8006f84:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006f86:	1e73      	subs	r3, r6, #1
 8006f88:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006f8a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006f8e:	2b30      	cmp	r3, #48	@ 0x30
 8006f90:	d0f8      	beq.n	8006f84 <_dtoa_r+0x614>
 8006f92:	4647      	mov	r7, r8
 8006f94:	e03b      	b.n	800700e <_dtoa_r+0x69e>
 8006f96:	4b9e      	ldr	r3, [pc, #632]	@ (8007210 <_dtoa_r+0x8a0>)
 8006f98:	f7f9 fb2e 	bl	80005f8 <__aeabi_dmul>
 8006f9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fa0:	e7bc      	b.n	8006f1c <_dtoa_r+0x5ac>
 8006fa2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006fa6:	4656      	mov	r6, sl
 8006fa8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006fac:	4620      	mov	r0, r4
 8006fae:	4629      	mov	r1, r5
 8006fb0:	f7f9 fc4c 	bl	800084c <__aeabi_ddiv>
 8006fb4:	f7f9 fdd0 	bl	8000b58 <__aeabi_d2iz>
 8006fb8:	4680      	mov	r8, r0
 8006fba:	f7f9 fab3 	bl	8000524 <__aeabi_i2d>
 8006fbe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006fc2:	f7f9 fb19 	bl	80005f8 <__aeabi_dmul>
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	460b      	mov	r3, r1
 8006fca:	4620      	mov	r0, r4
 8006fcc:	4629      	mov	r1, r5
 8006fce:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006fd2:	f7f9 f959 	bl	8000288 <__aeabi_dsub>
 8006fd6:	f806 4b01 	strb.w	r4, [r6], #1
 8006fda:	9d03      	ldr	r5, [sp, #12]
 8006fdc:	eba6 040a 	sub.w	r4, r6, sl
 8006fe0:	42a5      	cmp	r5, r4
 8006fe2:	4602      	mov	r2, r0
 8006fe4:	460b      	mov	r3, r1
 8006fe6:	d133      	bne.n	8007050 <_dtoa_r+0x6e0>
 8006fe8:	f7f9 f950 	bl	800028c <__adddf3>
 8006fec:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ff0:	4604      	mov	r4, r0
 8006ff2:	460d      	mov	r5, r1
 8006ff4:	f7f9 fd90 	bl	8000b18 <__aeabi_dcmpgt>
 8006ff8:	b9c0      	cbnz	r0, 800702c <_dtoa_r+0x6bc>
 8006ffa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ffe:	4620      	mov	r0, r4
 8007000:	4629      	mov	r1, r5
 8007002:	f7f9 fd61 	bl	8000ac8 <__aeabi_dcmpeq>
 8007006:	b110      	cbz	r0, 800700e <_dtoa_r+0x69e>
 8007008:	f018 0f01 	tst.w	r8, #1
 800700c:	d10e      	bne.n	800702c <_dtoa_r+0x6bc>
 800700e:	9902      	ldr	r1, [sp, #8]
 8007010:	4648      	mov	r0, r9
 8007012:	f000 fbbd 	bl	8007790 <_Bfree>
 8007016:	2300      	movs	r3, #0
 8007018:	7033      	strb	r3, [r6, #0]
 800701a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800701c:	3701      	adds	r7, #1
 800701e:	601f      	str	r7, [r3, #0]
 8007020:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007022:	2b00      	cmp	r3, #0
 8007024:	f000 824b 	beq.w	80074be <_dtoa_r+0xb4e>
 8007028:	601e      	str	r6, [r3, #0]
 800702a:	e248      	b.n	80074be <_dtoa_r+0xb4e>
 800702c:	46b8      	mov	r8, r7
 800702e:	4633      	mov	r3, r6
 8007030:	461e      	mov	r6, r3
 8007032:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007036:	2a39      	cmp	r2, #57	@ 0x39
 8007038:	d106      	bne.n	8007048 <_dtoa_r+0x6d8>
 800703a:	459a      	cmp	sl, r3
 800703c:	d1f8      	bne.n	8007030 <_dtoa_r+0x6c0>
 800703e:	2230      	movs	r2, #48	@ 0x30
 8007040:	f108 0801 	add.w	r8, r8, #1
 8007044:	f88a 2000 	strb.w	r2, [sl]
 8007048:	781a      	ldrb	r2, [r3, #0]
 800704a:	3201      	adds	r2, #1
 800704c:	701a      	strb	r2, [r3, #0]
 800704e:	e7a0      	b.n	8006f92 <_dtoa_r+0x622>
 8007050:	4b6f      	ldr	r3, [pc, #444]	@ (8007210 <_dtoa_r+0x8a0>)
 8007052:	2200      	movs	r2, #0
 8007054:	f7f9 fad0 	bl	80005f8 <__aeabi_dmul>
 8007058:	2200      	movs	r2, #0
 800705a:	2300      	movs	r3, #0
 800705c:	4604      	mov	r4, r0
 800705e:	460d      	mov	r5, r1
 8007060:	f7f9 fd32 	bl	8000ac8 <__aeabi_dcmpeq>
 8007064:	2800      	cmp	r0, #0
 8007066:	d09f      	beq.n	8006fa8 <_dtoa_r+0x638>
 8007068:	e7d1      	b.n	800700e <_dtoa_r+0x69e>
 800706a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800706c:	2a00      	cmp	r2, #0
 800706e:	f000 80ea 	beq.w	8007246 <_dtoa_r+0x8d6>
 8007072:	9a07      	ldr	r2, [sp, #28]
 8007074:	2a01      	cmp	r2, #1
 8007076:	f300 80cd 	bgt.w	8007214 <_dtoa_r+0x8a4>
 800707a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800707c:	2a00      	cmp	r2, #0
 800707e:	f000 80c1 	beq.w	8007204 <_dtoa_r+0x894>
 8007082:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007086:	9c08      	ldr	r4, [sp, #32]
 8007088:	9e00      	ldr	r6, [sp, #0]
 800708a:	9a00      	ldr	r2, [sp, #0]
 800708c:	441a      	add	r2, r3
 800708e:	9200      	str	r2, [sp, #0]
 8007090:	9a06      	ldr	r2, [sp, #24]
 8007092:	2101      	movs	r1, #1
 8007094:	441a      	add	r2, r3
 8007096:	4648      	mov	r0, r9
 8007098:	9206      	str	r2, [sp, #24]
 800709a:	f000 fc77 	bl	800798c <__i2b>
 800709e:	4605      	mov	r5, r0
 80070a0:	b166      	cbz	r6, 80070bc <_dtoa_r+0x74c>
 80070a2:	9b06      	ldr	r3, [sp, #24]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	dd09      	ble.n	80070bc <_dtoa_r+0x74c>
 80070a8:	42b3      	cmp	r3, r6
 80070aa:	9a00      	ldr	r2, [sp, #0]
 80070ac:	bfa8      	it	ge
 80070ae:	4633      	movge	r3, r6
 80070b0:	1ad2      	subs	r2, r2, r3
 80070b2:	9200      	str	r2, [sp, #0]
 80070b4:	9a06      	ldr	r2, [sp, #24]
 80070b6:	1af6      	subs	r6, r6, r3
 80070b8:	1ad3      	subs	r3, r2, r3
 80070ba:	9306      	str	r3, [sp, #24]
 80070bc:	9b08      	ldr	r3, [sp, #32]
 80070be:	b30b      	cbz	r3, 8007104 <_dtoa_r+0x794>
 80070c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	f000 80c6 	beq.w	8007254 <_dtoa_r+0x8e4>
 80070c8:	2c00      	cmp	r4, #0
 80070ca:	f000 80c0 	beq.w	800724e <_dtoa_r+0x8de>
 80070ce:	4629      	mov	r1, r5
 80070d0:	4622      	mov	r2, r4
 80070d2:	4648      	mov	r0, r9
 80070d4:	f000 fd12 	bl	8007afc <__pow5mult>
 80070d8:	9a02      	ldr	r2, [sp, #8]
 80070da:	4601      	mov	r1, r0
 80070dc:	4605      	mov	r5, r0
 80070de:	4648      	mov	r0, r9
 80070e0:	f000 fc6a 	bl	80079b8 <__multiply>
 80070e4:	9902      	ldr	r1, [sp, #8]
 80070e6:	4680      	mov	r8, r0
 80070e8:	4648      	mov	r0, r9
 80070ea:	f000 fb51 	bl	8007790 <_Bfree>
 80070ee:	9b08      	ldr	r3, [sp, #32]
 80070f0:	1b1b      	subs	r3, r3, r4
 80070f2:	9308      	str	r3, [sp, #32]
 80070f4:	f000 80b1 	beq.w	800725a <_dtoa_r+0x8ea>
 80070f8:	9a08      	ldr	r2, [sp, #32]
 80070fa:	4641      	mov	r1, r8
 80070fc:	4648      	mov	r0, r9
 80070fe:	f000 fcfd 	bl	8007afc <__pow5mult>
 8007102:	9002      	str	r0, [sp, #8]
 8007104:	2101      	movs	r1, #1
 8007106:	4648      	mov	r0, r9
 8007108:	f000 fc40 	bl	800798c <__i2b>
 800710c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800710e:	4604      	mov	r4, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	f000 81d8 	beq.w	80074c6 <_dtoa_r+0xb56>
 8007116:	461a      	mov	r2, r3
 8007118:	4601      	mov	r1, r0
 800711a:	4648      	mov	r0, r9
 800711c:	f000 fcee 	bl	8007afc <__pow5mult>
 8007120:	9b07      	ldr	r3, [sp, #28]
 8007122:	2b01      	cmp	r3, #1
 8007124:	4604      	mov	r4, r0
 8007126:	f300 809f 	bgt.w	8007268 <_dtoa_r+0x8f8>
 800712a:	9b04      	ldr	r3, [sp, #16]
 800712c:	2b00      	cmp	r3, #0
 800712e:	f040 8097 	bne.w	8007260 <_dtoa_r+0x8f0>
 8007132:	9b05      	ldr	r3, [sp, #20]
 8007134:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007138:	2b00      	cmp	r3, #0
 800713a:	f040 8093 	bne.w	8007264 <_dtoa_r+0x8f4>
 800713e:	9b05      	ldr	r3, [sp, #20]
 8007140:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007144:	0d1b      	lsrs	r3, r3, #20
 8007146:	051b      	lsls	r3, r3, #20
 8007148:	b133      	cbz	r3, 8007158 <_dtoa_r+0x7e8>
 800714a:	9b00      	ldr	r3, [sp, #0]
 800714c:	3301      	adds	r3, #1
 800714e:	9300      	str	r3, [sp, #0]
 8007150:	9b06      	ldr	r3, [sp, #24]
 8007152:	3301      	adds	r3, #1
 8007154:	9306      	str	r3, [sp, #24]
 8007156:	2301      	movs	r3, #1
 8007158:	9308      	str	r3, [sp, #32]
 800715a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800715c:	2b00      	cmp	r3, #0
 800715e:	f000 81b8 	beq.w	80074d2 <_dtoa_r+0xb62>
 8007162:	6923      	ldr	r3, [r4, #16]
 8007164:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007168:	6918      	ldr	r0, [r3, #16]
 800716a:	f000 fbc3 	bl	80078f4 <__hi0bits>
 800716e:	f1c0 0020 	rsb	r0, r0, #32
 8007172:	9b06      	ldr	r3, [sp, #24]
 8007174:	4418      	add	r0, r3
 8007176:	f010 001f 	ands.w	r0, r0, #31
 800717a:	f000 8082 	beq.w	8007282 <_dtoa_r+0x912>
 800717e:	f1c0 0320 	rsb	r3, r0, #32
 8007182:	2b04      	cmp	r3, #4
 8007184:	dd73      	ble.n	800726e <_dtoa_r+0x8fe>
 8007186:	9b00      	ldr	r3, [sp, #0]
 8007188:	f1c0 001c 	rsb	r0, r0, #28
 800718c:	4403      	add	r3, r0
 800718e:	9300      	str	r3, [sp, #0]
 8007190:	9b06      	ldr	r3, [sp, #24]
 8007192:	4403      	add	r3, r0
 8007194:	4406      	add	r6, r0
 8007196:	9306      	str	r3, [sp, #24]
 8007198:	9b00      	ldr	r3, [sp, #0]
 800719a:	2b00      	cmp	r3, #0
 800719c:	dd05      	ble.n	80071aa <_dtoa_r+0x83a>
 800719e:	9902      	ldr	r1, [sp, #8]
 80071a0:	461a      	mov	r2, r3
 80071a2:	4648      	mov	r0, r9
 80071a4:	f000 fd04 	bl	8007bb0 <__lshift>
 80071a8:	9002      	str	r0, [sp, #8]
 80071aa:	9b06      	ldr	r3, [sp, #24]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	dd05      	ble.n	80071bc <_dtoa_r+0x84c>
 80071b0:	4621      	mov	r1, r4
 80071b2:	461a      	mov	r2, r3
 80071b4:	4648      	mov	r0, r9
 80071b6:	f000 fcfb 	bl	8007bb0 <__lshift>
 80071ba:	4604      	mov	r4, r0
 80071bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d061      	beq.n	8007286 <_dtoa_r+0x916>
 80071c2:	9802      	ldr	r0, [sp, #8]
 80071c4:	4621      	mov	r1, r4
 80071c6:	f000 fd5f 	bl	8007c88 <__mcmp>
 80071ca:	2800      	cmp	r0, #0
 80071cc:	da5b      	bge.n	8007286 <_dtoa_r+0x916>
 80071ce:	2300      	movs	r3, #0
 80071d0:	9902      	ldr	r1, [sp, #8]
 80071d2:	220a      	movs	r2, #10
 80071d4:	4648      	mov	r0, r9
 80071d6:	f000 fafd 	bl	80077d4 <__multadd>
 80071da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071dc:	9002      	str	r0, [sp, #8]
 80071de:	f107 38ff 	add.w	r8, r7, #4294967295
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	f000 8177 	beq.w	80074d6 <_dtoa_r+0xb66>
 80071e8:	4629      	mov	r1, r5
 80071ea:	2300      	movs	r3, #0
 80071ec:	220a      	movs	r2, #10
 80071ee:	4648      	mov	r0, r9
 80071f0:	f000 faf0 	bl	80077d4 <__multadd>
 80071f4:	f1bb 0f00 	cmp.w	fp, #0
 80071f8:	4605      	mov	r5, r0
 80071fa:	dc6f      	bgt.n	80072dc <_dtoa_r+0x96c>
 80071fc:	9b07      	ldr	r3, [sp, #28]
 80071fe:	2b02      	cmp	r3, #2
 8007200:	dc49      	bgt.n	8007296 <_dtoa_r+0x926>
 8007202:	e06b      	b.n	80072dc <_dtoa_r+0x96c>
 8007204:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007206:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800720a:	e73c      	b.n	8007086 <_dtoa_r+0x716>
 800720c:	3fe00000 	.word	0x3fe00000
 8007210:	40240000 	.word	0x40240000
 8007214:	9b03      	ldr	r3, [sp, #12]
 8007216:	1e5c      	subs	r4, r3, #1
 8007218:	9b08      	ldr	r3, [sp, #32]
 800721a:	42a3      	cmp	r3, r4
 800721c:	db09      	blt.n	8007232 <_dtoa_r+0x8c2>
 800721e:	1b1c      	subs	r4, r3, r4
 8007220:	9b03      	ldr	r3, [sp, #12]
 8007222:	2b00      	cmp	r3, #0
 8007224:	f6bf af30 	bge.w	8007088 <_dtoa_r+0x718>
 8007228:	9b00      	ldr	r3, [sp, #0]
 800722a:	9a03      	ldr	r2, [sp, #12]
 800722c:	1a9e      	subs	r6, r3, r2
 800722e:	2300      	movs	r3, #0
 8007230:	e72b      	b.n	800708a <_dtoa_r+0x71a>
 8007232:	9b08      	ldr	r3, [sp, #32]
 8007234:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007236:	9408      	str	r4, [sp, #32]
 8007238:	1ae3      	subs	r3, r4, r3
 800723a:	441a      	add	r2, r3
 800723c:	9e00      	ldr	r6, [sp, #0]
 800723e:	9b03      	ldr	r3, [sp, #12]
 8007240:	920d      	str	r2, [sp, #52]	@ 0x34
 8007242:	2400      	movs	r4, #0
 8007244:	e721      	b.n	800708a <_dtoa_r+0x71a>
 8007246:	9c08      	ldr	r4, [sp, #32]
 8007248:	9e00      	ldr	r6, [sp, #0]
 800724a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800724c:	e728      	b.n	80070a0 <_dtoa_r+0x730>
 800724e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007252:	e751      	b.n	80070f8 <_dtoa_r+0x788>
 8007254:	9a08      	ldr	r2, [sp, #32]
 8007256:	9902      	ldr	r1, [sp, #8]
 8007258:	e750      	b.n	80070fc <_dtoa_r+0x78c>
 800725a:	f8cd 8008 	str.w	r8, [sp, #8]
 800725e:	e751      	b.n	8007104 <_dtoa_r+0x794>
 8007260:	2300      	movs	r3, #0
 8007262:	e779      	b.n	8007158 <_dtoa_r+0x7e8>
 8007264:	9b04      	ldr	r3, [sp, #16]
 8007266:	e777      	b.n	8007158 <_dtoa_r+0x7e8>
 8007268:	2300      	movs	r3, #0
 800726a:	9308      	str	r3, [sp, #32]
 800726c:	e779      	b.n	8007162 <_dtoa_r+0x7f2>
 800726e:	d093      	beq.n	8007198 <_dtoa_r+0x828>
 8007270:	9a00      	ldr	r2, [sp, #0]
 8007272:	331c      	adds	r3, #28
 8007274:	441a      	add	r2, r3
 8007276:	9200      	str	r2, [sp, #0]
 8007278:	9a06      	ldr	r2, [sp, #24]
 800727a:	441a      	add	r2, r3
 800727c:	441e      	add	r6, r3
 800727e:	9206      	str	r2, [sp, #24]
 8007280:	e78a      	b.n	8007198 <_dtoa_r+0x828>
 8007282:	4603      	mov	r3, r0
 8007284:	e7f4      	b.n	8007270 <_dtoa_r+0x900>
 8007286:	9b03      	ldr	r3, [sp, #12]
 8007288:	2b00      	cmp	r3, #0
 800728a:	46b8      	mov	r8, r7
 800728c:	dc20      	bgt.n	80072d0 <_dtoa_r+0x960>
 800728e:	469b      	mov	fp, r3
 8007290:	9b07      	ldr	r3, [sp, #28]
 8007292:	2b02      	cmp	r3, #2
 8007294:	dd1e      	ble.n	80072d4 <_dtoa_r+0x964>
 8007296:	f1bb 0f00 	cmp.w	fp, #0
 800729a:	f47f adb1 	bne.w	8006e00 <_dtoa_r+0x490>
 800729e:	4621      	mov	r1, r4
 80072a0:	465b      	mov	r3, fp
 80072a2:	2205      	movs	r2, #5
 80072a4:	4648      	mov	r0, r9
 80072a6:	f000 fa95 	bl	80077d4 <__multadd>
 80072aa:	4601      	mov	r1, r0
 80072ac:	4604      	mov	r4, r0
 80072ae:	9802      	ldr	r0, [sp, #8]
 80072b0:	f000 fcea 	bl	8007c88 <__mcmp>
 80072b4:	2800      	cmp	r0, #0
 80072b6:	f77f ada3 	ble.w	8006e00 <_dtoa_r+0x490>
 80072ba:	4656      	mov	r6, sl
 80072bc:	2331      	movs	r3, #49	@ 0x31
 80072be:	f806 3b01 	strb.w	r3, [r6], #1
 80072c2:	f108 0801 	add.w	r8, r8, #1
 80072c6:	e59f      	b.n	8006e08 <_dtoa_r+0x498>
 80072c8:	9c03      	ldr	r4, [sp, #12]
 80072ca:	46b8      	mov	r8, r7
 80072cc:	4625      	mov	r5, r4
 80072ce:	e7f4      	b.n	80072ba <_dtoa_r+0x94a>
 80072d0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80072d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	f000 8101 	beq.w	80074de <_dtoa_r+0xb6e>
 80072dc:	2e00      	cmp	r6, #0
 80072de:	dd05      	ble.n	80072ec <_dtoa_r+0x97c>
 80072e0:	4629      	mov	r1, r5
 80072e2:	4632      	mov	r2, r6
 80072e4:	4648      	mov	r0, r9
 80072e6:	f000 fc63 	bl	8007bb0 <__lshift>
 80072ea:	4605      	mov	r5, r0
 80072ec:	9b08      	ldr	r3, [sp, #32]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d05c      	beq.n	80073ac <_dtoa_r+0xa3c>
 80072f2:	6869      	ldr	r1, [r5, #4]
 80072f4:	4648      	mov	r0, r9
 80072f6:	f000 fa0b 	bl	8007710 <_Balloc>
 80072fa:	4606      	mov	r6, r0
 80072fc:	b928      	cbnz	r0, 800730a <_dtoa_r+0x99a>
 80072fe:	4b82      	ldr	r3, [pc, #520]	@ (8007508 <_dtoa_r+0xb98>)
 8007300:	4602      	mov	r2, r0
 8007302:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007306:	f7ff bb4a 	b.w	800699e <_dtoa_r+0x2e>
 800730a:	692a      	ldr	r2, [r5, #16]
 800730c:	3202      	adds	r2, #2
 800730e:	0092      	lsls	r2, r2, #2
 8007310:	f105 010c 	add.w	r1, r5, #12
 8007314:	300c      	adds	r0, #12
 8007316:	f001 ff69 	bl	80091ec <memcpy>
 800731a:	2201      	movs	r2, #1
 800731c:	4631      	mov	r1, r6
 800731e:	4648      	mov	r0, r9
 8007320:	f000 fc46 	bl	8007bb0 <__lshift>
 8007324:	f10a 0301 	add.w	r3, sl, #1
 8007328:	9300      	str	r3, [sp, #0]
 800732a:	eb0a 030b 	add.w	r3, sl, fp
 800732e:	9308      	str	r3, [sp, #32]
 8007330:	9b04      	ldr	r3, [sp, #16]
 8007332:	f003 0301 	and.w	r3, r3, #1
 8007336:	462f      	mov	r7, r5
 8007338:	9306      	str	r3, [sp, #24]
 800733a:	4605      	mov	r5, r0
 800733c:	9b00      	ldr	r3, [sp, #0]
 800733e:	9802      	ldr	r0, [sp, #8]
 8007340:	4621      	mov	r1, r4
 8007342:	f103 3bff 	add.w	fp, r3, #4294967295
 8007346:	f7ff fa8b 	bl	8006860 <quorem>
 800734a:	4603      	mov	r3, r0
 800734c:	3330      	adds	r3, #48	@ 0x30
 800734e:	9003      	str	r0, [sp, #12]
 8007350:	4639      	mov	r1, r7
 8007352:	9802      	ldr	r0, [sp, #8]
 8007354:	9309      	str	r3, [sp, #36]	@ 0x24
 8007356:	f000 fc97 	bl	8007c88 <__mcmp>
 800735a:	462a      	mov	r2, r5
 800735c:	9004      	str	r0, [sp, #16]
 800735e:	4621      	mov	r1, r4
 8007360:	4648      	mov	r0, r9
 8007362:	f000 fcad 	bl	8007cc0 <__mdiff>
 8007366:	68c2      	ldr	r2, [r0, #12]
 8007368:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800736a:	4606      	mov	r6, r0
 800736c:	bb02      	cbnz	r2, 80073b0 <_dtoa_r+0xa40>
 800736e:	4601      	mov	r1, r0
 8007370:	9802      	ldr	r0, [sp, #8]
 8007372:	f000 fc89 	bl	8007c88 <__mcmp>
 8007376:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007378:	4602      	mov	r2, r0
 800737a:	4631      	mov	r1, r6
 800737c:	4648      	mov	r0, r9
 800737e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007380:	9309      	str	r3, [sp, #36]	@ 0x24
 8007382:	f000 fa05 	bl	8007790 <_Bfree>
 8007386:	9b07      	ldr	r3, [sp, #28]
 8007388:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800738a:	9e00      	ldr	r6, [sp, #0]
 800738c:	ea42 0103 	orr.w	r1, r2, r3
 8007390:	9b06      	ldr	r3, [sp, #24]
 8007392:	4319      	orrs	r1, r3
 8007394:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007396:	d10d      	bne.n	80073b4 <_dtoa_r+0xa44>
 8007398:	2b39      	cmp	r3, #57	@ 0x39
 800739a:	d027      	beq.n	80073ec <_dtoa_r+0xa7c>
 800739c:	9a04      	ldr	r2, [sp, #16]
 800739e:	2a00      	cmp	r2, #0
 80073a0:	dd01      	ble.n	80073a6 <_dtoa_r+0xa36>
 80073a2:	9b03      	ldr	r3, [sp, #12]
 80073a4:	3331      	adds	r3, #49	@ 0x31
 80073a6:	f88b 3000 	strb.w	r3, [fp]
 80073aa:	e52e      	b.n	8006e0a <_dtoa_r+0x49a>
 80073ac:	4628      	mov	r0, r5
 80073ae:	e7b9      	b.n	8007324 <_dtoa_r+0x9b4>
 80073b0:	2201      	movs	r2, #1
 80073b2:	e7e2      	b.n	800737a <_dtoa_r+0xa0a>
 80073b4:	9904      	ldr	r1, [sp, #16]
 80073b6:	2900      	cmp	r1, #0
 80073b8:	db04      	blt.n	80073c4 <_dtoa_r+0xa54>
 80073ba:	9807      	ldr	r0, [sp, #28]
 80073bc:	4301      	orrs	r1, r0
 80073be:	9806      	ldr	r0, [sp, #24]
 80073c0:	4301      	orrs	r1, r0
 80073c2:	d120      	bne.n	8007406 <_dtoa_r+0xa96>
 80073c4:	2a00      	cmp	r2, #0
 80073c6:	ddee      	ble.n	80073a6 <_dtoa_r+0xa36>
 80073c8:	9902      	ldr	r1, [sp, #8]
 80073ca:	9300      	str	r3, [sp, #0]
 80073cc:	2201      	movs	r2, #1
 80073ce:	4648      	mov	r0, r9
 80073d0:	f000 fbee 	bl	8007bb0 <__lshift>
 80073d4:	4621      	mov	r1, r4
 80073d6:	9002      	str	r0, [sp, #8]
 80073d8:	f000 fc56 	bl	8007c88 <__mcmp>
 80073dc:	2800      	cmp	r0, #0
 80073de:	9b00      	ldr	r3, [sp, #0]
 80073e0:	dc02      	bgt.n	80073e8 <_dtoa_r+0xa78>
 80073e2:	d1e0      	bne.n	80073a6 <_dtoa_r+0xa36>
 80073e4:	07da      	lsls	r2, r3, #31
 80073e6:	d5de      	bpl.n	80073a6 <_dtoa_r+0xa36>
 80073e8:	2b39      	cmp	r3, #57	@ 0x39
 80073ea:	d1da      	bne.n	80073a2 <_dtoa_r+0xa32>
 80073ec:	2339      	movs	r3, #57	@ 0x39
 80073ee:	f88b 3000 	strb.w	r3, [fp]
 80073f2:	4633      	mov	r3, r6
 80073f4:	461e      	mov	r6, r3
 80073f6:	3b01      	subs	r3, #1
 80073f8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80073fc:	2a39      	cmp	r2, #57	@ 0x39
 80073fe:	d04e      	beq.n	800749e <_dtoa_r+0xb2e>
 8007400:	3201      	adds	r2, #1
 8007402:	701a      	strb	r2, [r3, #0]
 8007404:	e501      	b.n	8006e0a <_dtoa_r+0x49a>
 8007406:	2a00      	cmp	r2, #0
 8007408:	dd03      	ble.n	8007412 <_dtoa_r+0xaa2>
 800740a:	2b39      	cmp	r3, #57	@ 0x39
 800740c:	d0ee      	beq.n	80073ec <_dtoa_r+0xa7c>
 800740e:	3301      	adds	r3, #1
 8007410:	e7c9      	b.n	80073a6 <_dtoa_r+0xa36>
 8007412:	9a00      	ldr	r2, [sp, #0]
 8007414:	9908      	ldr	r1, [sp, #32]
 8007416:	f802 3c01 	strb.w	r3, [r2, #-1]
 800741a:	428a      	cmp	r2, r1
 800741c:	d028      	beq.n	8007470 <_dtoa_r+0xb00>
 800741e:	9902      	ldr	r1, [sp, #8]
 8007420:	2300      	movs	r3, #0
 8007422:	220a      	movs	r2, #10
 8007424:	4648      	mov	r0, r9
 8007426:	f000 f9d5 	bl	80077d4 <__multadd>
 800742a:	42af      	cmp	r7, r5
 800742c:	9002      	str	r0, [sp, #8]
 800742e:	f04f 0300 	mov.w	r3, #0
 8007432:	f04f 020a 	mov.w	r2, #10
 8007436:	4639      	mov	r1, r7
 8007438:	4648      	mov	r0, r9
 800743a:	d107      	bne.n	800744c <_dtoa_r+0xadc>
 800743c:	f000 f9ca 	bl	80077d4 <__multadd>
 8007440:	4607      	mov	r7, r0
 8007442:	4605      	mov	r5, r0
 8007444:	9b00      	ldr	r3, [sp, #0]
 8007446:	3301      	adds	r3, #1
 8007448:	9300      	str	r3, [sp, #0]
 800744a:	e777      	b.n	800733c <_dtoa_r+0x9cc>
 800744c:	f000 f9c2 	bl	80077d4 <__multadd>
 8007450:	4629      	mov	r1, r5
 8007452:	4607      	mov	r7, r0
 8007454:	2300      	movs	r3, #0
 8007456:	220a      	movs	r2, #10
 8007458:	4648      	mov	r0, r9
 800745a:	f000 f9bb 	bl	80077d4 <__multadd>
 800745e:	4605      	mov	r5, r0
 8007460:	e7f0      	b.n	8007444 <_dtoa_r+0xad4>
 8007462:	f1bb 0f00 	cmp.w	fp, #0
 8007466:	bfcc      	ite	gt
 8007468:	465e      	movgt	r6, fp
 800746a:	2601      	movle	r6, #1
 800746c:	4456      	add	r6, sl
 800746e:	2700      	movs	r7, #0
 8007470:	9902      	ldr	r1, [sp, #8]
 8007472:	9300      	str	r3, [sp, #0]
 8007474:	2201      	movs	r2, #1
 8007476:	4648      	mov	r0, r9
 8007478:	f000 fb9a 	bl	8007bb0 <__lshift>
 800747c:	4621      	mov	r1, r4
 800747e:	9002      	str	r0, [sp, #8]
 8007480:	f000 fc02 	bl	8007c88 <__mcmp>
 8007484:	2800      	cmp	r0, #0
 8007486:	dcb4      	bgt.n	80073f2 <_dtoa_r+0xa82>
 8007488:	d102      	bne.n	8007490 <_dtoa_r+0xb20>
 800748a:	9b00      	ldr	r3, [sp, #0]
 800748c:	07db      	lsls	r3, r3, #31
 800748e:	d4b0      	bmi.n	80073f2 <_dtoa_r+0xa82>
 8007490:	4633      	mov	r3, r6
 8007492:	461e      	mov	r6, r3
 8007494:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007498:	2a30      	cmp	r2, #48	@ 0x30
 800749a:	d0fa      	beq.n	8007492 <_dtoa_r+0xb22>
 800749c:	e4b5      	b.n	8006e0a <_dtoa_r+0x49a>
 800749e:	459a      	cmp	sl, r3
 80074a0:	d1a8      	bne.n	80073f4 <_dtoa_r+0xa84>
 80074a2:	2331      	movs	r3, #49	@ 0x31
 80074a4:	f108 0801 	add.w	r8, r8, #1
 80074a8:	f88a 3000 	strb.w	r3, [sl]
 80074ac:	e4ad      	b.n	8006e0a <_dtoa_r+0x49a>
 80074ae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80074b0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800750c <_dtoa_r+0xb9c>
 80074b4:	b11b      	cbz	r3, 80074be <_dtoa_r+0xb4e>
 80074b6:	f10a 0308 	add.w	r3, sl, #8
 80074ba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80074bc:	6013      	str	r3, [r2, #0]
 80074be:	4650      	mov	r0, sl
 80074c0:	b017      	add	sp, #92	@ 0x5c
 80074c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074c6:	9b07      	ldr	r3, [sp, #28]
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	f77f ae2e 	ble.w	800712a <_dtoa_r+0x7ba>
 80074ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80074d0:	9308      	str	r3, [sp, #32]
 80074d2:	2001      	movs	r0, #1
 80074d4:	e64d      	b.n	8007172 <_dtoa_r+0x802>
 80074d6:	f1bb 0f00 	cmp.w	fp, #0
 80074da:	f77f aed9 	ble.w	8007290 <_dtoa_r+0x920>
 80074de:	4656      	mov	r6, sl
 80074e0:	9802      	ldr	r0, [sp, #8]
 80074e2:	4621      	mov	r1, r4
 80074e4:	f7ff f9bc 	bl	8006860 <quorem>
 80074e8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80074ec:	f806 3b01 	strb.w	r3, [r6], #1
 80074f0:	eba6 020a 	sub.w	r2, r6, sl
 80074f4:	4593      	cmp	fp, r2
 80074f6:	ddb4      	ble.n	8007462 <_dtoa_r+0xaf2>
 80074f8:	9902      	ldr	r1, [sp, #8]
 80074fa:	2300      	movs	r3, #0
 80074fc:	220a      	movs	r2, #10
 80074fe:	4648      	mov	r0, r9
 8007500:	f000 f968 	bl	80077d4 <__multadd>
 8007504:	9002      	str	r0, [sp, #8]
 8007506:	e7eb      	b.n	80074e0 <_dtoa_r+0xb70>
 8007508:	0800a01d 	.word	0x0800a01d
 800750c:	08009fa1 	.word	0x08009fa1

08007510 <_free_r>:
 8007510:	b538      	push	{r3, r4, r5, lr}
 8007512:	4605      	mov	r5, r0
 8007514:	2900      	cmp	r1, #0
 8007516:	d041      	beq.n	800759c <_free_r+0x8c>
 8007518:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800751c:	1f0c      	subs	r4, r1, #4
 800751e:	2b00      	cmp	r3, #0
 8007520:	bfb8      	it	lt
 8007522:	18e4      	addlt	r4, r4, r3
 8007524:	f000 f8e8 	bl	80076f8 <__malloc_lock>
 8007528:	4a1d      	ldr	r2, [pc, #116]	@ (80075a0 <_free_r+0x90>)
 800752a:	6813      	ldr	r3, [r2, #0]
 800752c:	b933      	cbnz	r3, 800753c <_free_r+0x2c>
 800752e:	6063      	str	r3, [r4, #4]
 8007530:	6014      	str	r4, [r2, #0]
 8007532:	4628      	mov	r0, r5
 8007534:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007538:	f000 b8e4 	b.w	8007704 <__malloc_unlock>
 800753c:	42a3      	cmp	r3, r4
 800753e:	d908      	bls.n	8007552 <_free_r+0x42>
 8007540:	6820      	ldr	r0, [r4, #0]
 8007542:	1821      	adds	r1, r4, r0
 8007544:	428b      	cmp	r3, r1
 8007546:	bf01      	itttt	eq
 8007548:	6819      	ldreq	r1, [r3, #0]
 800754a:	685b      	ldreq	r3, [r3, #4]
 800754c:	1809      	addeq	r1, r1, r0
 800754e:	6021      	streq	r1, [r4, #0]
 8007550:	e7ed      	b.n	800752e <_free_r+0x1e>
 8007552:	461a      	mov	r2, r3
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	b10b      	cbz	r3, 800755c <_free_r+0x4c>
 8007558:	42a3      	cmp	r3, r4
 800755a:	d9fa      	bls.n	8007552 <_free_r+0x42>
 800755c:	6811      	ldr	r1, [r2, #0]
 800755e:	1850      	adds	r0, r2, r1
 8007560:	42a0      	cmp	r0, r4
 8007562:	d10b      	bne.n	800757c <_free_r+0x6c>
 8007564:	6820      	ldr	r0, [r4, #0]
 8007566:	4401      	add	r1, r0
 8007568:	1850      	adds	r0, r2, r1
 800756a:	4283      	cmp	r3, r0
 800756c:	6011      	str	r1, [r2, #0]
 800756e:	d1e0      	bne.n	8007532 <_free_r+0x22>
 8007570:	6818      	ldr	r0, [r3, #0]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	6053      	str	r3, [r2, #4]
 8007576:	4408      	add	r0, r1
 8007578:	6010      	str	r0, [r2, #0]
 800757a:	e7da      	b.n	8007532 <_free_r+0x22>
 800757c:	d902      	bls.n	8007584 <_free_r+0x74>
 800757e:	230c      	movs	r3, #12
 8007580:	602b      	str	r3, [r5, #0]
 8007582:	e7d6      	b.n	8007532 <_free_r+0x22>
 8007584:	6820      	ldr	r0, [r4, #0]
 8007586:	1821      	adds	r1, r4, r0
 8007588:	428b      	cmp	r3, r1
 800758a:	bf04      	itt	eq
 800758c:	6819      	ldreq	r1, [r3, #0]
 800758e:	685b      	ldreq	r3, [r3, #4]
 8007590:	6063      	str	r3, [r4, #4]
 8007592:	bf04      	itt	eq
 8007594:	1809      	addeq	r1, r1, r0
 8007596:	6021      	streq	r1, [r4, #0]
 8007598:	6054      	str	r4, [r2, #4]
 800759a:	e7ca      	b.n	8007532 <_free_r+0x22>
 800759c:	bd38      	pop	{r3, r4, r5, pc}
 800759e:	bf00      	nop
 80075a0:	20000438 	.word	0x20000438

080075a4 <malloc>:
 80075a4:	4b02      	ldr	r3, [pc, #8]	@ (80075b0 <malloc+0xc>)
 80075a6:	4601      	mov	r1, r0
 80075a8:	6818      	ldr	r0, [r3, #0]
 80075aa:	f000 b825 	b.w	80075f8 <_malloc_r>
 80075ae:	bf00      	nop
 80075b0:	20000018 	.word	0x20000018

080075b4 <sbrk_aligned>:
 80075b4:	b570      	push	{r4, r5, r6, lr}
 80075b6:	4e0f      	ldr	r6, [pc, #60]	@ (80075f4 <sbrk_aligned+0x40>)
 80075b8:	460c      	mov	r4, r1
 80075ba:	6831      	ldr	r1, [r6, #0]
 80075bc:	4605      	mov	r5, r0
 80075be:	b911      	cbnz	r1, 80075c6 <sbrk_aligned+0x12>
 80075c0:	f001 fe04 	bl	80091cc <_sbrk_r>
 80075c4:	6030      	str	r0, [r6, #0]
 80075c6:	4621      	mov	r1, r4
 80075c8:	4628      	mov	r0, r5
 80075ca:	f001 fdff 	bl	80091cc <_sbrk_r>
 80075ce:	1c43      	adds	r3, r0, #1
 80075d0:	d103      	bne.n	80075da <sbrk_aligned+0x26>
 80075d2:	f04f 34ff 	mov.w	r4, #4294967295
 80075d6:	4620      	mov	r0, r4
 80075d8:	bd70      	pop	{r4, r5, r6, pc}
 80075da:	1cc4      	adds	r4, r0, #3
 80075dc:	f024 0403 	bic.w	r4, r4, #3
 80075e0:	42a0      	cmp	r0, r4
 80075e2:	d0f8      	beq.n	80075d6 <sbrk_aligned+0x22>
 80075e4:	1a21      	subs	r1, r4, r0
 80075e6:	4628      	mov	r0, r5
 80075e8:	f001 fdf0 	bl	80091cc <_sbrk_r>
 80075ec:	3001      	adds	r0, #1
 80075ee:	d1f2      	bne.n	80075d6 <sbrk_aligned+0x22>
 80075f0:	e7ef      	b.n	80075d2 <sbrk_aligned+0x1e>
 80075f2:	bf00      	nop
 80075f4:	20000434 	.word	0x20000434

080075f8 <_malloc_r>:
 80075f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075fc:	1ccd      	adds	r5, r1, #3
 80075fe:	f025 0503 	bic.w	r5, r5, #3
 8007602:	3508      	adds	r5, #8
 8007604:	2d0c      	cmp	r5, #12
 8007606:	bf38      	it	cc
 8007608:	250c      	movcc	r5, #12
 800760a:	2d00      	cmp	r5, #0
 800760c:	4606      	mov	r6, r0
 800760e:	db01      	blt.n	8007614 <_malloc_r+0x1c>
 8007610:	42a9      	cmp	r1, r5
 8007612:	d904      	bls.n	800761e <_malloc_r+0x26>
 8007614:	230c      	movs	r3, #12
 8007616:	6033      	str	r3, [r6, #0]
 8007618:	2000      	movs	r0, #0
 800761a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800761e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80076f4 <_malloc_r+0xfc>
 8007622:	f000 f869 	bl	80076f8 <__malloc_lock>
 8007626:	f8d8 3000 	ldr.w	r3, [r8]
 800762a:	461c      	mov	r4, r3
 800762c:	bb44      	cbnz	r4, 8007680 <_malloc_r+0x88>
 800762e:	4629      	mov	r1, r5
 8007630:	4630      	mov	r0, r6
 8007632:	f7ff ffbf 	bl	80075b4 <sbrk_aligned>
 8007636:	1c43      	adds	r3, r0, #1
 8007638:	4604      	mov	r4, r0
 800763a:	d158      	bne.n	80076ee <_malloc_r+0xf6>
 800763c:	f8d8 4000 	ldr.w	r4, [r8]
 8007640:	4627      	mov	r7, r4
 8007642:	2f00      	cmp	r7, #0
 8007644:	d143      	bne.n	80076ce <_malloc_r+0xd6>
 8007646:	2c00      	cmp	r4, #0
 8007648:	d04b      	beq.n	80076e2 <_malloc_r+0xea>
 800764a:	6823      	ldr	r3, [r4, #0]
 800764c:	4639      	mov	r1, r7
 800764e:	4630      	mov	r0, r6
 8007650:	eb04 0903 	add.w	r9, r4, r3
 8007654:	f001 fdba 	bl	80091cc <_sbrk_r>
 8007658:	4581      	cmp	r9, r0
 800765a:	d142      	bne.n	80076e2 <_malloc_r+0xea>
 800765c:	6821      	ldr	r1, [r4, #0]
 800765e:	1a6d      	subs	r5, r5, r1
 8007660:	4629      	mov	r1, r5
 8007662:	4630      	mov	r0, r6
 8007664:	f7ff ffa6 	bl	80075b4 <sbrk_aligned>
 8007668:	3001      	adds	r0, #1
 800766a:	d03a      	beq.n	80076e2 <_malloc_r+0xea>
 800766c:	6823      	ldr	r3, [r4, #0]
 800766e:	442b      	add	r3, r5
 8007670:	6023      	str	r3, [r4, #0]
 8007672:	f8d8 3000 	ldr.w	r3, [r8]
 8007676:	685a      	ldr	r2, [r3, #4]
 8007678:	bb62      	cbnz	r2, 80076d4 <_malloc_r+0xdc>
 800767a:	f8c8 7000 	str.w	r7, [r8]
 800767e:	e00f      	b.n	80076a0 <_malloc_r+0xa8>
 8007680:	6822      	ldr	r2, [r4, #0]
 8007682:	1b52      	subs	r2, r2, r5
 8007684:	d420      	bmi.n	80076c8 <_malloc_r+0xd0>
 8007686:	2a0b      	cmp	r2, #11
 8007688:	d917      	bls.n	80076ba <_malloc_r+0xc2>
 800768a:	1961      	adds	r1, r4, r5
 800768c:	42a3      	cmp	r3, r4
 800768e:	6025      	str	r5, [r4, #0]
 8007690:	bf18      	it	ne
 8007692:	6059      	strne	r1, [r3, #4]
 8007694:	6863      	ldr	r3, [r4, #4]
 8007696:	bf08      	it	eq
 8007698:	f8c8 1000 	streq.w	r1, [r8]
 800769c:	5162      	str	r2, [r4, r5]
 800769e:	604b      	str	r3, [r1, #4]
 80076a0:	4630      	mov	r0, r6
 80076a2:	f000 f82f 	bl	8007704 <__malloc_unlock>
 80076a6:	f104 000b 	add.w	r0, r4, #11
 80076aa:	1d23      	adds	r3, r4, #4
 80076ac:	f020 0007 	bic.w	r0, r0, #7
 80076b0:	1ac2      	subs	r2, r0, r3
 80076b2:	bf1c      	itt	ne
 80076b4:	1a1b      	subne	r3, r3, r0
 80076b6:	50a3      	strne	r3, [r4, r2]
 80076b8:	e7af      	b.n	800761a <_malloc_r+0x22>
 80076ba:	6862      	ldr	r2, [r4, #4]
 80076bc:	42a3      	cmp	r3, r4
 80076be:	bf0c      	ite	eq
 80076c0:	f8c8 2000 	streq.w	r2, [r8]
 80076c4:	605a      	strne	r2, [r3, #4]
 80076c6:	e7eb      	b.n	80076a0 <_malloc_r+0xa8>
 80076c8:	4623      	mov	r3, r4
 80076ca:	6864      	ldr	r4, [r4, #4]
 80076cc:	e7ae      	b.n	800762c <_malloc_r+0x34>
 80076ce:	463c      	mov	r4, r7
 80076d0:	687f      	ldr	r7, [r7, #4]
 80076d2:	e7b6      	b.n	8007642 <_malloc_r+0x4a>
 80076d4:	461a      	mov	r2, r3
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	42a3      	cmp	r3, r4
 80076da:	d1fb      	bne.n	80076d4 <_malloc_r+0xdc>
 80076dc:	2300      	movs	r3, #0
 80076de:	6053      	str	r3, [r2, #4]
 80076e0:	e7de      	b.n	80076a0 <_malloc_r+0xa8>
 80076e2:	230c      	movs	r3, #12
 80076e4:	6033      	str	r3, [r6, #0]
 80076e6:	4630      	mov	r0, r6
 80076e8:	f000 f80c 	bl	8007704 <__malloc_unlock>
 80076ec:	e794      	b.n	8007618 <_malloc_r+0x20>
 80076ee:	6005      	str	r5, [r0, #0]
 80076f0:	e7d6      	b.n	80076a0 <_malloc_r+0xa8>
 80076f2:	bf00      	nop
 80076f4:	20000438 	.word	0x20000438

080076f8 <__malloc_lock>:
 80076f8:	4801      	ldr	r0, [pc, #4]	@ (8007700 <__malloc_lock+0x8>)
 80076fa:	f7ff b8a8 	b.w	800684e <__retarget_lock_acquire_recursive>
 80076fe:	bf00      	nop
 8007700:	20000430 	.word	0x20000430

08007704 <__malloc_unlock>:
 8007704:	4801      	ldr	r0, [pc, #4]	@ (800770c <__malloc_unlock+0x8>)
 8007706:	f7ff b8a3 	b.w	8006850 <__retarget_lock_release_recursive>
 800770a:	bf00      	nop
 800770c:	20000430 	.word	0x20000430

08007710 <_Balloc>:
 8007710:	b570      	push	{r4, r5, r6, lr}
 8007712:	69c6      	ldr	r6, [r0, #28]
 8007714:	4604      	mov	r4, r0
 8007716:	460d      	mov	r5, r1
 8007718:	b976      	cbnz	r6, 8007738 <_Balloc+0x28>
 800771a:	2010      	movs	r0, #16
 800771c:	f7ff ff42 	bl	80075a4 <malloc>
 8007720:	4602      	mov	r2, r0
 8007722:	61e0      	str	r0, [r4, #28]
 8007724:	b920      	cbnz	r0, 8007730 <_Balloc+0x20>
 8007726:	4b18      	ldr	r3, [pc, #96]	@ (8007788 <_Balloc+0x78>)
 8007728:	4818      	ldr	r0, [pc, #96]	@ (800778c <_Balloc+0x7c>)
 800772a:	216b      	movs	r1, #107	@ 0x6b
 800772c:	f001 fd74 	bl	8009218 <__assert_func>
 8007730:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007734:	6006      	str	r6, [r0, #0]
 8007736:	60c6      	str	r6, [r0, #12]
 8007738:	69e6      	ldr	r6, [r4, #28]
 800773a:	68f3      	ldr	r3, [r6, #12]
 800773c:	b183      	cbz	r3, 8007760 <_Balloc+0x50>
 800773e:	69e3      	ldr	r3, [r4, #28]
 8007740:	68db      	ldr	r3, [r3, #12]
 8007742:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007746:	b9b8      	cbnz	r0, 8007778 <_Balloc+0x68>
 8007748:	2101      	movs	r1, #1
 800774a:	fa01 f605 	lsl.w	r6, r1, r5
 800774e:	1d72      	adds	r2, r6, #5
 8007750:	0092      	lsls	r2, r2, #2
 8007752:	4620      	mov	r0, r4
 8007754:	f001 fd7e 	bl	8009254 <_calloc_r>
 8007758:	b160      	cbz	r0, 8007774 <_Balloc+0x64>
 800775a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800775e:	e00e      	b.n	800777e <_Balloc+0x6e>
 8007760:	2221      	movs	r2, #33	@ 0x21
 8007762:	2104      	movs	r1, #4
 8007764:	4620      	mov	r0, r4
 8007766:	f001 fd75 	bl	8009254 <_calloc_r>
 800776a:	69e3      	ldr	r3, [r4, #28]
 800776c:	60f0      	str	r0, [r6, #12]
 800776e:	68db      	ldr	r3, [r3, #12]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d1e4      	bne.n	800773e <_Balloc+0x2e>
 8007774:	2000      	movs	r0, #0
 8007776:	bd70      	pop	{r4, r5, r6, pc}
 8007778:	6802      	ldr	r2, [r0, #0]
 800777a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800777e:	2300      	movs	r3, #0
 8007780:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007784:	e7f7      	b.n	8007776 <_Balloc+0x66>
 8007786:	bf00      	nop
 8007788:	08009fae 	.word	0x08009fae
 800778c:	0800a02e 	.word	0x0800a02e

08007790 <_Bfree>:
 8007790:	b570      	push	{r4, r5, r6, lr}
 8007792:	69c6      	ldr	r6, [r0, #28]
 8007794:	4605      	mov	r5, r0
 8007796:	460c      	mov	r4, r1
 8007798:	b976      	cbnz	r6, 80077b8 <_Bfree+0x28>
 800779a:	2010      	movs	r0, #16
 800779c:	f7ff ff02 	bl	80075a4 <malloc>
 80077a0:	4602      	mov	r2, r0
 80077a2:	61e8      	str	r0, [r5, #28]
 80077a4:	b920      	cbnz	r0, 80077b0 <_Bfree+0x20>
 80077a6:	4b09      	ldr	r3, [pc, #36]	@ (80077cc <_Bfree+0x3c>)
 80077a8:	4809      	ldr	r0, [pc, #36]	@ (80077d0 <_Bfree+0x40>)
 80077aa:	218f      	movs	r1, #143	@ 0x8f
 80077ac:	f001 fd34 	bl	8009218 <__assert_func>
 80077b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077b4:	6006      	str	r6, [r0, #0]
 80077b6:	60c6      	str	r6, [r0, #12]
 80077b8:	b13c      	cbz	r4, 80077ca <_Bfree+0x3a>
 80077ba:	69eb      	ldr	r3, [r5, #28]
 80077bc:	6862      	ldr	r2, [r4, #4]
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077c4:	6021      	str	r1, [r4, #0]
 80077c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80077ca:	bd70      	pop	{r4, r5, r6, pc}
 80077cc:	08009fae 	.word	0x08009fae
 80077d0:	0800a02e 	.word	0x0800a02e

080077d4 <__multadd>:
 80077d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077d8:	690d      	ldr	r5, [r1, #16]
 80077da:	4607      	mov	r7, r0
 80077dc:	460c      	mov	r4, r1
 80077de:	461e      	mov	r6, r3
 80077e0:	f101 0c14 	add.w	ip, r1, #20
 80077e4:	2000      	movs	r0, #0
 80077e6:	f8dc 3000 	ldr.w	r3, [ip]
 80077ea:	b299      	uxth	r1, r3
 80077ec:	fb02 6101 	mla	r1, r2, r1, r6
 80077f0:	0c1e      	lsrs	r6, r3, #16
 80077f2:	0c0b      	lsrs	r3, r1, #16
 80077f4:	fb02 3306 	mla	r3, r2, r6, r3
 80077f8:	b289      	uxth	r1, r1
 80077fa:	3001      	adds	r0, #1
 80077fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007800:	4285      	cmp	r5, r0
 8007802:	f84c 1b04 	str.w	r1, [ip], #4
 8007806:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800780a:	dcec      	bgt.n	80077e6 <__multadd+0x12>
 800780c:	b30e      	cbz	r6, 8007852 <__multadd+0x7e>
 800780e:	68a3      	ldr	r3, [r4, #8]
 8007810:	42ab      	cmp	r3, r5
 8007812:	dc19      	bgt.n	8007848 <__multadd+0x74>
 8007814:	6861      	ldr	r1, [r4, #4]
 8007816:	4638      	mov	r0, r7
 8007818:	3101      	adds	r1, #1
 800781a:	f7ff ff79 	bl	8007710 <_Balloc>
 800781e:	4680      	mov	r8, r0
 8007820:	b928      	cbnz	r0, 800782e <__multadd+0x5a>
 8007822:	4602      	mov	r2, r0
 8007824:	4b0c      	ldr	r3, [pc, #48]	@ (8007858 <__multadd+0x84>)
 8007826:	480d      	ldr	r0, [pc, #52]	@ (800785c <__multadd+0x88>)
 8007828:	21ba      	movs	r1, #186	@ 0xba
 800782a:	f001 fcf5 	bl	8009218 <__assert_func>
 800782e:	6922      	ldr	r2, [r4, #16]
 8007830:	3202      	adds	r2, #2
 8007832:	f104 010c 	add.w	r1, r4, #12
 8007836:	0092      	lsls	r2, r2, #2
 8007838:	300c      	adds	r0, #12
 800783a:	f001 fcd7 	bl	80091ec <memcpy>
 800783e:	4621      	mov	r1, r4
 8007840:	4638      	mov	r0, r7
 8007842:	f7ff ffa5 	bl	8007790 <_Bfree>
 8007846:	4644      	mov	r4, r8
 8007848:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800784c:	3501      	adds	r5, #1
 800784e:	615e      	str	r6, [r3, #20]
 8007850:	6125      	str	r5, [r4, #16]
 8007852:	4620      	mov	r0, r4
 8007854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007858:	0800a01d 	.word	0x0800a01d
 800785c:	0800a02e 	.word	0x0800a02e

08007860 <__s2b>:
 8007860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007864:	460c      	mov	r4, r1
 8007866:	4615      	mov	r5, r2
 8007868:	461f      	mov	r7, r3
 800786a:	2209      	movs	r2, #9
 800786c:	3308      	adds	r3, #8
 800786e:	4606      	mov	r6, r0
 8007870:	fb93 f3f2 	sdiv	r3, r3, r2
 8007874:	2100      	movs	r1, #0
 8007876:	2201      	movs	r2, #1
 8007878:	429a      	cmp	r2, r3
 800787a:	db09      	blt.n	8007890 <__s2b+0x30>
 800787c:	4630      	mov	r0, r6
 800787e:	f7ff ff47 	bl	8007710 <_Balloc>
 8007882:	b940      	cbnz	r0, 8007896 <__s2b+0x36>
 8007884:	4602      	mov	r2, r0
 8007886:	4b19      	ldr	r3, [pc, #100]	@ (80078ec <__s2b+0x8c>)
 8007888:	4819      	ldr	r0, [pc, #100]	@ (80078f0 <__s2b+0x90>)
 800788a:	21d3      	movs	r1, #211	@ 0xd3
 800788c:	f001 fcc4 	bl	8009218 <__assert_func>
 8007890:	0052      	lsls	r2, r2, #1
 8007892:	3101      	adds	r1, #1
 8007894:	e7f0      	b.n	8007878 <__s2b+0x18>
 8007896:	9b08      	ldr	r3, [sp, #32]
 8007898:	6143      	str	r3, [r0, #20]
 800789a:	2d09      	cmp	r5, #9
 800789c:	f04f 0301 	mov.w	r3, #1
 80078a0:	6103      	str	r3, [r0, #16]
 80078a2:	dd16      	ble.n	80078d2 <__s2b+0x72>
 80078a4:	f104 0909 	add.w	r9, r4, #9
 80078a8:	46c8      	mov	r8, r9
 80078aa:	442c      	add	r4, r5
 80078ac:	f818 3b01 	ldrb.w	r3, [r8], #1
 80078b0:	4601      	mov	r1, r0
 80078b2:	3b30      	subs	r3, #48	@ 0x30
 80078b4:	220a      	movs	r2, #10
 80078b6:	4630      	mov	r0, r6
 80078b8:	f7ff ff8c 	bl	80077d4 <__multadd>
 80078bc:	45a0      	cmp	r8, r4
 80078be:	d1f5      	bne.n	80078ac <__s2b+0x4c>
 80078c0:	f1a5 0408 	sub.w	r4, r5, #8
 80078c4:	444c      	add	r4, r9
 80078c6:	1b2d      	subs	r5, r5, r4
 80078c8:	1963      	adds	r3, r4, r5
 80078ca:	42bb      	cmp	r3, r7
 80078cc:	db04      	blt.n	80078d8 <__s2b+0x78>
 80078ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078d2:	340a      	adds	r4, #10
 80078d4:	2509      	movs	r5, #9
 80078d6:	e7f6      	b.n	80078c6 <__s2b+0x66>
 80078d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80078dc:	4601      	mov	r1, r0
 80078de:	3b30      	subs	r3, #48	@ 0x30
 80078e0:	220a      	movs	r2, #10
 80078e2:	4630      	mov	r0, r6
 80078e4:	f7ff ff76 	bl	80077d4 <__multadd>
 80078e8:	e7ee      	b.n	80078c8 <__s2b+0x68>
 80078ea:	bf00      	nop
 80078ec:	0800a01d 	.word	0x0800a01d
 80078f0:	0800a02e 	.word	0x0800a02e

080078f4 <__hi0bits>:
 80078f4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80078f8:	4603      	mov	r3, r0
 80078fa:	bf36      	itet	cc
 80078fc:	0403      	lslcc	r3, r0, #16
 80078fe:	2000      	movcs	r0, #0
 8007900:	2010      	movcc	r0, #16
 8007902:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007906:	bf3c      	itt	cc
 8007908:	021b      	lslcc	r3, r3, #8
 800790a:	3008      	addcc	r0, #8
 800790c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007910:	bf3c      	itt	cc
 8007912:	011b      	lslcc	r3, r3, #4
 8007914:	3004      	addcc	r0, #4
 8007916:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800791a:	bf3c      	itt	cc
 800791c:	009b      	lslcc	r3, r3, #2
 800791e:	3002      	addcc	r0, #2
 8007920:	2b00      	cmp	r3, #0
 8007922:	db05      	blt.n	8007930 <__hi0bits+0x3c>
 8007924:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007928:	f100 0001 	add.w	r0, r0, #1
 800792c:	bf08      	it	eq
 800792e:	2020      	moveq	r0, #32
 8007930:	4770      	bx	lr

08007932 <__lo0bits>:
 8007932:	6803      	ldr	r3, [r0, #0]
 8007934:	4602      	mov	r2, r0
 8007936:	f013 0007 	ands.w	r0, r3, #7
 800793a:	d00b      	beq.n	8007954 <__lo0bits+0x22>
 800793c:	07d9      	lsls	r1, r3, #31
 800793e:	d421      	bmi.n	8007984 <__lo0bits+0x52>
 8007940:	0798      	lsls	r0, r3, #30
 8007942:	bf49      	itett	mi
 8007944:	085b      	lsrmi	r3, r3, #1
 8007946:	089b      	lsrpl	r3, r3, #2
 8007948:	2001      	movmi	r0, #1
 800794a:	6013      	strmi	r3, [r2, #0]
 800794c:	bf5c      	itt	pl
 800794e:	6013      	strpl	r3, [r2, #0]
 8007950:	2002      	movpl	r0, #2
 8007952:	4770      	bx	lr
 8007954:	b299      	uxth	r1, r3
 8007956:	b909      	cbnz	r1, 800795c <__lo0bits+0x2a>
 8007958:	0c1b      	lsrs	r3, r3, #16
 800795a:	2010      	movs	r0, #16
 800795c:	b2d9      	uxtb	r1, r3
 800795e:	b909      	cbnz	r1, 8007964 <__lo0bits+0x32>
 8007960:	3008      	adds	r0, #8
 8007962:	0a1b      	lsrs	r3, r3, #8
 8007964:	0719      	lsls	r1, r3, #28
 8007966:	bf04      	itt	eq
 8007968:	091b      	lsreq	r3, r3, #4
 800796a:	3004      	addeq	r0, #4
 800796c:	0799      	lsls	r1, r3, #30
 800796e:	bf04      	itt	eq
 8007970:	089b      	lsreq	r3, r3, #2
 8007972:	3002      	addeq	r0, #2
 8007974:	07d9      	lsls	r1, r3, #31
 8007976:	d403      	bmi.n	8007980 <__lo0bits+0x4e>
 8007978:	085b      	lsrs	r3, r3, #1
 800797a:	f100 0001 	add.w	r0, r0, #1
 800797e:	d003      	beq.n	8007988 <__lo0bits+0x56>
 8007980:	6013      	str	r3, [r2, #0]
 8007982:	4770      	bx	lr
 8007984:	2000      	movs	r0, #0
 8007986:	4770      	bx	lr
 8007988:	2020      	movs	r0, #32
 800798a:	4770      	bx	lr

0800798c <__i2b>:
 800798c:	b510      	push	{r4, lr}
 800798e:	460c      	mov	r4, r1
 8007990:	2101      	movs	r1, #1
 8007992:	f7ff febd 	bl	8007710 <_Balloc>
 8007996:	4602      	mov	r2, r0
 8007998:	b928      	cbnz	r0, 80079a6 <__i2b+0x1a>
 800799a:	4b05      	ldr	r3, [pc, #20]	@ (80079b0 <__i2b+0x24>)
 800799c:	4805      	ldr	r0, [pc, #20]	@ (80079b4 <__i2b+0x28>)
 800799e:	f240 1145 	movw	r1, #325	@ 0x145
 80079a2:	f001 fc39 	bl	8009218 <__assert_func>
 80079a6:	2301      	movs	r3, #1
 80079a8:	6144      	str	r4, [r0, #20]
 80079aa:	6103      	str	r3, [r0, #16]
 80079ac:	bd10      	pop	{r4, pc}
 80079ae:	bf00      	nop
 80079b0:	0800a01d 	.word	0x0800a01d
 80079b4:	0800a02e 	.word	0x0800a02e

080079b8 <__multiply>:
 80079b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079bc:	4617      	mov	r7, r2
 80079be:	690a      	ldr	r2, [r1, #16]
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	429a      	cmp	r2, r3
 80079c4:	bfa8      	it	ge
 80079c6:	463b      	movge	r3, r7
 80079c8:	4689      	mov	r9, r1
 80079ca:	bfa4      	itt	ge
 80079cc:	460f      	movge	r7, r1
 80079ce:	4699      	movge	r9, r3
 80079d0:	693d      	ldr	r5, [r7, #16]
 80079d2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	6879      	ldr	r1, [r7, #4]
 80079da:	eb05 060a 	add.w	r6, r5, sl
 80079de:	42b3      	cmp	r3, r6
 80079e0:	b085      	sub	sp, #20
 80079e2:	bfb8      	it	lt
 80079e4:	3101      	addlt	r1, #1
 80079e6:	f7ff fe93 	bl	8007710 <_Balloc>
 80079ea:	b930      	cbnz	r0, 80079fa <__multiply+0x42>
 80079ec:	4602      	mov	r2, r0
 80079ee:	4b41      	ldr	r3, [pc, #260]	@ (8007af4 <__multiply+0x13c>)
 80079f0:	4841      	ldr	r0, [pc, #260]	@ (8007af8 <__multiply+0x140>)
 80079f2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80079f6:	f001 fc0f 	bl	8009218 <__assert_func>
 80079fa:	f100 0414 	add.w	r4, r0, #20
 80079fe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007a02:	4623      	mov	r3, r4
 8007a04:	2200      	movs	r2, #0
 8007a06:	4573      	cmp	r3, lr
 8007a08:	d320      	bcc.n	8007a4c <__multiply+0x94>
 8007a0a:	f107 0814 	add.w	r8, r7, #20
 8007a0e:	f109 0114 	add.w	r1, r9, #20
 8007a12:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007a16:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007a1a:	9302      	str	r3, [sp, #8]
 8007a1c:	1beb      	subs	r3, r5, r7
 8007a1e:	3b15      	subs	r3, #21
 8007a20:	f023 0303 	bic.w	r3, r3, #3
 8007a24:	3304      	adds	r3, #4
 8007a26:	3715      	adds	r7, #21
 8007a28:	42bd      	cmp	r5, r7
 8007a2a:	bf38      	it	cc
 8007a2c:	2304      	movcc	r3, #4
 8007a2e:	9301      	str	r3, [sp, #4]
 8007a30:	9b02      	ldr	r3, [sp, #8]
 8007a32:	9103      	str	r1, [sp, #12]
 8007a34:	428b      	cmp	r3, r1
 8007a36:	d80c      	bhi.n	8007a52 <__multiply+0x9a>
 8007a38:	2e00      	cmp	r6, #0
 8007a3a:	dd03      	ble.n	8007a44 <__multiply+0x8c>
 8007a3c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d055      	beq.n	8007af0 <__multiply+0x138>
 8007a44:	6106      	str	r6, [r0, #16]
 8007a46:	b005      	add	sp, #20
 8007a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a4c:	f843 2b04 	str.w	r2, [r3], #4
 8007a50:	e7d9      	b.n	8007a06 <__multiply+0x4e>
 8007a52:	f8b1 a000 	ldrh.w	sl, [r1]
 8007a56:	f1ba 0f00 	cmp.w	sl, #0
 8007a5a:	d01f      	beq.n	8007a9c <__multiply+0xe4>
 8007a5c:	46c4      	mov	ip, r8
 8007a5e:	46a1      	mov	r9, r4
 8007a60:	2700      	movs	r7, #0
 8007a62:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007a66:	f8d9 3000 	ldr.w	r3, [r9]
 8007a6a:	fa1f fb82 	uxth.w	fp, r2
 8007a6e:	b29b      	uxth	r3, r3
 8007a70:	fb0a 330b 	mla	r3, sl, fp, r3
 8007a74:	443b      	add	r3, r7
 8007a76:	f8d9 7000 	ldr.w	r7, [r9]
 8007a7a:	0c12      	lsrs	r2, r2, #16
 8007a7c:	0c3f      	lsrs	r7, r7, #16
 8007a7e:	fb0a 7202 	mla	r2, sl, r2, r7
 8007a82:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007a86:	b29b      	uxth	r3, r3
 8007a88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a8c:	4565      	cmp	r5, ip
 8007a8e:	f849 3b04 	str.w	r3, [r9], #4
 8007a92:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007a96:	d8e4      	bhi.n	8007a62 <__multiply+0xaa>
 8007a98:	9b01      	ldr	r3, [sp, #4]
 8007a9a:	50e7      	str	r7, [r4, r3]
 8007a9c:	9b03      	ldr	r3, [sp, #12]
 8007a9e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007aa2:	3104      	adds	r1, #4
 8007aa4:	f1b9 0f00 	cmp.w	r9, #0
 8007aa8:	d020      	beq.n	8007aec <__multiply+0x134>
 8007aaa:	6823      	ldr	r3, [r4, #0]
 8007aac:	4647      	mov	r7, r8
 8007aae:	46a4      	mov	ip, r4
 8007ab0:	f04f 0a00 	mov.w	sl, #0
 8007ab4:	f8b7 b000 	ldrh.w	fp, [r7]
 8007ab8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007abc:	fb09 220b 	mla	r2, r9, fp, r2
 8007ac0:	4452      	add	r2, sl
 8007ac2:	b29b      	uxth	r3, r3
 8007ac4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ac8:	f84c 3b04 	str.w	r3, [ip], #4
 8007acc:	f857 3b04 	ldr.w	r3, [r7], #4
 8007ad0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ad4:	f8bc 3000 	ldrh.w	r3, [ip]
 8007ad8:	fb09 330a 	mla	r3, r9, sl, r3
 8007adc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007ae0:	42bd      	cmp	r5, r7
 8007ae2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ae6:	d8e5      	bhi.n	8007ab4 <__multiply+0xfc>
 8007ae8:	9a01      	ldr	r2, [sp, #4]
 8007aea:	50a3      	str	r3, [r4, r2]
 8007aec:	3404      	adds	r4, #4
 8007aee:	e79f      	b.n	8007a30 <__multiply+0x78>
 8007af0:	3e01      	subs	r6, #1
 8007af2:	e7a1      	b.n	8007a38 <__multiply+0x80>
 8007af4:	0800a01d 	.word	0x0800a01d
 8007af8:	0800a02e 	.word	0x0800a02e

08007afc <__pow5mult>:
 8007afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b00:	4615      	mov	r5, r2
 8007b02:	f012 0203 	ands.w	r2, r2, #3
 8007b06:	4607      	mov	r7, r0
 8007b08:	460e      	mov	r6, r1
 8007b0a:	d007      	beq.n	8007b1c <__pow5mult+0x20>
 8007b0c:	4c25      	ldr	r4, [pc, #148]	@ (8007ba4 <__pow5mult+0xa8>)
 8007b0e:	3a01      	subs	r2, #1
 8007b10:	2300      	movs	r3, #0
 8007b12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b16:	f7ff fe5d 	bl	80077d4 <__multadd>
 8007b1a:	4606      	mov	r6, r0
 8007b1c:	10ad      	asrs	r5, r5, #2
 8007b1e:	d03d      	beq.n	8007b9c <__pow5mult+0xa0>
 8007b20:	69fc      	ldr	r4, [r7, #28]
 8007b22:	b97c      	cbnz	r4, 8007b44 <__pow5mult+0x48>
 8007b24:	2010      	movs	r0, #16
 8007b26:	f7ff fd3d 	bl	80075a4 <malloc>
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	61f8      	str	r0, [r7, #28]
 8007b2e:	b928      	cbnz	r0, 8007b3c <__pow5mult+0x40>
 8007b30:	4b1d      	ldr	r3, [pc, #116]	@ (8007ba8 <__pow5mult+0xac>)
 8007b32:	481e      	ldr	r0, [pc, #120]	@ (8007bac <__pow5mult+0xb0>)
 8007b34:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007b38:	f001 fb6e 	bl	8009218 <__assert_func>
 8007b3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b40:	6004      	str	r4, [r0, #0]
 8007b42:	60c4      	str	r4, [r0, #12]
 8007b44:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007b48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007b4c:	b94c      	cbnz	r4, 8007b62 <__pow5mult+0x66>
 8007b4e:	f240 2171 	movw	r1, #625	@ 0x271
 8007b52:	4638      	mov	r0, r7
 8007b54:	f7ff ff1a 	bl	800798c <__i2b>
 8007b58:	2300      	movs	r3, #0
 8007b5a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b5e:	4604      	mov	r4, r0
 8007b60:	6003      	str	r3, [r0, #0]
 8007b62:	f04f 0900 	mov.w	r9, #0
 8007b66:	07eb      	lsls	r3, r5, #31
 8007b68:	d50a      	bpl.n	8007b80 <__pow5mult+0x84>
 8007b6a:	4631      	mov	r1, r6
 8007b6c:	4622      	mov	r2, r4
 8007b6e:	4638      	mov	r0, r7
 8007b70:	f7ff ff22 	bl	80079b8 <__multiply>
 8007b74:	4631      	mov	r1, r6
 8007b76:	4680      	mov	r8, r0
 8007b78:	4638      	mov	r0, r7
 8007b7a:	f7ff fe09 	bl	8007790 <_Bfree>
 8007b7e:	4646      	mov	r6, r8
 8007b80:	106d      	asrs	r5, r5, #1
 8007b82:	d00b      	beq.n	8007b9c <__pow5mult+0xa0>
 8007b84:	6820      	ldr	r0, [r4, #0]
 8007b86:	b938      	cbnz	r0, 8007b98 <__pow5mult+0x9c>
 8007b88:	4622      	mov	r2, r4
 8007b8a:	4621      	mov	r1, r4
 8007b8c:	4638      	mov	r0, r7
 8007b8e:	f7ff ff13 	bl	80079b8 <__multiply>
 8007b92:	6020      	str	r0, [r4, #0]
 8007b94:	f8c0 9000 	str.w	r9, [r0]
 8007b98:	4604      	mov	r4, r0
 8007b9a:	e7e4      	b.n	8007b66 <__pow5mult+0x6a>
 8007b9c:	4630      	mov	r0, r6
 8007b9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ba2:	bf00      	nop
 8007ba4:	0800a140 	.word	0x0800a140
 8007ba8:	08009fae 	.word	0x08009fae
 8007bac:	0800a02e 	.word	0x0800a02e

08007bb0 <__lshift>:
 8007bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bb4:	460c      	mov	r4, r1
 8007bb6:	6849      	ldr	r1, [r1, #4]
 8007bb8:	6923      	ldr	r3, [r4, #16]
 8007bba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007bbe:	68a3      	ldr	r3, [r4, #8]
 8007bc0:	4607      	mov	r7, r0
 8007bc2:	4691      	mov	r9, r2
 8007bc4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007bc8:	f108 0601 	add.w	r6, r8, #1
 8007bcc:	42b3      	cmp	r3, r6
 8007bce:	db0b      	blt.n	8007be8 <__lshift+0x38>
 8007bd0:	4638      	mov	r0, r7
 8007bd2:	f7ff fd9d 	bl	8007710 <_Balloc>
 8007bd6:	4605      	mov	r5, r0
 8007bd8:	b948      	cbnz	r0, 8007bee <__lshift+0x3e>
 8007bda:	4602      	mov	r2, r0
 8007bdc:	4b28      	ldr	r3, [pc, #160]	@ (8007c80 <__lshift+0xd0>)
 8007bde:	4829      	ldr	r0, [pc, #164]	@ (8007c84 <__lshift+0xd4>)
 8007be0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007be4:	f001 fb18 	bl	8009218 <__assert_func>
 8007be8:	3101      	adds	r1, #1
 8007bea:	005b      	lsls	r3, r3, #1
 8007bec:	e7ee      	b.n	8007bcc <__lshift+0x1c>
 8007bee:	2300      	movs	r3, #0
 8007bf0:	f100 0114 	add.w	r1, r0, #20
 8007bf4:	f100 0210 	add.w	r2, r0, #16
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	4553      	cmp	r3, sl
 8007bfc:	db33      	blt.n	8007c66 <__lshift+0xb6>
 8007bfe:	6920      	ldr	r0, [r4, #16]
 8007c00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007c04:	f104 0314 	add.w	r3, r4, #20
 8007c08:	f019 091f 	ands.w	r9, r9, #31
 8007c0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007c10:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007c14:	d02b      	beq.n	8007c6e <__lshift+0xbe>
 8007c16:	f1c9 0e20 	rsb	lr, r9, #32
 8007c1a:	468a      	mov	sl, r1
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	6818      	ldr	r0, [r3, #0]
 8007c20:	fa00 f009 	lsl.w	r0, r0, r9
 8007c24:	4310      	orrs	r0, r2
 8007c26:	f84a 0b04 	str.w	r0, [sl], #4
 8007c2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c2e:	459c      	cmp	ip, r3
 8007c30:	fa22 f20e 	lsr.w	r2, r2, lr
 8007c34:	d8f3      	bhi.n	8007c1e <__lshift+0x6e>
 8007c36:	ebac 0304 	sub.w	r3, ip, r4
 8007c3a:	3b15      	subs	r3, #21
 8007c3c:	f023 0303 	bic.w	r3, r3, #3
 8007c40:	3304      	adds	r3, #4
 8007c42:	f104 0015 	add.w	r0, r4, #21
 8007c46:	4560      	cmp	r0, ip
 8007c48:	bf88      	it	hi
 8007c4a:	2304      	movhi	r3, #4
 8007c4c:	50ca      	str	r2, [r1, r3]
 8007c4e:	b10a      	cbz	r2, 8007c54 <__lshift+0xa4>
 8007c50:	f108 0602 	add.w	r6, r8, #2
 8007c54:	3e01      	subs	r6, #1
 8007c56:	4638      	mov	r0, r7
 8007c58:	612e      	str	r6, [r5, #16]
 8007c5a:	4621      	mov	r1, r4
 8007c5c:	f7ff fd98 	bl	8007790 <_Bfree>
 8007c60:	4628      	mov	r0, r5
 8007c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c66:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c6a:	3301      	adds	r3, #1
 8007c6c:	e7c5      	b.n	8007bfa <__lshift+0x4a>
 8007c6e:	3904      	subs	r1, #4
 8007c70:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c74:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c78:	459c      	cmp	ip, r3
 8007c7a:	d8f9      	bhi.n	8007c70 <__lshift+0xc0>
 8007c7c:	e7ea      	b.n	8007c54 <__lshift+0xa4>
 8007c7e:	bf00      	nop
 8007c80:	0800a01d 	.word	0x0800a01d
 8007c84:	0800a02e 	.word	0x0800a02e

08007c88 <__mcmp>:
 8007c88:	690a      	ldr	r2, [r1, #16]
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	6900      	ldr	r0, [r0, #16]
 8007c8e:	1a80      	subs	r0, r0, r2
 8007c90:	b530      	push	{r4, r5, lr}
 8007c92:	d10e      	bne.n	8007cb2 <__mcmp+0x2a>
 8007c94:	3314      	adds	r3, #20
 8007c96:	3114      	adds	r1, #20
 8007c98:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007c9c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007ca0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007ca4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007ca8:	4295      	cmp	r5, r2
 8007caa:	d003      	beq.n	8007cb4 <__mcmp+0x2c>
 8007cac:	d205      	bcs.n	8007cba <__mcmp+0x32>
 8007cae:	f04f 30ff 	mov.w	r0, #4294967295
 8007cb2:	bd30      	pop	{r4, r5, pc}
 8007cb4:	42a3      	cmp	r3, r4
 8007cb6:	d3f3      	bcc.n	8007ca0 <__mcmp+0x18>
 8007cb8:	e7fb      	b.n	8007cb2 <__mcmp+0x2a>
 8007cba:	2001      	movs	r0, #1
 8007cbc:	e7f9      	b.n	8007cb2 <__mcmp+0x2a>
	...

08007cc0 <__mdiff>:
 8007cc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cc4:	4689      	mov	r9, r1
 8007cc6:	4606      	mov	r6, r0
 8007cc8:	4611      	mov	r1, r2
 8007cca:	4648      	mov	r0, r9
 8007ccc:	4614      	mov	r4, r2
 8007cce:	f7ff ffdb 	bl	8007c88 <__mcmp>
 8007cd2:	1e05      	subs	r5, r0, #0
 8007cd4:	d112      	bne.n	8007cfc <__mdiff+0x3c>
 8007cd6:	4629      	mov	r1, r5
 8007cd8:	4630      	mov	r0, r6
 8007cda:	f7ff fd19 	bl	8007710 <_Balloc>
 8007cde:	4602      	mov	r2, r0
 8007ce0:	b928      	cbnz	r0, 8007cee <__mdiff+0x2e>
 8007ce2:	4b3f      	ldr	r3, [pc, #252]	@ (8007de0 <__mdiff+0x120>)
 8007ce4:	f240 2137 	movw	r1, #567	@ 0x237
 8007ce8:	483e      	ldr	r0, [pc, #248]	@ (8007de4 <__mdiff+0x124>)
 8007cea:	f001 fa95 	bl	8009218 <__assert_func>
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007cf4:	4610      	mov	r0, r2
 8007cf6:	b003      	add	sp, #12
 8007cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cfc:	bfbc      	itt	lt
 8007cfe:	464b      	movlt	r3, r9
 8007d00:	46a1      	movlt	r9, r4
 8007d02:	4630      	mov	r0, r6
 8007d04:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007d08:	bfba      	itte	lt
 8007d0a:	461c      	movlt	r4, r3
 8007d0c:	2501      	movlt	r5, #1
 8007d0e:	2500      	movge	r5, #0
 8007d10:	f7ff fcfe 	bl	8007710 <_Balloc>
 8007d14:	4602      	mov	r2, r0
 8007d16:	b918      	cbnz	r0, 8007d20 <__mdiff+0x60>
 8007d18:	4b31      	ldr	r3, [pc, #196]	@ (8007de0 <__mdiff+0x120>)
 8007d1a:	f240 2145 	movw	r1, #581	@ 0x245
 8007d1e:	e7e3      	b.n	8007ce8 <__mdiff+0x28>
 8007d20:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007d24:	6926      	ldr	r6, [r4, #16]
 8007d26:	60c5      	str	r5, [r0, #12]
 8007d28:	f109 0310 	add.w	r3, r9, #16
 8007d2c:	f109 0514 	add.w	r5, r9, #20
 8007d30:	f104 0e14 	add.w	lr, r4, #20
 8007d34:	f100 0b14 	add.w	fp, r0, #20
 8007d38:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007d3c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007d40:	9301      	str	r3, [sp, #4]
 8007d42:	46d9      	mov	r9, fp
 8007d44:	f04f 0c00 	mov.w	ip, #0
 8007d48:	9b01      	ldr	r3, [sp, #4]
 8007d4a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007d4e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007d52:	9301      	str	r3, [sp, #4]
 8007d54:	fa1f f38a 	uxth.w	r3, sl
 8007d58:	4619      	mov	r1, r3
 8007d5a:	b283      	uxth	r3, r0
 8007d5c:	1acb      	subs	r3, r1, r3
 8007d5e:	0c00      	lsrs	r0, r0, #16
 8007d60:	4463      	add	r3, ip
 8007d62:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007d66:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007d6a:	b29b      	uxth	r3, r3
 8007d6c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007d70:	4576      	cmp	r6, lr
 8007d72:	f849 3b04 	str.w	r3, [r9], #4
 8007d76:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d7a:	d8e5      	bhi.n	8007d48 <__mdiff+0x88>
 8007d7c:	1b33      	subs	r3, r6, r4
 8007d7e:	3b15      	subs	r3, #21
 8007d80:	f023 0303 	bic.w	r3, r3, #3
 8007d84:	3415      	adds	r4, #21
 8007d86:	3304      	adds	r3, #4
 8007d88:	42a6      	cmp	r6, r4
 8007d8a:	bf38      	it	cc
 8007d8c:	2304      	movcc	r3, #4
 8007d8e:	441d      	add	r5, r3
 8007d90:	445b      	add	r3, fp
 8007d92:	461e      	mov	r6, r3
 8007d94:	462c      	mov	r4, r5
 8007d96:	4544      	cmp	r4, r8
 8007d98:	d30e      	bcc.n	8007db8 <__mdiff+0xf8>
 8007d9a:	f108 0103 	add.w	r1, r8, #3
 8007d9e:	1b49      	subs	r1, r1, r5
 8007da0:	f021 0103 	bic.w	r1, r1, #3
 8007da4:	3d03      	subs	r5, #3
 8007da6:	45a8      	cmp	r8, r5
 8007da8:	bf38      	it	cc
 8007daa:	2100      	movcc	r1, #0
 8007dac:	440b      	add	r3, r1
 8007dae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007db2:	b191      	cbz	r1, 8007dda <__mdiff+0x11a>
 8007db4:	6117      	str	r7, [r2, #16]
 8007db6:	e79d      	b.n	8007cf4 <__mdiff+0x34>
 8007db8:	f854 1b04 	ldr.w	r1, [r4], #4
 8007dbc:	46e6      	mov	lr, ip
 8007dbe:	0c08      	lsrs	r0, r1, #16
 8007dc0:	fa1c fc81 	uxtah	ip, ip, r1
 8007dc4:	4471      	add	r1, lr
 8007dc6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007dca:	b289      	uxth	r1, r1
 8007dcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007dd0:	f846 1b04 	str.w	r1, [r6], #4
 8007dd4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007dd8:	e7dd      	b.n	8007d96 <__mdiff+0xd6>
 8007dda:	3f01      	subs	r7, #1
 8007ddc:	e7e7      	b.n	8007dae <__mdiff+0xee>
 8007dde:	bf00      	nop
 8007de0:	0800a01d 	.word	0x0800a01d
 8007de4:	0800a02e 	.word	0x0800a02e

08007de8 <__ulp>:
 8007de8:	b082      	sub	sp, #8
 8007dea:	ed8d 0b00 	vstr	d0, [sp]
 8007dee:	9a01      	ldr	r2, [sp, #4]
 8007df0:	4b0f      	ldr	r3, [pc, #60]	@ (8007e30 <__ulp+0x48>)
 8007df2:	4013      	ands	r3, r2
 8007df4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	dc08      	bgt.n	8007e0e <__ulp+0x26>
 8007dfc:	425b      	negs	r3, r3
 8007dfe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007e02:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007e06:	da04      	bge.n	8007e12 <__ulp+0x2a>
 8007e08:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007e0c:	4113      	asrs	r3, r2
 8007e0e:	2200      	movs	r2, #0
 8007e10:	e008      	b.n	8007e24 <__ulp+0x3c>
 8007e12:	f1a2 0314 	sub.w	r3, r2, #20
 8007e16:	2b1e      	cmp	r3, #30
 8007e18:	bfda      	itte	le
 8007e1a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007e1e:	40da      	lsrle	r2, r3
 8007e20:	2201      	movgt	r2, #1
 8007e22:	2300      	movs	r3, #0
 8007e24:	4619      	mov	r1, r3
 8007e26:	4610      	mov	r0, r2
 8007e28:	ec41 0b10 	vmov	d0, r0, r1
 8007e2c:	b002      	add	sp, #8
 8007e2e:	4770      	bx	lr
 8007e30:	7ff00000 	.word	0x7ff00000

08007e34 <__b2d>:
 8007e34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e38:	6906      	ldr	r6, [r0, #16]
 8007e3a:	f100 0814 	add.w	r8, r0, #20
 8007e3e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007e42:	1f37      	subs	r7, r6, #4
 8007e44:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007e48:	4610      	mov	r0, r2
 8007e4a:	f7ff fd53 	bl	80078f4 <__hi0bits>
 8007e4e:	f1c0 0320 	rsb	r3, r0, #32
 8007e52:	280a      	cmp	r0, #10
 8007e54:	600b      	str	r3, [r1, #0]
 8007e56:	491b      	ldr	r1, [pc, #108]	@ (8007ec4 <__b2d+0x90>)
 8007e58:	dc15      	bgt.n	8007e86 <__b2d+0x52>
 8007e5a:	f1c0 0c0b 	rsb	ip, r0, #11
 8007e5e:	fa22 f30c 	lsr.w	r3, r2, ip
 8007e62:	45b8      	cmp	r8, r7
 8007e64:	ea43 0501 	orr.w	r5, r3, r1
 8007e68:	bf34      	ite	cc
 8007e6a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007e6e:	2300      	movcs	r3, #0
 8007e70:	3015      	adds	r0, #21
 8007e72:	fa02 f000 	lsl.w	r0, r2, r0
 8007e76:	fa23 f30c 	lsr.w	r3, r3, ip
 8007e7a:	4303      	orrs	r3, r0
 8007e7c:	461c      	mov	r4, r3
 8007e7e:	ec45 4b10 	vmov	d0, r4, r5
 8007e82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e86:	45b8      	cmp	r8, r7
 8007e88:	bf3a      	itte	cc
 8007e8a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007e8e:	f1a6 0708 	subcc.w	r7, r6, #8
 8007e92:	2300      	movcs	r3, #0
 8007e94:	380b      	subs	r0, #11
 8007e96:	d012      	beq.n	8007ebe <__b2d+0x8a>
 8007e98:	f1c0 0120 	rsb	r1, r0, #32
 8007e9c:	fa23 f401 	lsr.w	r4, r3, r1
 8007ea0:	4082      	lsls	r2, r0
 8007ea2:	4322      	orrs	r2, r4
 8007ea4:	4547      	cmp	r7, r8
 8007ea6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8007eaa:	bf8c      	ite	hi
 8007eac:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007eb0:	2200      	movls	r2, #0
 8007eb2:	4083      	lsls	r3, r0
 8007eb4:	40ca      	lsrs	r2, r1
 8007eb6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007eba:	4313      	orrs	r3, r2
 8007ebc:	e7de      	b.n	8007e7c <__b2d+0x48>
 8007ebe:	ea42 0501 	orr.w	r5, r2, r1
 8007ec2:	e7db      	b.n	8007e7c <__b2d+0x48>
 8007ec4:	3ff00000 	.word	0x3ff00000

08007ec8 <__d2b>:
 8007ec8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ecc:	460f      	mov	r7, r1
 8007ece:	2101      	movs	r1, #1
 8007ed0:	ec59 8b10 	vmov	r8, r9, d0
 8007ed4:	4616      	mov	r6, r2
 8007ed6:	f7ff fc1b 	bl	8007710 <_Balloc>
 8007eda:	4604      	mov	r4, r0
 8007edc:	b930      	cbnz	r0, 8007eec <__d2b+0x24>
 8007ede:	4602      	mov	r2, r0
 8007ee0:	4b23      	ldr	r3, [pc, #140]	@ (8007f70 <__d2b+0xa8>)
 8007ee2:	4824      	ldr	r0, [pc, #144]	@ (8007f74 <__d2b+0xac>)
 8007ee4:	f240 310f 	movw	r1, #783	@ 0x30f
 8007ee8:	f001 f996 	bl	8009218 <__assert_func>
 8007eec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007ef0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007ef4:	b10d      	cbz	r5, 8007efa <__d2b+0x32>
 8007ef6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007efa:	9301      	str	r3, [sp, #4]
 8007efc:	f1b8 0300 	subs.w	r3, r8, #0
 8007f00:	d023      	beq.n	8007f4a <__d2b+0x82>
 8007f02:	4668      	mov	r0, sp
 8007f04:	9300      	str	r3, [sp, #0]
 8007f06:	f7ff fd14 	bl	8007932 <__lo0bits>
 8007f0a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007f0e:	b1d0      	cbz	r0, 8007f46 <__d2b+0x7e>
 8007f10:	f1c0 0320 	rsb	r3, r0, #32
 8007f14:	fa02 f303 	lsl.w	r3, r2, r3
 8007f18:	430b      	orrs	r3, r1
 8007f1a:	40c2      	lsrs	r2, r0
 8007f1c:	6163      	str	r3, [r4, #20]
 8007f1e:	9201      	str	r2, [sp, #4]
 8007f20:	9b01      	ldr	r3, [sp, #4]
 8007f22:	61a3      	str	r3, [r4, #24]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	bf0c      	ite	eq
 8007f28:	2201      	moveq	r2, #1
 8007f2a:	2202      	movne	r2, #2
 8007f2c:	6122      	str	r2, [r4, #16]
 8007f2e:	b1a5      	cbz	r5, 8007f5a <__d2b+0x92>
 8007f30:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007f34:	4405      	add	r5, r0
 8007f36:	603d      	str	r5, [r7, #0]
 8007f38:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007f3c:	6030      	str	r0, [r6, #0]
 8007f3e:	4620      	mov	r0, r4
 8007f40:	b003      	add	sp, #12
 8007f42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f46:	6161      	str	r1, [r4, #20]
 8007f48:	e7ea      	b.n	8007f20 <__d2b+0x58>
 8007f4a:	a801      	add	r0, sp, #4
 8007f4c:	f7ff fcf1 	bl	8007932 <__lo0bits>
 8007f50:	9b01      	ldr	r3, [sp, #4]
 8007f52:	6163      	str	r3, [r4, #20]
 8007f54:	3020      	adds	r0, #32
 8007f56:	2201      	movs	r2, #1
 8007f58:	e7e8      	b.n	8007f2c <__d2b+0x64>
 8007f5a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007f5e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007f62:	6038      	str	r0, [r7, #0]
 8007f64:	6918      	ldr	r0, [r3, #16]
 8007f66:	f7ff fcc5 	bl	80078f4 <__hi0bits>
 8007f6a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f6e:	e7e5      	b.n	8007f3c <__d2b+0x74>
 8007f70:	0800a01d 	.word	0x0800a01d
 8007f74:	0800a02e 	.word	0x0800a02e

08007f78 <__ratio>:
 8007f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f7c:	b085      	sub	sp, #20
 8007f7e:	e9cd 1000 	strd	r1, r0, [sp]
 8007f82:	a902      	add	r1, sp, #8
 8007f84:	f7ff ff56 	bl	8007e34 <__b2d>
 8007f88:	9800      	ldr	r0, [sp, #0]
 8007f8a:	a903      	add	r1, sp, #12
 8007f8c:	ec55 4b10 	vmov	r4, r5, d0
 8007f90:	f7ff ff50 	bl	8007e34 <__b2d>
 8007f94:	9b01      	ldr	r3, [sp, #4]
 8007f96:	6919      	ldr	r1, [r3, #16]
 8007f98:	9b00      	ldr	r3, [sp, #0]
 8007f9a:	691b      	ldr	r3, [r3, #16]
 8007f9c:	1ac9      	subs	r1, r1, r3
 8007f9e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007fa2:	1a9b      	subs	r3, r3, r2
 8007fa4:	ec5b ab10 	vmov	sl, fp, d0
 8007fa8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	bfce      	itee	gt
 8007fb0:	462a      	movgt	r2, r5
 8007fb2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007fb6:	465a      	movle	r2, fp
 8007fb8:	462f      	mov	r7, r5
 8007fba:	46d9      	mov	r9, fp
 8007fbc:	bfcc      	ite	gt
 8007fbe:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007fc2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007fc6:	464b      	mov	r3, r9
 8007fc8:	4652      	mov	r2, sl
 8007fca:	4620      	mov	r0, r4
 8007fcc:	4639      	mov	r1, r7
 8007fce:	f7f8 fc3d 	bl	800084c <__aeabi_ddiv>
 8007fd2:	ec41 0b10 	vmov	d0, r0, r1
 8007fd6:	b005      	add	sp, #20
 8007fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007fdc <__copybits>:
 8007fdc:	3901      	subs	r1, #1
 8007fde:	b570      	push	{r4, r5, r6, lr}
 8007fe0:	1149      	asrs	r1, r1, #5
 8007fe2:	6914      	ldr	r4, [r2, #16]
 8007fe4:	3101      	adds	r1, #1
 8007fe6:	f102 0314 	add.w	r3, r2, #20
 8007fea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007fee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007ff2:	1f05      	subs	r5, r0, #4
 8007ff4:	42a3      	cmp	r3, r4
 8007ff6:	d30c      	bcc.n	8008012 <__copybits+0x36>
 8007ff8:	1aa3      	subs	r3, r4, r2
 8007ffa:	3b11      	subs	r3, #17
 8007ffc:	f023 0303 	bic.w	r3, r3, #3
 8008000:	3211      	adds	r2, #17
 8008002:	42a2      	cmp	r2, r4
 8008004:	bf88      	it	hi
 8008006:	2300      	movhi	r3, #0
 8008008:	4418      	add	r0, r3
 800800a:	2300      	movs	r3, #0
 800800c:	4288      	cmp	r0, r1
 800800e:	d305      	bcc.n	800801c <__copybits+0x40>
 8008010:	bd70      	pop	{r4, r5, r6, pc}
 8008012:	f853 6b04 	ldr.w	r6, [r3], #4
 8008016:	f845 6f04 	str.w	r6, [r5, #4]!
 800801a:	e7eb      	b.n	8007ff4 <__copybits+0x18>
 800801c:	f840 3b04 	str.w	r3, [r0], #4
 8008020:	e7f4      	b.n	800800c <__copybits+0x30>

08008022 <__any_on>:
 8008022:	f100 0214 	add.w	r2, r0, #20
 8008026:	6900      	ldr	r0, [r0, #16]
 8008028:	114b      	asrs	r3, r1, #5
 800802a:	4298      	cmp	r0, r3
 800802c:	b510      	push	{r4, lr}
 800802e:	db11      	blt.n	8008054 <__any_on+0x32>
 8008030:	dd0a      	ble.n	8008048 <__any_on+0x26>
 8008032:	f011 011f 	ands.w	r1, r1, #31
 8008036:	d007      	beq.n	8008048 <__any_on+0x26>
 8008038:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800803c:	fa24 f001 	lsr.w	r0, r4, r1
 8008040:	fa00 f101 	lsl.w	r1, r0, r1
 8008044:	428c      	cmp	r4, r1
 8008046:	d10b      	bne.n	8008060 <__any_on+0x3e>
 8008048:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800804c:	4293      	cmp	r3, r2
 800804e:	d803      	bhi.n	8008058 <__any_on+0x36>
 8008050:	2000      	movs	r0, #0
 8008052:	bd10      	pop	{r4, pc}
 8008054:	4603      	mov	r3, r0
 8008056:	e7f7      	b.n	8008048 <__any_on+0x26>
 8008058:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800805c:	2900      	cmp	r1, #0
 800805e:	d0f5      	beq.n	800804c <__any_on+0x2a>
 8008060:	2001      	movs	r0, #1
 8008062:	e7f6      	b.n	8008052 <__any_on+0x30>

08008064 <sulp>:
 8008064:	b570      	push	{r4, r5, r6, lr}
 8008066:	4604      	mov	r4, r0
 8008068:	460d      	mov	r5, r1
 800806a:	ec45 4b10 	vmov	d0, r4, r5
 800806e:	4616      	mov	r6, r2
 8008070:	f7ff feba 	bl	8007de8 <__ulp>
 8008074:	ec51 0b10 	vmov	r0, r1, d0
 8008078:	b17e      	cbz	r6, 800809a <sulp+0x36>
 800807a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800807e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008082:	2b00      	cmp	r3, #0
 8008084:	dd09      	ble.n	800809a <sulp+0x36>
 8008086:	051b      	lsls	r3, r3, #20
 8008088:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800808c:	2400      	movs	r4, #0
 800808e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008092:	4622      	mov	r2, r4
 8008094:	462b      	mov	r3, r5
 8008096:	f7f8 faaf 	bl	80005f8 <__aeabi_dmul>
 800809a:	ec41 0b10 	vmov	d0, r0, r1
 800809e:	bd70      	pop	{r4, r5, r6, pc}

080080a0 <_strtod_l>:
 80080a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080a4:	b09f      	sub	sp, #124	@ 0x7c
 80080a6:	460c      	mov	r4, r1
 80080a8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80080aa:	2200      	movs	r2, #0
 80080ac:	921a      	str	r2, [sp, #104]	@ 0x68
 80080ae:	9005      	str	r0, [sp, #20]
 80080b0:	f04f 0a00 	mov.w	sl, #0
 80080b4:	f04f 0b00 	mov.w	fp, #0
 80080b8:	460a      	mov	r2, r1
 80080ba:	9219      	str	r2, [sp, #100]	@ 0x64
 80080bc:	7811      	ldrb	r1, [r2, #0]
 80080be:	292b      	cmp	r1, #43	@ 0x2b
 80080c0:	d04a      	beq.n	8008158 <_strtod_l+0xb8>
 80080c2:	d838      	bhi.n	8008136 <_strtod_l+0x96>
 80080c4:	290d      	cmp	r1, #13
 80080c6:	d832      	bhi.n	800812e <_strtod_l+0x8e>
 80080c8:	2908      	cmp	r1, #8
 80080ca:	d832      	bhi.n	8008132 <_strtod_l+0x92>
 80080cc:	2900      	cmp	r1, #0
 80080ce:	d03b      	beq.n	8008148 <_strtod_l+0xa8>
 80080d0:	2200      	movs	r2, #0
 80080d2:	920e      	str	r2, [sp, #56]	@ 0x38
 80080d4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80080d6:	782a      	ldrb	r2, [r5, #0]
 80080d8:	2a30      	cmp	r2, #48	@ 0x30
 80080da:	f040 80b2 	bne.w	8008242 <_strtod_l+0x1a2>
 80080de:	786a      	ldrb	r2, [r5, #1]
 80080e0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80080e4:	2a58      	cmp	r2, #88	@ 0x58
 80080e6:	d16e      	bne.n	80081c6 <_strtod_l+0x126>
 80080e8:	9302      	str	r3, [sp, #8]
 80080ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80080ec:	9301      	str	r3, [sp, #4]
 80080ee:	ab1a      	add	r3, sp, #104	@ 0x68
 80080f0:	9300      	str	r3, [sp, #0]
 80080f2:	4a8f      	ldr	r2, [pc, #572]	@ (8008330 <_strtod_l+0x290>)
 80080f4:	9805      	ldr	r0, [sp, #20]
 80080f6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80080f8:	a919      	add	r1, sp, #100	@ 0x64
 80080fa:	f001 f927 	bl	800934c <__gethex>
 80080fe:	f010 060f 	ands.w	r6, r0, #15
 8008102:	4604      	mov	r4, r0
 8008104:	d005      	beq.n	8008112 <_strtod_l+0x72>
 8008106:	2e06      	cmp	r6, #6
 8008108:	d128      	bne.n	800815c <_strtod_l+0xbc>
 800810a:	3501      	adds	r5, #1
 800810c:	2300      	movs	r3, #0
 800810e:	9519      	str	r5, [sp, #100]	@ 0x64
 8008110:	930e      	str	r3, [sp, #56]	@ 0x38
 8008112:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008114:	2b00      	cmp	r3, #0
 8008116:	f040 858e 	bne.w	8008c36 <_strtod_l+0xb96>
 800811a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800811c:	b1cb      	cbz	r3, 8008152 <_strtod_l+0xb2>
 800811e:	4652      	mov	r2, sl
 8008120:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008124:	ec43 2b10 	vmov	d0, r2, r3
 8008128:	b01f      	add	sp, #124	@ 0x7c
 800812a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800812e:	2920      	cmp	r1, #32
 8008130:	d1ce      	bne.n	80080d0 <_strtod_l+0x30>
 8008132:	3201      	adds	r2, #1
 8008134:	e7c1      	b.n	80080ba <_strtod_l+0x1a>
 8008136:	292d      	cmp	r1, #45	@ 0x2d
 8008138:	d1ca      	bne.n	80080d0 <_strtod_l+0x30>
 800813a:	2101      	movs	r1, #1
 800813c:	910e      	str	r1, [sp, #56]	@ 0x38
 800813e:	1c51      	adds	r1, r2, #1
 8008140:	9119      	str	r1, [sp, #100]	@ 0x64
 8008142:	7852      	ldrb	r2, [r2, #1]
 8008144:	2a00      	cmp	r2, #0
 8008146:	d1c5      	bne.n	80080d4 <_strtod_l+0x34>
 8008148:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800814a:	9419      	str	r4, [sp, #100]	@ 0x64
 800814c:	2b00      	cmp	r3, #0
 800814e:	f040 8570 	bne.w	8008c32 <_strtod_l+0xb92>
 8008152:	4652      	mov	r2, sl
 8008154:	465b      	mov	r3, fp
 8008156:	e7e5      	b.n	8008124 <_strtod_l+0x84>
 8008158:	2100      	movs	r1, #0
 800815a:	e7ef      	b.n	800813c <_strtod_l+0x9c>
 800815c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800815e:	b13a      	cbz	r2, 8008170 <_strtod_l+0xd0>
 8008160:	2135      	movs	r1, #53	@ 0x35
 8008162:	a81c      	add	r0, sp, #112	@ 0x70
 8008164:	f7ff ff3a 	bl	8007fdc <__copybits>
 8008168:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800816a:	9805      	ldr	r0, [sp, #20]
 800816c:	f7ff fb10 	bl	8007790 <_Bfree>
 8008170:	3e01      	subs	r6, #1
 8008172:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008174:	2e04      	cmp	r6, #4
 8008176:	d806      	bhi.n	8008186 <_strtod_l+0xe6>
 8008178:	e8df f006 	tbb	[pc, r6]
 800817c:	201d0314 	.word	0x201d0314
 8008180:	14          	.byte	0x14
 8008181:	00          	.byte	0x00
 8008182:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008186:	05e1      	lsls	r1, r4, #23
 8008188:	bf48      	it	mi
 800818a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800818e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008192:	0d1b      	lsrs	r3, r3, #20
 8008194:	051b      	lsls	r3, r3, #20
 8008196:	2b00      	cmp	r3, #0
 8008198:	d1bb      	bne.n	8008112 <_strtod_l+0x72>
 800819a:	f7fe fb2d 	bl	80067f8 <__errno>
 800819e:	2322      	movs	r3, #34	@ 0x22
 80081a0:	6003      	str	r3, [r0, #0]
 80081a2:	e7b6      	b.n	8008112 <_strtod_l+0x72>
 80081a4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80081a8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80081ac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80081b0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80081b4:	e7e7      	b.n	8008186 <_strtod_l+0xe6>
 80081b6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008338 <_strtod_l+0x298>
 80081ba:	e7e4      	b.n	8008186 <_strtod_l+0xe6>
 80081bc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80081c0:	f04f 3aff 	mov.w	sl, #4294967295
 80081c4:	e7df      	b.n	8008186 <_strtod_l+0xe6>
 80081c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80081c8:	1c5a      	adds	r2, r3, #1
 80081ca:	9219      	str	r2, [sp, #100]	@ 0x64
 80081cc:	785b      	ldrb	r3, [r3, #1]
 80081ce:	2b30      	cmp	r3, #48	@ 0x30
 80081d0:	d0f9      	beq.n	80081c6 <_strtod_l+0x126>
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d09d      	beq.n	8008112 <_strtod_l+0x72>
 80081d6:	2301      	movs	r3, #1
 80081d8:	2700      	movs	r7, #0
 80081da:	9308      	str	r3, [sp, #32]
 80081dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80081de:	930c      	str	r3, [sp, #48]	@ 0x30
 80081e0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80081e2:	46b9      	mov	r9, r7
 80081e4:	220a      	movs	r2, #10
 80081e6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80081e8:	7805      	ldrb	r5, [r0, #0]
 80081ea:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80081ee:	b2d9      	uxtb	r1, r3
 80081f0:	2909      	cmp	r1, #9
 80081f2:	d928      	bls.n	8008246 <_strtod_l+0x1a6>
 80081f4:	494f      	ldr	r1, [pc, #316]	@ (8008334 <_strtod_l+0x294>)
 80081f6:	2201      	movs	r2, #1
 80081f8:	f000 ffd6 	bl	80091a8 <strncmp>
 80081fc:	2800      	cmp	r0, #0
 80081fe:	d032      	beq.n	8008266 <_strtod_l+0x1c6>
 8008200:	2000      	movs	r0, #0
 8008202:	462a      	mov	r2, r5
 8008204:	900a      	str	r0, [sp, #40]	@ 0x28
 8008206:	464d      	mov	r5, r9
 8008208:	4603      	mov	r3, r0
 800820a:	2a65      	cmp	r2, #101	@ 0x65
 800820c:	d001      	beq.n	8008212 <_strtod_l+0x172>
 800820e:	2a45      	cmp	r2, #69	@ 0x45
 8008210:	d114      	bne.n	800823c <_strtod_l+0x19c>
 8008212:	b91d      	cbnz	r5, 800821c <_strtod_l+0x17c>
 8008214:	9a08      	ldr	r2, [sp, #32]
 8008216:	4302      	orrs	r2, r0
 8008218:	d096      	beq.n	8008148 <_strtod_l+0xa8>
 800821a:	2500      	movs	r5, #0
 800821c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800821e:	1c62      	adds	r2, r4, #1
 8008220:	9219      	str	r2, [sp, #100]	@ 0x64
 8008222:	7862      	ldrb	r2, [r4, #1]
 8008224:	2a2b      	cmp	r2, #43	@ 0x2b
 8008226:	d07a      	beq.n	800831e <_strtod_l+0x27e>
 8008228:	2a2d      	cmp	r2, #45	@ 0x2d
 800822a:	d07e      	beq.n	800832a <_strtod_l+0x28a>
 800822c:	f04f 0c00 	mov.w	ip, #0
 8008230:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008234:	2909      	cmp	r1, #9
 8008236:	f240 8085 	bls.w	8008344 <_strtod_l+0x2a4>
 800823a:	9419      	str	r4, [sp, #100]	@ 0x64
 800823c:	f04f 0800 	mov.w	r8, #0
 8008240:	e0a5      	b.n	800838e <_strtod_l+0x2ee>
 8008242:	2300      	movs	r3, #0
 8008244:	e7c8      	b.n	80081d8 <_strtod_l+0x138>
 8008246:	f1b9 0f08 	cmp.w	r9, #8
 800824a:	bfd8      	it	le
 800824c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800824e:	f100 0001 	add.w	r0, r0, #1
 8008252:	bfda      	itte	le
 8008254:	fb02 3301 	mlale	r3, r2, r1, r3
 8008258:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800825a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800825e:	f109 0901 	add.w	r9, r9, #1
 8008262:	9019      	str	r0, [sp, #100]	@ 0x64
 8008264:	e7bf      	b.n	80081e6 <_strtod_l+0x146>
 8008266:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008268:	1c5a      	adds	r2, r3, #1
 800826a:	9219      	str	r2, [sp, #100]	@ 0x64
 800826c:	785a      	ldrb	r2, [r3, #1]
 800826e:	f1b9 0f00 	cmp.w	r9, #0
 8008272:	d03b      	beq.n	80082ec <_strtod_l+0x24c>
 8008274:	900a      	str	r0, [sp, #40]	@ 0x28
 8008276:	464d      	mov	r5, r9
 8008278:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800827c:	2b09      	cmp	r3, #9
 800827e:	d912      	bls.n	80082a6 <_strtod_l+0x206>
 8008280:	2301      	movs	r3, #1
 8008282:	e7c2      	b.n	800820a <_strtod_l+0x16a>
 8008284:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008286:	1c5a      	adds	r2, r3, #1
 8008288:	9219      	str	r2, [sp, #100]	@ 0x64
 800828a:	785a      	ldrb	r2, [r3, #1]
 800828c:	3001      	adds	r0, #1
 800828e:	2a30      	cmp	r2, #48	@ 0x30
 8008290:	d0f8      	beq.n	8008284 <_strtod_l+0x1e4>
 8008292:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008296:	2b08      	cmp	r3, #8
 8008298:	f200 84d2 	bhi.w	8008c40 <_strtod_l+0xba0>
 800829c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800829e:	900a      	str	r0, [sp, #40]	@ 0x28
 80082a0:	2000      	movs	r0, #0
 80082a2:	930c      	str	r3, [sp, #48]	@ 0x30
 80082a4:	4605      	mov	r5, r0
 80082a6:	3a30      	subs	r2, #48	@ 0x30
 80082a8:	f100 0301 	add.w	r3, r0, #1
 80082ac:	d018      	beq.n	80082e0 <_strtod_l+0x240>
 80082ae:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80082b0:	4419      	add	r1, r3
 80082b2:	910a      	str	r1, [sp, #40]	@ 0x28
 80082b4:	462e      	mov	r6, r5
 80082b6:	f04f 0e0a 	mov.w	lr, #10
 80082ba:	1c71      	adds	r1, r6, #1
 80082bc:	eba1 0c05 	sub.w	ip, r1, r5
 80082c0:	4563      	cmp	r3, ip
 80082c2:	dc15      	bgt.n	80082f0 <_strtod_l+0x250>
 80082c4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80082c8:	182b      	adds	r3, r5, r0
 80082ca:	2b08      	cmp	r3, #8
 80082cc:	f105 0501 	add.w	r5, r5, #1
 80082d0:	4405      	add	r5, r0
 80082d2:	dc1a      	bgt.n	800830a <_strtod_l+0x26a>
 80082d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80082d6:	230a      	movs	r3, #10
 80082d8:	fb03 2301 	mla	r3, r3, r1, r2
 80082dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80082de:	2300      	movs	r3, #0
 80082e0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80082e2:	1c51      	adds	r1, r2, #1
 80082e4:	9119      	str	r1, [sp, #100]	@ 0x64
 80082e6:	7852      	ldrb	r2, [r2, #1]
 80082e8:	4618      	mov	r0, r3
 80082ea:	e7c5      	b.n	8008278 <_strtod_l+0x1d8>
 80082ec:	4648      	mov	r0, r9
 80082ee:	e7ce      	b.n	800828e <_strtod_l+0x1ee>
 80082f0:	2e08      	cmp	r6, #8
 80082f2:	dc05      	bgt.n	8008300 <_strtod_l+0x260>
 80082f4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80082f6:	fb0e f606 	mul.w	r6, lr, r6
 80082fa:	960b      	str	r6, [sp, #44]	@ 0x2c
 80082fc:	460e      	mov	r6, r1
 80082fe:	e7dc      	b.n	80082ba <_strtod_l+0x21a>
 8008300:	2910      	cmp	r1, #16
 8008302:	bfd8      	it	le
 8008304:	fb0e f707 	mulle.w	r7, lr, r7
 8008308:	e7f8      	b.n	80082fc <_strtod_l+0x25c>
 800830a:	2b0f      	cmp	r3, #15
 800830c:	bfdc      	itt	le
 800830e:	230a      	movle	r3, #10
 8008310:	fb03 2707 	mlale	r7, r3, r7, r2
 8008314:	e7e3      	b.n	80082de <_strtod_l+0x23e>
 8008316:	2300      	movs	r3, #0
 8008318:	930a      	str	r3, [sp, #40]	@ 0x28
 800831a:	2301      	movs	r3, #1
 800831c:	e77a      	b.n	8008214 <_strtod_l+0x174>
 800831e:	f04f 0c00 	mov.w	ip, #0
 8008322:	1ca2      	adds	r2, r4, #2
 8008324:	9219      	str	r2, [sp, #100]	@ 0x64
 8008326:	78a2      	ldrb	r2, [r4, #2]
 8008328:	e782      	b.n	8008230 <_strtod_l+0x190>
 800832a:	f04f 0c01 	mov.w	ip, #1
 800832e:	e7f8      	b.n	8008322 <_strtod_l+0x282>
 8008330:	0800a254 	.word	0x0800a254
 8008334:	0800a087 	.word	0x0800a087
 8008338:	7ff00000 	.word	0x7ff00000
 800833c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800833e:	1c51      	adds	r1, r2, #1
 8008340:	9119      	str	r1, [sp, #100]	@ 0x64
 8008342:	7852      	ldrb	r2, [r2, #1]
 8008344:	2a30      	cmp	r2, #48	@ 0x30
 8008346:	d0f9      	beq.n	800833c <_strtod_l+0x29c>
 8008348:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800834c:	2908      	cmp	r1, #8
 800834e:	f63f af75 	bhi.w	800823c <_strtod_l+0x19c>
 8008352:	3a30      	subs	r2, #48	@ 0x30
 8008354:	9209      	str	r2, [sp, #36]	@ 0x24
 8008356:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008358:	920f      	str	r2, [sp, #60]	@ 0x3c
 800835a:	f04f 080a 	mov.w	r8, #10
 800835e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008360:	1c56      	adds	r6, r2, #1
 8008362:	9619      	str	r6, [sp, #100]	@ 0x64
 8008364:	7852      	ldrb	r2, [r2, #1]
 8008366:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800836a:	f1be 0f09 	cmp.w	lr, #9
 800836e:	d939      	bls.n	80083e4 <_strtod_l+0x344>
 8008370:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008372:	1a76      	subs	r6, r6, r1
 8008374:	2e08      	cmp	r6, #8
 8008376:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800837a:	dc03      	bgt.n	8008384 <_strtod_l+0x2e4>
 800837c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800837e:	4588      	cmp	r8, r1
 8008380:	bfa8      	it	ge
 8008382:	4688      	movge	r8, r1
 8008384:	f1bc 0f00 	cmp.w	ip, #0
 8008388:	d001      	beq.n	800838e <_strtod_l+0x2ee>
 800838a:	f1c8 0800 	rsb	r8, r8, #0
 800838e:	2d00      	cmp	r5, #0
 8008390:	d14e      	bne.n	8008430 <_strtod_l+0x390>
 8008392:	9908      	ldr	r1, [sp, #32]
 8008394:	4308      	orrs	r0, r1
 8008396:	f47f aebc 	bne.w	8008112 <_strtod_l+0x72>
 800839a:	2b00      	cmp	r3, #0
 800839c:	f47f aed4 	bne.w	8008148 <_strtod_l+0xa8>
 80083a0:	2a69      	cmp	r2, #105	@ 0x69
 80083a2:	d028      	beq.n	80083f6 <_strtod_l+0x356>
 80083a4:	dc25      	bgt.n	80083f2 <_strtod_l+0x352>
 80083a6:	2a49      	cmp	r2, #73	@ 0x49
 80083a8:	d025      	beq.n	80083f6 <_strtod_l+0x356>
 80083aa:	2a4e      	cmp	r2, #78	@ 0x4e
 80083ac:	f47f aecc 	bne.w	8008148 <_strtod_l+0xa8>
 80083b0:	499a      	ldr	r1, [pc, #616]	@ (800861c <_strtod_l+0x57c>)
 80083b2:	a819      	add	r0, sp, #100	@ 0x64
 80083b4:	f001 f9ec 	bl	8009790 <__match>
 80083b8:	2800      	cmp	r0, #0
 80083ba:	f43f aec5 	beq.w	8008148 <_strtod_l+0xa8>
 80083be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083c0:	781b      	ldrb	r3, [r3, #0]
 80083c2:	2b28      	cmp	r3, #40	@ 0x28
 80083c4:	d12e      	bne.n	8008424 <_strtod_l+0x384>
 80083c6:	4996      	ldr	r1, [pc, #600]	@ (8008620 <_strtod_l+0x580>)
 80083c8:	aa1c      	add	r2, sp, #112	@ 0x70
 80083ca:	a819      	add	r0, sp, #100	@ 0x64
 80083cc:	f001 f9f4 	bl	80097b8 <__hexnan>
 80083d0:	2805      	cmp	r0, #5
 80083d2:	d127      	bne.n	8008424 <_strtod_l+0x384>
 80083d4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80083d6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80083da:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80083de:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80083e2:	e696      	b.n	8008112 <_strtod_l+0x72>
 80083e4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80083e6:	fb08 2101 	mla	r1, r8, r1, r2
 80083ea:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80083ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80083f0:	e7b5      	b.n	800835e <_strtod_l+0x2be>
 80083f2:	2a6e      	cmp	r2, #110	@ 0x6e
 80083f4:	e7da      	b.n	80083ac <_strtod_l+0x30c>
 80083f6:	498b      	ldr	r1, [pc, #556]	@ (8008624 <_strtod_l+0x584>)
 80083f8:	a819      	add	r0, sp, #100	@ 0x64
 80083fa:	f001 f9c9 	bl	8009790 <__match>
 80083fe:	2800      	cmp	r0, #0
 8008400:	f43f aea2 	beq.w	8008148 <_strtod_l+0xa8>
 8008404:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008406:	4988      	ldr	r1, [pc, #544]	@ (8008628 <_strtod_l+0x588>)
 8008408:	3b01      	subs	r3, #1
 800840a:	a819      	add	r0, sp, #100	@ 0x64
 800840c:	9319      	str	r3, [sp, #100]	@ 0x64
 800840e:	f001 f9bf 	bl	8009790 <__match>
 8008412:	b910      	cbnz	r0, 800841a <_strtod_l+0x37a>
 8008414:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008416:	3301      	adds	r3, #1
 8008418:	9319      	str	r3, [sp, #100]	@ 0x64
 800841a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008638 <_strtod_l+0x598>
 800841e:	f04f 0a00 	mov.w	sl, #0
 8008422:	e676      	b.n	8008112 <_strtod_l+0x72>
 8008424:	4881      	ldr	r0, [pc, #516]	@ (800862c <_strtod_l+0x58c>)
 8008426:	f000 feef 	bl	8009208 <nan>
 800842a:	ec5b ab10 	vmov	sl, fp, d0
 800842e:	e670      	b.n	8008112 <_strtod_l+0x72>
 8008430:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008432:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008434:	eba8 0303 	sub.w	r3, r8, r3
 8008438:	f1b9 0f00 	cmp.w	r9, #0
 800843c:	bf08      	it	eq
 800843e:	46a9      	moveq	r9, r5
 8008440:	2d10      	cmp	r5, #16
 8008442:	9309      	str	r3, [sp, #36]	@ 0x24
 8008444:	462c      	mov	r4, r5
 8008446:	bfa8      	it	ge
 8008448:	2410      	movge	r4, #16
 800844a:	f7f8 f85b 	bl	8000504 <__aeabi_ui2d>
 800844e:	2d09      	cmp	r5, #9
 8008450:	4682      	mov	sl, r0
 8008452:	468b      	mov	fp, r1
 8008454:	dc13      	bgt.n	800847e <_strtod_l+0x3de>
 8008456:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008458:	2b00      	cmp	r3, #0
 800845a:	f43f ae5a 	beq.w	8008112 <_strtod_l+0x72>
 800845e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008460:	dd78      	ble.n	8008554 <_strtod_l+0x4b4>
 8008462:	2b16      	cmp	r3, #22
 8008464:	dc5f      	bgt.n	8008526 <_strtod_l+0x486>
 8008466:	4972      	ldr	r1, [pc, #456]	@ (8008630 <_strtod_l+0x590>)
 8008468:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800846c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008470:	4652      	mov	r2, sl
 8008472:	465b      	mov	r3, fp
 8008474:	f7f8 f8c0 	bl	80005f8 <__aeabi_dmul>
 8008478:	4682      	mov	sl, r0
 800847a:	468b      	mov	fp, r1
 800847c:	e649      	b.n	8008112 <_strtod_l+0x72>
 800847e:	4b6c      	ldr	r3, [pc, #432]	@ (8008630 <_strtod_l+0x590>)
 8008480:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008484:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008488:	f7f8 f8b6 	bl	80005f8 <__aeabi_dmul>
 800848c:	4682      	mov	sl, r0
 800848e:	4638      	mov	r0, r7
 8008490:	468b      	mov	fp, r1
 8008492:	f7f8 f837 	bl	8000504 <__aeabi_ui2d>
 8008496:	4602      	mov	r2, r0
 8008498:	460b      	mov	r3, r1
 800849a:	4650      	mov	r0, sl
 800849c:	4659      	mov	r1, fp
 800849e:	f7f7 fef5 	bl	800028c <__adddf3>
 80084a2:	2d0f      	cmp	r5, #15
 80084a4:	4682      	mov	sl, r0
 80084a6:	468b      	mov	fp, r1
 80084a8:	ddd5      	ble.n	8008456 <_strtod_l+0x3b6>
 80084aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084ac:	1b2c      	subs	r4, r5, r4
 80084ae:	441c      	add	r4, r3
 80084b0:	2c00      	cmp	r4, #0
 80084b2:	f340 8093 	ble.w	80085dc <_strtod_l+0x53c>
 80084b6:	f014 030f 	ands.w	r3, r4, #15
 80084ba:	d00a      	beq.n	80084d2 <_strtod_l+0x432>
 80084bc:	495c      	ldr	r1, [pc, #368]	@ (8008630 <_strtod_l+0x590>)
 80084be:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80084c2:	4652      	mov	r2, sl
 80084c4:	465b      	mov	r3, fp
 80084c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084ca:	f7f8 f895 	bl	80005f8 <__aeabi_dmul>
 80084ce:	4682      	mov	sl, r0
 80084d0:	468b      	mov	fp, r1
 80084d2:	f034 040f 	bics.w	r4, r4, #15
 80084d6:	d073      	beq.n	80085c0 <_strtod_l+0x520>
 80084d8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80084dc:	dd49      	ble.n	8008572 <_strtod_l+0x4d2>
 80084de:	2400      	movs	r4, #0
 80084e0:	46a0      	mov	r8, r4
 80084e2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80084e4:	46a1      	mov	r9, r4
 80084e6:	9a05      	ldr	r2, [sp, #20]
 80084e8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008638 <_strtod_l+0x598>
 80084ec:	2322      	movs	r3, #34	@ 0x22
 80084ee:	6013      	str	r3, [r2, #0]
 80084f0:	f04f 0a00 	mov.w	sl, #0
 80084f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	f43f ae0b 	beq.w	8008112 <_strtod_l+0x72>
 80084fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80084fe:	9805      	ldr	r0, [sp, #20]
 8008500:	f7ff f946 	bl	8007790 <_Bfree>
 8008504:	9805      	ldr	r0, [sp, #20]
 8008506:	4649      	mov	r1, r9
 8008508:	f7ff f942 	bl	8007790 <_Bfree>
 800850c:	9805      	ldr	r0, [sp, #20]
 800850e:	4641      	mov	r1, r8
 8008510:	f7ff f93e 	bl	8007790 <_Bfree>
 8008514:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008516:	9805      	ldr	r0, [sp, #20]
 8008518:	f7ff f93a 	bl	8007790 <_Bfree>
 800851c:	9805      	ldr	r0, [sp, #20]
 800851e:	4621      	mov	r1, r4
 8008520:	f7ff f936 	bl	8007790 <_Bfree>
 8008524:	e5f5      	b.n	8008112 <_strtod_l+0x72>
 8008526:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008528:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800852c:	4293      	cmp	r3, r2
 800852e:	dbbc      	blt.n	80084aa <_strtod_l+0x40a>
 8008530:	4c3f      	ldr	r4, [pc, #252]	@ (8008630 <_strtod_l+0x590>)
 8008532:	f1c5 050f 	rsb	r5, r5, #15
 8008536:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800853a:	4652      	mov	r2, sl
 800853c:	465b      	mov	r3, fp
 800853e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008542:	f7f8 f859 	bl	80005f8 <__aeabi_dmul>
 8008546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008548:	1b5d      	subs	r5, r3, r5
 800854a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800854e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008552:	e78f      	b.n	8008474 <_strtod_l+0x3d4>
 8008554:	3316      	adds	r3, #22
 8008556:	dba8      	blt.n	80084aa <_strtod_l+0x40a>
 8008558:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800855a:	eba3 0808 	sub.w	r8, r3, r8
 800855e:	4b34      	ldr	r3, [pc, #208]	@ (8008630 <_strtod_l+0x590>)
 8008560:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008564:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008568:	4650      	mov	r0, sl
 800856a:	4659      	mov	r1, fp
 800856c:	f7f8 f96e 	bl	800084c <__aeabi_ddiv>
 8008570:	e782      	b.n	8008478 <_strtod_l+0x3d8>
 8008572:	2300      	movs	r3, #0
 8008574:	4f2f      	ldr	r7, [pc, #188]	@ (8008634 <_strtod_l+0x594>)
 8008576:	1124      	asrs	r4, r4, #4
 8008578:	4650      	mov	r0, sl
 800857a:	4659      	mov	r1, fp
 800857c:	461e      	mov	r6, r3
 800857e:	2c01      	cmp	r4, #1
 8008580:	dc21      	bgt.n	80085c6 <_strtod_l+0x526>
 8008582:	b10b      	cbz	r3, 8008588 <_strtod_l+0x4e8>
 8008584:	4682      	mov	sl, r0
 8008586:	468b      	mov	fp, r1
 8008588:	492a      	ldr	r1, [pc, #168]	@ (8008634 <_strtod_l+0x594>)
 800858a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800858e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008592:	4652      	mov	r2, sl
 8008594:	465b      	mov	r3, fp
 8008596:	e9d1 0100 	ldrd	r0, r1, [r1]
 800859a:	f7f8 f82d 	bl	80005f8 <__aeabi_dmul>
 800859e:	4b26      	ldr	r3, [pc, #152]	@ (8008638 <_strtod_l+0x598>)
 80085a0:	460a      	mov	r2, r1
 80085a2:	400b      	ands	r3, r1
 80085a4:	4925      	ldr	r1, [pc, #148]	@ (800863c <_strtod_l+0x59c>)
 80085a6:	428b      	cmp	r3, r1
 80085a8:	4682      	mov	sl, r0
 80085aa:	d898      	bhi.n	80084de <_strtod_l+0x43e>
 80085ac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80085b0:	428b      	cmp	r3, r1
 80085b2:	bf86      	itte	hi
 80085b4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008640 <_strtod_l+0x5a0>
 80085b8:	f04f 3aff 	movhi.w	sl, #4294967295
 80085bc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80085c0:	2300      	movs	r3, #0
 80085c2:	9308      	str	r3, [sp, #32]
 80085c4:	e076      	b.n	80086b4 <_strtod_l+0x614>
 80085c6:	07e2      	lsls	r2, r4, #31
 80085c8:	d504      	bpl.n	80085d4 <_strtod_l+0x534>
 80085ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085ce:	f7f8 f813 	bl	80005f8 <__aeabi_dmul>
 80085d2:	2301      	movs	r3, #1
 80085d4:	3601      	adds	r6, #1
 80085d6:	1064      	asrs	r4, r4, #1
 80085d8:	3708      	adds	r7, #8
 80085da:	e7d0      	b.n	800857e <_strtod_l+0x4de>
 80085dc:	d0f0      	beq.n	80085c0 <_strtod_l+0x520>
 80085de:	4264      	negs	r4, r4
 80085e0:	f014 020f 	ands.w	r2, r4, #15
 80085e4:	d00a      	beq.n	80085fc <_strtod_l+0x55c>
 80085e6:	4b12      	ldr	r3, [pc, #72]	@ (8008630 <_strtod_l+0x590>)
 80085e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085ec:	4650      	mov	r0, sl
 80085ee:	4659      	mov	r1, fp
 80085f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f4:	f7f8 f92a 	bl	800084c <__aeabi_ddiv>
 80085f8:	4682      	mov	sl, r0
 80085fa:	468b      	mov	fp, r1
 80085fc:	1124      	asrs	r4, r4, #4
 80085fe:	d0df      	beq.n	80085c0 <_strtod_l+0x520>
 8008600:	2c1f      	cmp	r4, #31
 8008602:	dd1f      	ble.n	8008644 <_strtod_l+0x5a4>
 8008604:	2400      	movs	r4, #0
 8008606:	46a0      	mov	r8, r4
 8008608:	940b      	str	r4, [sp, #44]	@ 0x2c
 800860a:	46a1      	mov	r9, r4
 800860c:	9a05      	ldr	r2, [sp, #20]
 800860e:	2322      	movs	r3, #34	@ 0x22
 8008610:	f04f 0a00 	mov.w	sl, #0
 8008614:	f04f 0b00 	mov.w	fp, #0
 8008618:	6013      	str	r3, [r2, #0]
 800861a:	e76b      	b.n	80084f4 <_strtod_l+0x454>
 800861c:	08009f75 	.word	0x08009f75
 8008620:	0800a240 	.word	0x0800a240
 8008624:	08009f6d 	.word	0x08009f6d
 8008628:	08009fa4 	.word	0x08009fa4
 800862c:	0800a0dd 	.word	0x0800a0dd
 8008630:	0800a178 	.word	0x0800a178
 8008634:	0800a150 	.word	0x0800a150
 8008638:	7ff00000 	.word	0x7ff00000
 800863c:	7ca00000 	.word	0x7ca00000
 8008640:	7fefffff 	.word	0x7fefffff
 8008644:	f014 0310 	ands.w	r3, r4, #16
 8008648:	bf18      	it	ne
 800864a:	236a      	movne	r3, #106	@ 0x6a
 800864c:	4ea9      	ldr	r6, [pc, #676]	@ (80088f4 <_strtod_l+0x854>)
 800864e:	9308      	str	r3, [sp, #32]
 8008650:	4650      	mov	r0, sl
 8008652:	4659      	mov	r1, fp
 8008654:	2300      	movs	r3, #0
 8008656:	07e7      	lsls	r7, r4, #31
 8008658:	d504      	bpl.n	8008664 <_strtod_l+0x5c4>
 800865a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800865e:	f7f7 ffcb 	bl	80005f8 <__aeabi_dmul>
 8008662:	2301      	movs	r3, #1
 8008664:	1064      	asrs	r4, r4, #1
 8008666:	f106 0608 	add.w	r6, r6, #8
 800866a:	d1f4      	bne.n	8008656 <_strtod_l+0x5b6>
 800866c:	b10b      	cbz	r3, 8008672 <_strtod_l+0x5d2>
 800866e:	4682      	mov	sl, r0
 8008670:	468b      	mov	fp, r1
 8008672:	9b08      	ldr	r3, [sp, #32]
 8008674:	b1b3      	cbz	r3, 80086a4 <_strtod_l+0x604>
 8008676:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800867a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800867e:	2b00      	cmp	r3, #0
 8008680:	4659      	mov	r1, fp
 8008682:	dd0f      	ble.n	80086a4 <_strtod_l+0x604>
 8008684:	2b1f      	cmp	r3, #31
 8008686:	dd56      	ble.n	8008736 <_strtod_l+0x696>
 8008688:	2b34      	cmp	r3, #52	@ 0x34
 800868a:	bfde      	ittt	le
 800868c:	f04f 33ff 	movle.w	r3, #4294967295
 8008690:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008694:	4093      	lslle	r3, r2
 8008696:	f04f 0a00 	mov.w	sl, #0
 800869a:	bfcc      	ite	gt
 800869c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80086a0:	ea03 0b01 	andle.w	fp, r3, r1
 80086a4:	2200      	movs	r2, #0
 80086a6:	2300      	movs	r3, #0
 80086a8:	4650      	mov	r0, sl
 80086aa:	4659      	mov	r1, fp
 80086ac:	f7f8 fa0c 	bl	8000ac8 <__aeabi_dcmpeq>
 80086b0:	2800      	cmp	r0, #0
 80086b2:	d1a7      	bne.n	8008604 <_strtod_l+0x564>
 80086b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086b6:	9300      	str	r3, [sp, #0]
 80086b8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80086ba:	9805      	ldr	r0, [sp, #20]
 80086bc:	462b      	mov	r3, r5
 80086be:	464a      	mov	r2, r9
 80086c0:	f7ff f8ce 	bl	8007860 <__s2b>
 80086c4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80086c6:	2800      	cmp	r0, #0
 80086c8:	f43f af09 	beq.w	80084de <_strtod_l+0x43e>
 80086cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086d0:	2a00      	cmp	r2, #0
 80086d2:	eba3 0308 	sub.w	r3, r3, r8
 80086d6:	bfa8      	it	ge
 80086d8:	2300      	movge	r3, #0
 80086da:	9312      	str	r3, [sp, #72]	@ 0x48
 80086dc:	2400      	movs	r4, #0
 80086de:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80086e2:	9316      	str	r3, [sp, #88]	@ 0x58
 80086e4:	46a0      	mov	r8, r4
 80086e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086e8:	9805      	ldr	r0, [sp, #20]
 80086ea:	6859      	ldr	r1, [r3, #4]
 80086ec:	f7ff f810 	bl	8007710 <_Balloc>
 80086f0:	4681      	mov	r9, r0
 80086f2:	2800      	cmp	r0, #0
 80086f4:	f43f aef7 	beq.w	80084e6 <_strtod_l+0x446>
 80086f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086fa:	691a      	ldr	r2, [r3, #16]
 80086fc:	3202      	adds	r2, #2
 80086fe:	f103 010c 	add.w	r1, r3, #12
 8008702:	0092      	lsls	r2, r2, #2
 8008704:	300c      	adds	r0, #12
 8008706:	f000 fd71 	bl	80091ec <memcpy>
 800870a:	ec4b ab10 	vmov	d0, sl, fp
 800870e:	9805      	ldr	r0, [sp, #20]
 8008710:	aa1c      	add	r2, sp, #112	@ 0x70
 8008712:	a91b      	add	r1, sp, #108	@ 0x6c
 8008714:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008718:	f7ff fbd6 	bl	8007ec8 <__d2b>
 800871c:	901a      	str	r0, [sp, #104]	@ 0x68
 800871e:	2800      	cmp	r0, #0
 8008720:	f43f aee1 	beq.w	80084e6 <_strtod_l+0x446>
 8008724:	9805      	ldr	r0, [sp, #20]
 8008726:	2101      	movs	r1, #1
 8008728:	f7ff f930 	bl	800798c <__i2b>
 800872c:	4680      	mov	r8, r0
 800872e:	b948      	cbnz	r0, 8008744 <_strtod_l+0x6a4>
 8008730:	f04f 0800 	mov.w	r8, #0
 8008734:	e6d7      	b.n	80084e6 <_strtod_l+0x446>
 8008736:	f04f 32ff 	mov.w	r2, #4294967295
 800873a:	fa02 f303 	lsl.w	r3, r2, r3
 800873e:	ea03 0a0a 	and.w	sl, r3, sl
 8008742:	e7af      	b.n	80086a4 <_strtod_l+0x604>
 8008744:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008746:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008748:	2d00      	cmp	r5, #0
 800874a:	bfab      	itete	ge
 800874c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800874e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008750:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008752:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008754:	bfac      	ite	ge
 8008756:	18ef      	addge	r7, r5, r3
 8008758:	1b5e      	sublt	r6, r3, r5
 800875a:	9b08      	ldr	r3, [sp, #32]
 800875c:	1aed      	subs	r5, r5, r3
 800875e:	4415      	add	r5, r2
 8008760:	4b65      	ldr	r3, [pc, #404]	@ (80088f8 <_strtod_l+0x858>)
 8008762:	3d01      	subs	r5, #1
 8008764:	429d      	cmp	r5, r3
 8008766:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800876a:	da50      	bge.n	800880e <_strtod_l+0x76e>
 800876c:	1b5b      	subs	r3, r3, r5
 800876e:	2b1f      	cmp	r3, #31
 8008770:	eba2 0203 	sub.w	r2, r2, r3
 8008774:	f04f 0101 	mov.w	r1, #1
 8008778:	dc3d      	bgt.n	80087f6 <_strtod_l+0x756>
 800877a:	fa01 f303 	lsl.w	r3, r1, r3
 800877e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008780:	2300      	movs	r3, #0
 8008782:	9310      	str	r3, [sp, #64]	@ 0x40
 8008784:	18bd      	adds	r5, r7, r2
 8008786:	9b08      	ldr	r3, [sp, #32]
 8008788:	42af      	cmp	r7, r5
 800878a:	4416      	add	r6, r2
 800878c:	441e      	add	r6, r3
 800878e:	463b      	mov	r3, r7
 8008790:	bfa8      	it	ge
 8008792:	462b      	movge	r3, r5
 8008794:	42b3      	cmp	r3, r6
 8008796:	bfa8      	it	ge
 8008798:	4633      	movge	r3, r6
 800879a:	2b00      	cmp	r3, #0
 800879c:	bfc2      	ittt	gt
 800879e:	1aed      	subgt	r5, r5, r3
 80087a0:	1af6      	subgt	r6, r6, r3
 80087a2:	1aff      	subgt	r7, r7, r3
 80087a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	dd16      	ble.n	80087d8 <_strtod_l+0x738>
 80087aa:	4641      	mov	r1, r8
 80087ac:	9805      	ldr	r0, [sp, #20]
 80087ae:	461a      	mov	r2, r3
 80087b0:	f7ff f9a4 	bl	8007afc <__pow5mult>
 80087b4:	4680      	mov	r8, r0
 80087b6:	2800      	cmp	r0, #0
 80087b8:	d0ba      	beq.n	8008730 <_strtod_l+0x690>
 80087ba:	4601      	mov	r1, r0
 80087bc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80087be:	9805      	ldr	r0, [sp, #20]
 80087c0:	f7ff f8fa 	bl	80079b8 <__multiply>
 80087c4:	900a      	str	r0, [sp, #40]	@ 0x28
 80087c6:	2800      	cmp	r0, #0
 80087c8:	f43f ae8d 	beq.w	80084e6 <_strtod_l+0x446>
 80087cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80087ce:	9805      	ldr	r0, [sp, #20]
 80087d0:	f7fe ffde 	bl	8007790 <_Bfree>
 80087d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80087d8:	2d00      	cmp	r5, #0
 80087da:	dc1d      	bgt.n	8008818 <_strtod_l+0x778>
 80087dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087de:	2b00      	cmp	r3, #0
 80087e0:	dd23      	ble.n	800882a <_strtod_l+0x78a>
 80087e2:	4649      	mov	r1, r9
 80087e4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80087e6:	9805      	ldr	r0, [sp, #20]
 80087e8:	f7ff f988 	bl	8007afc <__pow5mult>
 80087ec:	4681      	mov	r9, r0
 80087ee:	b9e0      	cbnz	r0, 800882a <_strtod_l+0x78a>
 80087f0:	f04f 0900 	mov.w	r9, #0
 80087f4:	e677      	b.n	80084e6 <_strtod_l+0x446>
 80087f6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80087fa:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80087fe:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008802:	35e2      	adds	r5, #226	@ 0xe2
 8008804:	fa01 f305 	lsl.w	r3, r1, r5
 8008808:	9310      	str	r3, [sp, #64]	@ 0x40
 800880a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800880c:	e7ba      	b.n	8008784 <_strtod_l+0x6e4>
 800880e:	2300      	movs	r3, #0
 8008810:	9310      	str	r3, [sp, #64]	@ 0x40
 8008812:	2301      	movs	r3, #1
 8008814:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008816:	e7b5      	b.n	8008784 <_strtod_l+0x6e4>
 8008818:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800881a:	9805      	ldr	r0, [sp, #20]
 800881c:	462a      	mov	r2, r5
 800881e:	f7ff f9c7 	bl	8007bb0 <__lshift>
 8008822:	901a      	str	r0, [sp, #104]	@ 0x68
 8008824:	2800      	cmp	r0, #0
 8008826:	d1d9      	bne.n	80087dc <_strtod_l+0x73c>
 8008828:	e65d      	b.n	80084e6 <_strtod_l+0x446>
 800882a:	2e00      	cmp	r6, #0
 800882c:	dd07      	ble.n	800883e <_strtod_l+0x79e>
 800882e:	4649      	mov	r1, r9
 8008830:	9805      	ldr	r0, [sp, #20]
 8008832:	4632      	mov	r2, r6
 8008834:	f7ff f9bc 	bl	8007bb0 <__lshift>
 8008838:	4681      	mov	r9, r0
 800883a:	2800      	cmp	r0, #0
 800883c:	d0d8      	beq.n	80087f0 <_strtod_l+0x750>
 800883e:	2f00      	cmp	r7, #0
 8008840:	dd08      	ble.n	8008854 <_strtod_l+0x7b4>
 8008842:	4641      	mov	r1, r8
 8008844:	9805      	ldr	r0, [sp, #20]
 8008846:	463a      	mov	r2, r7
 8008848:	f7ff f9b2 	bl	8007bb0 <__lshift>
 800884c:	4680      	mov	r8, r0
 800884e:	2800      	cmp	r0, #0
 8008850:	f43f ae49 	beq.w	80084e6 <_strtod_l+0x446>
 8008854:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008856:	9805      	ldr	r0, [sp, #20]
 8008858:	464a      	mov	r2, r9
 800885a:	f7ff fa31 	bl	8007cc0 <__mdiff>
 800885e:	4604      	mov	r4, r0
 8008860:	2800      	cmp	r0, #0
 8008862:	f43f ae40 	beq.w	80084e6 <_strtod_l+0x446>
 8008866:	68c3      	ldr	r3, [r0, #12]
 8008868:	930f      	str	r3, [sp, #60]	@ 0x3c
 800886a:	2300      	movs	r3, #0
 800886c:	60c3      	str	r3, [r0, #12]
 800886e:	4641      	mov	r1, r8
 8008870:	f7ff fa0a 	bl	8007c88 <__mcmp>
 8008874:	2800      	cmp	r0, #0
 8008876:	da45      	bge.n	8008904 <_strtod_l+0x864>
 8008878:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800887a:	ea53 030a 	orrs.w	r3, r3, sl
 800887e:	d16b      	bne.n	8008958 <_strtod_l+0x8b8>
 8008880:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008884:	2b00      	cmp	r3, #0
 8008886:	d167      	bne.n	8008958 <_strtod_l+0x8b8>
 8008888:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800888c:	0d1b      	lsrs	r3, r3, #20
 800888e:	051b      	lsls	r3, r3, #20
 8008890:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008894:	d960      	bls.n	8008958 <_strtod_l+0x8b8>
 8008896:	6963      	ldr	r3, [r4, #20]
 8008898:	b913      	cbnz	r3, 80088a0 <_strtod_l+0x800>
 800889a:	6923      	ldr	r3, [r4, #16]
 800889c:	2b01      	cmp	r3, #1
 800889e:	dd5b      	ble.n	8008958 <_strtod_l+0x8b8>
 80088a0:	4621      	mov	r1, r4
 80088a2:	2201      	movs	r2, #1
 80088a4:	9805      	ldr	r0, [sp, #20]
 80088a6:	f7ff f983 	bl	8007bb0 <__lshift>
 80088aa:	4641      	mov	r1, r8
 80088ac:	4604      	mov	r4, r0
 80088ae:	f7ff f9eb 	bl	8007c88 <__mcmp>
 80088b2:	2800      	cmp	r0, #0
 80088b4:	dd50      	ble.n	8008958 <_strtod_l+0x8b8>
 80088b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80088ba:	9a08      	ldr	r2, [sp, #32]
 80088bc:	0d1b      	lsrs	r3, r3, #20
 80088be:	051b      	lsls	r3, r3, #20
 80088c0:	2a00      	cmp	r2, #0
 80088c2:	d06a      	beq.n	800899a <_strtod_l+0x8fa>
 80088c4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80088c8:	d867      	bhi.n	800899a <_strtod_l+0x8fa>
 80088ca:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80088ce:	f67f ae9d 	bls.w	800860c <_strtod_l+0x56c>
 80088d2:	4b0a      	ldr	r3, [pc, #40]	@ (80088fc <_strtod_l+0x85c>)
 80088d4:	4650      	mov	r0, sl
 80088d6:	4659      	mov	r1, fp
 80088d8:	2200      	movs	r2, #0
 80088da:	f7f7 fe8d 	bl	80005f8 <__aeabi_dmul>
 80088de:	4b08      	ldr	r3, [pc, #32]	@ (8008900 <_strtod_l+0x860>)
 80088e0:	400b      	ands	r3, r1
 80088e2:	4682      	mov	sl, r0
 80088e4:	468b      	mov	fp, r1
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	f47f ae08 	bne.w	80084fc <_strtod_l+0x45c>
 80088ec:	9a05      	ldr	r2, [sp, #20]
 80088ee:	2322      	movs	r3, #34	@ 0x22
 80088f0:	6013      	str	r3, [r2, #0]
 80088f2:	e603      	b.n	80084fc <_strtod_l+0x45c>
 80088f4:	0800a268 	.word	0x0800a268
 80088f8:	fffffc02 	.word	0xfffffc02
 80088fc:	39500000 	.word	0x39500000
 8008900:	7ff00000 	.word	0x7ff00000
 8008904:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008908:	d165      	bne.n	80089d6 <_strtod_l+0x936>
 800890a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800890c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008910:	b35a      	cbz	r2, 800896a <_strtod_l+0x8ca>
 8008912:	4a9f      	ldr	r2, [pc, #636]	@ (8008b90 <_strtod_l+0xaf0>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d12b      	bne.n	8008970 <_strtod_l+0x8d0>
 8008918:	9b08      	ldr	r3, [sp, #32]
 800891a:	4651      	mov	r1, sl
 800891c:	b303      	cbz	r3, 8008960 <_strtod_l+0x8c0>
 800891e:	4b9d      	ldr	r3, [pc, #628]	@ (8008b94 <_strtod_l+0xaf4>)
 8008920:	465a      	mov	r2, fp
 8008922:	4013      	ands	r3, r2
 8008924:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008928:	f04f 32ff 	mov.w	r2, #4294967295
 800892c:	d81b      	bhi.n	8008966 <_strtod_l+0x8c6>
 800892e:	0d1b      	lsrs	r3, r3, #20
 8008930:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008934:	fa02 f303 	lsl.w	r3, r2, r3
 8008938:	4299      	cmp	r1, r3
 800893a:	d119      	bne.n	8008970 <_strtod_l+0x8d0>
 800893c:	4b96      	ldr	r3, [pc, #600]	@ (8008b98 <_strtod_l+0xaf8>)
 800893e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008940:	429a      	cmp	r2, r3
 8008942:	d102      	bne.n	800894a <_strtod_l+0x8aa>
 8008944:	3101      	adds	r1, #1
 8008946:	f43f adce 	beq.w	80084e6 <_strtod_l+0x446>
 800894a:	4b92      	ldr	r3, [pc, #584]	@ (8008b94 <_strtod_l+0xaf4>)
 800894c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800894e:	401a      	ands	r2, r3
 8008950:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008954:	f04f 0a00 	mov.w	sl, #0
 8008958:	9b08      	ldr	r3, [sp, #32]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d1b9      	bne.n	80088d2 <_strtod_l+0x832>
 800895e:	e5cd      	b.n	80084fc <_strtod_l+0x45c>
 8008960:	f04f 33ff 	mov.w	r3, #4294967295
 8008964:	e7e8      	b.n	8008938 <_strtod_l+0x898>
 8008966:	4613      	mov	r3, r2
 8008968:	e7e6      	b.n	8008938 <_strtod_l+0x898>
 800896a:	ea53 030a 	orrs.w	r3, r3, sl
 800896e:	d0a2      	beq.n	80088b6 <_strtod_l+0x816>
 8008970:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008972:	b1db      	cbz	r3, 80089ac <_strtod_l+0x90c>
 8008974:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008976:	4213      	tst	r3, r2
 8008978:	d0ee      	beq.n	8008958 <_strtod_l+0x8b8>
 800897a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800897c:	9a08      	ldr	r2, [sp, #32]
 800897e:	4650      	mov	r0, sl
 8008980:	4659      	mov	r1, fp
 8008982:	b1bb      	cbz	r3, 80089b4 <_strtod_l+0x914>
 8008984:	f7ff fb6e 	bl	8008064 <sulp>
 8008988:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800898c:	ec53 2b10 	vmov	r2, r3, d0
 8008990:	f7f7 fc7c 	bl	800028c <__adddf3>
 8008994:	4682      	mov	sl, r0
 8008996:	468b      	mov	fp, r1
 8008998:	e7de      	b.n	8008958 <_strtod_l+0x8b8>
 800899a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800899e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80089a2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80089a6:	f04f 3aff 	mov.w	sl, #4294967295
 80089aa:	e7d5      	b.n	8008958 <_strtod_l+0x8b8>
 80089ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80089ae:	ea13 0f0a 	tst.w	r3, sl
 80089b2:	e7e1      	b.n	8008978 <_strtod_l+0x8d8>
 80089b4:	f7ff fb56 	bl	8008064 <sulp>
 80089b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80089bc:	ec53 2b10 	vmov	r2, r3, d0
 80089c0:	f7f7 fc62 	bl	8000288 <__aeabi_dsub>
 80089c4:	2200      	movs	r2, #0
 80089c6:	2300      	movs	r3, #0
 80089c8:	4682      	mov	sl, r0
 80089ca:	468b      	mov	fp, r1
 80089cc:	f7f8 f87c 	bl	8000ac8 <__aeabi_dcmpeq>
 80089d0:	2800      	cmp	r0, #0
 80089d2:	d0c1      	beq.n	8008958 <_strtod_l+0x8b8>
 80089d4:	e61a      	b.n	800860c <_strtod_l+0x56c>
 80089d6:	4641      	mov	r1, r8
 80089d8:	4620      	mov	r0, r4
 80089da:	f7ff facd 	bl	8007f78 <__ratio>
 80089de:	ec57 6b10 	vmov	r6, r7, d0
 80089e2:	2200      	movs	r2, #0
 80089e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80089e8:	4630      	mov	r0, r6
 80089ea:	4639      	mov	r1, r7
 80089ec:	f7f8 f880 	bl	8000af0 <__aeabi_dcmple>
 80089f0:	2800      	cmp	r0, #0
 80089f2:	d06f      	beq.n	8008ad4 <_strtod_l+0xa34>
 80089f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d17a      	bne.n	8008af0 <_strtod_l+0xa50>
 80089fa:	f1ba 0f00 	cmp.w	sl, #0
 80089fe:	d158      	bne.n	8008ab2 <_strtod_l+0xa12>
 8008a00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d15a      	bne.n	8008ac0 <_strtod_l+0xa20>
 8008a0a:	4b64      	ldr	r3, [pc, #400]	@ (8008b9c <_strtod_l+0xafc>)
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	4630      	mov	r0, r6
 8008a10:	4639      	mov	r1, r7
 8008a12:	f7f8 f863 	bl	8000adc <__aeabi_dcmplt>
 8008a16:	2800      	cmp	r0, #0
 8008a18:	d159      	bne.n	8008ace <_strtod_l+0xa2e>
 8008a1a:	4630      	mov	r0, r6
 8008a1c:	4639      	mov	r1, r7
 8008a1e:	4b60      	ldr	r3, [pc, #384]	@ (8008ba0 <_strtod_l+0xb00>)
 8008a20:	2200      	movs	r2, #0
 8008a22:	f7f7 fde9 	bl	80005f8 <__aeabi_dmul>
 8008a26:	4606      	mov	r6, r0
 8008a28:	460f      	mov	r7, r1
 8008a2a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008a2e:	9606      	str	r6, [sp, #24]
 8008a30:	9307      	str	r3, [sp, #28]
 8008a32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a36:	4d57      	ldr	r5, [pc, #348]	@ (8008b94 <_strtod_l+0xaf4>)
 8008a38:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008a3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a3e:	401d      	ands	r5, r3
 8008a40:	4b58      	ldr	r3, [pc, #352]	@ (8008ba4 <_strtod_l+0xb04>)
 8008a42:	429d      	cmp	r5, r3
 8008a44:	f040 80b2 	bne.w	8008bac <_strtod_l+0xb0c>
 8008a48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a4a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008a4e:	ec4b ab10 	vmov	d0, sl, fp
 8008a52:	f7ff f9c9 	bl	8007de8 <__ulp>
 8008a56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a5a:	ec51 0b10 	vmov	r0, r1, d0
 8008a5e:	f7f7 fdcb 	bl	80005f8 <__aeabi_dmul>
 8008a62:	4652      	mov	r2, sl
 8008a64:	465b      	mov	r3, fp
 8008a66:	f7f7 fc11 	bl	800028c <__adddf3>
 8008a6a:	460b      	mov	r3, r1
 8008a6c:	4949      	ldr	r1, [pc, #292]	@ (8008b94 <_strtod_l+0xaf4>)
 8008a6e:	4a4e      	ldr	r2, [pc, #312]	@ (8008ba8 <_strtod_l+0xb08>)
 8008a70:	4019      	ands	r1, r3
 8008a72:	4291      	cmp	r1, r2
 8008a74:	4682      	mov	sl, r0
 8008a76:	d942      	bls.n	8008afe <_strtod_l+0xa5e>
 8008a78:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a7a:	4b47      	ldr	r3, [pc, #284]	@ (8008b98 <_strtod_l+0xaf8>)
 8008a7c:	429a      	cmp	r2, r3
 8008a7e:	d103      	bne.n	8008a88 <_strtod_l+0x9e8>
 8008a80:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a82:	3301      	adds	r3, #1
 8008a84:	f43f ad2f 	beq.w	80084e6 <_strtod_l+0x446>
 8008a88:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008b98 <_strtod_l+0xaf8>
 8008a8c:	f04f 3aff 	mov.w	sl, #4294967295
 8008a90:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008a92:	9805      	ldr	r0, [sp, #20]
 8008a94:	f7fe fe7c 	bl	8007790 <_Bfree>
 8008a98:	9805      	ldr	r0, [sp, #20]
 8008a9a:	4649      	mov	r1, r9
 8008a9c:	f7fe fe78 	bl	8007790 <_Bfree>
 8008aa0:	9805      	ldr	r0, [sp, #20]
 8008aa2:	4641      	mov	r1, r8
 8008aa4:	f7fe fe74 	bl	8007790 <_Bfree>
 8008aa8:	9805      	ldr	r0, [sp, #20]
 8008aaa:	4621      	mov	r1, r4
 8008aac:	f7fe fe70 	bl	8007790 <_Bfree>
 8008ab0:	e619      	b.n	80086e6 <_strtod_l+0x646>
 8008ab2:	f1ba 0f01 	cmp.w	sl, #1
 8008ab6:	d103      	bne.n	8008ac0 <_strtod_l+0xa20>
 8008ab8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	f43f ada6 	beq.w	800860c <_strtod_l+0x56c>
 8008ac0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008b70 <_strtod_l+0xad0>
 8008ac4:	4f35      	ldr	r7, [pc, #212]	@ (8008b9c <_strtod_l+0xafc>)
 8008ac6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008aca:	2600      	movs	r6, #0
 8008acc:	e7b1      	b.n	8008a32 <_strtod_l+0x992>
 8008ace:	4f34      	ldr	r7, [pc, #208]	@ (8008ba0 <_strtod_l+0xb00>)
 8008ad0:	2600      	movs	r6, #0
 8008ad2:	e7aa      	b.n	8008a2a <_strtod_l+0x98a>
 8008ad4:	4b32      	ldr	r3, [pc, #200]	@ (8008ba0 <_strtod_l+0xb00>)
 8008ad6:	4630      	mov	r0, r6
 8008ad8:	4639      	mov	r1, r7
 8008ada:	2200      	movs	r2, #0
 8008adc:	f7f7 fd8c 	bl	80005f8 <__aeabi_dmul>
 8008ae0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ae2:	4606      	mov	r6, r0
 8008ae4:	460f      	mov	r7, r1
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d09f      	beq.n	8008a2a <_strtod_l+0x98a>
 8008aea:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008aee:	e7a0      	b.n	8008a32 <_strtod_l+0x992>
 8008af0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008b78 <_strtod_l+0xad8>
 8008af4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008af8:	ec57 6b17 	vmov	r6, r7, d7
 8008afc:	e799      	b.n	8008a32 <_strtod_l+0x992>
 8008afe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008b02:	9b08      	ldr	r3, [sp, #32]
 8008b04:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d1c1      	bne.n	8008a90 <_strtod_l+0x9f0>
 8008b0c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008b10:	0d1b      	lsrs	r3, r3, #20
 8008b12:	051b      	lsls	r3, r3, #20
 8008b14:	429d      	cmp	r5, r3
 8008b16:	d1bb      	bne.n	8008a90 <_strtod_l+0x9f0>
 8008b18:	4630      	mov	r0, r6
 8008b1a:	4639      	mov	r1, r7
 8008b1c:	f7f8 fa2a 	bl	8000f74 <__aeabi_d2lz>
 8008b20:	f7f7 fd3c 	bl	800059c <__aeabi_l2d>
 8008b24:	4602      	mov	r2, r0
 8008b26:	460b      	mov	r3, r1
 8008b28:	4630      	mov	r0, r6
 8008b2a:	4639      	mov	r1, r7
 8008b2c:	f7f7 fbac 	bl	8000288 <__aeabi_dsub>
 8008b30:	460b      	mov	r3, r1
 8008b32:	4602      	mov	r2, r0
 8008b34:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008b38:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008b3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b3e:	ea46 060a 	orr.w	r6, r6, sl
 8008b42:	431e      	orrs	r6, r3
 8008b44:	d06f      	beq.n	8008c26 <_strtod_l+0xb86>
 8008b46:	a30e      	add	r3, pc, #56	@ (adr r3, 8008b80 <_strtod_l+0xae0>)
 8008b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b4c:	f7f7 ffc6 	bl	8000adc <__aeabi_dcmplt>
 8008b50:	2800      	cmp	r0, #0
 8008b52:	f47f acd3 	bne.w	80084fc <_strtod_l+0x45c>
 8008b56:	a30c      	add	r3, pc, #48	@ (adr r3, 8008b88 <_strtod_l+0xae8>)
 8008b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b60:	f7f7 ffda 	bl	8000b18 <__aeabi_dcmpgt>
 8008b64:	2800      	cmp	r0, #0
 8008b66:	d093      	beq.n	8008a90 <_strtod_l+0x9f0>
 8008b68:	e4c8      	b.n	80084fc <_strtod_l+0x45c>
 8008b6a:	bf00      	nop
 8008b6c:	f3af 8000 	nop.w
 8008b70:	00000000 	.word	0x00000000
 8008b74:	bff00000 	.word	0xbff00000
 8008b78:	00000000 	.word	0x00000000
 8008b7c:	3ff00000 	.word	0x3ff00000
 8008b80:	94a03595 	.word	0x94a03595
 8008b84:	3fdfffff 	.word	0x3fdfffff
 8008b88:	35afe535 	.word	0x35afe535
 8008b8c:	3fe00000 	.word	0x3fe00000
 8008b90:	000fffff 	.word	0x000fffff
 8008b94:	7ff00000 	.word	0x7ff00000
 8008b98:	7fefffff 	.word	0x7fefffff
 8008b9c:	3ff00000 	.word	0x3ff00000
 8008ba0:	3fe00000 	.word	0x3fe00000
 8008ba4:	7fe00000 	.word	0x7fe00000
 8008ba8:	7c9fffff 	.word	0x7c9fffff
 8008bac:	9b08      	ldr	r3, [sp, #32]
 8008bae:	b323      	cbz	r3, 8008bfa <_strtod_l+0xb5a>
 8008bb0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008bb4:	d821      	bhi.n	8008bfa <_strtod_l+0xb5a>
 8008bb6:	a328      	add	r3, pc, #160	@ (adr r3, 8008c58 <_strtod_l+0xbb8>)
 8008bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bbc:	4630      	mov	r0, r6
 8008bbe:	4639      	mov	r1, r7
 8008bc0:	f7f7 ff96 	bl	8000af0 <__aeabi_dcmple>
 8008bc4:	b1a0      	cbz	r0, 8008bf0 <_strtod_l+0xb50>
 8008bc6:	4639      	mov	r1, r7
 8008bc8:	4630      	mov	r0, r6
 8008bca:	f7f7 ffed 	bl	8000ba8 <__aeabi_d2uiz>
 8008bce:	2801      	cmp	r0, #1
 8008bd0:	bf38      	it	cc
 8008bd2:	2001      	movcc	r0, #1
 8008bd4:	f7f7 fc96 	bl	8000504 <__aeabi_ui2d>
 8008bd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bda:	4606      	mov	r6, r0
 8008bdc:	460f      	mov	r7, r1
 8008bde:	b9fb      	cbnz	r3, 8008c20 <_strtod_l+0xb80>
 8008be0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008be4:	9014      	str	r0, [sp, #80]	@ 0x50
 8008be6:	9315      	str	r3, [sp, #84]	@ 0x54
 8008be8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008bec:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008bf0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008bf2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008bf6:	1b5b      	subs	r3, r3, r5
 8008bf8:	9311      	str	r3, [sp, #68]	@ 0x44
 8008bfa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008bfe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008c02:	f7ff f8f1 	bl	8007de8 <__ulp>
 8008c06:	4650      	mov	r0, sl
 8008c08:	ec53 2b10 	vmov	r2, r3, d0
 8008c0c:	4659      	mov	r1, fp
 8008c0e:	f7f7 fcf3 	bl	80005f8 <__aeabi_dmul>
 8008c12:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008c16:	f7f7 fb39 	bl	800028c <__adddf3>
 8008c1a:	4682      	mov	sl, r0
 8008c1c:	468b      	mov	fp, r1
 8008c1e:	e770      	b.n	8008b02 <_strtod_l+0xa62>
 8008c20:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008c24:	e7e0      	b.n	8008be8 <_strtod_l+0xb48>
 8008c26:	a30e      	add	r3, pc, #56	@ (adr r3, 8008c60 <_strtod_l+0xbc0>)
 8008c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c2c:	f7f7 ff56 	bl	8000adc <__aeabi_dcmplt>
 8008c30:	e798      	b.n	8008b64 <_strtod_l+0xac4>
 8008c32:	2300      	movs	r3, #0
 8008c34:	930e      	str	r3, [sp, #56]	@ 0x38
 8008c36:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008c38:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c3a:	6013      	str	r3, [r2, #0]
 8008c3c:	f7ff ba6d 	b.w	800811a <_strtod_l+0x7a>
 8008c40:	2a65      	cmp	r2, #101	@ 0x65
 8008c42:	f43f ab68 	beq.w	8008316 <_strtod_l+0x276>
 8008c46:	2a45      	cmp	r2, #69	@ 0x45
 8008c48:	f43f ab65 	beq.w	8008316 <_strtod_l+0x276>
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	f7ff bba0 	b.w	8008392 <_strtod_l+0x2f2>
 8008c52:	bf00      	nop
 8008c54:	f3af 8000 	nop.w
 8008c58:	ffc00000 	.word	0xffc00000
 8008c5c:	41dfffff 	.word	0x41dfffff
 8008c60:	94a03595 	.word	0x94a03595
 8008c64:	3fcfffff 	.word	0x3fcfffff

08008c68 <_strtod_r>:
 8008c68:	4b01      	ldr	r3, [pc, #4]	@ (8008c70 <_strtod_r+0x8>)
 8008c6a:	f7ff ba19 	b.w	80080a0 <_strtod_l>
 8008c6e:	bf00      	nop
 8008c70:	20000068 	.word	0x20000068

08008c74 <_strtol_l.isra.0>:
 8008c74:	2b24      	cmp	r3, #36	@ 0x24
 8008c76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c7a:	4686      	mov	lr, r0
 8008c7c:	4690      	mov	r8, r2
 8008c7e:	d801      	bhi.n	8008c84 <_strtol_l.isra.0+0x10>
 8008c80:	2b01      	cmp	r3, #1
 8008c82:	d106      	bne.n	8008c92 <_strtol_l.isra.0+0x1e>
 8008c84:	f7fd fdb8 	bl	80067f8 <__errno>
 8008c88:	2316      	movs	r3, #22
 8008c8a:	6003      	str	r3, [r0, #0]
 8008c8c:	2000      	movs	r0, #0
 8008c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c92:	4834      	ldr	r0, [pc, #208]	@ (8008d64 <_strtol_l.isra.0+0xf0>)
 8008c94:	460d      	mov	r5, r1
 8008c96:	462a      	mov	r2, r5
 8008c98:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008c9c:	5d06      	ldrb	r6, [r0, r4]
 8008c9e:	f016 0608 	ands.w	r6, r6, #8
 8008ca2:	d1f8      	bne.n	8008c96 <_strtol_l.isra.0+0x22>
 8008ca4:	2c2d      	cmp	r4, #45	@ 0x2d
 8008ca6:	d110      	bne.n	8008cca <_strtol_l.isra.0+0x56>
 8008ca8:	782c      	ldrb	r4, [r5, #0]
 8008caa:	2601      	movs	r6, #1
 8008cac:	1c95      	adds	r5, r2, #2
 8008cae:	f033 0210 	bics.w	r2, r3, #16
 8008cb2:	d115      	bne.n	8008ce0 <_strtol_l.isra.0+0x6c>
 8008cb4:	2c30      	cmp	r4, #48	@ 0x30
 8008cb6:	d10d      	bne.n	8008cd4 <_strtol_l.isra.0+0x60>
 8008cb8:	782a      	ldrb	r2, [r5, #0]
 8008cba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008cbe:	2a58      	cmp	r2, #88	@ 0x58
 8008cc0:	d108      	bne.n	8008cd4 <_strtol_l.isra.0+0x60>
 8008cc2:	786c      	ldrb	r4, [r5, #1]
 8008cc4:	3502      	adds	r5, #2
 8008cc6:	2310      	movs	r3, #16
 8008cc8:	e00a      	b.n	8008ce0 <_strtol_l.isra.0+0x6c>
 8008cca:	2c2b      	cmp	r4, #43	@ 0x2b
 8008ccc:	bf04      	itt	eq
 8008cce:	782c      	ldrbeq	r4, [r5, #0]
 8008cd0:	1c95      	addeq	r5, r2, #2
 8008cd2:	e7ec      	b.n	8008cae <_strtol_l.isra.0+0x3a>
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d1f6      	bne.n	8008cc6 <_strtol_l.isra.0+0x52>
 8008cd8:	2c30      	cmp	r4, #48	@ 0x30
 8008cda:	bf14      	ite	ne
 8008cdc:	230a      	movne	r3, #10
 8008cde:	2308      	moveq	r3, #8
 8008ce0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008ce4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008ce8:	2200      	movs	r2, #0
 8008cea:	fbbc f9f3 	udiv	r9, ip, r3
 8008cee:	4610      	mov	r0, r2
 8008cf0:	fb03 ca19 	mls	sl, r3, r9, ip
 8008cf4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008cf8:	2f09      	cmp	r7, #9
 8008cfa:	d80f      	bhi.n	8008d1c <_strtol_l.isra.0+0xa8>
 8008cfc:	463c      	mov	r4, r7
 8008cfe:	42a3      	cmp	r3, r4
 8008d00:	dd1b      	ble.n	8008d3a <_strtol_l.isra.0+0xc6>
 8008d02:	1c57      	adds	r7, r2, #1
 8008d04:	d007      	beq.n	8008d16 <_strtol_l.isra.0+0xa2>
 8008d06:	4581      	cmp	r9, r0
 8008d08:	d314      	bcc.n	8008d34 <_strtol_l.isra.0+0xc0>
 8008d0a:	d101      	bne.n	8008d10 <_strtol_l.isra.0+0x9c>
 8008d0c:	45a2      	cmp	sl, r4
 8008d0e:	db11      	blt.n	8008d34 <_strtol_l.isra.0+0xc0>
 8008d10:	fb00 4003 	mla	r0, r0, r3, r4
 8008d14:	2201      	movs	r2, #1
 8008d16:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d1a:	e7eb      	b.n	8008cf4 <_strtol_l.isra.0+0x80>
 8008d1c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008d20:	2f19      	cmp	r7, #25
 8008d22:	d801      	bhi.n	8008d28 <_strtol_l.isra.0+0xb4>
 8008d24:	3c37      	subs	r4, #55	@ 0x37
 8008d26:	e7ea      	b.n	8008cfe <_strtol_l.isra.0+0x8a>
 8008d28:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008d2c:	2f19      	cmp	r7, #25
 8008d2e:	d804      	bhi.n	8008d3a <_strtol_l.isra.0+0xc6>
 8008d30:	3c57      	subs	r4, #87	@ 0x57
 8008d32:	e7e4      	b.n	8008cfe <_strtol_l.isra.0+0x8a>
 8008d34:	f04f 32ff 	mov.w	r2, #4294967295
 8008d38:	e7ed      	b.n	8008d16 <_strtol_l.isra.0+0xa2>
 8008d3a:	1c53      	adds	r3, r2, #1
 8008d3c:	d108      	bne.n	8008d50 <_strtol_l.isra.0+0xdc>
 8008d3e:	2322      	movs	r3, #34	@ 0x22
 8008d40:	f8ce 3000 	str.w	r3, [lr]
 8008d44:	4660      	mov	r0, ip
 8008d46:	f1b8 0f00 	cmp.w	r8, #0
 8008d4a:	d0a0      	beq.n	8008c8e <_strtol_l.isra.0+0x1a>
 8008d4c:	1e69      	subs	r1, r5, #1
 8008d4e:	e006      	b.n	8008d5e <_strtol_l.isra.0+0xea>
 8008d50:	b106      	cbz	r6, 8008d54 <_strtol_l.isra.0+0xe0>
 8008d52:	4240      	negs	r0, r0
 8008d54:	f1b8 0f00 	cmp.w	r8, #0
 8008d58:	d099      	beq.n	8008c8e <_strtol_l.isra.0+0x1a>
 8008d5a:	2a00      	cmp	r2, #0
 8008d5c:	d1f6      	bne.n	8008d4c <_strtol_l.isra.0+0xd8>
 8008d5e:	f8c8 1000 	str.w	r1, [r8]
 8008d62:	e794      	b.n	8008c8e <_strtol_l.isra.0+0x1a>
 8008d64:	0800a291 	.word	0x0800a291

08008d68 <_strtol_r>:
 8008d68:	f7ff bf84 	b.w	8008c74 <_strtol_l.isra.0>

08008d6c <__ssputs_r>:
 8008d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d70:	688e      	ldr	r6, [r1, #8]
 8008d72:	461f      	mov	r7, r3
 8008d74:	42be      	cmp	r6, r7
 8008d76:	680b      	ldr	r3, [r1, #0]
 8008d78:	4682      	mov	sl, r0
 8008d7a:	460c      	mov	r4, r1
 8008d7c:	4690      	mov	r8, r2
 8008d7e:	d82d      	bhi.n	8008ddc <__ssputs_r+0x70>
 8008d80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d84:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008d88:	d026      	beq.n	8008dd8 <__ssputs_r+0x6c>
 8008d8a:	6965      	ldr	r5, [r4, #20]
 8008d8c:	6909      	ldr	r1, [r1, #16]
 8008d8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008d92:	eba3 0901 	sub.w	r9, r3, r1
 8008d96:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008d9a:	1c7b      	adds	r3, r7, #1
 8008d9c:	444b      	add	r3, r9
 8008d9e:	106d      	asrs	r5, r5, #1
 8008da0:	429d      	cmp	r5, r3
 8008da2:	bf38      	it	cc
 8008da4:	461d      	movcc	r5, r3
 8008da6:	0553      	lsls	r3, r2, #21
 8008da8:	d527      	bpl.n	8008dfa <__ssputs_r+0x8e>
 8008daa:	4629      	mov	r1, r5
 8008dac:	f7fe fc24 	bl	80075f8 <_malloc_r>
 8008db0:	4606      	mov	r6, r0
 8008db2:	b360      	cbz	r0, 8008e0e <__ssputs_r+0xa2>
 8008db4:	6921      	ldr	r1, [r4, #16]
 8008db6:	464a      	mov	r2, r9
 8008db8:	f000 fa18 	bl	80091ec <memcpy>
 8008dbc:	89a3      	ldrh	r3, [r4, #12]
 8008dbe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008dc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008dc6:	81a3      	strh	r3, [r4, #12]
 8008dc8:	6126      	str	r6, [r4, #16]
 8008dca:	6165      	str	r5, [r4, #20]
 8008dcc:	444e      	add	r6, r9
 8008dce:	eba5 0509 	sub.w	r5, r5, r9
 8008dd2:	6026      	str	r6, [r4, #0]
 8008dd4:	60a5      	str	r5, [r4, #8]
 8008dd6:	463e      	mov	r6, r7
 8008dd8:	42be      	cmp	r6, r7
 8008dda:	d900      	bls.n	8008dde <__ssputs_r+0x72>
 8008ddc:	463e      	mov	r6, r7
 8008dde:	6820      	ldr	r0, [r4, #0]
 8008de0:	4632      	mov	r2, r6
 8008de2:	4641      	mov	r1, r8
 8008de4:	f000 f9c6 	bl	8009174 <memmove>
 8008de8:	68a3      	ldr	r3, [r4, #8]
 8008dea:	1b9b      	subs	r3, r3, r6
 8008dec:	60a3      	str	r3, [r4, #8]
 8008dee:	6823      	ldr	r3, [r4, #0]
 8008df0:	4433      	add	r3, r6
 8008df2:	6023      	str	r3, [r4, #0]
 8008df4:	2000      	movs	r0, #0
 8008df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dfa:	462a      	mov	r2, r5
 8008dfc:	f000 fd89 	bl	8009912 <_realloc_r>
 8008e00:	4606      	mov	r6, r0
 8008e02:	2800      	cmp	r0, #0
 8008e04:	d1e0      	bne.n	8008dc8 <__ssputs_r+0x5c>
 8008e06:	6921      	ldr	r1, [r4, #16]
 8008e08:	4650      	mov	r0, sl
 8008e0a:	f7fe fb81 	bl	8007510 <_free_r>
 8008e0e:	230c      	movs	r3, #12
 8008e10:	f8ca 3000 	str.w	r3, [sl]
 8008e14:	89a3      	ldrh	r3, [r4, #12]
 8008e16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e1a:	81a3      	strh	r3, [r4, #12]
 8008e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e20:	e7e9      	b.n	8008df6 <__ssputs_r+0x8a>
	...

08008e24 <_svfiprintf_r>:
 8008e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e28:	4698      	mov	r8, r3
 8008e2a:	898b      	ldrh	r3, [r1, #12]
 8008e2c:	061b      	lsls	r3, r3, #24
 8008e2e:	b09d      	sub	sp, #116	@ 0x74
 8008e30:	4607      	mov	r7, r0
 8008e32:	460d      	mov	r5, r1
 8008e34:	4614      	mov	r4, r2
 8008e36:	d510      	bpl.n	8008e5a <_svfiprintf_r+0x36>
 8008e38:	690b      	ldr	r3, [r1, #16]
 8008e3a:	b973      	cbnz	r3, 8008e5a <_svfiprintf_r+0x36>
 8008e3c:	2140      	movs	r1, #64	@ 0x40
 8008e3e:	f7fe fbdb 	bl	80075f8 <_malloc_r>
 8008e42:	6028      	str	r0, [r5, #0]
 8008e44:	6128      	str	r0, [r5, #16]
 8008e46:	b930      	cbnz	r0, 8008e56 <_svfiprintf_r+0x32>
 8008e48:	230c      	movs	r3, #12
 8008e4a:	603b      	str	r3, [r7, #0]
 8008e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e50:	b01d      	add	sp, #116	@ 0x74
 8008e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e56:	2340      	movs	r3, #64	@ 0x40
 8008e58:	616b      	str	r3, [r5, #20]
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e5e:	2320      	movs	r3, #32
 8008e60:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008e64:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e68:	2330      	movs	r3, #48	@ 0x30
 8008e6a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009008 <_svfiprintf_r+0x1e4>
 8008e6e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008e72:	f04f 0901 	mov.w	r9, #1
 8008e76:	4623      	mov	r3, r4
 8008e78:	469a      	mov	sl, r3
 8008e7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e7e:	b10a      	cbz	r2, 8008e84 <_svfiprintf_r+0x60>
 8008e80:	2a25      	cmp	r2, #37	@ 0x25
 8008e82:	d1f9      	bne.n	8008e78 <_svfiprintf_r+0x54>
 8008e84:	ebba 0b04 	subs.w	fp, sl, r4
 8008e88:	d00b      	beq.n	8008ea2 <_svfiprintf_r+0x7e>
 8008e8a:	465b      	mov	r3, fp
 8008e8c:	4622      	mov	r2, r4
 8008e8e:	4629      	mov	r1, r5
 8008e90:	4638      	mov	r0, r7
 8008e92:	f7ff ff6b 	bl	8008d6c <__ssputs_r>
 8008e96:	3001      	adds	r0, #1
 8008e98:	f000 80a7 	beq.w	8008fea <_svfiprintf_r+0x1c6>
 8008e9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e9e:	445a      	add	r2, fp
 8008ea0:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ea2:	f89a 3000 	ldrb.w	r3, [sl]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	f000 809f 	beq.w	8008fea <_svfiprintf_r+0x1c6>
 8008eac:	2300      	movs	r3, #0
 8008eae:	f04f 32ff 	mov.w	r2, #4294967295
 8008eb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008eb6:	f10a 0a01 	add.w	sl, sl, #1
 8008eba:	9304      	str	r3, [sp, #16]
 8008ebc:	9307      	str	r3, [sp, #28]
 8008ebe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008ec2:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ec4:	4654      	mov	r4, sl
 8008ec6:	2205      	movs	r2, #5
 8008ec8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ecc:	484e      	ldr	r0, [pc, #312]	@ (8009008 <_svfiprintf_r+0x1e4>)
 8008ece:	f7f7 f97f 	bl	80001d0 <memchr>
 8008ed2:	9a04      	ldr	r2, [sp, #16]
 8008ed4:	b9d8      	cbnz	r0, 8008f0e <_svfiprintf_r+0xea>
 8008ed6:	06d0      	lsls	r0, r2, #27
 8008ed8:	bf44      	itt	mi
 8008eda:	2320      	movmi	r3, #32
 8008edc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ee0:	0711      	lsls	r1, r2, #28
 8008ee2:	bf44      	itt	mi
 8008ee4:	232b      	movmi	r3, #43	@ 0x2b
 8008ee6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008eea:	f89a 3000 	ldrb.w	r3, [sl]
 8008eee:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ef0:	d015      	beq.n	8008f1e <_svfiprintf_r+0xfa>
 8008ef2:	9a07      	ldr	r2, [sp, #28]
 8008ef4:	4654      	mov	r4, sl
 8008ef6:	2000      	movs	r0, #0
 8008ef8:	f04f 0c0a 	mov.w	ip, #10
 8008efc:	4621      	mov	r1, r4
 8008efe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f02:	3b30      	subs	r3, #48	@ 0x30
 8008f04:	2b09      	cmp	r3, #9
 8008f06:	d94b      	bls.n	8008fa0 <_svfiprintf_r+0x17c>
 8008f08:	b1b0      	cbz	r0, 8008f38 <_svfiprintf_r+0x114>
 8008f0a:	9207      	str	r2, [sp, #28]
 8008f0c:	e014      	b.n	8008f38 <_svfiprintf_r+0x114>
 8008f0e:	eba0 0308 	sub.w	r3, r0, r8
 8008f12:	fa09 f303 	lsl.w	r3, r9, r3
 8008f16:	4313      	orrs	r3, r2
 8008f18:	9304      	str	r3, [sp, #16]
 8008f1a:	46a2      	mov	sl, r4
 8008f1c:	e7d2      	b.n	8008ec4 <_svfiprintf_r+0xa0>
 8008f1e:	9b03      	ldr	r3, [sp, #12]
 8008f20:	1d19      	adds	r1, r3, #4
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	9103      	str	r1, [sp, #12]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	bfbb      	ittet	lt
 8008f2a:	425b      	neglt	r3, r3
 8008f2c:	f042 0202 	orrlt.w	r2, r2, #2
 8008f30:	9307      	strge	r3, [sp, #28]
 8008f32:	9307      	strlt	r3, [sp, #28]
 8008f34:	bfb8      	it	lt
 8008f36:	9204      	strlt	r2, [sp, #16]
 8008f38:	7823      	ldrb	r3, [r4, #0]
 8008f3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008f3c:	d10a      	bne.n	8008f54 <_svfiprintf_r+0x130>
 8008f3e:	7863      	ldrb	r3, [r4, #1]
 8008f40:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f42:	d132      	bne.n	8008faa <_svfiprintf_r+0x186>
 8008f44:	9b03      	ldr	r3, [sp, #12]
 8008f46:	1d1a      	adds	r2, r3, #4
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	9203      	str	r2, [sp, #12]
 8008f4c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008f50:	3402      	adds	r4, #2
 8008f52:	9305      	str	r3, [sp, #20]
 8008f54:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009018 <_svfiprintf_r+0x1f4>
 8008f58:	7821      	ldrb	r1, [r4, #0]
 8008f5a:	2203      	movs	r2, #3
 8008f5c:	4650      	mov	r0, sl
 8008f5e:	f7f7 f937 	bl	80001d0 <memchr>
 8008f62:	b138      	cbz	r0, 8008f74 <_svfiprintf_r+0x150>
 8008f64:	9b04      	ldr	r3, [sp, #16]
 8008f66:	eba0 000a 	sub.w	r0, r0, sl
 8008f6a:	2240      	movs	r2, #64	@ 0x40
 8008f6c:	4082      	lsls	r2, r0
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	3401      	adds	r4, #1
 8008f72:	9304      	str	r3, [sp, #16]
 8008f74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f78:	4824      	ldr	r0, [pc, #144]	@ (800900c <_svfiprintf_r+0x1e8>)
 8008f7a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008f7e:	2206      	movs	r2, #6
 8008f80:	f7f7 f926 	bl	80001d0 <memchr>
 8008f84:	2800      	cmp	r0, #0
 8008f86:	d036      	beq.n	8008ff6 <_svfiprintf_r+0x1d2>
 8008f88:	4b21      	ldr	r3, [pc, #132]	@ (8009010 <_svfiprintf_r+0x1ec>)
 8008f8a:	bb1b      	cbnz	r3, 8008fd4 <_svfiprintf_r+0x1b0>
 8008f8c:	9b03      	ldr	r3, [sp, #12]
 8008f8e:	3307      	adds	r3, #7
 8008f90:	f023 0307 	bic.w	r3, r3, #7
 8008f94:	3308      	adds	r3, #8
 8008f96:	9303      	str	r3, [sp, #12]
 8008f98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f9a:	4433      	add	r3, r6
 8008f9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f9e:	e76a      	b.n	8008e76 <_svfiprintf_r+0x52>
 8008fa0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fa4:	460c      	mov	r4, r1
 8008fa6:	2001      	movs	r0, #1
 8008fa8:	e7a8      	b.n	8008efc <_svfiprintf_r+0xd8>
 8008faa:	2300      	movs	r3, #0
 8008fac:	3401      	adds	r4, #1
 8008fae:	9305      	str	r3, [sp, #20]
 8008fb0:	4619      	mov	r1, r3
 8008fb2:	f04f 0c0a 	mov.w	ip, #10
 8008fb6:	4620      	mov	r0, r4
 8008fb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fbc:	3a30      	subs	r2, #48	@ 0x30
 8008fbe:	2a09      	cmp	r2, #9
 8008fc0:	d903      	bls.n	8008fca <_svfiprintf_r+0x1a6>
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d0c6      	beq.n	8008f54 <_svfiprintf_r+0x130>
 8008fc6:	9105      	str	r1, [sp, #20]
 8008fc8:	e7c4      	b.n	8008f54 <_svfiprintf_r+0x130>
 8008fca:	fb0c 2101 	mla	r1, ip, r1, r2
 8008fce:	4604      	mov	r4, r0
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	e7f0      	b.n	8008fb6 <_svfiprintf_r+0x192>
 8008fd4:	ab03      	add	r3, sp, #12
 8008fd6:	9300      	str	r3, [sp, #0]
 8008fd8:	462a      	mov	r2, r5
 8008fda:	4b0e      	ldr	r3, [pc, #56]	@ (8009014 <_svfiprintf_r+0x1f0>)
 8008fdc:	a904      	add	r1, sp, #16
 8008fde:	4638      	mov	r0, r7
 8008fe0:	f7fc fccc 	bl	800597c <_printf_float>
 8008fe4:	1c42      	adds	r2, r0, #1
 8008fe6:	4606      	mov	r6, r0
 8008fe8:	d1d6      	bne.n	8008f98 <_svfiprintf_r+0x174>
 8008fea:	89ab      	ldrh	r3, [r5, #12]
 8008fec:	065b      	lsls	r3, r3, #25
 8008fee:	f53f af2d 	bmi.w	8008e4c <_svfiprintf_r+0x28>
 8008ff2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ff4:	e72c      	b.n	8008e50 <_svfiprintf_r+0x2c>
 8008ff6:	ab03      	add	r3, sp, #12
 8008ff8:	9300      	str	r3, [sp, #0]
 8008ffa:	462a      	mov	r2, r5
 8008ffc:	4b05      	ldr	r3, [pc, #20]	@ (8009014 <_svfiprintf_r+0x1f0>)
 8008ffe:	a904      	add	r1, sp, #16
 8009000:	4638      	mov	r0, r7
 8009002:	f7fc ff53 	bl	8005eac <_printf_i>
 8009006:	e7ed      	b.n	8008fe4 <_svfiprintf_r+0x1c0>
 8009008:	0800a089 	.word	0x0800a089
 800900c:	0800a093 	.word	0x0800a093
 8009010:	0800597d 	.word	0x0800597d
 8009014:	08008d6d 	.word	0x08008d6d
 8009018:	0800a08f 	.word	0x0800a08f

0800901c <__sflush_r>:
 800901c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009024:	0716      	lsls	r6, r2, #28
 8009026:	4605      	mov	r5, r0
 8009028:	460c      	mov	r4, r1
 800902a:	d454      	bmi.n	80090d6 <__sflush_r+0xba>
 800902c:	684b      	ldr	r3, [r1, #4]
 800902e:	2b00      	cmp	r3, #0
 8009030:	dc02      	bgt.n	8009038 <__sflush_r+0x1c>
 8009032:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009034:	2b00      	cmp	r3, #0
 8009036:	dd48      	ble.n	80090ca <__sflush_r+0xae>
 8009038:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800903a:	2e00      	cmp	r6, #0
 800903c:	d045      	beq.n	80090ca <__sflush_r+0xae>
 800903e:	2300      	movs	r3, #0
 8009040:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009044:	682f      	ldr	r7, [r5, #0]
 8009046:	6a21      	ldr	r1, [r4, #32]
 8009048:	602b      	str	r3, [r5, #0]
 800904a:	d030      	beq.n	80090ae <__sflush_r+0x92>
 800904c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800904e:	89a3      	ldrh	r3, [r4, #12]
 8009050:	0759      	lsls	r1, r3, #29
 8009052:	d505      	bpl.n	8009060 <__sflush_r+0x44>
 8009054:	6863      	ldr	r3, [r4, #4]
 8009056:	1ad2      	subs	r2, r2, r3
 8009058:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800905a:	b10b      	cbz	r3, 8009060 <__sflush_r+0x44>
 800905c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800905e:	1ad2      	subs	r2, r2, r3
 8009060:	2300      	movs	r3, #0
 8009062:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009064:	6a21      	ldr	r1, [r4, #32]
 8009066:	4628      	mov	r0, r5
 8009068:	47b0      	blx	r6
 800906a:	1c43      	adds	r3, r0, #1
 800906c:	89a3      	ldrh	r3, [r4, #12]
 800906e:	d106      	bne.n	800907e <__sflush_r+0x62>
 8009070:	6829      	ldr	r1, [r5, #0]
 8009072:	291d      	cmp	r1, #29
 8009074:	d82b      	bhi.n	80090ce <__sflush_r+0xb2>
 8009076:	4a2a      	ldr	r2, [pc, #168]	@ (8009120 <__sflush_r+0x104>)
 8009078:	40ca      	lsrs	r2, r1
 800907a:	07d6      	lsls	r6, r2, #31
 800907c:	d527      	bpl.n	80090ce <__sflush_r+0xb2>
 800907e:	2200      	movs	r2, #0
 8009080:	6062      	str	r2, [r4, #4]
 8009082:	04d9      	lsls	r1, r3, #19
 8009084:	6922      	ldr	r2, [r4, #16]
 8009086:	6022      	str	r2, [r4, #0]
 8009088:	d504      	bpl.n	8009094 <__sflush_r+0x78>
 800908a:	1c42      	adds	r2, r0, #1
 800908c:	d101      	bne.n	8009092 <__sflush_r+0x76>
 800908e:	682b      	ldr	r3, [r5, #0]
 8009090:	b903      	cbnz	r3, 8009094 <__sflush_r+0x78>
 8009092:	6560      	str	r0, [r4, #84]	@ 0x54
 8009094:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009096:	602f      	str	r7, [r5, #0]
 8009098:	b1b9      	cbz	r1, 80090ca <__sflush_r+0xae>
 800909a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800909e:	4299      	cmp	r1, r3
 80090a0:	d002      	beq.n	80090a8 <__sflush_r+0x8c>
 80090a2:	4628      	mov	r0, r5
 80090a4:	f7fe fa34 	bl	8007510 <_free_r>
 80090a8:	2300      	movs	r3, #0
 80090aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80090ac:	e00d      	b.n	80090ca <__sflush_r+0xae>
 80090ae:	2301      	movs	r3, #1
 80090b0:	4628      	mov	r0, r5
 80090b2:	47b0      	blx	r6
 80090b4:	4602      	mov	r2, r0
 80090b6:	1c50      	adds	r0, r2, #1
 80090b8:	d1c9      	bne.n	800904e <__sflush_r+0x32>
 80090ba:	682b      	ldr	r3, [r5, #0]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d0c6      	beq.n	800904e <__sflush_r+0x32>
 80090c0:	2b1d      	cmp	r3, #29
 80090c2:	d001      	beq.n	80090c8 <__sflush_r+0xac>
 80090c4:	2b16      	cmp	r3, #22
 80090c6:	d11e      	bne.n	8009106 <__sflush_r+0xea>
 80090c8:	602f      	str	r7, [r5, #0]
 80090ca:	2000      	movs	r0, #0
 80090cc:	e022      	b.n	8009114 <__sflush_r+0xf8>
 80090ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090d2:	b21b      	sxth	r3, r3
 80090d4:	e01b      	b.n	800910e <__sflush_r+0xf2>
 80090d6:	690f      	ldr	r7, [r1, #16]
 80090d8:	2f00      	cmp	r7, #0
 80090da:	d0f6      	beq.n	80090ca <__sflush_r+0xae>
 80090dc:	0793      	lsls	r3, r2, #30
 80090de:	680e      	ldr	r6, [r1, #0]
 80090e0:	bf08      	it	eq
 80090e2:	694b      	ldreq	r3, [r1, #20]
 80090e4:	600f      	str	r7, [r1, #0]
 80090e6:	bf18      	it	ne
 80090e8:	2300      	movne	r3, #0
 80090ea:	eba6 0807 	sub.w	r8, r6, r7
 80090ee:	608b      	str	r3, [r1, #8]
 80090f0:	f1b8 0f00 	cmp.w	r8, #0
 80090f4:	dde9      	ble.n	80090ca <__sflush_r+0xae>
 80090f6:	6a21      	ldr	r1, [r4, #32]
 80090f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80090fa:	4643      	mov	r3, r8
 80090fc:	463a      	mov	r2, r7
 80090fe:	4628      	mov	r0, r5
 8009100:	47b0      	blx	r6
 8009102:	2800      	cmp	r0, #0
 8009104:	dc08      	bgt.n	8009118 <__sflush_r+0xfc>
 8009106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800910a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800910e:	81a3      	strh	r3, [r4, #12]
 8009110:	f04f 30ff 	mov.w	r0, #4294967295
 8009114:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009118:	4407      	add	r7, r0
 800911a:	eba8 0800 	sub.w	r8, r8, r0
 800911e:	e7e7      	b.n	80090f0 <__sflush_r+0xd4>
 8009120:	20400001 	.word	0x20400001

08009124 <_fflush_r>:
 8009124:	b538      	push	{r3, r4, r5, lr}
 8009126:	690b      	ldr	r3, [r1, #16]
 8009128:	4605      	mov	r5, r0
 800912a:	460c      	mov	r4, r1
 800912c:	b913      	cbnz	r3, 8009134 <_fflush_r+0x10>
 800912e:	2500      	movs	r5, #0
 8009130:	4628      	mov	r0, r5
 8009132:	bd38      	pop	{r3, r4, r5, pc}
 8009134:	b118      	cbz	r0, 800913e <_fflush_r+0x1a>
 8009136:	6a03      	ldr	r3, [r0, #32]
 8009138:	b90b      	cbnz	r3, 800913e <_fflush_r+0x1a>
 800913a:	f7fd fa6f 	bl	800661c <__sinit>
 800913e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d0f3      	beq.n	800912e <_fflush_r+0xa>
 8009146:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009148:	07d0      	lsls	r0, r2, #31
 800914a:	d404      	bmi.n	8009156 <_fflush_r+0x32>
 800914c:	0599      	lsls	r1, r3, #22
 800914e:	d402      	bmi.n	8009156 <_fflush_r+0x32>
 8009150:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009152:	f7fd fb7c 	bl	800684e <__retarget_lock_acquire_recursive>
 8009156:	4628      	mov	r0, r5
 8009158:	4621      	mov	r1, r4
 800915a:	f7ff ff5f 	bl	800901c <__sflush_r>
 800915e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009160:	07da      	lsls	r2, r3, #31
 8009162:	4605      	mov	r5, r0
 8009164:	d4e4      	bmi.n	8009130 <_fflush_r+0xc>
 8009166:	89a3      	ldrh	r3, [r4, #12]
 8009168:	059b      	lsls	r3, r3, #22
 800916a:	d4e1      	bmi.n	8009130 <_fflush_r+0xc>
 800916c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800916e:	f7fd fb6f 	bl	8006850 <__retarget_lock_release_recursive>
 8009172:	e7dd      	b.n	8009130 <_fflush_r+0xc>

08009174 <memmove>:
 8009174:	4288      	cmp	r0, r1
 8009176:	b510      	push	{r4, lr}
 8009178:	eb01 0402 	add.w	r4, r1, r2
 800917c:	d902      	bls.n	8009184 <memmove+0x10>
 800917e:	4284      	cmp	r4, r0
 8009180:	4623      	mov	r3, r4
 8009182:	d807      	bhi.n	8009194 <memmove+0x20>
 8009184:	1e43      	subs	r3, r0, #1
 8009186:	42a1      	cmp	r1, r4
 8009188:	d008      	beq.n	800919c <memmove+0x28>
 800918a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800918e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009192:	e7f8      	b.n	8009186 <memmove+0x12>
 8009194:	4402      	add	r2, r0
 8009196:	4601      	mov	r1, r0
 8009198:	428a      	cmp	r2, r1
 800919a:	d100      	bne.n	800919e <memmove+0x2a>
 800919c:	bd10      	pop	{r4, pc}
 800919e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80091a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80091a6:	e7f7      	b.n	8009198 <memmove+0x24>

080091a8 <strncmp>:
 80091a8:	b510      	push	{r4, lr}
 80091aa:	b16a      	cbz	r2, 80091c8 <strncmp+0x20>
 80091ac:	3901      	subs	r1, #1
 80091ae:	1884      	adds	r4, r0, r2
 80091b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091b4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80091b8:	429a      	cmp	r2, r3
 80091ba:	d103      	bne.n	80091c4 <strncmp+0x1c>
 80091bc:	42a0      	cmp	r0, r4
 80091be:	d001      	beq.n	80091c4 <strncmp+0x1c>
 80091c0:	2a00      	cmp	r2, #0
 80091c2:	d1f5      	bne.n	80091b0 <strncmp+0x8>
 80091c4:	1ad0      	subs	r0, r2, r3
 80091c6:	bd10      	pop	{r4, pc}
 80091c8:	4610      	mov	r0, r2
 80091ca:	e7fc      	b.n	80091c6 <strncmp+0x1e>

080091cc <_sbrk_r>:
 80091cc:	b538      	push	{r3, r4, r5, lr}
 80091ce:	4d06      	ldr	r5, [pc, #24]	@ (80091e8 <_sbrk_r+0x1c>)
 80091d0:	2300      	movs	r3, #0
 80091d2:	4604      	mov	r4, r0
 80091d4:	4608      	mov	r0, r1
 80091d6:	602b      	str	r3, [r5, #0]
 80091d8:	f7f9 f884 	bl	80022e4 <_sbrk>
 80091dc:	1c43      	adds	r3, r0, #1
 80091de:	d102      	bne.n	80091e6 <_sbrk_r+0x1a>
 80091e0:	682b      	ldr	r3, [r5, #0]
 80091e2:	b103      	cbz	r3, 80091e6 <_sbrk_r+0x1a>
 80091e4:	6023      	str	r3, [r4, #0]
 80091e6:	bd38      	pop	{r3, r4, r5, pc}
 80091e8:	2000042c 	.word	0x2000042c

080091ec <memcpy>:
 80091ec:	440a      	add	r2, r1
 80091ee:	4291      	cmp	r1, r2
 80091f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80091f4:	d100      	bne.n	80091f8 <memcpy+0xc>
 80091f6:	4770      	bx	lr
 80091f8:	b510      	push	{r4, lr}
 80091fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009202:	4291      	cmp	r1, r2
 8009204:	d1f9      	bne.n	80091fa <memcpy+0xe>
 8009206:	bd10      	pop	{r4, pc}

08009208 <nan>:
 8009208:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009210 <nan+0x8>
 800920c:	4770      	bx	lr
 800920e:	bf00      	nop
 8009210:	00000000 	.word	0x00000000
 8009214:	7ff80000 	.word	0x7ff80000

08009218 <__assert_func>:
 8009218:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800921a:	4614      	mov	r4, r2
 800921c:	461a      	mov	r2, r3
 800921e:	4b09      	ldr	r3, [pc, #36]	@ (8009244 <__assert_func+0x2c>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	4605      	mov	r5, r0
 8009224:	68d8      	ldr	r0, [r3, #12]
 8009226:	b14c      	cbz	r4, 800923c <__assert_func+0x24>
 8009228:	4b07      	ldr	r3, [pc, #28]	@ (8009248 <__assert_func+0x30>)
 800922a:	9100      	str	r1, [sp, #0]
 800922c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009230:	4906      	ldr	r1, [pc, #24]	@ (800924c <__assert_func+0x34>)
 8009232:	462b      	mov	r3, r5
 8009234:	f000 fba8 	bl	8009988 <fiprintf>
 8009238:	f000 fbb8 	bl	80099ac <abort>
 800923c:	4b04      	ldr	r3, [pc, #16]	@ (8009250 <__assert_func+0x38>)
 800923e:	461c      	mov	r4, r3
 8009240:	e7f3      	b.n	800922a <__assert_func+0x12>
 8009242:	bf00      	nop
 8009244:	20000018 	.word	0x20000018
 8009248:	0800a0a2 	.word	0x0800a0a2
 800924c:	0800a0af 	.word	0x0800a0af
 8009250:	0800a0dd 	.word	0x0800a0dd

08009254 <_calloc_r>:
 8009254:	b570      	push	{r4, r5, r6, lr}
 8009256:	fba1 5402 	umull	r5, r4, r1, r2
 800925a:	b934      	cbnz	r4, 800926a <_calloc_r+0x16>
 800925c:	4629      	mov	r1, r5
 800925e:	f7fe f9cb 	bl	80075f8 <_malloc_r>
 8009262:	4606      	mov	r6, r0
 8009264:	b928      	cbnz	r0, 8009272 <_calloc_r+0x1e>
 8009266:	4630      	mov	r0, r6
 8009268:	bd70      	pop	{r4, r5, r6, pc}
 800926a:	220c      	movs	r2, #12
 800926c:	6002      	str	r2, [r0, #0]
 800926e:	2600      	movs	r6, #0
 8009270:	e7f9      	b.n	8009266 <_calloc_r+0x12>
 8009272:	462a      	mov	r2, r5
 8009274:	4621      	mov	r1, r4
 8009276:	f7fd fa6c 	bl	8006752 <memset>
 800927a:	e7f4      	b.n	8009266 <_calloc_r+0x12>

0800927c <rshift>:
 800927c:	6903      	ldr	r3, [r0, #16]
 800927e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009282:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009286:	ea4f 1261 	mov.w	r2, r1, asr #5
 800928a:	f100 0414 	add.w	r4, r0, #20
 800928e:	dd45      	ble.n	800931c <rshift+0xa0>
 8009290:	f011 011f 	ands.w	r1, r1, #31
 8009294:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009298:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800929c:	d10c      	bne.n	80092b8 <rshift+0x3c>
 800929e:	f100 0710 	add.w	r7, r0, #16
 80092a2:	4629      	mov	r1, r5
 80092a4:	42b1      	cmp	r1, r6
 80092a6:	d334      	bcc.n	8009312 <rshift+0x96>
 80092a8:	1a9b      	subs	r3, r3, r2
 80092aa:	009b      	lsls	r3, r3, #2
 80092ac:	1eea      	subs	r2, r5, #3
 80092ae:	4296      	cmp	r6, r2
 80092b0:	bf38      	it	cc
 80092b2:	2300      	movcc	r3, #0
 80092b4:	4423      	add	r3, r4
 80092b6:	e015      	b.n	80092e4 <rshift+0x68>
 80092b8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80092bc:	f1c1 0820 	rsb	r8, r1, #32
 80092c0:	40cf      	lsrs	r7, r1
 80092c2:	f105 0e04 	add.w	lr, r5, #4
 80092c6:	46a1      	mov	r9, r4
 80092c8:	4576      	cmp	r6, lr
 80092ca:	46f4      	mov	ip, lr
 80092cc:	d815      	bhi.n	80092fa <rshift+0x7e>
 80092ce:	1a9a      	subs	r2, r3, r2
 80092d0:	0092      	lsls	r2, r2, #2
 80092d2:	3a04      	subs	r2, #4
 80092d4:	3501      	adds	r5, #1
 80092d6:	42ae      	cmp	r6, r5
 80092d8:	bf38      	it	cc
 80092da:	2200      	movcc	r2, #0
 80092dc:	18a3      	adds	r3, r4, r2
 80092de:	50a7      	str	r7, [r4, r2]
 80092e0:	b107      	cbz	r7, 80092e4 <rshift+0x68>
 80092e2:	3304      	adds	r3, #4
 80092e4:	1b1a      	subs	r2, r3, r4
 80092e6:	42a3      	cmp	r3, r4
 80092e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80092ec:	bf08      	it	eq
 80092ee:	2300      	moveq	r3, #0
 80092f0:	6102      	str	r2, [r0, #16]
 80092f2:	bf08      	it	eq
 80092f4:	6143      	streq	r3, [r0, #20]
 80092f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80092fa:	f8dc c000 	ldr.w	ip, [ip]
 80092fe:	fa0c fc08 	lsl.w	ip, ip, r8
 8009302:	ea4c 0707 	orr.w	r7, ip, r7
 8009306:	f849 7b04 	str.w	r7, [r9], #4
 800930a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800930e:	40cf      	lsrs	r7, r1
 8009310:	e7da      	b.n	80092c8 <rshift+0x4c>
 8009312:	f851 cb04 	ldr.w	ip, [r1], #4
 8009316:	f847 cf04 	str.w	ip, [r7, #4]!
 800931a:	e7c3      	b.n	80092a4 <rshift+0x28>
 800931c:	4623      	mov	r3, r4
 800931e:	e7e1      	b.n	80092e4 <rshift+0x68>

08009320 <__hexdig_fun>:
 8009320:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009324:	2b09      	cmp	r3, #9
 8009326:	d802      	bhi.n	800932e <__hexdig_fun+0xe>
 8009328:	3820      	subs	r0, #32
 800932a:	b2c0      	uxtb	r0, r0
 800932c:	4770      	bx	lr
 800932e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009332:	2b05      	cmp	r3, #5
 8009334:	d801      	bhi.n	800933a <__hexdig_fun+0x1a>
 8009336:	3847      	subs	r0, #71	@ 0x47
 8009338:	e7f7      	b.n	800932a <__hexdig_fun+0xa>
 800933a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800933e:	2b05      	cmp	r3, #5
 8009340:	d801      	bhi.n	8009346 <__hexdig_fun+0x26>
 8009342:	3827      	subs	r0, #39	@ 0x27
 8009344:	e7f1      	b.n	800932a <__hexdig_fun+0xa>
 8009346:	2000      	movs	r0, #0
 8009348:	4770      	bx	lr
	...

0800934c <__gethex>:
 800934c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009350:	b085      	sub	sp, #20
 8009352:	468a      	mov	sl, r1
 8009354:	9302      	str	r3, [sp, #8]
 8009356:	680b      	ldr	r3, [r1, #0]
 8009358:	9001      	str	r0, [sp, #4]
 800935a:	4690      	mov	r8, r2
 800935c:	1c9c      	adds	r4, r3, #2
 800935e:	46a1      	mov	r9, r4
 8009360:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009364:	2830      	cmp	r0, #48	@ 0x30
 8009366:	d0fa      	beq.n	800935e <__gethex+0x12>
 8009368:	eba9 0303 	sub.w	r3, r9, r3
 800936c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009370:	f7ff ffd6 	bl	8009320 <__hexdig_fun>
 8009374:	4605      	mov	r5, r0
 8009376:	2800      	cmp	r0, #0
 8009378:	d168      	bne.n	800944c <__gethex+0x100>
 800937a:	49a0      	ldr	r1, [pc, #640]	@ (80095fc <__gethex+0x2b0>)
 800937c:	2201      	movs	r2, #1
 800937e:	4648      	mov	r0, r9
 8009380:	f7ff ff12 	bl	80091a8 <strncmp>
 8009384:	4607      	mov	r7, r0
 8009386:	2800      	cmp	r0, #0
 8009388:	d167      	bne.n	800945a <__gethex+0x10e>
 800938a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800938e:	4626      	mov	r6, r4
 8009390:	f7ff ffc6 	bl	8009320 <__hexdig_fun>
 8009394:	2800      	cmp	r0, #0
 8009396:	d062      	beq.n	800945e <__gethex+0x112>
 8009398:	4623      	mov	r3, r4
 800939a:	7818      	ldrb	r0, [r3, #0]
 800939c:	2830      	cmp	r0, #48	@ 0x30
 800939e:	4699      	mov	r9, r3
 80093a0:	f103 0301 	add.w	r3, r3, #1
 80093a4:	d0f9      	beq.n	800939a <__gethex+0x4e>
 80093a6:	f7ff ffbb 	bl	8009320 <__hexdig_fun>
 80093aa:	fab0 f580 	clz	r5, r0
 80093ae:	096d      	lsrs	r5, r5, #5
 80093b0:	f04f 0b01 	mov.w	fp, #1
 80093b4:	464a      	mov	r2, r9
 80093b6:	4616      	mov	r6, r2
 80093b8:	3201      	adds	r2, #1
 80093ba:	7830      	ldrb	r0, [r6, #0]
 80093bc:	f7ff ffb0 	bl	8009320 <__hexdig_fun>
 80093c0:	2800      	cmp	r0, #0
 80093c2:	d1f8      	bne.n	80093b6 <__gethex+0x6a>
 80093c4:	498d      	ldr	r1, [pc, #564]	@ (80095fc <__gethex+0x2b0>)
 80093c6:	2201      	movs	r2, #1
 80093c8:	4630      	mov	r0, r6
 80093ca:	f7ff feed 	bl	80091a8 <strncmp>
 80093ce:	2800      	cmp	r0, #0
 80093d0:	d13f      	bne.n	8009452 <__gethex+0x106>
 80093d2:	b944      	cbnz	r4, 80093e6 <__gethex+0x9a>
 80093d4:	1c74      	adds	r4, r6, #1
 80093d6:	4622      	mov	r2, r4
 80093d8:	4616      	mov	r6, r2
 80093da:	3201      	adds	r2, #1
 80093dc:	7830      	ldrb	r0, [r6, #0]
 80093de:	f7ff ff9f 	bl	8009320 <__hexdig_fun>
 80093e2:	2800      	cmp	r0, #0
 80093e4:	d1f8      	bne.n	80093d8 <__gethex+0x8c>
 80093e6:	1ba4      	subs	r4, r4, r6
 80093e8:	00a7      	lsls	r7, r4, #2
 80093ea:	7833      	ldrb	r3, [r6, #0]
 80093ec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80093f0:	2b50      	cmp	r3, #80	@ 0x50
 80093f2:	d13e      	bne.n	8009472 <__gethex+0x126>
 80093f4:	7873      	ldrb	r3, [r6, #1]
 80093f6:	2b2b      	cmp	r3, #43	@ 0x2b
 80093f8:	d033      	beq.n	8009462 <__gethex+0x116>
 80093fa:	2b2d      	cmp	r3, #45	@ 0x2d
 80093fc:	d034      	beq.n	8009468 <__gethex+0x11c>
 80093fe:	1c71      	adds	r1, r6, #1
 8009400:	2400      	movs	r4, #0
 8009402:	7808      	ldrb	r0, [r1, #0]
 8009404:	f7ff ff8c 	bl	8009320 <__hexdig_fun>
 8009408:	1e43      	subs	r3, r0, #1
 800940a:	b2db      	uxtb	r3, r3
 800940c:	2b18      	cmp	r3, #24
 800940e:	d830      	bhi.n	8009472 <__gethex+0x126>
 8009410:	f1a0 0210 	sub.w	r2, r0, #16
 8009414:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009418:	f7ff ff82 	bl	8009320 <__hexdig_fun>
 800941c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009420:	fa5f fc8c 	uxtb.w	ip, ip
 8009424:	f1bc 0f18 	cmp.w	ip, #24
 8009428:	f04f 030a 	mov.w	r3, #10
 800942c:	d91e      	bls.n	800946c <__gethex+0x120>
 800942e:	b104      	cbz	r4, 8009432 <__gethex+0xe6>
 8009430:	4252      	negs	r2, r2
 8009432:	4417      	add	r7, r2
 8009434:	f8ca 1000 	str.w	r1, [sl]
 8009438:	b1ed      	cbz	r5, 8009476 <__gethex+0x12a>
 800943a:	f1bb 0f00 	cmp.w	fp, #0
 800943e:	bf0c      	ite	eq
 8009440:	2506      	moveq	r5, #6
 8009442:	2500      	movne	r5, #0
 8009444:	4628      	mov	r0, r5
 8009446:	b005      	add	sp, #20
 8009448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800944c:	2500      	movs	r5, #0
 800944e:	462c      	mov	r4, r5
 8009450:	e7b0      	b.n	80093b4 <__gethex+0x68>
 8009452:	2c00      	cmp	r4, #0
 8009454:	d1c7      	bne.n	80093e6 <__gethex+0x9a>
 8009456:	4627      	mov	r7, r4
 8009458:	e7c7      	b.n	80093ea <__gethex+0x9e>
 800945a:	464e      	mov	r6, r9
 800945c:	462f      	mov	r7, r5
 800945e:	2501      	movs	r5, #1
 8009460:	e7c3      	b.n	80093ea <__gethex+0x9e>
 8009462:	2400      	movs	r4, #0
 8009464:	1cb1      	adds	r1, r6, #2
 8009466:	e7cc      	b.n	8009402 <__gethex+0xb6>
 8009468:	2401      	movs	r4, #1
 800946a:	e7fb      	b.n	8009464 <__gethex+0x118>
 800946c:	fb03 0002 	mla	r0, r3, r2, r0
 8009470:	e7ce      	b.n	8009410 <__gethex+0xc4>
 8009472:	4631      	mov	r1, r6
 8009474:	e7de      	b.n	8009434 <__gethex+0xe8>
 8009476:	eba6 0309 	sub.w	r3, r6, r9
 800947a:	3b01      	subs	r3, #1
 800947c:	4629      	mov	r1, r5
 800947e:	2b07      	cmp	r3, #7
 8009480:	dc0a      	bgt.n	8009498 <__gethex+0x14c>
 8009482:	9801      	ldr	r0, [sp, #4]
 8009484:	f7fe f944 	bl	8007710 <_Balloc>
 8009488:	4604      	mov	r4, r0
 800948a:	b940      	cbnz	r0, 800949e <__gethex+0x152>
 800948c:	4b5c      	ldr	r3, [pc, #368]	@ (8009600 <__gethex+0x2b4>)
 800948e:	4602      	mov	r2, r0
 8009490:	21e4      	movs	r1, #228	@ 0xe4
 8009492:	485c      	ldr	r0, [pc, #368]	@ (8009604 <__gethex+0x2b8>)
 8009494:	f7ff fec0 	bl	8009218 <__assert_func>
 8009498:	3101      	adds	r1, #1
 800949a:	105b      	asrs	r3, r3, #1
 800949c:	e7ef      	b.n	800947e <__gethex+0x132>
 800949e:	f100 0a14 	add.w	sl, r0, #20
 80094a2:	2300      	movs	r3, #0
 80094a4:	4655      	mov	r5, sl
 80094a6:	469b      	mov	fp, r3
 80094a8:	45b1      	cmp	r9, r6
 80094aa:	d337      	bcc.n	800951c <__gethex+0x1d0>
 80094ac:	f845 bb04 	str.w	fp, [r5], #4
 80094b0:	eba5 050a 	sub.w	r5, r5, sl
 80094b4:	10ad      	asrs	r5, r5, #2
 80094b6:	6125      	str	r5, [r4, #16]
 80094b8:	4658      	mov	r0, fp
 80094ba:	f7fe fa1b 	bl	80078f4 <__hi0bits>
 80094be:	016d      	lsls	r5, r5, #5
 80094c0:	f8d8 6000 	ldr.w	r6, [r8]
 80094c4:	1a2d      	subs	r5, r5, r0
 80094c6:	42b5      	cmp	r5, r6
 80094c8:	dd54      	ble.n	8009574 <__gethex+0x228>
 80094ca:	1bad      	subs	r5, r5, r6
 80094cc:	4629      	mov	r1, r5
 80094ce:	4620      	mov	r0, r4
 80094d0:	f7fe fda7 	bl	8008022 <__any_on>
 80094d4:	4681      	mov	r9, r0
 80094d6:	b178      	cbz	r0, 80094f8 <__gethex+0x1ac>
 80094d8:	1e6b      	subs	r3, r5, #1
 80094da:	1159      	asrs	r1, r3, #5
 80094dc:	f003 021f 	and.w	r2, r3, #31
 80094e0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80094e4:	f04f 0901 	mov.w	r9, #1
 80094e8:	fa09 f202 	lsl.w	r2, r9, r2
 80094ec:	420a      	tst	r2, r1
 80094ee:	d003      	beq.n	80094f8 <__gethex+0x1ac>
 80094f0:	454b      	cmp	r3, r9
 80094f2:	dc36      	bgt.n	8009562 <__gethex+0x216>
 80094f4:	f04f 0902 	mov.w	r9, #2
 80094f8:	4629      	mov	r1, r5
 80094fa:	4620      	mov	r0, r4
 80094fc:	f7ff febe 	bl	800927c <rshift>
 8009500:	442f      	add	r7, r5
 8009502:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009506:	42bb      	cmp	r3, r7
 8009508:	da42      	bge.n	8009590 <__gethex+0x244>
 800950a:	9801      	ldr	r0, [sp, #4]
 800950c:	4621      	mov	r1, r4
 800950e:	f7fe f93f 	bl	8007790 <_Bfree>
 8009512:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009514:	2300      	movs	r3, #0
 8009516:	6013      	str	r3, [r2, #0]
 8009518:	25a3      	movs	r5, #163	@ 0xa3
 800951a:	e793      	b.n	8009444 <__gethex+0xf8>
 800951c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009520:	2a2e      	cmp	r2, #46	@ 0x2e
 8009522:	d012      	beq.n	800954a <__gethex+0x1fe>
 8009524:	2b20      	cmp	r3, #32
 8009526:	d104      	bne.n	8009532 <__gethex+0x1e6>
 8009528:	f845 bb04 	str.w	fp, [r5], #4
 800952c:	f04f 0b00 	mov.w	fp, #0
 8009530:	465b      	mov	r3, fp
 8009532:	7830      	ldrb	r0, [r6, #0]
 8009534:	9303      	str	r3, [sp, #12]
 8009536:	f7ff fef3 	bl	8009320 <__hexdig_fun>
 800953a:	9b03      	ldr	r3, [sp, #12]
 800953c:	f000 000f 	and.w	r0, r0, #15
 8009540:	4098      	lsls	r0, r3
 8009542:	ea4b 0b00 	orr.w	fp, fp, r0
 8009546:	3304      	adds	r3, #4
 8009548:	e7ae      	b.n	80094a8 <__gethex+0x15c>
 800954a:	45b1      	cmp	r9, r6
 800954c:	d8ea      	bhi.n	8009524 <__gethex+0x1d8>
 800954e:	492b      	ldr	r1, [pc, #172]	@ (80095fc <__gethex+0x2b0>)
 8009550:	9303      	str	r3, [sp, #12]
 8009552:	2201      	movs	r2, #1
 8009554:	4630      	mov	r0, r6
 8009556:	f7ff fe27 	bl	80091a8 <strncmp>
 800955a:	9b03      	ldr	r3, [sp, #12]
 800955c:	2800      	cmp	r0, #0
 800955e:	d1e1      	bne.n	8009524 <__gethex+0x1d8>
 8009560:	e7a2      	b.n	80094a8 <__gethex+0x15c>
 8009562:	1ea9      	subs	r1, r5, #2
 8009564:	4620      	mov	r0, r4
 8009566:	f7fe fd5c 	bl	8008022 <__any_on>
 800956a:	2800      	cmp	r0, #0
 800956c:	d0c2      	beq.n	80094f4 <__gethex+0x1a8>
 800956e:	f04f 0903 	mov.w	r9, #3
 8009572:	e7c1      	b.n	80094f8 <__gethex+0x1ac>
 8009574:	da09      	bge.n	800958a <__gethex+0x23e>
 8009576:	1b75      	subs	r5, r6, r5
 8009578:	4621      	mov	r1, r4
 800957a:	9801      	ldr	r0, [sp, #4]
 800957c:	462a      	mov	r2, r5
 800957e:	f7fe fb17 	bl	8007bb0 <__lshift>
 8009582:	1b7f      	subs	r7, r7, r5
 8009584:	4604      	mov	r4, r0
 8009586:	f100 0a14 	add.w	sl, r0, #20
 800958a:	f04f 0900 	mov.w	r9, #0
 800958e:	e7b8      	b.n	8009502 <__gethex+0x1b6>
 8009590:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009594:	42bd      	cmp	r5, r7
 8009596:	dd6f      	ble.n	8009678 <__gethex+0x32c>
 8009598:	1bed      	subs	r5, r5, r7
 800959a:	42ae      	cmp	r6, r5
 800959c:	dc34      	bgt.n	8009608 <__gethex+0x2bc>
 800959e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80095a2:	2b02      	cmp	r3, #2
 80095a4:	d022      	beq.n	80095ec <__gethex+0x2a0>
 80095a6:	2b03      	cmp	r3, #3
 80095a8:	d024      	beq.n	80095f4 <__gethex+0x2a8>
 80095aa:	2b01      	cmp	r3, #1
 80095ac:	d115      	bne.n	80095da <__gethex+0x28e>
 80095ae:	42ae      	cmp	r6, r5
 80095b0:	d113      	bne.n	80095da <__gethex+0x28e>
 80095b2:	2e01      	cmp	r6, #1
 80095b4:	d10b      	bne.n	80095ce <__gethex+0x282>
 80095b6:	9a02      	ldr	r2, [sp, #8]
 80095b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80095bc:	6013      	str	r3, [r2, #0]
 80095be:	2301      	movs	r3, #1
 80095c0:	6123      	str	r3, [r4, #16]
 80095c2:	f8ca 3000 	str.w	r3, [sl]
 80095c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095c8:	2562      	movs	r5, #98	@ 0x62
 80095ca:	601c      	str	r4, [r3, #0]
 80095cc:	e73a      	b.n	8009444 <__gethex+0xf8>
 80095ce:	1e71      	subs	r1, r6, #1
 80095d0:	4620      	mov	r0, r4
 80095d2:	f7fe fd26 	bl	8008022 <__any_on>
 80095d6:	2800      	cmp	r0, #0
 80095d8:	d1ed      	bne.n	80095b6 <__gethex+0x26a>
 80095da:	9801      	ldr	r0, [sp, #4]
 80095dc:	4621      	mov	r1, r4
 80095de:	f7fe f8d7 	bl	8007790 <_Bfree>
 80095e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80095e4:	2300      	movs	r3, #0
 80095e6:	6013      	str	r3, [r2, #0]
 80095e8:	2550      	movs	r5, #80	@ 0x50
 80095ea:	e72b      	b.n	8009444 <__gethex+0xf8>
 80095ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d1f3      	bne.n	80095da <__gethex+0x28e>
 80095f2:	e7e0      	b.n	80095b6 <__gethex+0x26a>
 80095f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d1dd      	bne.n	80095b6 <__gethex+0x26a>
 80095fa:	e7ee      	b.n	80095da <__gethex+0x28e>
 80095fc:	0800a087 	.word	0x0800a087
 8009600:	0800a01d 	.word	0x0800a01d
 8009604:	0800a0de 	.word	0x0800a0de
 8009608:	1e6f      	subs	r7, r5, #1
 800960a:	f1b9 0f00 	cmp.w	r9, #0
 800960e:	d130      	bne.n	8009672 <__gethex+0x326>
 8009610:	b127      	cbz	r7, 800961c <__gethex+0x2d0>
 8009612:	4639      	mov	r1, r7
 8009614:	4620      	mov	r0, r4
 8009616:	f7fe fd04 	bl	8008022 <__any_on>
 800961a:	4681      	mov	r9, r0
 800961c:	117a      	asrs	r2, r7, #5
 800961e:	2301      	movs	r3, #1
 8009620:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009624:	f007 071f 	and.w	r7, r7, #31
 8009628:	40bb      	lsls	r3, r7
 800962a:	4213      	tst	r3, r2
 800962c:	4629      	mov	r1, r5
 800962e:	4620      	mov	r0, r4
 8009630:	bf18      	it	ne
 8009632:	f049 0902 	orrne.w	r9, r9, #2
 8009636:	f7ff fe21 	bl	800927c <rshift>
 800963a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800963e:	1b76      	subs	r6, r6, r5
 8009640:	2502      	movs	r5, #2
 8009642:	f1b9 0f00 	cmp.w	r9, #0
 8009646:	d047      	beq.n	80096d8 <__gethex+0x38c>
 8009648:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800964c:	2b02      	cmp	r3, #2
 800964e:	d015      	beq.n	800967c <__gethex+0x330>
 8009650:	2b03      	cmp	r3, #3
 8009652:	d017      	beq.n	8009684 <__gethex+0x338>
 8009654:	2b01      	cmp	r3, #1
 8009656:	d109      	bne.n	800966c <__gethex+0x320>
 8009658:	f019 0f02 	tst.w	r9, #2
 800965c:	d006      	beq.n	800966c <__gethex+0x320>
 800965e:	f8da 3000 	ldr.w	r3, [sl]
 8009662:	ea49 0903 	orr.w	r9, r9, r3
 8009666:	f019 0f01 	tst.w	r9, #1
 800966a:	d10e      	bne.n	800968a <__gethex+0x33e>
 800966c:	f045 0510 	orr.w	r5, r5, #16
 8009670:	e032      	b.n	80096d8 <__gethex+0x38c>
 8009672:	f04f 0901 	mov.w	r9, #1
 8009676:	e7d1      	b.n	800961c <__gethex+0x2d0>
 8009678:	2501      	movs	r5, #1
 800967a:	e7e2      	b.n	8009642 <__gethex+0x2f6>
 800967c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800967e:	f1c3 0301 	rsb	r3, r3, #1
 8009682:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009684:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009686:	2b00      	cmp	r3, #0
 8009688:	d0f0      	beq.n	800966c <__gethex+0x320>
 800968a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800968e:	f104 0314 	add.w	r3, r4, #20
 8009692:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009696:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800969a:	f04f 0c00 	mov.w	ip, #0
 800969e:	4618      	mov	r0, r3
 80096a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80096a4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80096a8:	d01b      	beq.n	80096e2 <__gethex+0x396>
 80096aa:	3201      	adds	r2, #1
 80096ac:	6002      	str	r2, [r0, #0]
 80096ae:	2d02      	cmp	r5, #2
 80096b0:	f104 0314 	add.w	r3, r4, #20
 80096b4:	d13c      	bne.n	8009730 <__gethex+0x3e4>
 80096b6:	f8d8 2000 	ldr.w	r2, [r8]
 80096ba:	3a01      	subs	r2, #1
 80096bc:	42b2      	cmp	r2, r6
 80096be:	d109      	bne.n	80096d4 <__gethex+0x388>
 80096c0:	1171      	asrs	r1, r6, #5
 80096c2:	2201      	movs	r2, #1
 80096c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80096c8:	f006 061f 	and.w	r6, r6, #31
 80096cc:	fa02 f606 	lsl.w	r6, r2, r6
 80096d0:	421e      	tst	r6, r3
 80096d2:	d13a      	bne.n	800974a <__gethex+0x3fe>
 80096d4:	f045 0520 	orr.w	r5, r5, #32
 80096d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096da:	601c      	str	r4, [r3, #0]
 80096dc:	9b02      	ldr	r3, [sp, #8]
 80096de:	601f      	str	r7, [r3, #0]
 80096e0:	e6b0      	b.n	8009444 <__gethex+0xf8>
 80096e2:	4299      	cmp	r1, r3
 80096e4:	f843 cc04 	str.w	ip, [r3, #-4]
 80096e8:	d8d9      	bhi.n	800969e <__gethex+0x352>
 80096ea:	68a3      	ldr	r3, [r4, #8]
 80096ec:	459b      	cmp	fp, r3
 80096ee:	db17      	blt.n	8009720 <__gethex+0x3d4>
 80096f0:	6861      	ldr	r1, [r4, #4]
 80096f2:	9801      	ldr	r0, [sp, #4]
 80096f4:	3101      	adds	r1, #1
 80096f6:	f7fe f80b 	bl	8007710 <_Balloc>
 80096fa:	4681      	mov	r9, r0
 80096fc:	b918      	cbnz	r0, 8009706 <__gethex+0x3ba>
 80096fe:	4b1a      	ldr	r3, [pc, #104]	@ (8009768 <__gethex+0x41c>)
 8009700:	4602      	mov	r2, r0
 8009702:	2184      	movs	r1, #132	@ 0x84
 8009704:	e6c5      	b.n	8009492 <__gethex+0x146>
 8009706:	6922      	ldr	r2, [r4, #16]
 8009708:	3202      	adds	r2, #2
 800970a:	f104 010c 	add.w	r1, r4, #12
 800970e:	0092      	lsls	r2, r2, #2
 8009710:	300c      	adds	r0, #12
 8009712:	f7ff fd6b 	bl	80091ec <memcpy>
 8009716:	4621      	mov	r1, r4
 8009718:	9801      	ldr	r0, [sp, #4]
 800971a:	f7fe f839 	bl	8007790 <_Bfree>
 800971e:	464c      	mov	r4, r9
 8009720:	6923      	ldr	r3, [r4, #16]
 8009722:	1c5a      	adds	r2, r3, #1
 8009724:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009728:	6122      	str	r2, [r4, #16]
 800972a:	2201      	movs	r2, #1
 800972c:	615a      	str	r2, [r3, #20]
 800972e:	e7be      	b.n	80096ae <__gethex+0x362>
 8009730:	6922      	ldr	r2, [r4, #16]
 8009732:	455a      	cmp	r2, fp
 8009734:	dd0b      	ble.n	800974e <__gethex+0x402>
 8009736:	2101      	movs	r1, #1
 8009738:	4620      	mov	r0, r4
 800973a:	f7ff fd9f 	bl	800927c <rshift>
 800973e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009742:	3701      	adds	r7, #1
 8009744:	42bb      	cmp	r3, r7
 8009746:	f6ff aee0 	blt.w	800950a <__gethex+0x1be>
 800974a:	2501      	movs	r5, #1
 800974c:	e7c2      	b.n	80096d4 <__gethex+0x388>
 800974e:	f016 061f 	ands.w	r6, r6, #31
 8009752:	d0fa      	beq.n	800974a <__gethex+0x3fe>
 8009754:	4453      	add	r3, sl
 8009756:	f1c6 0620 	rsb	r6, r6, #32
 800975a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800975e:	f7fe f8c9 	bl	80078f4 <__hi0bits>
 8009762:	42b0      	cmp	r0, r6
 8009764:	dbe7      	blt.n	8009736 <__gethex+0x3ea>
 8009766:	e7f0      	b.n	800974a <__gethex+0x3fe>
 8009768:	0800a01d 	.word	0x0800a01d

0800976c <L_shift>:
 800976c:	f1c2 0208 	rsb	r2, r2, #8
 8009770:	0092      	lsls	r2, r2, #2
 8009772:	b570      	push	{r4, r5, r6, lr}
 8009774:	f1c2 0620 	rsb	r6, r2, #32
 8009778:	6843      	ldr	r3, [r0, #4]
 800977a:	6804      	ldr	r4, [r0, #0]
 800977c:	fa03 f506 	lsl.w	r5, r3, r6
 8009780:	432c      	orrs	r4, r5
 8009782:	40d3      	lsrs	r3, r2
 8009784:	6004      	str	r4, [r0, #0]
 8009786:	f840 3f04 	str.w	r3, [r0, #4]!
 800978a:	4288      	cmp	r0, r1
 800978c:	d3f4      	bcc.n	8009778 <L_shift+0xc>
 800978e:	bd70      	pop	{r4, r5, r6, pc}

08009790 <__match>:
 8009790:	b530      	push	{r4, r5, lr}
 8009792:	6803      	ldr	r3, [r0, #0]
 8009794:	3301      	adds	r3, #1
 8009796:	f811 4b01 	ldrb.w	r4, [r1], #1
 800979a:	b914      	cbnz	r4, 80097a2 <__match+0x12>
 800979c:	6003      	str	r3, [r0, #0]
 800979e:	2001      	movs	r0, #1
 80097a0:	bd30      	pop	{r4, r5, pc}
 80097a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80097aa:	2d19      	cmp	r5, #25
 80097ac:	bf98      	it	ls
 80097ae:	3220      	addls	r2, #32
 80097b0:	42a2      	cmp	r2, r4
 80097b2:	d0f0      	beq.n	8009796 <__match+0x6>
 80097b4:	2000      	movs	r0, #0
 80097b6:	e7f3      	b.n	80097a0 <__match+0x10>

080097b8 <__hexnan>:
 80097b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097bc:	680b      	ldr	r3, [r1, #0]
 80097be:	6801      	ldr	r1, [r0, #0]
 80097c0:	115e      	asrs	r6, r3, #5
 80097c2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80097c6:	f013 031f 	ands.w	r3, r3, #31
 80097ca:	b087      	sub	sp, #28
 80097cc:	bf18      	it	ne
 80097ce:	3604      	addne	r6, #4
 80097d0:	2500      	movs	r5, #0
 80097d2:	1f37      	subs	r7, r6, #4
 80097d4:	4682      	mov	sl, r0
 80097d6:	4690      	mov	r8, r2
 80097d8:	9301      	str	r3, [sp, #4]
 80097da:	f846 5c04 	str.w	r5, [r6, #-4]
 80097de:	46b9      	mov	r9, r7
 80097e0:	463c      	mov	r4, r7
 80097e2:	9502      	str	r5, [sp, #8]
 80097e4:	46ab      	mov	fp, r5
 80097e6:	784a      	ldrb	r2, [r1, #1]
 80097e8:	1c4b      	adds	r3, r1, #1
 80097ea:	9303      	str	r3, [sp, #12]
 80097ec:	b342      	cbz	r2, 8009840 <__hexnan+0x88>
 80097ee:	4610      	mov	r0, r2
 80097f0:	9105      	str	r1, [sp, #20]
 80097f2:	9204      	str	r2, [sp, #16]
 80097f4:	f7ff fd94 	bl	8009320 <__hexdig_fun>
 80097f8:	2800      	cmp	r0, #0
 80097fa:	d151      	bne.n	80098a0 <__hexnan+0xe8>
 80097fc:	9a04      	ldr	r2, [sp, #16]
 80097fe:	9905      	ldr	r1, [sp, #20]
 8009800:	2a20      	cmp	r2, #32
 8009802:	d818      	bhi.n	8009836 <__hexnan+0x7e>
 8009804:	9b02      	ldr	r3, [sp, #8]
 8009806:	459b      	cmp	fp, r3
 8009808:	dd13      	ble.n	8009832 <__hexnan+0x7a>
 800980a:	454c      	cmp	r4, r9
 800980c:	d206      	bcs.n	800981c <__hexnan+0x64>
 800980e:	2d07      	cmp	r5, #7
 8009810:	dc04      	bgt.n	800981c <__hexnan+0x64>
 8009812:	462a      	mov	r2, r5
 8009814:	4649      	mov	r1, r9
 8009816:	4620      	mov	r0, r4
 8009818:	f7ff ffa8 	bl	800976c <L_shift>
 800981c:	4544      	cmp	r4, r8
 800981e:	d952      	bls.n	80098c6 <__hexnan+0x10e>
 8009820:	2300      	movs	r3, #0
 8009822:	f1a4 0904 	sub.w	r9, r4, #4
 8009826:	f844 3c04 	str.w	r3, [r4, #-4]
 800982a:	f8cd b008 	str.w	fp, [sp, #8]
 800982e:	464c      	mov	r4, r9
 8009830:	461d      	mov	r5, r3
 8009832:	9903      	ldr	r1, [sp, #12]
 8009834:	e7d7      	b.n	80097e6 <__hexnan+0x2e>
 8009836:	2a29      	cmp	r2, #41	@ 0x29
 8009838:	d157      	bne.n	80098ea <__hexnan+0x132>
 800983a:	3102      	adds	r1, #2
 800983c:	f8ca 1000 	str.w	r1, [sl]
 8009840:	f1bb 0f00 	cmp.w	fp, #0
 8009844:	d051      	beq.n	80098ea <__hexnan+0x132>
 8009846:	454c      	cmp	r4, r9
 8009848:	d206      	bcs.n	8009858 <__hexnan+0xa0>
 800984a:	2d07      	cmp	r5, #7
 800984c:	dc04      	bgt.n	8009858 <__hexnan+0xa0>
 800984e:	462a      	mov	r2, r5
 8009850:	4649      	mov	r1, r9
 8009852:	4620      	mov	r0, r4
 8009854:	f7ff ff8a 	bl	800976c <L_shift>
 8009858:	4544      	cmp	r4, r8
 800985a:	d936      	bls.n	80098ca <__hexnan+0x112>
 800985c:	f1a8 0204 	sub.w	r2, r8, #4
 8009860:	4623      	mov	r3, r4
 8009862:	f853 1b04 	ldr.w	r1, [r3], #4
 8009866:	f842 1f04 	str.w	r1, [r2, #4]!
 800986a:	429f      	cmp	r7, r3
 800986c:	d2f9      	bcs.n	8009862 <__hexnan+0xaa>
 800986e:	1b3b      	subs	r3, r7, r4
 8009870:	f023 0303 	bic.w	r3, r3, #3
 8009874:	3304      	adds	r3, #4
 8009876:	3401      	adds	r4, #1
 8009878:	3e03      	subs	r6, #3
 800987a:	42b4      	cmp	r4, r6
 800987c:	bf88      	it	hi
 800987e:	2304      	movhi	r3, #4
 8009880:	4443      	add	r3, r8
 8009882:	2200      	movs	r2, #0
 8009884:	f843 2b04 	str.w	r2, [r3], #4
 8009888:	429f      	cmp	r7, r3
 800988a:	d2fb      	bcs.n	8009884 <__hexnan+0xcc>
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	b91b      	cbnz	r3, 8009898 <__hexnan+0xe0>
 8009890:	4547      	cmp	r7, r8
 8009892:	d128      	bne.n	80098e6 <__hexnan+0x12e>
 8009894:	2301      	movs	r3, #1
 8009896:	603b      	str	r3, [r7, #0]
 8009898:	2005      	movs	r0, #5
 800989a:	b007      	add	sp, #28
 800989c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098a0:	3501      	adds	r5, #1
 80098a2:	2d08      	cmp	r5, #8
 80098a4:	f10b 0b01 	add.w	fp, fp, #1
 80098a8:	dd06      	ble.n	80098b8 <__hexnan+0x100>
 80098aa:	4544      	cmp	r4, r8
 80098ac:	d9c1      	bls.n	8009832 <__hexnan+0x7a>
 80098ae:	2300      	movs	r3, #0
 80098b0:	f844 3c04 	str.w	r3, [r4, #-4]
 80098b4:	2501      	movs	r5, #1
 80098b6:	3c04      	subs	r4, #4
 80098b8:	6822      	ldr	r2, [r4, #0]
 80098ba:	f000 000f 	and.w	r0, r0, #15
 80098be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80098c2:	6020      	str	r0, [r4, #0]
 80098c4:	e7b5      	b.n	8009832 <__hexnan+0x7a>
 80098c6:	2508      	movs	r5, #8
 80098c8:	e7b3      	b.n	8009832 <__hexnan+0x7a>
 80098ca:	9b01      	ldr	r3, [sp, #4]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d0dd      	beq.n	800988c <__hexnan+0xd4>
 80098d0:	f1c3 0320 	rsb	r3, r3, #32
 80098d4:	f04f 32ff 	mov.w	r2, #4294967295
 80098d8:	40da      	lsrs	r2, r3
 80098da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80098de:	4013      	ands	r3, r2
 80098e0:	f846 3c04 	str.w	r3, [r6, #-4]
 80098e4:	e7d2      	b.n	800988c <__hexnan+0xd4>
 80098e6:	3f04      	subs	r7, #4
 80098e8:	e7d0      	b.n	800988c <__hexnan+0xd4>
 80098ea:	2004      	movs	r0, #4
 80098ec:	e7d5      	b.n	800989a <__hexnan+0xe2>

080098ee <__ascii_mbtowc>:
 80098ee:	b082      	sub	sp, #8
 80098f0:	b901      	cbnz	r1, 80098f4 <__ascii_mbtowc+0x6>
 80098f2:	a901      	add	r1, sp, #4
 80098f4:	b142      	cbz	r2, 8009908 <__ascii_mbtowc+0x1a>
 80098f6:	b14b      	cbz	r3, 800990c <__ascii_mbtowc+0x1e>
 80098f8:	7813      	ldrb	r3, [r2, #0]
 80098fa:	600b      	str	r3, [r1, #0]
 80098fc:	7812      	ldrb	r2, [r2, #0]
 80098fe:	1e10      	subs	r0, r2, #0
 8009900:	bf18      	it	ne
 8009902:	2001      	movne	r0, #1
 8009904:	b002      	add	sp, #8
 8009906:	4770      	bx	lr
 8009908:	4610      	mov	r0, r2
 800990a:	e7fb      	b.n	8009904 <__ascii_mbtowc+0x16>
 800990c:	f06f 0001 	mvn.w	r0, #1
 8009910:	e7f8      	b.n	8009904 <__ascii_mbtowc+0x16>

08009912 <_realloc_r>:
 8009912:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009916:	4607      	mov	r7, r0
 8009918:	4614      	mov	r4, r2
 800991a:	460d      	mov	r5, r1
 800991c:	b921      	cbnz	r1, 8009928 <_realloc_r+0x16>
 800991e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009922:	4611      	mov	r1, r2
 8009924:	f7fd be68 	b.w	80075f8 <_malloc_r>
 8009928:	b92a      	cbnz	r2, 8009936 <_realloc_r+0x24>
 800992a:	f7fd fdf1 	bl	8007510 <_free_r>
 800992e:	4625      	mov	r5, r4
 8009930:	4628      	mov	r0, r5
 8009932:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009936:	f000 f840 	bl	80099ba <_malloc_usable_size_r>
 800993a:	4284      	cmp	r4, r0
 800993c:	4606      	mov	r6, r0
 800993e:	d802      	bhi.n	8009946 <_realloc_r+0x34>
 8009940:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009944:	d8f4      	bhi.n	8009930 <_realloc_r+0x1e>
 8009946:	4621      	mov	r1, r4
 8009948:	4638      	mov	r0, r7
 800994a:	f7fd fe55 	bl	80075f8 <_malloc_r>
 800994e:	4680      	mov	r8, r0
 8009950:	b908      	cbnz	r0, 8009956 <_realloc_r+0x44>
 8009952:	4645      	mov	r5, r8
 8009954:	e7ec      	b.n	8009930 <_realloc_r+0x1e>
 8009956:	42b4      	cmp	r4, r6
 8009958:	4622      	mov	r2, r4
 800995a:	4629      	mov	r1, r5
 800995c:	bf28      	it	cs
 800995e:	4632      	movcs	r2, r6
 8009960:	f7ff fc44 	bl	80091ec <memcpy>
 8009964:	4629      	mov	r1, r5
 8009966:	4638      	mov	r0, r7
 8009968:	f7fd fdd2 	bl	8007510 <_free_r>
 800996c:	e7f1      	b.n	8009952 <_realloc_r+0x40>

0800996e <__ascii_wctomb>:
 800996e:	4603      	mov	r3, r0
 8009970:	4608      	mov	r0, r1
 8009972:	b141      	cbz	r1, 8009986 <__ascii_wctomb+0x18>
 8009974:	2aff      	cmp	r2, #255	@ 0xff
 8009976:	d904      	bls.n	8009982 <__ascii_wctomb+0x14>
 8009978:	228a      	movs	r2, #138	@ 0x8a
 800997a:	601a      	str	r2, [r3, #0]
 800997c:	f04f 30ff 	mov.w	r0, #4294967295
 8009980:	4770      	bx	lr
 8009982:	700a      	strb	r2, [r1, #0]
 8009984:	2001      	movs	r0, #1
 8009986:	4770      	bx	lr

08009988 <fiprintf>:
 8009988:	b40e      	push	{r1, r2, r3}
 800998a:	b503      	push	{r0, r1, lr}
 800998c:	4601      	mov	r1, r0
 800998e:	ab03      	add	r3, sp, #12
 8009990:	4805      	ldr	r0, [pc, #20]	@ (80099a8 <fiprintf+0x20>)
 8009992:	f853 2b04 	ldr.w	r2, [r3], #4
 8009996:	6800      	ldr	r0, [r0, #0]
 8009998:	9301      	str	r3, [sp, #4]
 800999a:	f000 f83f 	bl	8009a1c <_vfiprintf_r>
 800999e:	b002      	add	sp, #8
 80099a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80099a4:	b003      	add	sp, #12
 80099a6:	4770      	bx	lr
 80099a8:	20000018 	.word	0x20000018

080099ac <abort>:
 80099ac:	b508      	push	{r3, lr}
 80099ae:	2006      	movs	r0, #6
 80099b0:	f000 fa08 	bl	8009dc4 <raise>
 80099b4:	2001      	movs	r0, #1
 80099b6:	f7f8 fc1c 	bl	80021f2 <_exit>

080099ba <_malloc_usable_size_r>:
 80099ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099be:	1f18      	subs	r0, r3, #4
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	bfbc      	itt	lt
 80099c4:	580b      	ldrlt	r3, [r1, r0]
 80099c6:	18c0      	addlt	r0, r0, r3
 80099c8:	4770      	bx	lr

080099ca <__sfputc_r>:
 80099ca:	6893      	ldr	r3, [r2, #8]
 80099cc:	3b01      	subs	r3, #1
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	b410      	push	{r4}
 80099d2:	6093      	str	r3, [r2, #8]
 80099d4:	da08      	bge.n	80099e8 <__sfputc_r+0x1e>
 80099d6:	6994      	ldr	r4, [r2, #24]
 80099d8:	42a3      	cmp	r3, r4
 80099da:	db01      	blt.n	80099e0 <__sfputc_r+0x16>
 80099dc:	290a      	cmp	r1, #10
 80099de:	d103      	bne.n	80099e8 <__sfputc_r+0x1e>
 80099e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80099e4:	f000 b932 	b.w	8009c4c <__swbuf_r>
 80099e8:	6813      	ldr	r3, [r2, #0]
 80099ea:	1c58      	adds	r0, r3, #1
 80099ec:	6010      	str	r0, [r2, #0]
 80099ee:	7019      	strb	r1, [r3, #0]
 80099f0:	4608      	mov	r0, r1
 80099f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80099f6:	4770      	bx	lr

080099f8 <__sfputs_r>:
 80099f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099fa:	4606      	mov	r6, r0
 80099fc:	460f      	mov	r7, r1
 80099fe:	4614      	mov	r4, r2
 8009a00:	18d5      	adds	r5, r2, r3
 8009a02:	42ac      	cmp	r4, r5
 8009a04:	d101      	bne.n	8009a0a <__sfputs_r+0x12>
 8009a06:	2000      	movs	r0, #0
 8009a08:	e007      	b.n	8009a1a <__sfputs_r+0x22>
 8009a0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a0e:	463a      	mov	r2, r7
 8009a10:	4630      	mov	r0, r6
 8009a12:	f7ff ffda 	bl	80099ca <__sfputc_r>
 8009a16:	1c43      	adds	r3, r0, #1
 8009a18:	d1f3      	bne.n	8009a02 <__sfputs_r+0xa>
 8009a1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009a1c <_vfiprintf_r>:
 8009a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a20:	460d      	mov	r5, r1
 8009a22:	b09d      	sub	sp, #116	@ 0x74
 8009a24:	4614      	mov	r4, r2
 8009a26:	4698      	mov	r8, r3
 8009a28:	4606      	mov	r6, r0
 8009a2a:	b118      	cbz	r0, 8009a34 <_vfiprintf_r+0x18>
 8009a2c:	6a03      	ldr	r3, [r0, #32]
 8009a2e:	b90b      	cbnz	r3, 8009a34 <_vfiprintf_r+0x18>
 8009a30:	f7fc fdf4 	bl	800661c <__sinit>
 8009a34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a36:	07d9      	lsls	r1, r3, #31
 8009a38:	d405      	bmi.n	8009a46 <_vfiprintf_r+0x2a>
 8009a3a:	89ab      	ldrh	r3, [r5, #12]
 8009a3c:	059a      	lsls	r2, r3, #22
 8009a3e:	d402      	bmi.n	8009a46 <_vfiprintf_r+0x2a>
 8009a40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a42:	f7fc ff04 	bl	800684e <__retarget_lock_acquire_recursive>
 8009a46:	89ab      	ldrh	r3, [r5, #12]
 8009a48:	071b      	lsls	r3, r3, #28
 8009a4a:	d501      	bpl.n	8009a50 <_vfiprintf_r+0x34>
 8009a4c:	692b      	ldr	r3, [r5, #16]
 8009a4e:	b99b      	cbnz	r3, 8009a78 <_vfiprintf_r+0x5c>
 8009a50:	4629      	mov	r1, r5
 8009a52:	4630      	mov	r0, r6
 8009a54:	f000 f938 	bl	8009cc8 <__swsetup_r>
 8009a58:	b170      	cbz	r0, 8009a78 <_vfiprintf_r+0x5c>
 8009a5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a5c:	07dc      	lsls	r4, r3, #31
 8009a5e:	d504      	bpl.n	8009a6a <_vfiprintf_r+0x4e>
 8009a60:	f04f 30ff 	mov.w	r0, #4294967295
 8009a64:	b01d      	add	sp, #116	@ 0x74
 8009a66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a6a:	89ab      	ldrh	r3, [r5, #12]
 8009a6c:	0598      	lsls	r0, r3, #22
 8009a6e:	d4f7      	bmi.n	8009a60 <_vfiprintf_r+0x44>
 8009a70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a72:	f7fc feed 	bl	8006850 <__retarget_lock_release_recursive>
 8009a76:	e7f3      	b.n	8009a60 <_vfiprintf_r+0x44>
 8009a78:	2300      	movs	r3, #0
 8009a7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a7c:	2320      	movs	r3, #32
 8009a7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009a82:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a86:	2330      	movs	r3, #48	@ 0x30
 8009a88:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009c38 <_vfiprintf_r+0x21c>
 8009a8c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009a90:	f04f 0901 	mov.w	r9, #1
 8009a94:	4623      	mov	r3, r4
 8009a96:	469a      	mov	sl, r3
 8009a98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a9c:	b10a      	cbz	r2, 8009aa2 <_vfiprintf_r+0x86>
 8009a9e:	2a25      	cmp	r2, #37	@ 0x25
 8009aa0:	d1f9      	bne.n	8009a96 <_vfiprintf_r+0x7a>
 8009aa2:	ebba 0b04 	subs.w	fp, sl, r4
 8009aa6:	d00b      	beq.n	8009ac0 <_vfiprintf_r+0xa4>
 8009aa8:	465b      	mov	r3, fp
 8009aaa:	4622      	mov	r2, r4
 8009aac:	4629      	mov	r1, r5
 8009aae:	4630      	mov	r0, r6
 8009ab0:	f7ff ffa2 	bl	80099f8 <__sfputs_r>
 8009ab4:	3001      	adds	r0, #1
 8009ab6:	f000 80a7 	beq.w	8009c08 <_vfiprintf_r+0x1ec>
 8009aba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009abc:	445a      	add	r2, fp
 8009abe:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ac0:	f89a 3000 	ldrb.w	r3, [sl]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	f000 809f 	beq.w	8009c08 <_vfiprintf_r+0x1ec>
 8009aca:	2300      	movs	r3, #0
 8009acc:	f04f 32ff 	mov.w	r2, #4294967295
 8009ad0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ad4:	f10a 0a01 	add.w	sl, sl, #1
 8009ad8:	9304      	str	r3, [sp, #16]
 8009ada:	9307      	str	r3, [sp, #28]
 8009adc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ae0:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ae2:	4654      	mov	r4, sl
 8009ae4:	2205      	movs	r2, #5
 8009ae6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009aea:	4853      	ldr	r0, [pc, #332]	@ (8009c38 <_vfiprintf_r+0x21c>)
 8009aec:	f7f6 fb70 	bl	80001d0 <memchr>
 8009af0:	9a04      	ldr	r2, [sp, #16]
 8009af2:	b9d8      	cbnz	r0, 8009b2c <_vfiprintf_r+0x110>
 8009af4:	06d1      	lsls	r1, r2, #27
 8009af6:	bf44      	itt	mi
 8009af8:	2320      	movmi	r3, #32
 8009afa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009afe:	0713      	lsls	r3, r2, #28
 8009b00:	bf44      	itt	mi
 8009b02:	232b      	movmi	r3, #43	@ 0x2b
 8009b04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b08:	f89a 3000 	ldrb.w	r3, [sl]
 8009b0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b0e:	d015      	beq.n	8009b3c <_vfiprintf_r+0x120>
 8009b10:	9a07      	ldr	r2, [sp, #28]
 8009b12:	4654      	mov	r4, sl
 8009b14:	2000      	movs	r0, #0
 8009b16:	f04f 0c0a 	mov.w	ip, #10
 8009b1a:	4621      	mov	r1, r4
 8009b1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b20:	3b30      	subs	r3, #48	@ 0x30
 8009b22:	2b09      	cmp	r3, #9
 8009b24:	d94b      	bls.n	8009bbe <_vfiprintf_r+0x1a2>
 8009b26:	b1b0      	cbz	r0, 8009b56 <_vfiprintf_r+0x13a>
 8009b28:	9207      	str	r2, [sp, #28]
 8009b2a:	e014      	b.n	8009b56 <_vfiprintf_r+0x13a>
 8009b2c:	eba0 0308 	sub.w	r3, r0, r8
 8009b30:	fa09 f303 	lsl.w	r3, r9, r3
 8009b34:	4313      	orrs	r3, r2
 8009b36:	9304      	str	r3, [sp, #16]
 8009b38:	46a2      	mov	sl, r4
 8009b3a:	e7d2      	b.n	8009ae2 <_vfiprintf_r+0xc6>
 8009b3c:	9b03      	ldr	r3, [sp, #12]
 8009b3e:	1d19      	adds	r1, r3, #4
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	9103      	str	r1, [sp, #12]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	bfbb      	ittet	lt
 8009b48:	425b      	neglt	r3, r3
 8009b4a:	f042 0202 	orrlt.w	r2, r2, #2
 8009b4e:	9307      	strge	r3, [sp, #28]
 8009b50:	9307      	strlt	r3, [sp, #28]
 8009b52:	bfb8      	it	lt
 8009b54:	9204      	strlt	r2, [sp, #16]
 8009b56:	7823      	ldrb	r3, [r4, #0]
 8009b58:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b5a:	d10a      	bne.n	8009b72 <_vfiprintf_r+0x156>
 8009b5c:	7863      	ldrb	r3, [r4, #1]
 8009b5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b60:	d132      	bne.n	8009bc8 <_vfiprintf_r+0x1ac>
 8009b62:	9b03      	ldr	r3, [sp, #12]
 8009b64:	1d1a      	adds	r2, r3, #4
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	9203      	str	r2, [sp, #12]
 8009b6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b6e:	3402      	adds	r4, #2
 8009b70:	9305      	str	r3, [sp, #20]
 8009b72:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009c48 <_vfiprintf_r+0x22c>
 8009b76:	7821      	ldrb	r1, [r4, #0]
 8009b78:	2203      	movs	r2, #3
 8009b7a:	4650      	mov	r0, sl
 8009b7c:	f7f6 fb28 	bl	80001d0 <memchr>
 8009b80:	b138      	cbz	r0, 8009b92 <_vfiprintf_r+0x176>
 8009b82:	9b04      	ldr	r3, [sp, #16]
 8009b84:	eba0 000a 	sub.w	r0, r0, sl
 8009b88:	2240      	movs	r2, #64	@ 0x40
 8009b8a:	4082      	lsls	r2, r0
 8009b8c:	4313      	orrs	r3, r2
 8009b8e:	3401      	adds	r4, #1
 8009b90:	9304      	str	r3, [sp, #16]
 8009b92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b96:	4829      	ldr	r0, [pc, #164]	@ (8009c3c <_vfiprintf_r+0x220>)
 8009b98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009b9c:	2206      	movs	r2, #6
 8009b9e:	f7f6 fb17 	bl	80001d0 <memchr>
 8009ba2:	2800      	cmp	r0, #0
 8009ba4:	d03f      	beq.n	8009c26 <_vfiprintf_r+0x20a>
 8009ba6:	4b26      	ldr	r3, [pc, #152]	@ (8009c40 <_vfiprintf_r+0x224>)
 8009ba8:	bb1b      	cbnz	r3, 8009bf2 <_vfiprintf_r+0x1d6>
 8009baa:	9b03      	ldr	r3, [sp, #12]
 8009bac:	3307      	adds	r3, #7
 8009bae:	f023 0307 	bic.w	r3, r3, #7
 8009bb2:	3308      	adds	r3, #8
 8009bb4:	9303      	str	r3, [sp, #12]
 8009bb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bb8:	443b      	add	r3, r7
 8009bba:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bbc:	e76a      	b.n	8009a94 <_vfiprintf_r+0x78>
 8009bbe:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bc2:	460c      	mov	r4, r1
 8009bc4:	2001      	movs	r0, #1
 8009bc6:	e7a8      	b.n	8009b1a <_vfiprintf_r+0xfe>
 8009bc8:	2300      	movs	r3, #0
 8009bca:	3401      	adds	r4, #1
 8009bcc:	9305      	str	r3, [sp, #20]
 8009bce:	4619      	mov	r1, r3
 8009bd0:	f04f 0c0a 	mov.w	ip, #10
 8009bd4:	4620      	mov	r0, r4
 8009bd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bda:	3a30      	subs	r2, #48	@ 0x30
 8009bdc:	2a09      	cmp	r2, #9
 8009bde:	d903      	bls.n	8009be8 <_vfiprintf_r+0x1cc>
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d0c6      	beq.n	8009b72 <_vfiprintf_r+0x156>
 8009be4:	9105      	str	r1, [sp, #20]
 8009be6:	e7c4      	b.n	8009b72 <_vfiprintf_r+0x156>
 8009be8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bec:	4604      	mov	r4, r0
 8009bee:	2301      	movs	r3, #1
 8009bf0:	e7f0      	b.n	8009bd4 <_vfiprintf_r+0x1b8>
 8009bf2:	ab03      	add	r3, sp, #12
 8009bf4:	9300      	str	r3, [sp, #0]
 8009bf6:	462a      	mov	r2, r5
 8009bf8:	4b12      	ldr	r3, [pc, #72]	@ (8009c44 <_vfiprintf_r+0x228>)
 8009bfa:	a904      	add	r1, sp, #16
 8009bfc:	4630      	mov	r0, r6
 8009bfe:	f7fb febd 	bl	800597c <_printf_float>
 8009c02:	4607      	mov	r7, r0
 8009c04:	1c78      	adds	r0, r7, #1
 8009c06:	d1d6      	bne.n	8009bb6 <_vfiprintf_r+0x19a>
 8009c08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c0a:	07d9      	lsls	r1, r3, #31
 8009c0c:	d405      	bmi.n	8009c1a <_vfiprintf_r+0x1fe>
 8009c0e:	89ab      	ldrh	r3, [r5, #12]
 8009c10:	059a      	lsls	r2, r3, #22
 8009c12:	d402      	bmi.n	8009c1a <_vfiprintf_r+0x1fe>
 8009c14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c16:	f7fc fe1b 	bl	8006850 <__retarget_lock_release_recursive>
 8009c1a:	89ab      	ldrh	r3, [r5, #12]
 8009c1c:	065b      	lsls	r3, r3, #25
 8009c1e:	f53f af1f 	bmi.w	8009a60 <_vfiprintf_r+0x44>
 8009c22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c24:	e71e      	b.n	8009a64 <_vfiprintf_r+0x48>
 8009c26:	ab03      	add	r3, sp, #12
 8009c28:	9300      	str	r3, [sp, #0]
 8009c2a:	462a      	mov	r2, r5
 8009c2c:	4b05      	ldr	r3, [pc, #20]	@ (8009c44 <_vfiprintf_r+0x228>)
 8009c2e:	a904      	add	r1, sp, #16
 8009c30:	4630      	mov	r0, r6
 8009c32:	f7fc f93b 	bl	8005eac <_printf_i>
 8009c36:	e7e4      	b.n	8009c02 <_vfiprintf_r+0x1e6>
 8009c38:	0800a089 	.word	0x0800a089
 8009c3c:	0800a093 	.word	0x0800a093
 8009c40:	0800597d 	.word	0x0800597d
 8009c44:	080099f9 	.word	0x080099f9
 8009c48:	0800a08f 	.word	0x0800a08f

08009c4c <__swbuf_r>:
 8009c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c4e:	460e      	mov	r6, r1
 8009c50:	4614      	mov	r4, r2
 8009c52:	4605      	mov	r5, r0
 8009c54:	b118      	cbz	r0, 8009c5e <__swbuf_r+0x12>
 8009c56:	6a03      	ldr	r3, [r0, #32]
 8009c58:	b90b      	cbnz	r3, 8009c5e <__swbuf_r+0x12>
 8009c5a:	f7fc fcdf 	bl	800661c <__sinit>
 8009c5e:	69a3      	ldr	r3, [r4, #24]
 8009c60:	60a3      	str	r3, [r4, #8]
 8009c62:	89a3      	ldrh	r3, [r4, #12]
 8009c64:	071a      	lsls	r2, r3, #28
 8009c66:	d501      	bpl.n	8009c6c <__swbuf_r+0x20>
 8009c68:	6923      	ldr	r3, [r4, #16]
 8009c6a:	b943      	cbnz	r3, 8009c7e <__swbuf_r+0x32>
 8009c6c:	4621      	mov	r1, r4
 8009c6e:	4628      	mov	r0, r5
 8009c70:	f000 f82a 	bl	8009cc8 <__swsetup_r>
 8009c74:	b118      	cbz	r0, 8009c7e <__swbuf_r+0x32>
 8009c76:	f04f 37ff 	mov.w	r7, #4294967295
 8009c7a:	4638      	mov	r0, r7
 8009c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c7e:	6823      	ldr	r3, [r4, #0]
 8009c80:	6922      	ldr	r2, [r4, #16]
 8009c82:	1a98      	subs	r0, r3, r2
 8009c84:	6963      	ldr	r3, [r4, #20]
 8009c86:	b2f6      	uxtb	r6, r6
 8009c88:	4283      	cmp	r3, r0
 8009c8a:	4637      	mov	r7, r6
 8009c8c:	dc05      	bgt.n	8009c9a <__swbuf_r+0x4e>
 8009c8e:	4621      	mov	r1, r4
 8009c90:	4628      	mov	r0, r5
 8009c92:	f7ff fa47 	bl	8009124 <_fflush_r>
 8009c96:	2800      	cmp	r0, #0
 8009c98:	d1ed      	bne.n	8009c76 <__swbuf_r+0x2a>
 8009c9a:	68a3      	ldr	r3, [r4, #8]
 8009c9c:	3b01      	subs	r3, #1
 8009c9e:	60a3      	str	r3, [r4, #8]
 8009ca0:	6823      	ldr	r3, [r4, #0]
 8009ca2:	1c5a      	adds	r2, r3, #1
 8009ca4:	6022      	str	r2, [r4, #0]
 8009ca6:	701e      	strb	r6, [r3, #0]
 8009ca8:	6962      	ldr	r2, [r4, #20]
 8009caa:	1c43      	adds	r3, r0, #1
 8009cac:	429a      	cmp	r2, r3
 8009cae:	d004      	beq.n	8009cba <__swbuf_r+0x6e>
 8009cb0:	89a3      	ldrh	r3, [r4, #12]
 8009cb2:	07db      	lsls	r3, r3, #31
 8009cb4:	d5e1      	bpl.n	8009c7a <__swbuf_r+0x2e>
 8009cb6:	2e0a      	cmp	r6, #10
 8009cb8:	d1df      	bne.n	8009c7a <__swbuf_r+0x2e>
 8009cba:	4621      	mov	r1, r4
 8009cbc:	4628      	mov	r0, r5
 8009cbe:	f7ff fa31 	bl	8009124 <_fflush_r>
 8009cc2:	2800      	cmp	r0, #0
 8009cc4:	d0d9      	beq.n	8009c7a <__swbuf_r+0x2e>
 8009cc6:	e7d6      	b.n	8009c76 <__swbuf_r+0x2a>

08009cc8 <__swsetup_r>:
 8009cc8:	b538      	push	{r3, r4, r5, lr}
 8009cca:	4b29      	ldr	r3, [pc, #164]	@ (8009d70 <__swsetup_r+0xa8>)
 8009ccc:	4605      	mov	r5, r0
 8009cce:	6818      	ldr	r0, [r3, #0]
 8009cd0:	460c      	mov	r4, r1
 8009cd2:	b118      	cbz	r0, 8009cdc <__swsetup_r+0x14>
 8009cd4:	6a03      	ldr	r3, [r0, #32]
 8009cd6:	b90b      	cbnz	r3, 8009cdc <__swsetup_r+0x14>
 8009cd8:	f7fc fca0 	bl	800661c <__sinit>
 8009cdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ce0:	0719      	lsls	r1, r3, #28
 8009ce2:	d422      	bmi.n	8009d2a <__swsetup_r+0x62>
 8009ce4:	06da      	lsls	r2, r3, #27
 8009ce6:	d407      	bmi.n	8009cf8 <__swsetup_r+0x30>
 8009ce8:	2209      	movs	r2, #9
 8009cea:	602a      	str	r2, [r5, #0]
 8009cec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cf0:	81a3      	strh	r3, [r4, #12]
 8009cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8009cf6:	e033      	b.n	8009d60 <__swsetup_r+0x98>
 8009cf8:	0758      	lsls	r0, r3, #29
 8009cfa:	d512      	bpl.n	8009d22 <__swsetup_r+0x5a>
 8009cfc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cfe:	b141      	cbz	r1, 8009d12 <__swsetup_r+0x4a>
 8009d00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d04:	4299      	cmp	r1, r3
 8009d06:	d002      	beq.n	8009d0e <__swsetup_r+0x46>
 8009d08:	4628      	mov	r0, r5
 8009d0a:	f7fd fc01 	bl	8007510 <_free_r>
 8009d0e:	2300      	movs	r3, #0
 8009d10:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d12:	89a3      	ldrh	r3, [r4, #12]
 8009d14:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009d18:	81a3      	strh	r3, [r4, #12]
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	6063      	str	r3, [r4, #4]
 8009d1e:	6923      	ldr	r3, [r4, #16]
 8009d20:	6023      	str	r3, [r4, #0]
 8009d22:	89a3      	ldrh	r3, [r4, #12]
 8009d24:	f043 0308 	orr.w	r3, r3, #8
 8009d28:	81a3      	strh	r3, [r4, #12]
 8009d2a:	6923      	ldr	r3, [r4, #16]
 8009d2c:	b94b      	cbnz	r3, 8009d42 <__swsetup_r+0x7a>
 8009d2e:	89a3      	ldrh	r3, [r4, #12]
 8009d30:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009d34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d38:	d003      	beq.n	8009d42 <__swsetup_r+0x7a>
 8009d3a:	4621      	mov	r1, r4
 8009d3c:	4628      	mov	r0, r5
 8009d3e:	f000 f883 	bl	8009e48 <__smakebuf_r>
 8009d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d46:	f013 0201 	ands.w	r2, r3, #1
 8009d4a:	d00a      	beq.n	8009d62 <__swsetup_r+0x9a>
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	60a2      	str	r2, [r4, #8]
 8009d50:	6962      	ldr	r2, [r4, #20]
 8009d52:	4252      	negs	r2, r2
 8009d54:	61a2      	str	r2, [r4, #24]
 8009d56:	6922      	ldr	r2, [r4, #16]
 8009d58:	b942      	cbnz	r2, 8009d6c <__swsetup_r+0xa4>
 8009d5a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009d5e:	d1c5      	bne.n	8009cec <__swsetup_r+0x24>
 8009d60:	bd38      	pop	{r3, r4, r5, pc}
 8009d62:	0799      	lsls	r1, r3, #30
 8009d64:	bf58      	it	pl
 8009d66:	6962      	ldrpl	r2, [r4, #20]
 8009d68:	60a2      	str	r2, [r4, #8]
 8009d6a:	e7f4      	b.n	8009d56 <__swsetup_r+0x8e>
 8009d6c:	2000      	movs	r0, #0
 8009d6e:	e7f7      	b.n	8009d60 <__swsetup_r+0x98>
 8009d70:	20000018 	.word	0x20000018

08009d74 <_raise_r>:
 8009d74:	291f      	cmp	r1, #31
 8009d76:	b538      	push	{r3, r4, r5, lr}
 8009d78:	4605      	mov	r5, r0
 8009d7a:	460c      	mov	r4, r1
 8009d7c:	d904      	bls.n	8009d88 <_raise_r+0x14>
 8009d7e:	2316      	movs	r3, #22
 8009d80:	6003      	str	r3, [r0, #0]
 8009d82:	f04f 30ff 	mov.w	r0, #4294967295
 8009d86:	bd38      	pop	{r3, r4, r5, pc}
 8009d88:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009d8a:	b112      	cbz	r2, 8009d92 <_raise_r+0x1e>
 8009d8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009d90:	b94b      	cbnz	r3, 8009da6 <_raise_r+0x32>
 8009d92:	4628      	mov	r0, r5
 8009d94:	f000 f830 	bl	8009df8 <_getpid_r>
 8009d98:	4622      	mov	r2, r4
 8009d9a:	4601      	mov	r1, r0
 8009d9c:	4628      	mov	r0, r5
 8009d9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009da2:	f000 b817 	b.w	8009dd4 <_kill_r>
 8009da6:	2b01      	cmp	r3, #1
 8009da8:	d00a      	beq.n	8009dc0 <_raise_r+0x4c>
 8009daa:	1c59      	adds	r1, r3, #1
 8009dac:	d103      	bne.n	8009db6 <_raise_r+0x42>
 8009dae:	2316      	movs	r3, #22
 8009db0:	6003      	str	r3, [r0, #0]
 8009db2:	2001      	movs	r0, #1
 8009db4:	e7e7      	b.n	8009d86 <_raise_r+0x12>
 8009db6:	2100      	movs	r1, #0
 8009db8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009dbc:	4620      	mov	r0, r4
 8009dbe:	4798      	blx	r3
 8009dc0:	2000      	movs	r0, #0
 8009dc2:	e7e0      	b.n	8009d86 <_raise_r+0x12>

08009dc4 <raise>:
 8009dc4:	4b02      	ldr	r3, [pc, #8]	@ (8009dd0 <raise+0xc>)
 8009dc6:	4601      	mov	r1, r0
 8009dc8:	6818      	ldr	r0, [r3, #0]
 8009dca:	f7ff bfd3 	b.w	8009d74 <_raise_r>
 8009dce:	bf00      	nop
 8009dd0:	20000018 	.word	0x20000018

08009dd4 <_kill_r>:
 8009dd4:	b538      	push	{r3, r4, r5, lr}
 8009dd6:	4d07      	ldr	r5, [pc, #28]	@ (8009df4 <_kill_r+0x20>)
 8009dd8:	2300      	movs	r3, #0
 8009dda:	4604      	mov	r4, r0
 8009ddc:	4608      	mov	r0, r1
 8009dde:	4611      	mov	r1, r2
 8009de0:	602b      	str	r3, [r5, #0]
 8009de2:	f7f8 f9f6 	bl	80021d2 <_kill>
 8009de6:	1c43      	adds	r3, r0, #1
 8009de8:	d102      	bne.n	8009df0 <_kill_r+0x1c>
 8009dea:	682b      	ldr	r3, [r5, #0]
 8009dec:	b103      	cbz	r3, 8009df0 <_kill_r+0x1c>
 8009dee:	6023      	str	r3, [r4, #0]
 8009df0:	bd38      	pop	{r3, r4, r5, pc}
 8009df2:	bf00      	nop
 8009df4:	2000042c 	.word	0x2000042c

08009df8 <_getpid_r>:
 8009df8:	f7f8 b9e3 	b.w	80021c2 <_getpid>

08009dfc <__swhatbuf_r>:
 8009dfc:	b570      	push	{r4, r5, r6, lr}
 8009dfe:	460c      	mov	r4, r1
 8009e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e04:	2900      	cmp	r1, #0
 8009e06:	b096      	sub	sp, #88	@ 0x58
 8009e08:	4615      	mov	r5, r2
 8009e0a:	461e      	mov	r6, r3
 8009e0c:	da0d      	bge.n	8009e2a <__swhatbuf_r+0x2e>
 8009e0e:	89a3      	ldrh	r3, [r4, #12]
 8009e10:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009e14:	f04f 0100 	mov.w	r1, #0
 8009e18:	bf14      	ite	ne
 8009e1a:	2340      	movne	r3, #64	@ 0x40
 8009e1c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009e20:	2000      	movs	r0, #0
 8009e22:	6031      	str	r1, [r6, #0]
 8009e24:	602b      	str	r3, [r5, #0]
 8009e26:	b016      	add	sp, #88	@ 0x58
 8009e28:	bd70      	pop	{r4, r5, r6, pc}
 8009e2a:	466a      	mov	r2, sp
 8009e2c:	f000 f848 	bl	8009ec0 <_fstat_r>
 8009e30:	2800      	cmp	r0, #0
 8009e32:	dbec      	blt.n	8009e0e <__swhatbuf_r+0x12>
 8009e34:	9901      	ldr	r1, [sp, #4]
 8009e36:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009e3a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009e3e:	4259      	negs	r1, r3
 8009e40:	4159      	adcs	r1, r3
 8009e42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e46:	e7eb      	b.n	8009e20 <__swhatbuf_r+0x24>

08009e48 <__smakebuf_r>:
 8009e48:	898b      	ldrh	r3, [r1, #12]
 8009e4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e4c:	079d      	lsls	r5, r3, #30
 8009e4e:	4606      	mov	r6, r0
 8009e50:	460c      	mov	r4, r1
 8009e52:	d507      	bpl.n	8009e64 <__smakebuf_r+0x1c>
 8009e54:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009e58:	6023      	str	r3, [r4, #0]
 8009e5a:	6123      	str	r3, [r4, #16]
 8009e5c:	2301      	movs	r3, #1
 8009e5e:	6163      	str	r3, [r4, #20]
 8009e60:	b003      	add	sp, #12
 8009e62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e64:	ab01      	add	r3, sp, #4
 8009e66:	466a      	mov	r2, sp
 8009e68:	f7ff ffc8 	bl	8009dfc <__swhatbuf_r>
 8009e6c:	9f00      	ldr	r7, [sp, #0]
 8009e6e:	4605      	mov	r5, r0
 8009e70:	4639      	mov	r1, r7
 8009e72:	4630      	mov	r0, r6
 8009e74:	f7fd fbc0 	bl	80075f8 <_malloc_r>
 8009e78:	b948      	cbnz	r0, 8009e8e <__smakebuf_r+0x46>
 8009e7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e7e:	059a      	lsls	r2, r3, #22
 8009e80:	d4ee      	bmi.n	8009e60 <__smakebuf_r+0x18>
 8009e82:	f023 0303 	bic.w	r3, r3, #3
 8009e86:	f043 0302 	orr.w	r3, r3, #2
 8009e8a:	81a3      	strh	r3, [r4, #12]
 8009e8c:	e7e2      	b.n	8009e54 <__smakebuf_r+0xc>
 8009e8e:	89a3      	ldrh	r3, [r4, #12]
 8009e90:	6020      	str	r0, [r4, #0]
 8009e92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e96:	81a3      	strh	r3, [r4, #12]
 8009e98:	9b01      	ldr	r3, [sp, #4]
 8009e9a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009e9e:	b15b      	cbz	r3, 8009eb8 <__smakebuf_r+0x70>
 8009ea0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ea4:	4630      	mov	r0, r6
 8009ea6:	f000 f81d 	bl	8009ee4 <_isatty_r>
 8009eaa:	b128      	cbz	r0, 8009eb8 <__smakebuf_r+0x70>
 8009eac:	89a3      	ldrh	r3, [r4, #12]
 8009eae:	f023 0303 	bic.w	r3, r3, #3
 8009eb2:	f043 0301 	orr.w	r3, r3, #1
 8009eb6:	81a3      	strh	r3, [r4, #12]
 8009eb8:	89a3      	ldrh	r3, [r4, #12]
 8009eba:	431d      	orrs	r5, r3
 8009ebc:	81a5      	strh	r5, [r4, #12]
 8009ebe:	e7cf      	b.n	8009e60 <__smakebuf_r+0x18>

08009ec0 <_fstat_r>:
 8009ec0:	b538      	push	{r3, r4, r5, lr}
 8009ec2:	4d07      	ldr	r5, [pc, #28]	@ (8009ee0 <_fstat_r+0x20>)
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	4604      	mov	r4, r0
 8009ec8:	4608      	mov	r0, r1
 8009eca:	4611      	mov	r1, r2
 8009ecc:	602b      	str	r3, [r5, #0]
 8009ece:	f7f8 f9e0 	bl	8002292 <_fstat>
 8009ed2:	1c43      	adds	r3, r0, #1
 8009ed4:	d102      	bne.n	8009edc <_fstat_r+0x1c>
 8009ed6:	682b      	ldr	r3, [r5, #0]
 8009ed8:	b103      	cbz	r3, 8009edc <_fstat_r+0x1c>
 8009eda:	6023      	str	r3, [r4, #0]
 8009edc:	bd38      	pop	{r3, r4, r5, pc}
 8009ede:	bf00      	nop
 8009ee0:	2000042c 	.word	0x2000042c

08009ee4 <_isatty_r>:
 8009ee4:	b538      	push	{r3, r4, r5, lr}
 8009ee6:	4d06      	ldr	r5, [pc, #24]	@ (8009f00 <_isatty_r+0x1c>)
 8009ee8:	2300      	movs	r3, #0
 8009eea:	4604      	mov	r4, r0
 8009eec:	4608      	mov	r0, r1
 8009eee:	602b      	str	r3, [r5, #0]
 8009ef0:	f7f8 f9df 	bl	80022b2 <_isatty>
 8009ef4:	1c43      	adds	r3, r0, #1
 8009ef6:	d102      	bne.n	8009efe <_isatty_r+0x1a>
 8009ef8:	682b      	ldr	r3, [r5, #0]
 8009efa:	b103      	cbz	r3, 8009efe <_isatty_r+0x1a>
 8009efc:	6023      	str	r3, [r4, #0]
 8009efe:	bd38      	pop	{r3, r4, r5, pc}
 8009f00:	2000042c 	.word	0x2000042c

08009f04 <_init>:
 8009f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f06:	bf00      	nop
 8009f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f0a:	bc08      	pop	{r3}
 8009f0c:	469e      	mov	lr, r3
 8009f0e:	4770      	bx	lr

08009f10 <_fini>:
 8009f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f12:	bf00      	nop
 8009f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f16:	bc08      	pop	{r3}
 8009f18:	469e      	mov	lr, r3
 8009f1a:	4770      	bx	lr
