$date
	Sun Oct 23 04:51:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#479042
b11010 &
b11010 %
1$
b11010 !
1"
#479043
0"
#479046
b1101 &
b1101 %
#479050
b101000 &
b101000 %
#479054
b10100 &
b10100 %
#479058
b1010 &
b1010 %
#479062
b101 &
b101 %
#479066
b10000 &
b10000 %
#479070
b1000 &
b1000 %
#479074
b100 &
b100 %
#479078
b10 &
b10 %
#479082
b1 &
b1 %
1#
#479086
b0 &
0#
b0 %
0$
#1522675
b1111 !
1"
#1522678
b1111 &
b1111 %
1$
#1522679
0"
#1522682
b101110 &
b101110 %
#1522686
b10111 &
b10111 %
#1522690
b1000110 &
b1000110 %
#1522694
b100011 &
b100011 %
#1522698
b1101010 &
b1101010 %
#1522702
b110101 &
b110101 %
#1522706
b10100000 &
b10100000 %
#1522710
b1010000 &
b1010000 %
#1522714
b101000 &
b101000 %
#1522718
b10100 &
b10100 %
#1522722
b1010 &
b1010 %
#1522726
b101 &
b101 %
#1522730
b10000 &
b10000 %
#1522734
b1000 &
b1000 %
#1522738
b100 &
b100 %
#1522742
b10 &
b10 %
#1522746
b1 &
b1 %
1#
#1522750
b0 &
0#
b0 %
0$
#2444778
b1000 &
b1000 %
1$
b1000 !
1"
#2444779
0"
#2444782
b100 &
b100 %
#2444786
b10 &
b10 %
#2444790
b1 &
1#
b1 %
#2444794
b0 &
b0 %
0#
0$
#4500012
