# Ex No: 05 - Design & Implementation of 1-Bit Full Adder Using Cadence Virtuoso

## Aim
The aim is to design and implement a 1-bit Full Adder using Cadence Virtuoso and verify its functionality through transient analysis simulation.

## Tools Required
### Cadence Virtuoso Suite
- **Virtuoso Schematic Editor** (for circuit design)
- **Spectre Simulator** (for circuit simulation)

### Process Design Kit (PDK)
- CMOS technology library

### Computer System
- Minimum **4GB RAM** and a **multi-core processor**

## Procedure

### 1. Launch Cadence Virtuoso Environment:
- Open the **Cadence Virtuoso** tool and set up the working library.
- Create a new **schematic cell view** for the 1-bit Full Adder design.

### 2. Schematic Design:
- Select **NMOS and PMOS transistors** from the library.
- Construct the **Full Adder circuit** using **CMOS**.
- Connect the inputs (**A, B, Cin**) and outputs (**Sum, Cout**) properly.

### 3. Simulation:
- Check the design for **errors** and proceed with simulation.
- Launch the **Analog Design Environment (ADE)**.
- Perform **transient analysis** to verify the output logic.
- Set up **input stimulus** and analyze the **output waveform**.

## Circuit Diagram

<img width="712" height="433" alt="image" src="https://github.com/user-attachments/assets/ac1969f6-b2b5-4394-9dba-d457dfa5ebe9" />


## Truth Table for 1-Bit Full Adder
![image](https://github.com/user-attachments/assets/328fae3c-b83a-4cd6-b394-54323dc59673)


## Schematic Diagram
### 1. Schematic of 1-Bit Full Adder:
<img width="1918" height="1077" alt="504660474-8891f086-09c3-47dc-9ed2-159703dce5fe" src="https://github.com/user-attachments/assets/fc633652-c78d-4dac-be5b-53212e629ccd" />



![image](https://github.com/user-attachments/assets/1a962018-9d6b-4246-ab5f-424602551e87)



## Output
### Transient Analysis Output:
<img width="1917" height="1075" alt="504660728-9b34c454-26a1-47e8-90be-fa6d3854c36a" src="https://github.com/user-attachments/assets/bd6c4218-1a21-4a17-87c7-75a81e580e81" />
<img width="1912" height="1073" alt="504660896-82220d4b-632a-448d-a0e9-c1e13244bced" src="https://github.com/user-attachments/assets/a28a2fe8-5a63-43ac-bd5a-e2764311f4b2" />
<img width="1912" height="1073" alt="504660896-82220d4b-632a-448d-a0e9-c1e13244bced (1)" src="https://github.com/user-attachments/assets/01817f36-4677-4f8c-a0ef-c13895055201" />

<img width="860" height="437" alt="504677293-d61b500b-86ef-4392-99a3-98e47c17c28a" src="https://github.com/user-attachments/assets/c6ecc9bd-0a4b-438a-b15b-260b64888beb" />

## Results
1. Successfully designed the **1-bit Full Adder** schematic using **Cadence Virtuoso**.
2. Performed **transient analysis**, verifying the correct operation of the **Full Adder**.
3. Observed **correct logic switching behavior** in response to input signals.
