// Seed: 378111354
module module_0 (
    input  uwire id_0,
    output wor   id_1,
    input  uwire id_2,
    output tri0  id_3
);
endmodule
module module_1 #(
    parameter id_4 = 32'd3,
    parameter id_8 = 32'd85
) (
    input uwire id_0,
    output tri id_1,
    input supply1 id_2,
    input tri id_3,
    output tri0 _id_4,
    input tri id_5,
    output tri1 id_6[id_4 : 1],
    input wire id_7,
    output uwire _id_8
);
  wire id_10[id_4 : id_8], id_11, id_12;
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_5,
      id_6
  );
  wire id_14, id_15, id_16;
endmodule
