
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/debug_rom/debug_rom.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: /* Copyright 2018 ETH Zurich and University of Bologna.</pre>
<pre style="margin:0; padding:0 ">   2:  * Copyright and related rights are licensed under the Solderpad Hardware</pre>
<pre style="margin:0; padding:0 ">   3:  * License, Version 0.51 (the "License"); you may not use this file except in</pre>
<pre style="margin:0; padding:0 ">   4:  * compliance with the License.  You may obtain a copy of the License at</pre>
<pre style="margin:0; padding:0 ">   5:  * http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</pre>
<pre style="margin:0; padding:0 ">   6:  * or agreed to in writing, software, hardware and materials distributed under</pre>
<pre style="margin:0; padding:0 ">   7:  * this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR</pre>
<pre style="margin:0; padding:0 ">   8:  * CONDITIONS OF ANY KIND, either express or implied. See the License for the</pre>
<pre style="margin:0; padding:0 ">   9:  * specific language governing permissions and limitations under the License.</pre>
<pre style="margin:0; padding:0 ">  10:  *</pre>
<pre style="margin:0; padding:0 ">  11:  * File: $filename.v</pre>
<pre style="margin:0; padding:0 ">  12:  *</pre>
<pre style="margin:0; padding:0 ">  13:  * Description: Auto-generated bootrom</pre>
<pre style="margin:0; padding:0 ">  14:  */</pre>
<pre style="margin:0; padding:0 ">  15: </pre>
<pre style="margin:0; padding:0 ">  16: // Auto-generated code</pre>
<pre style="margin:0; padding:0 ">  17: module debug_rom (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   input  logic         clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:   input  logic         req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:   input  logic [63:0]  addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:   output logic [63:0]  rdata_o</pre>
<pre style="margin:0; padding:0 ">  22: );</pre>
<pre style="margin:0; padding:0 ">  23: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   localparam int unsigned RomSize = 19;</pre>
<pre style="margin:0; padding:0 ">  25: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   const logic [RomSize-1:0][63:0] mem = {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:     64'h00000000_7b200073,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:     64'h7b302573_7b202473,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:     64'h10852423_f1402473,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:     64'ha85ff06f_7b302573,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:     64'h7b202473_10052223,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:     64'h00100073_7b302573,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:     64'h7b202473_10052623,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:     64'h00c51513_00c55513,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:     64'h00000517_fd5ff06f,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:     64'hfa041ce3_00247413,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:     64'h40044403_00a40433,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:     64'hf1402473_02041c63,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:     64'h00147413_40044403,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:     64'h00a40433_10852023,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:     64'hf1402473_00c51513,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:     64'h00c55513_00000517,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:     64'h7b351073_7b241073,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:     64'h0ff0000f_04c0006f,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:     64'h07c0006f_00c0006f</pre>
<pre style="margin:0; padding:0 ">  46:   };</pre>
<pre style="margin:0; padding:0 ">  47: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:   logic [$clog2(RomSize)-1:0] addr_q;</pre>
<pre style="margin:0; padding:0 ">  49: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:   always_ff @(posedge clk_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:     if (req_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:       addr_q <= addr_i[$clog2(RomSize)-1+3:3];</pre>
<pre style="margin:0; padding:0 ">  53:     end</pre>
<pre style="margin:0; padding:0 ">  54:   end</pre>
<pre style="margin:0; padding:0 ">  55: </pre>
<pre style="margin:0; padding:0 ">  56:   // this prevents spurious Xes from propagating into</pre>
<pre style="margin:0; padding:0 ">  57:   // the speculative fetch stage of the core</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:   always_comb begin : p_outmux</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:     rdata_o = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:     if (addr_q < $clog2(RomSize)'(RomSize)) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:         rdata_o = mem[addr_q];</pre>
<pre style="margin:0; padding:0 ">  62:     end</pre>
<pre style="margin:0; padding:0 ">  63:   end</pre>
<pre style="margin:0; padding:0 ">  64: </pre>
<pre style="margin:0; padding:0 ">  65: endmodule</pre>
<pre style="margin:0; padding:0 ">  66: </pre>
</body>
</html>
