 Timing Path to InputRegisterA_register_reg[23]/D 
  
 Path Start Point : Multiplicand[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[23] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[23]                          Rise  0.2000 0.0000 0.1000 3.87049  1.05273 4.92322           1       130      c             | 
|    InputRegisterA_register_reg[23]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[23]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c575/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c575/ZN                           INV_X8        Rise  0.1530 0.0380 0.0350 56.26    47.8536  104.114           49      100      F    K        | 
|    InputRegisterA_register_reg[23]/CK       DFFR_X1       Rise  0.1550 0.0020 0.0340          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1550 0.1550 | 
| library hold check                        |  0.0560 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0110        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[27]/D 
  
 Path Start Point : Multiplicand[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[27] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[27]                          Rise  0.2000 0.0000 0.1000 4.1167   1.05273 5.16943           1       130      c             | 
|    InputRegisterA_register_reg[27]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[27]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c575/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c575/ZN                           INV_X8        Rise  0.1530 0.0380 0.0350 56.26    47.8536  104.114           49      100      F    K        | 
|    InputRegisterA_register_reg[27]/CK       DFFR_X1       Rise  0.1550 0.0020 0.0340          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1550 0.1550 | 
| library hold check                        |  0.0560 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0110        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[2]/D 
  
 Path Start Point : Multiplicand[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[2] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[2]                          Rise  0.2000 0.0000 0.1000 0.922275 1.05273 1.97501           1       100      c             | 
|    InputRegisterA_register_reg[2]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[2]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[2]/CK        DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0550 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0070        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[5]/D 
  
 Path Start Point : Multiplicand[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[5] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[5]                          Rise  0.2000 0.0000 0.1000 0.895944 1.05273 1.94867           1       100      c             | 
|    InputRegisterA_register_reg[5]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[5]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[5]/CK        DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0550 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0070        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[6]/D 
  
 Path Start Point : Multiplicand[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[6] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[6]                          Rise  0.2000 0.0000 0.1000 2.79465  1.05273 3.84738           1       100      c             | 
|    InputRegisterA_register_reg[6]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[6]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[6]/CK        DFFR_X1       Rise  0.1510 0.0030 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0550 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0060        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[0]/D 
  
 Path Start Point : Multiplier[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[0] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[0]                            Rise  0.2000 0.0000 0.1000 1.54059  1.05273 2.59332           1       100      c             | 
|    InputRegisterB_register_reg[0]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[0]/CK        DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[1]/D 
  
 Path Start Point : Multiplier[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[1] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[1]                            Rise  0.2000 0.0000 0.1000 1.93598  1.05273 2.98871           1       100      c             | 
|    InputRegisterB_register_reg[1]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[1]/CK        DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[10]/D 
  
 Path Start Point : Multiplier[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[10] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[10]                            Rise  0.2000 0.0000 0.1000 1.51971  1.05273 2.57244           1       100      c             | 
|    InputRegisterB_register_reg[10]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[10]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[10]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[13]/D 
  
 Path Start Point : Multiplier[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[13] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[13]                            Rise  0.2000 0.0000 0.1000 1.38445  1.05273 2.43718           1       100      c             | 
|    InputRegisterB_register_reg[13]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[13]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[14]/D 
  
 Path Start Point : Multiplier[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[14] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[14]                            Rise  0.2000 0.0000 0.1000 0.674646 1.05273 1.72738           1       100      c             | 
|    InputRegisterB_register_reg[14]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[14]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[15]/D 
  
 Path Start Point : Multiplier[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[15] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[15]                            Rise  0.2000 0.0000 0.1000 1.27227  1.05273 2.325             1       100      c             | 
|    InputRegisterB_register_reg[15]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[15]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[16]/D 
  
 Path Start Point : Multiplier[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[16] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[16]                            Rise  0.2000 0.0000 0.1000 1.04908  1.05273 2.10181           1       100      c             | 
|    InputRegisterB_register_reg[16]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[16]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[17]/D 
  
 Path Start Point : Multiplier[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[17] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[17]                            Rise  0.2000 0.0000 0.1000 1.13668  1.05273 2.18941           1       100      c             | 
|    InputRegisterB_register_reg[17]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[17]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[18]/D 
  
 Path Start Point : Multiplier[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[18] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[18]                            Rise  0.2000 0.0000 0.1000 0.726261 1.05273 1.77899           1       100      c             | 
|    InputRegisterB_register_reg[18]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[18]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[19]/D 
  
 Path Start Point : Multiplier[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[19] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[19]                            Rise  0.2000 0.0000 0.1000 0.396892 1.05273 1.44962           1       100      c             | 
|    InputRegisterB_register_reg[19]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[19]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[19]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[20]/D 
  
 Path Start Point : Multiplier[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[20] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[20]                            Rise  0.2000 0.0000 0.1000 1.22888  1.05273 2.28161           1       100      c             | 
|    InputRegisterB_register_reg[20]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[20]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[20]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[21]/D 
  
 Path Start Point : Multiplier[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[21] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[21]                            Rise  0.2000 0.0000 0.1000 1.4297   1.05273 2.48243           1       100      c             | 
|    InputRegisterB_register_reg[21]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[21]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[22]/D 
  
 Path Start Point : Multiplier[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[22] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[22]                            Rise  0.2000 0.0000 0.1000 0.43878  1.05273 1.49151           1       100      c             | 
|    InputRegisterB_register_reg[22]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[22]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[23]/D 
  
 Path Start Point : Multiplier[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[23] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[23]                            Rise  0.2000 0.0000 0.1000 1.02509  1.05273 2.07782           1       100      c             | 
|    InputRegisterB_register_reg[23]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[23]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[23]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[24]/D 
  
 Path Start Point : Multiplier[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[24] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[24]                            Rise  0.2000 0.0000 0.1000 1.23056  1.05273 2.28329           1       100      c             | 
|    InputRegisterB_register_reg[24]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[24]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[24]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[25]/D 
  
 Path Start Point : Multiplier[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[25] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[25]                            Rise  0.2000 0.0000 0.1000 0.988972 1.05273 2.0417            1       100      c             | 
|    InputRegisterB_register_reg[25]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[25]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[25]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[30]/D 
  
 Path Start Point : Multiplier[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[30] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[30]                            Rise  0.2000 0.0000 0.1000 1.52385  1.05273 2.57658           1       100      c             | 
|    InputRegisterB_register_reg[30]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[30]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[30]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[31]/D 
  
 Path Start Point : Multiplier[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[31] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[31]                            Rise  0.2000 0.0000 0.1000 1.91679  1.05273 2.96952           1       100      c             | 
|    InputRegisterB_register_reg[31]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[31]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[31]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[3]/D 
  
 Path Start Point : Multiplier[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[3] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[3]                            Rise  0.2000 0.0000 0.1000 9.37272  1.05273 10.4254           1       130      c             | 
|    InputRegisterB_register_reg[3]/D DFFR_X1 Rise  0.2010 0.0010 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[3]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[3]/CK        DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2010        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[4]/D 
  
 Path Start Point : Multiplier[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[4] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[4]                            Rise  0.2000 0.0000 0.1000 9.67159  1.05273 10.7243           1       130      c             | 
|    InputRegisterB_register_reg[4]/D DFFR_X1 Rise  0.2010 0.0010 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[4]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[4]/CK        DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2010        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[5]/D 
  
 Path Start Point : Multiplier[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[5] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[5]                            Rise  0.2000 0.0000 0.1000 13.8098  1.05273 14.8625           1       130      c             | 
|    InputRegisterB_register_reg[5]/D DFFR_X1 Rise  0.2010 0.0010 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[5]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[5]/CK        DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2010        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[7]/D 
  
 Path Start Point : Multiplier[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[7] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[7]                            Rise  0.2000 0.0000 0.1000 12.6082  1.05273 13.6609           1       130      c             | 
|    InputRegisterB_register_reg[7]/D DFFR_X1 Rise  0.2010 0.0010 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[7]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[7]/CK        DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2010        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[11]/D 
  
 Path Start Point : Multiplier[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[11] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[11]                            Rise  0.2000 0.0000 0.1000 9.26912  1.05273 10.3218           1       130      c             | 
|    InputRegisterB_register_reg[11]/D DFFR_X1 Rise  0.2010 0.0010 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[11]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[11]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2010        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[26]/D 
  
 Path Start Point : Multiplier[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[26] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[26]                            Rise  0.2000 0.0000 0.1000 10.0428  1.05273 11.0955           1       130      c             | 
|    InputRegisterB_register_reg[26]/D DFFR_X1 Rise  0.2010 0.0010 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[26]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[26]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2010        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[27]/D 
  
 Path Start Point : Multiplier[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[27] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[27]                            Rise  0.2000 0.0000 0.1000 10.3081  1.05273 11.3608           1       130      c             | 
|    InputRegisterB_register_reg[27]/D DFFR_X1 Rise  0.2010 0.0010 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[27]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[27]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2010        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[28]/D 
  
 Path Start Point : Multiplier[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[28] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[28]                            Rise  0.2000 0.0000 0.1000 9.10928  1.05273 10.162            1       130      c             | 
|    InputRegisterB_register_reg[28]/D DFFR_X1 Rise  0.2010 0.0010 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[28]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[28]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2010        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[29]/D 
  
 Path Start Point : Multiplier[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[29] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[29]                            Rise  0.2000 0.0000 0.1000 10.0072  1.05273 11.0599           1       130      c             | 
|    InputRegisterB_register_reg[29]/D DFFR_X1 Rise  0.2010 0.0010 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[29]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2010        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[2]/D 
  
 Path Start Point : Multiplier[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[2] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[2]                            Rise  0.2000 0.0000 0.1000 11.5182  1.05273 12.5709           1       130      c             | 
|    InputRegisterB_register_reg[2]/D DFFR_X1 Rise  0.2020 0.0020 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[2]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[2]/CK        DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2020        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0310        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[6]/D 
  
 Path Start Point : Multiplier[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[6] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[6]                            Rise  0.2000 0.0000 0.1000 13.8585  1.05273 14.9113           1       130      c             | 
|    InputRegisterB_register_reg[6]/D DFFR_X1 Rise  0.2020 0.0020 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[6]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[6]/CK        DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2020        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0310        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[8]/D 
  
 Path Start Point : Multiplier[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[8] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[8]                            Rise  0.2000 0.0000 0.1000 15.283   1.05273 16.3357           1       130      c             | 
|    InputRegisterB_register_reg[8]/D DFFR_X1 Rise  0.2020 0.0020 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[8]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[8]/CK        DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2020        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0310        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[12]/D 
  
 Path Start Point : Multiplier[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[12] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[12]                            Rise  0.2000 0.0000 0.1000 9.54839  1.05273 10.6011           1       130      c             | 
|    InputRegisterB_register_reg[12]/D DFFR_X1 Rise  0.2020 0.0020 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[12]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[12]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2020        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0310        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[9]/D 
  
 Path Start Point : Multiplier[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[9] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[9]                            Rise  0.2000 0.0000 0.1000 15.4782  1.05273 16.5309           1       130      c             | 
|    InputRegisterB_register_reg[9]/D DFFR_X1 Rise  0.2030 0.0030 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[9]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      100      FA   K        | 
|    InputRegisterB_register_reg[9]/CK        DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2030        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[30]/D 
  
 Path Start Point : Multiplicand[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[30] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[30]                            Rise  0.2000  0.0000 0.1000             0.315093 0.699202 1.0143            1       100      c             | 
|    sph__c1029/A                      CLKBUF_X1 Rise  0.2000  0.0000 0.1000                      0.77983                                                   | 
|    sph__c1029/Z                      CLKBUF_X1 Rise  0.2530  0.0530 0.0120             1.02638  1.05273  2.07911           1       100                    | 
|    InputRegisterA_register_reg[30]/D DFFR_X1   Rise  0.2520 -0.0010 0.0120    -0.0010           1.12828                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[30]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c575/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c575/ZN                           INV_X8        Rise  0.1530 0.0380 0.0350 56.26    47.8536  104.114           49      100      F    K        | 
|    InputRegisterA_register_reg[30]/CK       DFFR_X1       Rise  0.1570 0.0040 0.0340          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0160 0.1730 | 
| data required time                        |  0.1730        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.1730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[25]/D 
  
 Path Start Point : Multiplicand[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[25] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[25]                            Rise  0.2000  0.0000 0.1000             3.37218  0.699202 4.07138           1       130      c             | 
|    sph__c1035/A                      CLKBUF_X1 Rise  0.2000  0.0000 0.1000                      0.77983                                                   | 
|    sph__c1035/Z                      CLKBUF_X1 Rise  0.2530  0.0530 0.0130             1.03234  1.05273  2.08507           1       100                    | 
|    InputRegisterA_register_reg[25]/D DFFR_X1   Rise  0.2520 -0.0010 0.0130    -0.0010           1.12828                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[25]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c575/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c575/ZN                           INV_X8        Rise  0.1530 0.0380 0.0350 56.26    47.8536  104.114           49      100      F    K        | 
|    InputRegisterA_register_reg[25]/CK       DFFR_X1       Rise  0.1550 0.0020 0.0340          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1550 0.1550 | 
| library hold check                        |  0.0160 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[26]/D 
  
 Path Start Point : Multiplicand[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[26] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[26]                            Rise  0.2000 0.0000 0.1000 4.11698  0.699202 4.81618           1       130      c             | 
|    sph__c1032/A                      CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    sph__c1032/Z                      CLKBUF_X1 Rise  0.2520 0.0520 0.0120 0.72993  1.05273  1.78266           1       100                    | 
|    InputRegisterA_register_reg[26]/D DFFR_X1   Rise  0.2520 0.0000 0.0120          1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[26]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c575/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c575/ZN                           INV_X8        Rise  0.1530 0.0380 0.0350 56.26    47.8536  104.114           49      100      F    K        | 
|    InputRegisterA_register_reg[26]/CK       DFFR_X1       Rise  0.1550 0.0020 0.0340          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1550 0.1550 | 
| library hold check                        |  0.0160 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[29]/D 
  
 Path Start Point : Multiplicand[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[29] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[29]                            Rise  0.2000  0.0000 0.1000             1.62726  0.699202 2.32646           1       100      c             | 
|    CLOCK_slh__c759/A                 CLKBUF_X1 Rise  0.2000  0.0000 0.1000                      0.77983                                                   | 
|    CLOCK_slh__c759/Z                 CLKBUF_X1 Rise  0.2550  0.0550 0.0130             1.63225  1.05273  2.68498           1       100                    | 
|    InputRegisterA_register_reg[29]/D DFFR_X1   Rise  0.2540 -0.0010 0.0130    -0.0010           1.12828                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c575/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c575/ZN                           INV_X8        Rise  0.1530 0.0380 0.0350 56.26    47.8536  104.114           49      100      F    K        | 
|    InputRegisterA_register_reg[29]/CK       DFFR_X1       Rise  0.1570 0.0040 0.0340          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0160 0.1730 | 
| data required time                        |  0.1730        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.1730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[31]/D 
  
 Path Start Point : Multiplicand[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[31] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[31]                            Rise  0.2000  0.0000 0.1000             1.80149  0.699202 2.50069           1       100      c             | 
|    CLOCK_slh__c755/A                 CLKBUF_X1 Rise  0.2000  0.0000 0.1000                      0.77983                                                   | 
|    CLOCK_slh__c755/Z                 CLKBUF_X1 Rise  0.2580  0.0580 0.0150             2.7513   1.05273  3.80403           1       100                    | 
|    InputRegisterA_register_reg[31]/D DFFR_X1   Rise  0.2570 -0.0010 0.0150    -0.0010           1.12828                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[31]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c575/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c575/ZN                           INV_X8        Rise  0.1530 0.0380 0.0350 56.26    47.8536  104.114           49      100      F    K        | 
|    InputRegisterA_register_reg[31]/CK       DFFR_X1       Rise  0.1570 0.0040 0.0340          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0170 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[14]/D 
  
 Path Start Point : Multiplicand[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[14] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[14]                            Rise  0.2000 0.0000 0.1000 12.8312  0.699202 13.5304           1       130      c             | 
|    sph__c1068/A                      CLKBUF_X1 Rise  0.2010 0.0010 0.1000          0.77983                                                   | 
|    sph__c1068/Z                      CLKBUF_X1 Rise  0.2500 0.0490 0.0110 0.186362 1.05273  1.23909           1       100                    | 
|    InputRegisterA_register_reg[14]/D DFFR_X1   Rise  0.2500 0.0000 0.0110          1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[14]/CK       DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0140 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2500        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[17]/D 
  
 Path Start Point : Multiplicand[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[17] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[17]                            Rise  0.2000 0.0000 0.1000 11.5404  0.699202 12.2396           1       130      c             | 
|    sph__c1047/A                      CLKBUF_X1 Rise  0.2010 0.0010 0.1000          0.77983                                                   | 
|    sph__c1047/Z                      CLKBUF_X1 Rise  0.2520 0.0510 0.0120 0.576839 1.05273  1.62957           1       100                    | 
|    InputRegisterA_register_reg[17]/D DFFR_X1   Rise  0.2520 0.0000 0.0120          1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[17]/CK       DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0150 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[19]/D 
  
 Path Start Point : Multiplicand[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[19] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[19]                            Rise  0.2000 0.0000 0.1000 8.66122  0.699202 9.36043           1       130      c             | 
|    CLOCK_slh__c820/A                 CLKBUF_X1 Rise  0.2010 0.0010 0.1000          0.77983                                                   | 
|    CLOCK_slh__c820/Z                 CLKBUF_X1 Rise  0.2520 0.0510 0.0120 0.534014 1.05273  1.58675           1       100                    | 
|    InputRegisterA_register_reg[19]/D DFFR_X1   Rise  0.2520 0.0000 0.0120          1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[19]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[19]/CK       DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0150 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[20]/D 
  
 Path Start Point : Multiplicand[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[20] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[20]                            Rise  0.2000 0.0000 0.1000 8.62759  0.699202 9.3268            1       130      c             | 
|    sph__c1065/A                      CLKBUF_X1 Rise  0.2010 0.0010 0.1000          0.77983                                                   | 
|    sph__c1065/Z                      CLKBUF_X1 Rise  0.2520 0.0510 0.0120 0.540464 1.05273  1.59319           1       100                    | 
|    InputRegisterA_register_reg[20]/D DFFR_X1   Rise  0.2520 0.0000 0.0120          1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[20]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[20]/CK       DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0150 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[9]/D 
  
 Path Start Point : Multiplicand[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[9] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[9]                            Rise  0.2000 0.0000 0.1000 7.54737  0.699202 8.24657           1       100      c             | 
|    sph__c1083/A                     CLKBUF_X1 Rise  0.2010 0.0010 0.1000          0.77983                                                   | 
|    sph__c1083/Z                     CLKBUF_X1 Rise  0.2520 0.0510 0.0120 0.666788 1.05273  1.71952           1       100                    | 
|    InputRegisterA_register_reg[9]/D DFFR_X1   Rise  0.2520 0.0000 0.0120          1.12828                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[9]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[9]/CK        DFFR_X1       Rise  0.1510 0.0030 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0150 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[10]/D 
  
 Path Start Point : Multiplicand[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[10] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[10]                            Rise  0.2000 0.0000 0.1000 11.8481  0.699202 12.5473           1       100      c             | 
|    sph__c1071/A                      CLKBUF_X1 Rise  0.2010 0.0010 0.1000          0.77983                                                   | 
|    sph__c1071/Z                      CLKBUF_X1 Rise  0.2520 0.0510 0.0110 0.458879 1.05273  1.51161           1       100                    | 
|    InputRegisterA_register_reg[10]/D DFFR_X1   Rise  0.2520 0.0000 0.0110          1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[10]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[10]/CK       DFFR_X1       Rise  0.1510 0.0030 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0150 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[15]/D 
  
 Path Start Point : Multiplicand[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[15] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[15]                            Rise  0.2000 0.0000 0.1000 10.9127  0.699202 11.6119           1       100      c             | 
|    sph__c1074/A                      CLKBUF_X1 Rise  0.2010 0.0010 0.1000          0.77983                                                   | 
|    sph__c1074/Z                      CLKBUF_X1 Rise  0.2520 0.0510 0.0120 0.675661 1.05273  1.72839           1       100                    | 
|    InputRegisterA_register_reg[15]/D DFFR_X1   Rise  0.2520 0.0000 0.0120          1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[15]/CK       DFFR_X1       Rise  0.1510 0.0030 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0150 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[18]/D 
  
 Path Start Point : Multiplicand[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[18] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[18]                            Rise  0.2000 0.0000 0.1000 8.80603  0.699202 9.50523           1       130      c             | 
|    sph__c1080/A                      CLKBUF_X1 Rise  0.2010 0.0010 0.1000          0.77983                                                   | 
|    sph__c1080/Z                      CLKBUF_X1 Rise  0.2520 0.0510 0.0120 0.492346 1.05273  1.54508           1       100                    | 
|    InputRegisterA_register_reg[18]/D DFFR_X1   Rise  0.2520 0.0000 0.0120          1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[18]/CK       DFFR_X1       Rise  0.1510 0.0030 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0150 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[24]/D 
  
 Path Start Point : Multiplicand[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[24] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[24]                            Rise  0.2000 0.0000 0.1000 9.62413  0.699202 10.3233           1       130      c             | 
|    sph__c1059/A                      CLKBUF_X1 Rise  0.2010 0.0010 0.1000          0.77983                                                   | 
|    sph__c1059/Z                      CLKBUF_X1 Rise  0.2530 0.0520 0.0120 0.746648 1.05273  1.79938           1       100                    | 
|    InputRegisterA_register_reg[24]/D DFFR_X1   Rise  0.2530 0.0000 0.0120          1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[24]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[24]/CK       DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0150 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[0]/D 
  
 Path Start Point : Multiplicand[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[0] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[0]                            Rise  0.2000  0.0000 0.1000             1.13781  0.699202 1.83701           1       100      c             | 
|    CLOCK_slh__c787/A                CLKBUF_X1 Rise  0.2000  0.0000 0.1000                      0.77983                                                   | 
|    CLOCK_slh__c787/Z                CLKBUF_X1 Rise  0.2550  0.0550 0.0140             1.82319  1.05273  2.87592           1       100                    | 
|    InputRegisterA_register_reg[0]/D DFFR_X1   Rise  0.2540 -0.0010 0.0140    -0.0010           1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[0]/CK        DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0150 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[21]/D 
  
 Path Start Point : Multiplicand[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[21] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[21]                            Rise  0.2000 0.0000 0.1000 8.27878  0.699202 8.97798           1       130      c             | 
|    sph__c1062/A                      CLKBUF_X1 Rise  0.2010 0.0010 0.1000          0.77983                                                   | 
|    sph__c1062/Z                      CLKBUF_X1 Rise  0.2540 0.0530 0.0130 1.24668  1.05273  2.29941           1       100                    | 
|    InputRegisterA_register_reg[21]/D DFFR_X1   Rise  0.2540 0.0000 0.0130          1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[21]/CK       DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0150 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[22]/D 
  
 Path Start Point : Multiplicand[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[22] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[22]                            Rise  0.2000 0.0000 0.1000 8.79958  0.699202 9.49878           1       130      c             | 
|    sph__c1053/A                      CLKBUF_X1 Rise  0.2010 0.0010 0.1000          0.77983                                                   | 
|    sph__c1053/Z                      CLKBUF_X1 Rise  0.2540 0.0530 0.0130 1.17247  1.05273  2.2252            1       100                    | 
|    InputRegisterA_register_reg[22]/D DFFR_X1   Rise  0.2540 0.0000 0.0130          1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[22]/CK       DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0150 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[12]/D 
  
 Path Start Point : Multiplicand[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[12] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[12]                            Rise  0.2000 0.0000 0.1000 11.1465  0.699202 11.8457           1       100      c             | 
|    sph__c1077/A                      CLKBUF_X1 Rise  0.2010 0.0010 0.1000          0.77983                                                   | 
|    sph__c1077/Z                      CLKBUF_X1 Rise  0.2540 0.0530 0.0120 1.0043   1.05273  2.05704           1       100                    | 
|    InputRegisterA_register_reg[12]/D DFFR_X1   Rise  0.2540 0.0000 0.0120          1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[12]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[12]/CK       DFFR_X1       Rise  0.1510 0.0030 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0150 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[1]/D 
  
 Path Start Point : Multiplicand[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[1] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[1]                            Rise  0.2000 0.0000 0.1000 1.06955  0.699202 1.76876           1       100      c             | 
|    CLOCK_slh__c775/A                CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c775/Z                CLKBUF_X1 Rise  0.2550 0.0550 0.0140 1.68369  1.05273  2.73642           1       100                    | 
|    InputRegisterA_register_reg[1]/D DFFR_X1   Rise  0.2550 0.0000 0.0140          1.12828                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[1]/CK        DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0150 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[4]/D 
  
 Path Start Point : Multiplicand[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[4] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[4]                            Rise  0.2000 0.0000 0.1000 3.72179  0.699202 4.42099           1       100      c             | 
|    sph__c1044/A                     CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    sph__c1044/Z                     CLKBUF_X1 Rise  0.2550 0.0550 0.0140 1.65789  1.05273  2.71062           1       100                    | 
|    InputRegisterA_register_reg[4]/D DFFR_X1   Rise  0.2550 0.0000 0.0140          1.12828                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[4]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[4]/CK        DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0150 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[28]/D 
  
 Path Start Point : Multiplicand[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[28] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[28]                            Rise  0.2000 0.0000 0.1000 1.76162  0.699202 2.46082           1       100      c             | 
|    CLOCK_slh__c777/A                 CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c777/Z                 CLKBUF_X1 Rise  0.2550 0.0550 0.0140 1.74623  1.05273  2.79896           1       100                    | 
|    InputRegisterA_register_reg[28]/D DFFR_X1   Rise  0.2550 0.0000 0.0140          1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[28]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[28]/CK       DFFR_X1       Rise  0.1510 0.0030 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0150 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0890        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[16]/D 
  
 Path Start Point : Multiplicand[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[16] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[16]                            Rise  0.2000 0.0000 0.1000 12.4898  0.699202 13.189            1       130      c             | 
|    sph__c1050/A                      CLKBUF_X1 Rise  0.2010 0.0010 0.1000          0.77983                                                   | 
|    sph__c1050/Z                      CLKBUF_X1 Rise  0.2570 0.0560 0.0140 2.0787   1.05273  3.13143           1       100                    | 
|    InputRegisterA_register_reg[16]/D DFFR_X1   Rise  0.2570 0.0000 0.0140          1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[16]/CK       DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0150 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0900        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[7]/D 
  
 Path Start Point : Multiplicand[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[7] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[7]                            Rise  0.2000  0.0000 0.1000             1.34384  0.699202 2.04304           1       100      c             | 
|    sph__c1038/A                     CLKBUF_X1 Rise  0.2000  0.0000 0.1000                      0.77983                                                   | 
|    sph__c1038/Z                     CLKBUF_X1 Rise  0.2610  0.0610 0.0170             3.7872   1.05273  4.83993           1       100                    | 
|    InputRegisterA_register_reg[7]/D DFFR_X1   Rise  0.2590 -0.0020 0.0170    -0.0020           1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[7]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[7]/CK        DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0160 0.1680 | 
| data required time                        |  0.1680        | 
|                                           |                | 
| data arrival time                         |  0.2590        | 
| data required time                        | -0.1680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0910        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[3]/D 
  
 Path Start Point : Multiplicand[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[3] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[3]                            Rise  0.2000  0.0000 0.1000             1.75519  0.699202 2.45439           1       100      c             | 
|    sph__c1041/A                     CLKBUF_X1 Rise  0.2000  0.0000 0.1000                      0.77983                                                   | 
|    sph__c1041/Z                     CLKBUF_X1 Rise  0.2630  0.0630 0.0180             4.53536  1.05273  5.5881            1       100                    | 
|    InputRegisterA_register_reg[3]/D DFFR_X1   Rise  0.2610 -0.0020 0.0180    -0.0020           1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[3]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[3]/CK        DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0170 0.1690 | 
| data required time                        |  0.1690        | 
|                                           |                | 
| data arrival time                         |  0.2610        | 
| data required time                        | -0.1690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0920        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[11]/D 
  
 Path Start Point : Multiplicand[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[11] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[11]                            Rise  0.2000 0.0000 0.1000 1.01891  0.699202 1.71811           1       100      c             | 
|    CLOCK_slh__c812/A                 CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c812/Z                 CLKBUF_X1 Rise  0.2730 0.0730 0.0260 8.33203  1.05273  9.38476           1       100                    | 
|    InputRegisterA_register_reg[11]/D DFFR_X1   Rise  0.2740 0.0010 0.0260          1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[11]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[11]/CK       DFFR_X1       Rise  0.1510 0.0030 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0190 0.1700 | 
| data required time                        |  0.1700        | 
|                                           |                | 
| data arrival time                         |  0.2740        | 
| data required time                        | -0.1700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1040        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[13]/D 
  
 Path Start Point : Multiplicand[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[13] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[13]                            Rise  0.2000 0.0000 0.1000 0.321446 0.699202 1.02065           1       100      c             | 
|    sph__c1056/A                      CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    sph__c1056/Z                      CLKBUF_X1 Rise  0.2740 0.0740 0.0270 8.9385   1.05273  9.99123           1       100                    | 
|    InputRegisterA_register_reg[13]/D DFFR_X1   Rise  0.2750 0.0010 0.0270          1.12828                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[13]/CK       DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0190 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1040        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[8]/D 
  
 Path Start Point : Multiplicand[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[8] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[8]                            Rise  0.2000 0.0000 0.1000 0.686302 0.699202 1.3855            1       100      c             | 
|    sph__c1086/A                     CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    sph__c1086/Z                     CLKBUF_X1 Rise  0.2730 0.0730 0.0260 8.64     1.05273  9.69273           1       100                    | 
|    InputRegisterA_register_reg[8]/D DFFR_X1   Rise  0.2740 0.0010 0.0260          1.12828                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[8]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       100      F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       100      FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       100      F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      100      F    K        | 
|    InputRegisterA_register_reg[8]/CK        DFFR_X1       Rise  0.1500 0.0020 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0190 0.1690 | 
| data required time                        |  0.1690        | 
|                                           |                | 
| data arrival time                         |  0.2740        | 
| data required time                        | -0.1690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1050        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_clk_gate_register_reg/E 
  
 Path Start Point : enableB 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_clk_gate_register_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    enableB                                              Rise  0.2000 0.0000 0.1000 38.4471  58.64    97.0871           33      130      c             | 
|    InputRegisterB_clk_gate_register_reg/E CLKGATETST_X8 Rise  0.2150 0.0150 0.1000          0.901507                                    FA            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_clk_gate_register_reg/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.1000 0.341614 6.58518 6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                           BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                    F             | 
|    CTS_L1_c671/Z                           BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843 6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                           INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                    F             | 
|    CTS_L2_c635/ZN                          INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107 14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                           INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                       F             | 
|    CTS_L3_c632/ZN                          INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098 73.7424           3       100      F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                    FA            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0710 0.0710 | 
| library hold check                        |  0.0160 0.0870 | 
| data required time                        |  0.0870        | 
|                                           |                | 
| data arrival time                         |  0.2150        | 
| data required time                        | -0.0870        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1280        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_dataOut_reg[21]/D 
  
 Path Start Point : InputRegisterA_dataOut_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : InputRegisterA_dataOut_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c609/A                     INV_X16 Fall  3.6190 0.0010 0.0100          23.0141                                     F             | 
|    CTS_L6_c609/ZN                    INV_X16 Rise  3.6390 0.0200 0.0150 38.7575  35.114   73.8715           41      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    InputRegisterA_dataOut_reg[21]/CK DFF_X1  Rise  3.6420 0.0030 0.0150          0.949653                                    F             | 
|    InputRegisterA_dataOut_reg[21]/Q  DFF_X1  Rise  3.7490 0.1070 0.0240 2.26763  6.92326  9.19089           5       100      F             | 
|    i_0_1_10/A                        MUX2_X1 Rise  3.7490 0.0000 0.0240          0.94642                                                   | 
|    i_0_1_10/Z                        MUX2_X1 Rise  3.7880 0.0390 0.0080 0.343734 1.06234  1.40608           1       100                    | 
|    InputRegisterA_dataOut_reg[21]/D  DFF_X1  Rise  3.7880 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_dataOut_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c609/A                     INV_X16 Fall  3.6220 0.0010 0.0100          23.0141                                     F             | 
|    CTS_L6_c609/ZN                    INV_X16 Rise  3.6420 0.0200 0.0150 38.7575  38.9358  77.6933           41      100      F    K        | 
|    InputRegisterA_dataOut_reg[21]/CK DFF_X1  Rise  3.6450 0.0030 0.0150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1450 3.6450 | 
| library hold check                        |  0.0110 3.6560 | 
| data required time                        |  3.6560        | 
|                                           |                | 
| data arrival time                         |  3.7880        | 
| data required time                        | -3.6560        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1340        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[39]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[39]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[39]/Q  DFF_X1  Rise  3.7730 0.1160 0.0280 0.326306 10.907   11.2333           2       100      F             | 
|    i_0_1_56/A                        MUX2_X1 Rise  3.7730 0.0000 0.0280          0.94642                                                   | 
|    i_0_1_56/Z                        MUX2_X1 Rise  3.8130 0.0400 0.0080 0.26883  1.06234  1.33117           1       100                    | 
|    OutputRegister_dataOut_reg[39]/D  DFF_X1  Rise  3.8130 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[39]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[39]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8130        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1390        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[58]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[58]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[58]/Q  DFF_X1  Rise  3.7740 0.1170 0.0290 0.720194 10.907   11.6272           2       100      F             | 
|    i_0_1_37/A                        MUX2_X1 Rise  3.7740 0.0000 0.0290          0.94642                                                   | 
|    i_0_1_37/Z                        MUX2_X1 Rise  3.8140 0.0400 0.0080 0.294005 1.06234  1.35635           1       100                    | 
|    OutputRegister_dataOut_reg[58]/D  DFF_X1  Rise  3.8140 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[58]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[58]/CK DFF_X1  Rise  3.6620 0.0040 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1620 3.6620 | 
| library hold check                        |  0.0150 3.6770 | 
| data required time                        |  3.6770        | 
|                                           |                | 
| data arrival time                         |  3.8140        | 
| data required time                        | -3.6770        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1390        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[33]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[33]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[33]/Q  DFF_X1  Rise  3.7740 0.1170 0.0290 0.565184 10.907   11.4722           2       100      F             | 
|    i_0_1_62/A                        MUX2_X1 Rise  3.7740 0.0000 0.0290          0.94642                                                   | 
|    i_0_1_62/Z                        MUX2_X1 Rise  3.8140 0.0400 0.0080 0.304018 1.06234  1.36636           1       100                    | 
|    OutputRegister_dataOut_reg[33]/D  DFF_X1  Rise  3.8140 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[33]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[33]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8140        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1400        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[34]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[34]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[34]/Q  DFF_X1  Rise  3.7740 0.1170 0.0290 0.4577   10.907   11.3647           2       100      F             | 
|    i_0_1_61/A                        MUX2_X1 Rise  3.7740 0.0000 0.0290          0.94642                                                   | 
|    i_0_1_61/Z                        MUX2_X1 Rise  3.8140 0.0400 0.0080 0.245156 1.06234  1.3075            1       100                    | 
|    OutputRegister_dataOut_reg[34]/D  DFF_X1  Rise  3.8140 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[34]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[34]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8140        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1400        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[35]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[35]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[35]/Q  DFF_X1  Rise  3.7740 0.1170 0.0290 0.398358 10.907   11.3054           2       100      F             | 
|    i_0_1_60/A                        MUX2_X1 Rise  3.7740 0.0000 0.0290          0.94642                                                   | 
|    i_0_1_60/Z                        MUX2_X1 Rise  3.8140 0.0400 0.0080 0.262507 1.06234  1.32485           1       100                    | 
|    OutputRegister_dataOut_reg[35]/D  DFF_X1  Rise  3.8140 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[35]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[35]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8140        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1400        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[37]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[37]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[37]/Q  DFF_X1  Rise  3.7730 0.1160 0.0280 0.30153  10.907   11.2086           2       100      F             | 
|    i_0_1_58/A                        MUX2_X1 Rise  3.7730 0.0000 0.0280          0.94642                                                   | 
|    i_0_1_58/Z                        MUX2_X1 Rise  3.8140 0.0410 0.0090 0.448206 1.06234  1.51055           1       100                    | 
|    OutputRegister_dataOut_reg[37]/D  DFF_X1  Rise  3.8140 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[37]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[37]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8140        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1400        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[46]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[46]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[46]/Q  DFF_X1  Rise  3.7740 0.1170 0.0290 0.529175 10.907   11.4362           2       100      F             | 
|    i_0_1_49/A                        MUX2_X1 Rise  3.7740 0.0000 0.0290          0.94642                                                   | 
|    i_0_1_49/Z                        MUX2_X1 Rise  3.8140 0.0400 0.0080 0.245447 1.06234  1.30779           1       100                    | 
|    OutputRegister_dataOut_reg[46]/D  DFF_X1  Rise  3.8140 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[46]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[46]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8140        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1400        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[63]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[63]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[63]/Q  DFF_X1  Rise  3.7740 0.1170 0.0290 0.384759 10.907   11.2918           2       100      F             | 
|    i_0_1_32/A                        MUX2_X1 Rise  3.7740 0.0000 0.0290          0.94642                                                   | 
|    i_0_1_32/Z                        MUX2_X1 Rise  3.8140 0.0400 0.0080 0.321069 1.06234  1.38341           1       100                    | 
|    OutputRegister_dataOut_reg[63]/D  DFF_X1  Rise  3.8140 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[63]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[63]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8140        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1400        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_dataOut_reg[17]/D 
  
 Path Start Point : InputRegisterA_dataOut_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : InputRegisterA_dataOut_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c609/A                     INV_X16 Fall  3.6190 0.0010 0.0100          23.0141                                     F             | 
|    CTS_L6_c609/ZN                    INV_X16 Rise  3.6390 0.0200 0.0150 38.7575  35.114   73.8715           41      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    InputRegisterA_dataOut_reg[17]/CK DFF_X1  Rise  3.6420 0.0030 0.0150          0.949653                                    F             | 
|    InputRegisterA_dataOut_reg[17]/Q  DFF_X1  Rise  3.7540 0.1120 0.0280 4.1547   6.98757  11.1423           5       100      F             | 
|    i_0_1_14/A                        MUX2_X1 Rise  3.7540 0.0000 0.0280          0.94642                                                   | 
|    i_0_1_14/Z                        MUX2_X1 Rise  3.7950 0.0410 0.0090 0.62634  1.06234  1.68868           1       100                    | 
|    InputRegisterA_dataOut_reg[17]/D  DFF_X1  Rise  3.7950 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_dataOut_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c609/A                     INV_X16 Fall  3.6220 0.0010 0.0100          23.0141                                     F             | 
|    CTS_L6_c609/ZN                    INV_X16 Rise  3.6420 0.0200 0.0150 38.7575  38.9358  77.6933           41      100      F    K        | 
|    InputRegisterA_dataOut_reg[17]/CK DFF_X1  Rise  3.6450 0.0030 0.0150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1450 3.6450 | 
| library hold check                        |  0.0110 3.6560 | 
| data required time                        |  3.6560        | 
|                                           |                | 
| data arrival time                         |  3.7950        | 
| data required time                        | -3.6560        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1410        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[42]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[42]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[42]/Q  DFF_X1  Rise  3.7740 0.1170 0.0290 0.453139 10.907   11.3602           2       100      F             | 
|    i_0_1_53/A                        MUX2_X1 Rise  3.7740 0.0000 0.0290          0.94642                                                   | 
|    i_0_1_53/Z                        MUX2_X1 Rise  3.8140 0.0400 0.0080 0.222629 1.06234  1.28497           1       100                    | 
|    OutputRegister_dataOut_reg[42]/D  DFF_X1  Rise  3.8140 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[42]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[42]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0140 3.6750 | 
| data required time                        |  3.6750        | 
|                                           |                | 
| data arrival time                         |  3.8140        | 
| data required time                        | -3.6750        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1410        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[62]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[62]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[62]/Q  DFF_X1  Rise  3.7740 0.1170 0.0290 0.70901  10.907   11.616            2       100      F             | 
|    i_0_1_33/A                        MUX2_X1 Rise  3.7740 0.0000 0.0290          0.94642                                                   | 
|    i_0_1_33/Z                        MUX2_X1 Rise  3.8140 0.0400 0.0080 0.238543 1.06234  1.30089           1       100                    | 
|    OutputRegister_dataOut_reg[62]/D  DFF_X1  Rise  3.8140 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[62]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[62]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0140 3.6750 | 
| data required time                        |  3.6750        | 
|                                           |                | 
| data arrival time                         |  3.8140        | 
| data required time                        | -3.6750        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1410        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[32]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[32]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[32]/Q  DFF_X1  Rise  3.7740 0.1170 0.0290 0.75391  10.907   11.6609           2       100      F             | 
|    i_0_1_63/A                        MUX2_X1 Rise  3.7740 0.0000 0.0290          0.94642                                                   | 
|    i_0_1_63/Z                        MUX2_X1 Rise  3.8150 0.0410 0.0080 0.346213 1.06234  1.40856           1       100                    | 
|    OutputRegister_dataOut_reg[32]/D  DFF_X1  Rise  3.8150 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[32]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[32]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8150        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1410        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[40]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[40]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[40]/Q  DFF_X1  Rise  3.7740 0.1170 0.0290 0.674372 10.907   11.5814           2       100      F             | 
|    i_0_1_55/A                        MUX2_X1 Rise  3.7740 0.0000 0.0290          0.94642                                                   | 
|    i_0_1_55/Z                        MUX2_X1 Rise  3.8150 0.0410 0.0090 0.530451 1.06234  1.59279           1       100                    | 
|    OutputRegister_dataOut_reg[40]/D  DFF_X1  Rise  3.8150 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[40]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[40]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8150        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1410        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[41]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[41]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[41]/Q  DFF_X1  Rise  3.7750 0.1180 0.0300 1.14107  10.907   12.0481           2       100      F             | 
|    i_0_1_54/A                        MUX2_X1 Rise  3.7750 0.0000 0.0300          0.94642                                                   | 
|    i_0_1_54/Z                        MUX2_X1 Rise  3.8150 0.0400 0.0080 0.24821  1.06234  1.31055           1       100                    | 
|    OutputRegister_dataOut_reg[41]/D  DFF_X1  Rise  3.8150 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[41]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[41]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8150        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1410        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[44]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[44]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[44]/Q  DFF_X1  Rise  3.7740 0.1170 0.0290 0.538156 10.907   11.4452           2       100      F             | 
|    i_0_1_51/A                        MUX2_X1 Rise  3.7740 0.0000 0.0290          0.94642                                                   | 
|    i_0_1_51/Z                        MUX2_X1 Rise  3.8150 0.0410 0.0090 0.498143 1.06234  1.56049           1       100                    | 
|    OutputRegister_dataOut_reg[44]/D  DFF_X1  Rise  3.8150 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[44]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[44]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8150        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1410        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[52]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[52]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[52]/Q  DFF_X1  Rise  3.7750 0.1180 0.0300 1.03667  10.907   11.9437           2       100      F             | 
|    i_0_1_43/A                        MUX2_X1 Rise  3.7750 0.0000 0.0300          0.94642                                                   | 
|    i_0_1_43/Z                        MUX2_X1 Rise  3.8150 0.0400 0.0080 0.208903 1.06234  1.27125           1       100                    | 
|    OutputRegister_dataOut_reg[52]/D  DFF_X1  Rise  3.8150 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[52]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[52]/CK DFF_X1  Rise  3.6620 0.0040 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1620 3.6620 | 
| library hold check                        |  0.0140 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8150        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1410        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[60]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[60]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[60]/Q  DFF_X1  Rise  3.7750 0.1180 0.0300 0.846168 10.907   11.7532           2       100      F             | 
|    i_0_1_35/A                        MUX2_X1 Rise  3.7750 0.0000 0.0300          0.94642                                                   | 
|    i_0_1_35/Z                        MUX2_X1 Rise  3.8150 0.0400 0.0080 0.252877 1.06234  1.31522           1       100                    | 
|    OutputRegister_dataOut_reg[60]/D  DFF_X1  Rise  3.8150 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[60]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[60]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8150        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1410        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[54]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000  3.5000 0.1000             0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000  0.0000 0.1000                      5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530  0.0530 0.0080             0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530  0.0000 0.0080                      5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700  0.0170 0.0110             3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710  0.0010 0.0110                      11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880  0.0170 0.0120             8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920  0.0040 0.0120                      44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030  0.0110 0.0060             4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040  0.0010 0.0060                      11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180  0.0140 0.0100             0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190  0.0010 0.0100                      10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540  0.0350 0.0300             42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    OutputRegister_dataOut_reg[54]/CK DFF_X1  Rise  3.6570  0.0030 0.0300                      0.949653                                    F             | 
|    OutputRegister_dataOut_reg[54]/Q  DFF_X1  Rise  3.7770  0.1200 0.0320             2.01986  10.907   12.9269           2       100      F             | 
|    i_0_1_41/A                        MUX2_X1 Rise  3.7750 -0.0020 0.0320    -0.0020           0.94642                                                   | 
|    i_0_1_41/Z                        MUX2_X1 Rise  3.8160  0.0410 0.0080             0.357844 1.06234  1.42019           1       100                    | 
|    OutputRegister_dataOut_reg[54]/D  DFF_X1  Rise  3.8160  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[54]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[54]/CK DFF_X1  Rise  3.6620 0.0040 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1620 3.6620 | 
| library hold check                        |  0.0150 3.6770 | 
| data required time                        |  3.6770        | 
|                                           |                | 
| data arrival time                         |  3.8160        | 
| data required time                        | -3.6770        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1410        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[6]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                    BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                    BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                    INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                   INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                    INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                   INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                    INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                   INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                    INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                   INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c610/A                    INV_X16 Fall  3.6190 0.0010 0.0100          23.0141                                     F             | 
|    CTS_L6_c610/ZN                   INV_X16 Rise  3.6370 0.0180 0.0120 28.5939  29.1189  57.7128           34      100      F    K        | 
| Data Path:                                                                                                                                | 
|    OutputRegister_dataOut_reg[6]/CK DFF_X1  Rise  3.6390 0.0020 0.0120          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[6]/Q  DFF_X1  Rise  3.7510 0.1120 0.0290 0.665071 10.907   11.5721           2       100      F             | 
|    i_0_1_89/A                       MUX2_X1 Rise  3.7510 0.0000 0.0290          0.94642                                                   | 
|    i_0_1_89/Z                       MUX2_X1 Rise  3.7930 0.0420 0.0090 0.64971  1.06234  1.71205           1       100                    | 
|    OutputRegister_dataOut_reg[6]/D  DFF_X1  Rise  3.7930 0.0000 0.0090          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                    BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                    BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                    INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                   INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                    INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                   INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                    INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                   INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                    INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                   INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c610/A                    INV_X16 Fall  3.6220 0.0010 0.0100          23.0141                                     F             | 
|    CTS_L6_c610/ZN                   INV_X16 Rise  3.6400 0.0180 0.0130 28.5939  32.2882  60.8821           34      100      F    K        | 
|    OutputRegister_dataOut_reg[6]/CK DFF_X1  Rise  3.6420 0.0020 0.0130          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1420 3.6420 | 
| library hold check                        |  0.0110 3.6530 | 
| data required time                        |  3.6530        | 
|                                           |                | 
| data arrival time                         |  3.7930        | 
| data required time                        | -3.6530        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1420        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[45]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[45]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[45]/Q  DFF_X1  Rise  3.7750 0.1180 0.0300 1.10263  10.907   12.0097           2       100      F             | 
|    i_0_1_50/A                        MUX2_X1 Rise  3.7750 0.0000 0.0300          0.94642                                                   | 
|    i_0_1_50/Z                        MUX2_X1 Rise  3.8160 0.0410 0.0090 0.526316 1.06234  1.58866           1       100                    | 
|    OutputRegister_dataOut_reg[45]/D  DFF_X1  Rise  3.8160 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[45]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[45]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8160        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1420        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[47]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[47]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[47]/Q  DFF_X1  Rise  3.7750 0.1180 0.0300 0.9483   10.907   11.8553           2       100      F             | 
|    i_0_1_48/A                        MUX2_X1 Rise  3.7750 0.0000 0.0300          0.94642                                                   | 
|    i_0_1_48/Z                        MUX2_X1 Rise  3.8160 0.0410 0.0080 0.315751 1.06234  1.37809           1       100                    | 
|    OutputRegister_dataOut_reg[47]/D  DFF_X1  Rise  3.8160 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[47]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[47]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8160        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1420        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[61]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[61]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[61]/Q  DFF_X1  Rise  3.7750 0.1180 0.0300 1.045    10.907   11.952            2       100      F             | 
|    i_0_1_34/A                        MUX2_X1 Rise  3.7750 0.0000 0.0300          0.94642                                                   | 
|    i_0_1_34/Z                        MUX2_X1 Rise  3.8160 0.0410 0.0080 0.316282 1.06234  1.37862           1       100                    | 
|    OutputRegister_dataOut_reg[61]/D  DFF_X1  Rise  3.8160 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[61]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[61]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8160        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1420        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[49]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[49]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[49]/Q  DFF_X1  Rise  3.7760 0.1190 0.0310 1.38522  10.907   12.2923           2       100      F             | 
|    i_0_1_46/A                        MUX2_X1 Rise  3.7760 0.0000 0.0310          0.94642                                                   | 
|    i_0_1_46/Z                        MUX2_X1 Rise  3.8170 0.0410 0.0080 0.345018 1.06234  1.40736           1       100                    | 
|    OutputRegister_dataOut_reg[49]/D  DFF_X1  Rise  3.8170 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[49]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[49]/CK DFF_X1  Rise  3.6620 0.0040 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1620 3.6620 | 
| library hold check                        |  0.0150 3.6770 | 
| data required time                        |  3.6770        | 
|                                           |                | 
| data arrival time                         |  3.8170        | 
| data required time                        | -3.6770        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1420        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[57]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[57]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[57]/Q  DFF_X1  Rise  3.7760 0.1190 0.0310 1.50669  10.907   12.4137           2       100      F             | 
|    i_0_1_38/A                        MUX2_X1 Rise  3.7760 0.0000 0.0310          0.94642                                                   | 
|    i_0_1_38/Z                        MUX2_X1 Rise  3.8170 0.0410 0.0080 0.40379  1.06234  1.46613           1       100                    | 
|    OutputRegister_dataOut_reg[57]/D  DFF_X1  Rise  3.8170 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[57]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[57]/CK DFF_X1  Rise  3.6620 0.0040 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1620 3.6620 | 
| library hold check                        |  0.0150 3.6770 | 
| data required time                        |  3.6770        | 
|                                           |                | 
| data arrival time                         |  3.8170        | 
| data required time                        | -3.6770        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1420        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[59]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[59]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[59]/Q  DFF_X1  Rise  3.7750 0.1180 0.0300 0.972237 10.907   11.8793           2       100      F             | 
|    i_0_1_36/A                        MUX2_X1 Rise  3.7750 0.0000 0.0300          0.94642                                                   | 
|    i_0_1_36/Z                        MUX2_X1 Rise  3.8170 0.0420 0.0090 0.603482 1.06234  1.66582           1       100                    | 
|    OutputRegister_dataOut_reg[59]/D  DFF_X1  Rise  3.8170 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[59]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[59]/CK DFF_X1  Rise  3.6620 0.0040 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1620 3.6620 | 
| library hold check                        |  0.0150 3.6770 | 
| data required time                        |  3.6770        | 
|                                           |                | 
| data arrival time                         |  3.8170        | 
| data required time                        | -3.6770        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1420        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[0]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                    BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                    BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                    INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                   INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                    INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                   INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                    INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                   INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                    INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                   INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c610/A                    INV_X16 Fall  3.6190 0.0010 0.0100          23.0141                                     F             | 
|    CTS_L6_c610/ZN                   INV_X16 Rise  3.6370 0.0180 0.0120 28.5939  29.1189  57.7128           34      100      F    K        | 
| Data Path:                                                                                                                                | 
|    OutputRegister_dataOut_reg[0]/CK DFF_X1  Rise  3.6390 0.0020 0.0120          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[0]/Q  DFF_X1  Rise  3.7520 0.1130 0.0300 1.14142  10.907   12.0485           2       100      F             | 
|    i_0_1_95/A                       MUX2_X1 Rise  3.7520 0.0000 0.0300          0.94642                                                   | 
|    i_0_1_95/Z                       MUX2_X1 Rise  3.7930 0.0410 0.0090 0.486183 1.06234  1.54853           1       100                    | 
|    OutputRegister_dataOut_reg[0]/D  DFF_X1  Rise  3.7930 0.0000 0.0090          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                    BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                    BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                    INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                   INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                    INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                   INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                    INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                   INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                    INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                   INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c610/A                    INV_X16 Fall  3.6220 0.0010 0.0100          23.0141                                     F             | 
|    CTS_L6_c610/ZN                   INV_X16 Rise  3.6400 0.0180 0.0130 28.5939  32.2882  60.8821           34      100      F    K        | 
|    OutputRegister_dataOut_reg[0]/CK DFF_X1  Rise  3.6420 0.0020 0.0130          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1420 3.6420 | 
| library hold check                        |  0.0100 3.6520 | 
| data required time                        |  3.6520        | 
|                                           |                | 
| data arrival time                         |  3.7930        | 
| data required time                        | -3.6520        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1430        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[3]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                    BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                    BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                    INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                   INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                    INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                   INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                    INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                   INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                    INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                   INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c610/A                    INV_X16 Fall  3.6190 0.0010 0.0100          23.0141                                     F             | 
|    CTS_L6_c610/ZN                   INV_X16 Rise  3.6370 0.0180 0.0120 28.5939  29.1189  57.7128           34      100      F    K        | 
| Data Path:                                                                                                                                | 
|    OutputRegister_dataOut_reg[3]/CK DFF_X1  Rise  3.6390 0.0020 0.0120          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[3]/Q  DFF_X1  Rise  3.7520 0.1130 0.0300 1.18188  10.907   12.0889           2       100      F             | 
|    i_0_1_92/A                       MUX2_X1 Rise  3.7520 0.0000 0.0300          0.94642                                                   | 
|    i_0_1_92/Z                       MUX2_X1 Rise  3.7940 0.0420 0.0090 0.59398  1.06234  1.65632           1       100                    | 
|    OutputRegister_dataOut_reg[3]/D  DFF_X1  Rise  3.7940 0.0000 0.0090          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                    BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                    BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                    INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                   INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                    INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                   INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                    INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                   INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                    INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                   INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c610/A                    INV_X16 Fall  3.6220 0.0010 0.0100          23.0141                                     F             | 
|    CTS_L6_c610/ZN                   INV_X16 Rise  3.6400 0.0180 0.0130 28.5939  32.2882  60.8821           34      100      F    K        | 
|    OutputRegister_dataOut_reg[3]/CK DFF_X1  Rise  3.6420 0.0020 0.0130          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1420 3.6420 | 
| library hold check                        |  0.0110 3.6530 | 
| data required time                        |  3.6530        | 
|                                           |                | 
| data arrival time                         |  3.7940        | 
| data required time                        | -3.6530        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1430        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[4]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Fall  3.5000  3.5000 0.1000             0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                    BUF_X8  Fall  3.5000  0.0000 0.1000                      5.81013                                     F             | 
|    CTS_L1_c671/Z                    BUF_X8  Fall  3.5530  0.0530 0.0080             0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                    INV_X4  Fall  3.5530  0.0000 0.0080                      5.70005                                     F             | 
|    CTS_L2_c635/ZN                   INV_X4  Rise  3.5700  0.0170 0.0110             3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                    INV_X8  Rise  3.5710  0.0010 0.0110                      11.8107                                     F             | 
|    CTS_L3_c632/ZN                   INV_X8  Fall  3.5880  0.0170 0.0120             8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                    INV_X32 Fall  3.5920  0.0040 0.0120                      44.9202                                     F             | 
|    CTS_L4_c625/ZN                   INV_X32 Rise  3.6030  0.0110 0.0060             4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                    INV_X8  Rise  3.6040  0.0010 0.0060                      11.8107                                     F             | 
|    CTS_L5_c622/ZN                   INV_X8  Fall  3.6180  0.0140 0.0100             0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c610/A                    INV_X16 Fall  3.6190  0.0010 0.0100                      23.0141                                     F             | 
|    CTS_L6_c610/ZN                   INV_X16 Rise  3.6370  0.0180 0.0120             28.5939  29.1189  57.7128           34      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    OutputRegister_dataOut_reg[4]/CK DFF_X1  Rise  3.6390  0.0020 0.0120                      0.949653                                    F             | 
|    OutputRegister_dataOut_reg[4]/Q  DFF_X1  Rise  3.7530  0.1140 0.0310             1.65125  10.907   12.5583           2       100      F             | 
|    i_0_1_91/A                       MUX2_X1 Rise  3.7520 -0.0010 0.0310    -0.0010           0.94642                                                   | 
|    i_0_1_91/Z                       MUX2_X1 Rise  3.7950  0.0430 0.0100             1.01058  1.06234  2.07292           1       100                    | 
|    OutputRegister_dataOut_reg[4]/D  DFF_X1  Rise  3.7940 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                    BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                    BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                    INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                   INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                    INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                   INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                    INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                   INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                    INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                   INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c610/A                    INV_X16 Fall  3.6220 0.0010 0.0100          23.0141                                     F             | 
|    CTS_L6_c610/ZN                   INV_X16 Rise  3.6400 0.0180 0.0130 28.5939  32.2882  60.8821           34      100      F    K        | 
|    OutputRegister_dataOut_reg[4]/CK DFF_X1  Rise  3.6420 0.0020 0.0130          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1420 3.6420 | 
| library hold check                        |  0.0110 3.6530 | 
| data required time                        |  3.6530        | 
|                                           |                | 
| data arrival time                         |  3.7940        | 
| data required time                        | -3.6530        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1430        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[25]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[25]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[25]/Q  DFF_X1  Rise  3.7760 0.1190 0.0310 1.56624  10.907   12.4733           2       100      F             | 
|    i_0_1_70/A                        MUX2_X1 Rise  3.7760 0.0000 0.0310          0.94642                                                   | 
|    i_0_1_70/Z                        MUX2_X1 Rise  3.8170 0.0410 0.0080 0.202531 1.06234  1.26487           1       100                    | 
|    OutputRegister_dataOut_reg[25]/D  DFF_X1  Rise  3.8170 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[25]/CK DFF_X1  Rise  3.6620 0.0040 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1620 3.6620 | 
| library hold check                        |  0.0140 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8170        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1430        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[31]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[31]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[31]/Q  DFF_X1  Rise  3.7750 0.1180 0.0300 0.925809 10.907   11.8328           2       100      F             | 
|    i_0_1_64/A                        MUX2_X1 Rise  3.7750 0.0000 0.0300          0.94642                                                   | 
|    i_0_1_64/Z                        MUX2_X1 Rise  3.8170 0.0420 0.0090 0.670999 1.06234  1.73334           1       100                    | 
|    OutputRegister_dataOut_reg[31]/D  DFF_X1  Rise  3.8170 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[31]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8170        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1430        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[38]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[38]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[38]/Q  DFF_X1  Rise  3.7740 0.1170 0.0290 0.554593 10.907   11.4616           2       100      F             | 
|    i_0_1_57/A                        MUX2_X1 Rise  3.7740 0.0000 0.0290          0.94642                                                   | 
|    i_0_1_57/Z                        MUX2_X1 Rise  3.8170 0.0430 0.0100 0.965458 1.06234  2.0278            1       100                    | 
|    OutputRegister_dataOut_reg[38]/D  DFF_X1  Rise  3.8170 0.0000 0.0100          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[38]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[38]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8170        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1430        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[48]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[48]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[48]/Q  DFF_X1  Rise  3.7760 0.1190 0.0310 1.44141  10.907   12.3485           2       100      F             | 
|    i_0_1_47/A                        MUX2_X1 Rise  3.7760 0.0000 0.0310          0.94642                                                   | 
|    i_0_1_47/Z                        MUX2_X1 Rise  3.8170 0.0410 0.0080 0.251557 1.06234  1.3139            1       100                    | 
|    OutputRegister_dataOut_reg[48]/D  DFF_X1  Rise  3.8170 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[48]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[48]/CK DFF_X1  Rise  3.6610 0.0030 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1610 3.6610 | 
| library hold check                        |  0.0150 3.6760 | 
| data required time                        |  3.6760        | 
|                                           |                | 
| data arrival time                         |  3.8170        | 
| data required time                        | -3.6760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1430        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[51]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6190 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6540 0.0350 0.0300 42.3625  45.3913  87.7538           53      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    OutputRegister_dataOut_reg[51]/CK DFF_X1  Rise  3.6570 0.0030 0.0300          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[51]/Q  DFF_X1  Rise  3.7770 0.1200 0.0320 1.74807  10.907   12.6551           2       100      F             | 
|    i_0_1_44/A                        MUX2_X1 Rise  3.7770 0.0000 0.0320          0.94642                                                   | 
|    i_0_1_44/Z                        MUX2_X1 Rise  3.8180 0.0410 0.0080 0.329767 1.06234  1.39211           1       100                    | 
|    OutputRegister_dataOut_reg[51]/D  DFF_X1  Rise  3.8180 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[51]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                     BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                     BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                     INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                    INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                     INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                    INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                     INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                    INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                     INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                    INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c611/A                     INV_X8  Fall  3.6220 0.0010 0.0100          10.8                                        F             | 
|    CTS_L6_c611/ZN                    INV_X8  Rise  3.6580 0.0360 0.0320 42.3624  50.3316  92.6941           53      100      F    K        | 
|    OutputRegister_dataOut_reg[51]/CK DFF_X1  Rise  3.6620 0.0040 0.0310          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1620 3.6620 | 
| library hold check                        |  0.0150 3.6770 | 
| data required time                        |  3.6770        | 
|                                           |                | 
| data arrival time                         |  3.8180        | 
| data required time                        | -3.6770        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1430        | 
--------------------------------------------------------------


 Timing Path to OutputRegister_dataOut_reg[9]/D 
  
 Path Start Point : OutputRegister_dataOut_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : OutputRegister_dataOut_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Fall  3.5000 3.5000 0.1000 0.341614 5.81013  6.15175           1       100      c    K        | 
|    CTS_L1_c671/A                    BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                    BUF_X8  Fall  3.5530 0.0530 0.0080 0.186254 5.70005  5.88631           1       100      F    K        | 
|    CTS_L2_c635/A                    INV_X4  Fall  3.5530 0.0000 0.0080          5.70005                                     F             | 
|    CTS_L2_c635/ZN                   INV_X4  Rise  3.5700 0.0170 0.0110 3.15905  10.8     13.9591           1       100      F    K        | 
|    CTS_L3_c632/A                    INV_X8  Rise  3.5710 0.0010 0.0110          11.8107                                     F             | 
|    CTS_L3_c632/ZN                   INV_X8  Fall  3.5880 0.0170 0.0120 8.63261  59.3284  67.961            3       100      F    K        | 
|    CTS_L4_c625/A                    INV_X32 Fall  3.5920 0.0040 0.0120          44.9202                                     F             | 
|    CTS_L4_c625/ZN                   INV_X32 Rise  3.6030 0.0110 0.0060 4.87665  10.8     15.6767           1       100      F    K        | 
|    CTS_L5_c622/A                    INV_X8  Rise  3.6040 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                   INV_X8  Fall  3.6180 0.0140 0.0100 0.490002 56.8282  57.3182           3       100      F    K        | 
|    CTS_L6_c610/A                    INV_X16 Fall  3.6190 0.0010 0.0100          23.0141                                     F             | 
|    CTS_L6_c610/ZN                   INV_X16 Rise  3.6370 0.0180 0.0120 28.5939  29.1189  57.7128           34      100      F    K        | 
| Data Path:                                                                                                                                | 
|    OutputRegister_dataOut_reg[9]/CK DFF_X1  Rise  3.6390 0.0020 0.0120          0.949653                                    F             | 
|    OutputRegister_dataOut_reg[9]/Q  DFF_X1  Rise  3.7520 0.1130 0.0300 1.15821  10.907   12.0652           2       100      F             | 
|    i_0_1_86/A                       MUX2_X1 Rise  3.7520 0.0000 0.0300          0.94642                                                   | 
|    i_0_1_86/Z                       MUX2_X1 Rise  3.7950 0.0430 0.0100 1.07626  1.06234  2.1386            1       100                    | 
|    OutputRegister_dataOut_reg[9]/D  DFF_X1  Rise  3.7950 0.0000 0.0100          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to OutputRegister_dataOut_reg[9]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Fall  3.5000 3.5000 0.1000 0.341614 6.58518  6.92679           1       100      c    K        | 
|    CTS_L1_c671/A                    BUF_X8  Fall  3.5000 0.0000 0.1000          5.81013                                     F             | 
|    CTS_L1_c671/Z                    BUF_X8  Fall  3.5530 0.0530 0.0090 0.186254 6.25843  6.44468           1       100      F    K        | 
|    CTS_L2_c635/A                    INV_X4  Fall  3.5530 0.0000 0.0090          5.70005                                     F             | 
|    CTS_L2_c635/ZN                   INV_X4  Rise  3.5710 0.0180 0.0120 3.15905  11.8107  14.9697           1       100      F    K        | 
|    CTS_L3_c632/A                    INV_X8  Rise  3.5720 0.0010 0.0120          11.8107                                     F             | 
|    CTS_L3_c632/ZN                   INV_X8  Fall  3.5900 0.0180 0.0130 8.63263  65.1098  73.7424           3       100      F    K        | 
|    CTS_L4_c625/A                    INV_X32 Fall  3.5940 0.0040 0.0130          44.9202                                     F             | 
|    CTS_L4_c625/ZN                   INV_X32 Rise  3.6050 0.0110 0.0060 4.87665  11.8107  16.6873           1       100      F    K        | 
|    CTS_L5_c622/A                    INV_X8  Rise  3.6060 0.0010 0.0060          11.8107                                     F             | 
|    CTS_L5_c622/ZN                   INV_X8  Fall  3.6210 0.0150 0.0100 0.490005 62.2669  62.7569           3       100      F    K        | 
|    CTS_L6_c610/A                    INV_X16 Fall  3.6220 0.0010 0.0100          23.0141                                     F             | 
|    CTS_L6_c610/ZN                   INV_X16 Rise  3.6400 0.0180 0.0130 28.5939  32.2882  60.8821           34      100      F    K        | 
|    OutputRegister_dataOut_reg[9]/CK DFF_X1  Rise  3.6420 0.0020 0.0130          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  3.5000 3.5000 | 
| target clock cycle shift                  |  0.0000 3.5000 | 
| target clock propagated network latency   |  0.1420 3.6420 | 
| library hold check                        |  0.0110 3.6530 | 
| data required time                        |  3.6530        | 
|                                           |                | 
| data arrival time                         |  3.7950        | 
| data required time                        | -3.6530        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1440        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 616M, CVMEM - 1687M, PVMEM - 1839M)
