{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563895331028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563895331036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 23 12:22:10 2019 " "Processing started: Tue Jul 23 12:22:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563895331036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563895331036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off carry_ripple_4bit_adder -c carry_ripple_4bit_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off carry_ripple_4bit_adder -c carry_ripple_4bit_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563895331036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563895332460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563895332460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-dataflow1 " "Found design unit 1: half_adder-dataflow1" {  } { { "half_adder.vhd" "" { Text "D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/0018_vhdl18_component_vhdl93/carry_ripple_adder/half_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563895364375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 half_adder-dataflow2 " "Found design unit 2: half_adder-dataflow2" {  } { { "half_adder.vhd" "" { Text "D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/0018_vhdl18_component_vhdl93/carry_ripple_adder/half_adder.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563895364375 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/0018_vhdl18_component_vhdl93/carry_ripple_adder/half_adder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563895364375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563895364375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-rtl1 " "Found design unit 1: full_adder-rtl1" {  } { { "full_adder.vhd" "" { Text "D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/0018_vhdl18_component_vhdl93/carry_ripple_adder/full_adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563895364386 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-rtl2 " "Found design unit 2: full_adder-rtl2" {  } { { "full_adder.vhd" "" { Text "D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/0018_vhdl18_component_vhdl93/carry_ripple_adder/full_adder.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563895364386 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/0018_vhdl18_component_vhdl93/carry_ripple_adder/full_adder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563895364386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563895364386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_ripple_4bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_ripple_4bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_ripple_4bit_adder-main " "Found design unit 1: carry_ripple_4bit_adder-main" {  } { { "carry_ripple_4bit_adder.vhd" "" { Text "D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/0018_vhdl18_component_vhdl93/carry_ripple_adder/carry_ripple_4bit_adder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563895364401 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_ripple_4bit_adder " "Found entity 1: carry_ripple_4bit_adder" {  } { { "carry_ripple_4bit_adder.vhd" "" { Text "D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/0018_vhdl18_component_vhdl93/carry_ripple_adder/carry_ripple_4bit_adder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563895364401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563895364401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "carry_ripple_4bit_adder " "Elaborating entity \"carry_ripple_4bit_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563895364481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "full_adder full_adder:FA1 A:rtl1 " "Elaborating entity \"full_adder\" using architecture \"A:rtl1\" for hierarchy \"full_adder:FA1\"" {  } { { "carry_ripple_4bit_adder.vhd" "FA1" { Text "D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/0018_vhdl18_component_vhdl93/carry_ripple_adder/carry_ripple_4bit_adder.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563895364562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "half_adder full_adder:FA1\|half_adder:ha1 A:dataflow1 " "Elaborating entity \"half_adder\" using architecture \"A:dataflow1\" for hierarchy \"full_adder:FA1\|half_adder:ha1\"" {  } { { "full_adder.vhd" "ha1" { Text "D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/0018_vhdl18_component_vhdl93/carry_ripple_adder/full_adder.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563895364610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder full_adder:FA1\|half_adder:ha2 " "Elaborating entity \"half_adder\" for hierarchy \"full_adder:FA1\|half_adder:ha2\"" {  } { { "full_adder.vhd" "ha2" { Text "D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/0018_vhdl18_component_vhdl93/carry_ripple_adder/full_adder.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563895364627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "full_adder full_adder:FA2 A:rtl2 " "Elaborating entity \"full_adder\" using architecture \"A:rtl2\" for hierarchy \"full_adder:FA2\"" {  } { { "carry_ripple_4bit_adder.vhd" "FA2" { Text "D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/0018_vhdl18_component_vhdl93/carry_ripple_adder/carry_ripple_4bit_adder.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563895364671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563895365573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563895366197 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563895366197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563895366409 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563895366409 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563895366409 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563895366409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563895366439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 23 12:22:46 2019 " "Processing ended: Tue Jul 23 12:22:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563895366439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563895366439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563895366439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563895366439 ""}
