# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Soc.srcs/sources_1/new" --include "../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header" \
"../../../../Soc.srcs/sources_1/new/uart_rx.v" \
"../../../../Soc.srcs/sources_1/new/uart_tx.v" \
"../../../../Soc.srcs/sources_1/new/data_init.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
