;redcode
;assert 1
	SPL 0, <332
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 1
	SPL <121, 103
	CMP @0, @2
	DAT #-121, #102
	SUB 1, 200
	CMP <-30, 9
	SLT -81, <-529
	CMP @0, @2
	MOV @8, @352
	SPL 100, 610
	DAT #-81, #-529
	SUB 210, 60
	ADD 210, 61
	ADD 210, 30
	ADD 210, 30
	MOV 0, 332
	SLT -81, <-529
	DJN <-121, 102
	SLT -81, <-529
	SLT -81, <-529
	SLT -1, <-20
	SUB @124, 102
	SUB @0, @2
	CMP @-21, 6
	SUB 210, 61
	SUB 210, 61
	ADD -4, <-20
	SUB @21, 6
	CMP @0, @2
	ADD -81, <-529
	MOV -1, <-20
	MOV -1, <-20
	DJN 1, 20
	SUB @127, 106
	SUB @121, 106
	ADD 210, 30
	JMP <127, 100
	SUB 121, 0
	SUB 1, <-1
	SLT 210, 60
	SUB 0, @0
	SLT 210, 60
	SUB @121, 103
	MOV -1, <-20
	CMP -7, <-420
	DJN 1, 20
	SUB @121, 103
	MOV -7, <-20
