Title: Publications
Slug: publications
sortorder: 2

[TOC]

## Journal Articles

1. William A. Smith, Brian J. Mogen, Eberhard E. Fetz, Visvesh S. Sathe, Brian P. Otis, “Exploiting Electrocorticographic Spectral Characteristics for Optimized Signal Chain Design: A 1.08 μW Analog Front End with Reduced ADC Resolution Requirements”, to appear in IEEE Transactions on Biomedical Circuits and Systems (TBioCAS), 2016
2. V. S. Sathe, S. Arekapudi, A. Ishii, C. Ouyang, M. C. Papaefthymiou, S. Naffziger, “Resonant Clock Design for a Power-efficient, High-volume x86-64 Microprocessor”, to appear in IEEE Journal of Solid-State Circuits, Invited paper, Special Issue on ISSCC ‘12, Jan. 2013.[pdf]
3. W. S. Ma, J. C. Kao, V. S. Sathe, and M. C. Papaefthymiou, “187MHz subthreshold-supply charge-recovery FIR,” IEEE Journal of Solid-State Circuits, Invited paper, Special Issue on 2009 Symposium on VLSI Circuits, vol. 45, no. 4, pp. 793–803, Apr. 2010.[pdf]
4. V. S. Sathe, J. Kao and M. C. Papaefthymiou, “Resonant-clock latch-based design”, IEEE Journal of Solid-State Circuits, Invited paper, Special Issue on 2007 Symposium on VLSI Circuits, vol. 43, no. 4, pp. 864–873, Apr. 2008.[pdf]
5. V. S. Sathe, J.-Y. Chueh, and M. C. Papaefthymiou, “Energy-efficient GHz-class charge-recovery logic,” IEEE Journal of Solid-State Circuits, Invited paper, Special Issue on ISSCC ‘06, vol. 42, no. 1, pp. 38–47, Jan. 2007.[pdf]
6. V. S. Sathe, M. C. Papaefthymiou, S. V. Kosonocky, and S. Kim, “On-chip synchronous communication between clock domains with quotient frequencies,” Electronics Letters, vol. 43, no. 9, pp. 497–499, Apr. 2007.[pdf]

## Conference Publications

1. “A 40nm CMOS Single-Ended Switch-Capacitor Harmonic-Rejection Power Amplifier for ZigBee Applications”, to appear in IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2016
2. Fahim U. Rahman, Visvesh S. Sathe, “Voltage-Scalable Frequency-Independent
Quasi-Resonant Clocking Implementation of a 0.7-to-1.2V DVFS System”, IEEE International Solid-State Circuits Conference (ISSCC), 2016
[[link](http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7418043&)]
3. Mi, D.Mandal; V. S. Sathe; B.Bakkologlu, J.Seo, “Fully-Integrated switched-capacitor voltage regulator with on-chip current-sensing and workload optimization in 32nm SOI CMOS,” IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), 2015 
[[pdf](/documents/ISLPED_2015_full.pdf)]
4. V. S. Sathe, J.Seo,“Analysis and optimization of CMOS switched- capacitor converter”, IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), 2015 
[[pdf](/documents/ISLPED_2015_ana.pdf)]
5. V. S. Sathe, “Quasi-Resonant Clocking : A Run-time Control Approach for True Voltage-Frequency-Scalability,” IEEE /ACM International Symposium on Low Power Electronics and Design (ISLPED), 2014 
[[pdf](/documents/quasi_resonant_clocking_a_runtime_control_aproach_for_true_voltage_frequency_scaling.pdf)]
6. K. Sankaragomathi, W. A. Smith and V. S Sathe, “A deterministic-dither-based, all-digital system for on-chip power supply noise measurement”, IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), 2014 
[[pdf](/documents/a_deterministic_dither_based_all_digital_system_for_on_chip_power_supply_noise_measurement.pdf)]
7. V. S. Sathe, A. Loke, T. Khan, V. Ross, A. Raman, G. Vandevalk, P. Papadopoulos and N. Provatas, “Inductor Design for Global Resonant Clock Distribution,” Design Automatic Conference (DAC), 2013
8. V. S. Sathe, S. Arekapudi, A. Ishii, C. Ouyang, M. Papaefthymiou and S. Naffziger, “Resonant clock design for a power-efficient, high-volume x86-64 microprocessor,” in IEEE Int. Solid-State Circuits Conference (ISSCC), pp. 68-69 San Francisco, CA, Feb. 2012. An extended version of this paper was invited for publication in the IEEE Journal of Solid-State Circuits, Special issue on ISSCC ’12. 
[[pdf](/documents/resonant_clock_design_for_a_power_efficient_high_volume_x86-64_microprocessor.pdf)]
9. H.-P. Le, M. Seeman, S. Sanders, V. S. Sathe, S. Naffziger, and E. Alon, “A 32nm fully-integrated reconfigurable switched-capacitor DC-DC converter delivering 0.55W/mm2 at 81% efficiency,” in IEEE Int. Solid-State Circuits Conference (ISSCC), pp. 210–211, San Francisco, CA, Feb. 2010.
[[pdf](/documents/a_32nm_fully_integrated_reconfigurable_switched_capacitor_dc_dc_converter_delivering_0.55_at_81_efficiency.pdf)]
10. J. C. Kao, W. S. Ma, V. S. Sathe, and M. C. Papaefthymiou, “A charge-recovery 600MHz FIR filter with 1.5-cycle latency overhead,” in IEEE European Solid-State Circuits Conference (ESSCIRC), pp. 160–163, Athens, Greece, Sep. 2009.
[[pdf](/documents/energy_efficient_low_latency_600mhz_fir_with_high_overdrive_charge_recovery_logic.pdf)]
11. M. C. Papaefthymiou, A. Ishii, J. Kao., and V. S. Sathe, “A resonant-clock 200MHz ARM926EJ-S™ microcontroller,” in IEEE European Solid-State Circuits Conference (ESSCIRC), pp. 356–359, Athens, Greece, Sep. 2009.
[[pdf](/documents/a_resonant_clock_200mhz_arm_microcontroller.pdf)]
12. W. S. Ma, J. C. Kao, V. S. Sathe, and M. C. Papaefthymiou, “A 187MHz subthreshold-supply robust FIR filter with charge-recovery logic,” in IEEE Symposium VLSI Circuits, pp. 202–203, Kyoto, Japan, Jun. 2009. Invited for publication in IEEE Journal of Solid-State Circuits (JSSC), Special Issue on VLSI Circuits ’09.
[[pdf](/documents/187_mhz_subthreshold_supply_charge_recovery_fir.pdf)]
13. V. S. Sathe, J. C. Kao, and M. C. Papaefthymiou, “RF2: A 1GHz FIR filter with distributed resonant clock generator,” in IEEE Symposium VLSI Circuits, pp. 44–45, Kyoto, Japan, Jun. 2007. Invited for publication in IEEE Journal of Solid-State Circuits (JSSC), Special Issue on VLSI Circuits ’07.
[[pdf](/documents/rf2_a_1ghz_fir_filter_with_distributed_resonant_clock_generator.pdf)]
14. V. S. Sathe, J-Y. Chueh, and M. C. Papaefthymiou, “A 1.1GHz charge-recovery logic,” in IEEE Int. Solid-State Circuits Conference (ISSCC), pp. 1540–1549, San Francisco, CA, Feb. 2006. Invited for publication in IEEE Journal of Solid-State Circuits (JSSC), Special Issue on ISSCC’06. 
[[pdf](/documents/a_1.1GHz_charge_recovery_logic.pdf)]
15. V. S. Sathe, J. C. Kao, and M. C. Papaefthymiou, “A 0.8-1.2GHz single-phase resonant-clocked FIR filter with level-sensitive latches,” in Proc. IEEE Custom Integrated Circuits Conference (CICC), pp. 583–586, San Jose, CA, Sep. 2007.
[[pdf](/documents/a_0.8-1.2GHz_single_phase_resonant_clockeD_fir_filter_with_level_sensitive_latches.pdf)]
16. J.-Y. Chueh, V. S. Sathe, and M. C. Papaefthymiou, “900MHz to 1.2GHz two-phase resonant clock network with programmable driver and loading,” in Proc. IEEE Custom Integrated Circuits Conference (CICC), pp. 777–780, San Jose, CA, Sep. 2006.
[[pdf](/documents/900mhz_to_1.2ghz_two_phase_resonant_clock_network_with_programmable_driver_and_loading.pdf)]
17. V. S. Sathe, C. H. Ziesler, and M. C. Papaefthymiou, “A GHz-class charge-recovery logic,” in Int. Symposium Low-Power Electronic Design (ISPLED), pp. 91–94, San Diego, CA, Aug. 2005. 
[[pdf](/documents/energy_efficient_ghz_class_charge_recovery_logic.pdf)]
18. V. S. Sathe, J-Y. Chueh, J. Kim, C.H. Ziesler, S. Kim, and M. C. Papaefthymiou, “Fast, efficient, recovering and irreversible,” in Conference on Computing Frontiers, pp. 407–413, Ischia, Italy, May 2005.
[[pdf](/documents/fast_efficient_recovering_and_irreversible.pdf)]
19. J-Y. Chueh, V. S. Sathe and M. C. Papaefthymiou, “Two-phase resonant clock distribution,” in Int. Symposium VLSI, pp. 65–70, Tampa, FL, May 2005.
20. V. S. Sathe, C. H. Ziesler and M. C. Papaefthymiou, “Boost logic: a high-speed energy-recovery circuit family,” in Int. Symposium VLSI, pp. 22–27, Tampa, FL, May 2005.
[[pdf](/documents/boost_logic_a_high_speed_energy_recovery_circuit_family.pdf)]
21. V. S. Sathe, S. Kim, S. Kosonocky, and M. C. Papaefthymiou, “A synchronous interface for SoCs with multiple clock domains,” in SOC Conference, pp. 173–174, Newport Beach, CA, Sep. 2004 
[[pdf](/documents/a_synchronous_interface_for_socs_with_multiple_clock_domains.pdf)]
22. C. H. Ziesler, J. Kim , V. S. Sathe and M. C. Papaefthymiou, “A 225 MHz resonant clocked ASIC,” in Int. Symposium Low-Power Electronic Design (ISLPED), pp. 48–53, Seoul, South Korea, Aug. 2003 
[[pdf](/documents/a_225MHz_resonant_clocked_asic_chip.pdf)]

## Patents

1. V. S. Sathe, S. Naffziger, and S. Arekapudi, “[Sense amplifier monotizer](https://www.google.com/patents/US8710868),” US Patent 8710868, Apr. 29, 2014.
2. V. S. Sathe and S. Naffziger, “[Transitioning between resonant clocking mode and conventional clocking mode](https://www.google.com/patents/US20140062566),” US Patent 20140062566, Mar.6, 2014
3.V. S. Sathe, S. Naffziger, “[Controlling impedance of a switch using high impedance voltage sources to provide more efficient clocking](https://www.google.com/patents/US20140062563),” US Patent 20140062563, Mar. 6, 2014.
4. V. S. Sathe and S. Naffziger “[Programmable clock driver](https://www.google.com/patents/US20140062564),” US Patent 20140062564, Mar. 6, 2014.
5. V. S. Sathe, S. Naffziger and S. Arekapudi “[Clock driver for frequency-scalable systems](https://www.google.com/patents/US20140062565),” US Patent 20140062565, Mar.6, 2014.
6. V. S. Sathe and S. Naffziger, “[Oscillator device and method thereof](https://www.google.com/patents/US8373512),” US Patent 8373512, Feb. 12, 2013.
7. V. S. Sathe, S. Naffziger and S. Pant, “[Clock stretcher for voltage droop mitigation](https://www.google.com/patents/US20120187991),” US Patent 20120187991, Jul. 26, 2012.
8. S. Kosonocky, S. Naffziger, and V. S. Sathe “[Interposer including voltage regulator and method thereof](https://www.google.com/patents/US8193799),” US Patent 8193799 Jun. 5, 2012.
9. J-Y. Chueh, J. Kao, V. S. Sathe, and M. C. Papaefthymiou, “[Clock distribution network architecture with clock skew management](https://www.google.com/patents/US7956664),” US Patent 7956664, 3 Dec. 2007.
10. J-Y. Chueh, J. Kao, V. S. Sathe, and M. C. Papaefthymiou, “[Clock distribution network architecture for resonant-clocked systems](https://www.google.com/patents/US7719316),” US Patent 7719316, 3 Dec. 2007.
11. J-Y Chueh, J. Kao, V. S. Sathe, and M. C. Papaefthymiou, “[Clock distribution network architecture with resonant clock gating](https://www.google.com/patents/US7719317),” US Patent 7719317, 3 Dec. 2007 .
12. M. C. Papaefthymiou, V. S. Sathe, and C. H. Ziesler, “[Energy recovery boost logic](https://www.google.com/patents/US7355454),” US Patent 7355454, 15 Jun 2005.
