{
  "design": {
    "design_info": {
      "boundary_crc": "0xB448A6932C31685A",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../FIFO-DMA.gen/sources_1/bd/PDM_to_PCM",
      "name": "PDM_to_PCM",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "PDM_reader_0": "",
      "cic_compiler_0": "",
      "fir_compiler_0": "",
      "cic_compiler_1": "",
      "fir_compiler_1": "",
      "round_and_saturate_0": ""
    },
    "ports": {
      "clk_pdm": {
        "direction": "I"
      },
      "pdm_pin": {
        "direction": "I"
      },
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "resetn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "PDM_to_PCM_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "data_rise": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "data_fall": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "valid_rise": {
        "direction": "O"
      },
      "valid_fall": {
        "direction": "O"
      },
      "SW": {
        "direction": "I"
      }
    },
    "components": {
      "PDM_reader_0": {
        "vlnv": "xilinx.com:module_ref:PDM_reader:1.0",
        "ip_revision": "1",
        "xci_name": "PDM_to_PCM_PDM_reader_0_0",
        "xci_path": "ip\\PDM_to_PCM_PDM_reader_0_0\\PDM_to_PCM_PDM_reader_0_0.xci",
        "inst_hier_path": "PDM_reader_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PDM_reader",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m00_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "PDM_to_PCM_clk_100MHz",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m00_axis_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m00_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m00_axis_tready",
                "direction": "I"
              }
            }
          },
          "m01_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "PDM_to_PCM_clk_100MHz",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m01_axis_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m01_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m01_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk_100MHz": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "m00_axis:m01_axis",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "PDM_to_PCM_clk_100MHz",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "SW": {
            "direction": "I"
          },
          "clk_pdm": {
            "direction": "I"
          },
          "beat_pdm": {
            "direction": "I"
          }
        }
      },
      "cic_compiler_0": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "ip_revision": "21",
        "xci_name": "PDM_to_PCM_cic_compiler_0_0",
        "xci_path": "ip\\PDM_to_PCM_cic_compiler_0_0\\PDM_to_PCM_cic_compiler_0_0.xci",
        "inst_hier_path": "cic_compiler_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Clock_Frequency": {
            "value": "100"
          },
          "Filter_Type": {
            "value": "Decimation"
          },
          "Fixed_Or_Initial_Rate": {
            "value": "40"
          },
          "Input_Data_Width": {
            "value": "2"
          },
          "Input_Sample_Frequency": {
            "value": "3.84"
          },
          "Maximum_Rate": {
            "value": "40"
          },
          "Minimum_Rate": {
            "value": "40"
          },
          "Number_Of_Stages": {
            "value": "5"
          },
          "Output_Data_Width": {
            "value": "29"
          },
          "SamplePeriod": {
            "value": "1"
          },
          "Use_Xtreme_DSP_Slice": {
            "value": "true"
          }
        }
      },
      "fir_compiler_0": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "ip_revision": "24",
        "xci_name": "PDM_to_PCM_fir_compiler_0_0",
        "xci_path": "ip\\PDM_to_PCM_fir_compiler_0_0\\PDM_to_PCM_fir_compiler_0_0.xci",
        "inst_hier_path": "fir_compiler_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Clock_Frequency": {
            "value": "100.0"
          },
          "CoefficientVector": {
            "value": "20,-20,15,4,-47,109,-168,185,-112,-81,390,-747,993,-825,-401,4095,-401,-825,993,-747,390,-81,-112,185,-168,109,-47,4,15,-20,20"
          },
          "Coefficient_Fractional_Bits": {
            "value": "0"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Symmetric"
          },
          "Coefficient_Width": {
            "value": "16"
          },
          "Data_Width": {
            "value": "29"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Output_Rounding_Mode": {
            "value": "Full_Precision"
          },
          "Output_Width": {
            "value": "43"
          },
          "Quantization": {
            "value": "Integer_Coefficients"
          },
          "S_DATA_Has_FIFO": {
            "value": "false"
          },
          "Sample_Frequency": {
            "value": "0.096"
          }
        }
      },
      "cic_compiler_1": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "ip_revision": "21",
        "xci_name": "PDM_to_PCM_cic_compiler_1_0",
        "xci_path": "ip\\PDM_to_PCM_cic_compiler_1_0\\PDM_to_PCM_cic_compiler_1_0.xci",
        "inst_hier_path": "cic_compiler_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Clock_Frequency": {
            "value": "100"
          },
          "Filter_Type": {
            "value": "Decimation"
          },
          "Fixed_Or_Initial_Rate": {
            "value": "40"
          },
          "Input_Data_Width": {
            "value": "2"
          },
          "Input_Sample_Frequency": {
            "value": "3.84"
          },
          "Maximum_Rate": {
            "value": "40"
          },
          "Minimum_Rate": {
            "value": "40"
          },
          "Number_Of_Stages": {
            "value": "5"
          },
          "Output_Data_Width": {
            "value": "29"
          },
          "SamplePeriod": {
            "value": "1"
          },
          "Use_Xtreme_DSP_Slice": {
            "value": "true"
          }
        }
      },
      "fir_compiler_1": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "ip_revision": "24",
        "xci_name": "PDM_to_PCM_fir_compiler_1_0",
        "xci_path": "ip\\PDM_to_PCM_fir_compiler_1_0\\PDM_to_PCM_fir_compiler_1_0.xci",
        "inst_hier_path": "fir_compiler_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Clock_Frequency": {
            "value": "100.0"
          },
          "CoefficientVector": {
            "value": "20,-20,15,4,-47,109,-168,185,-112,-81,390,-747,993,-825,-401,4095,-401,-825,993,-747,390,-81,-112,185,-168,109,-47,4,15,-20,20"
          },
          "Coefficient_Fractional_Bits": {
            "value": "0"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Symmetric"
          },
          "Coefficient_Width": {
            "value": "16"
          },
          "Data_Width": {
            "value": "29"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Output_Rounding_Mode": {
            "value": "Full_Precision"
          },
          "Output_Width": {
            "value": "43"
          },
          "Quantization": {
            "value": "Integer_Coefficients"
          },
          "S_DATA_Has_FIFO": {
            "value": "false"
          },
          "Sample_Frequency": {
            "value": "0.096"
          }
        }
      },
      "round_and_saturate_0": {
        "vlnv": "xilinx.com:module_ref:round_and_saturate:1.0",
        "ip_revision": "1",
        "xci_name": "PDM_to_PCM_round_and_saturate_0_0",
        "xci_path": "ip\\PDM_to_PCM_round_and_saturate_0_0\\PDM_to_PCM_round_and_saturate_0_0.xci",
        "inst_hier_path": "round_and_saturate_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "round_and_saturate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in_rise": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "out_rise": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "in_fall": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "out_fall": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "PDM_reader_0_m00_axis": {
        "interface_ports": [
          "PDM_reader_0/m00_axis",
          "cic_compiler_0/S_AXIS_DATA"
        ]
      },
      "PDM_reader_0_m01_axis": {
        "interface_ports": [
          "PDM_reader_0/m01_axis",
          "cic_compiler_1/S_AXIS_DATA"
        ]
      },
      "cic_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "cic_compiler_0/M_AXIS_DATA",
          "fir_compiler_0/S_AXIS_DATA"
        ]
      },
      "cic_compiler_1_M_AXIS_DATA": {
        "interface_ports": [
          "fir_compiler_1/S_AXIS_DATA",
          "cic_compiler_1/M_AXIS_DATA"
        ]
      }
    },
    "nets": {
      "SW_1": {
        "ports": [
          "SW",
          "PDM_reader_0/SW"
        ]
      },
      "clk_100MHz_0_1": {
        "ports": [
          "clk_100MHz",
          "cic_compiler_0/aclk",
          "cic_compiler_1/aclk",
          "fir_compiler_0/aclk",
          "fir_compiler_1/aclk",
          "PDM_reader_0/clk_100MHz"
        ]
      },
      "clk_pdm_0_1": {
        "ports": [
          "clk_pdm",
          "PDM_reader_0/clk_pdm"
        ]
      },
      "fir_compiler_0_m_axis_data_tdata": {
        "ports": [
          "fir_compiler_0/m_axis_data_tdata",
          "round_and_saturate_0/in_rise"
        ]
      },
      "fir_compiler_0_m_axis_data_tvalid": {
        "ports": [
          "fir_compiler_0/m_axis_data_tvalid",
          "valid_rise"
        ]
      },
      "fir_compiler_1_m_axis_data_tdata": {
        "ports": [
          "fir_compiler_1/m_axis_data_tdata",
          "round_and_saturate_0/in_fall"
        ]
      },
      "fir_compiler_1_m_axis_data_tvalid": {
        "ports": [
          "fir_compiler_1/m_axis_data_tvalid",
          "valid_fall"
        ]
      },
      "pdm_pin_0_1": {
        "ports": [
          "pdm_pin",
          "PDM_reader_0/beat_pdm"
        ]
      },
      "resetn_1": {
        "ports": [
          "resetn",
          "PDM_reader_0/resetn"
        ]
      },
      "round_and_saturate_0_out_fall": {
        "ports": [
          "round_and_saturate_0/out_fall",
          "data_fall"
        ]
      },
      "round_and_saturate_0_out_rise": {
        "ports": [
          "round_and_saturate_0/out_rise",
          "data_rise"
        ]
      }
    }
  }
}