

================================================================
== Vitis HLS Report for 'RNI_Pipeline_NEURONS_LOOP_1'
================================================================
* Date:           Mon Oct 28 16:02:32 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.276 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NEURONS_LOOP_1  |       65|       65|         3|          1|          1|    64|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%neuron_index = alloca i32 1"   --->   Operation 6 'alloca' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 128, i8 %neuron_index"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc31.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%neuron_index_3 = load i8 %neuron_index" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 9 'load' 'neuron_index_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.91ns)   --->   "%icmp_ln74 = icmp_eq  i8 %neuron_index_3, i8 192" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 11 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.inc31.i.split, void %for.inc31.i204.preheader.exitStub" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 12 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%neuron_index_cast = zext i8 %neuron_index_3" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 13 'zext' 'neuron_index_cast' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %neuron_index_cast" [src/RNI.cpp:150->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 14 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:150->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 15 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_1 : Operation 16 [1/1] (1.91ns)   --->   "%add_ln74 = add i8 %neuron_index_3, i8 1" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 16 'add' 'add_ln74' <Predicate = (!icmp_ln74)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln74 = store i8 %add_ln74, i8 %neuron_index" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 17 'store' 'store_ln74' <Predicate = (!icmp_ln74)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 18 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:150->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 18 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %NEURONS_MEMBRANE_load, i32 1, i32 15" [src/RNI.cpp:153->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 19 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln153 = sext i15 %trunc_ln2" [src/RNI.cpp:153->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 20 'sext' 'sext_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln153_1 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %NEURONS_MEMBRANE_load, i32 2, i32 15" [src/RNI.cpp:153->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 21 'partselect' 'trunc_ln153_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln153_1 = sext i14 %trunc_ln153_1" [src/RNI.cpp:153->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 22 'sext' 'sext_ln153_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln153_6 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %NEURONS_MEMBRANE_load, i32 2, i32 10" [src/RNI.cpp:153->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 23 'partselect' 'trunc_ln153_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln153_7 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %NEURONS_MEMBRANE_load, i32 1, i32 9" [src/RNI.cpp:153->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 24 'partselect' 'trunc_ln153_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.94ns)   --->   "%add_ln153 = add i16 %sext_ln153, i16 %sext_ln153_1" [src/RNI.cpp:153->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 25 'add' 'add_ln153' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %NEURONS_MEMBRANE_load, i32 8" [src/RNI.cpp:150->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 26 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%sign = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_3, i8 0" [src/RNI.cpp:150->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 27 'bitconcatenate' 'sign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.82ns)   --->   "%add_ln155 = add i9 %trunc_ln153_7, i9 %trunc_ln153_6" [src/RNI.cpp:155->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 28 'add' 'add_ln155' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%or_ln155 = or i9 %add_ln155, i9 %sign" [src/RNI.cpp:155->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 29 'or' 'or_ln155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %add_ln153, i32 9, i32 15" [src/RNI.cpp:155->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 30 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%or_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 %tmp, i9 %or_ln155" [src/RNI.cpp:155->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 31 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.07ns) (out node of the LUT)   --->   "%icmp_ln155 = icmp_ne  i16 %or_ln, i16 0" [src/RNI.cpp:155->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 32 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 34 'specloopname' 'specloopname_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i1 %icmp_ln155" [src/RNI.cpp:155->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 35 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln155 = store i16 %zext_ln155, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:155->src/RNI.cpp:76->src/RNI.cpp:32]   --->   Operation 36 'store' 'store_ln155' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.inc31.i" [src/RNI.cpp:74->src/RNI.cpp:32]   --->   Operation 37 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.503ns
The critical path consists of the following:
	'alloca' operation ('neuron_index') [2]  (0.000 ns)
	'load' operation ('neuron_index', src/RNI.cpp:74->src/RNI.cpp:32) on local variable 'neuron_index' [6]  (0.000 ns)
	'add' operation ('add_ln74', src/RNI.cpp:74->src/RNI.cpp:32) [32]  (1.915 ns)
	'store' operation ('store_ln74', src/RNI.cpp:74->src/RNI.cpp:32) of variable 'add_ln74', src/RNI.cpp:74->src/RNI.cpp:32 on local variable 'neuron_index' [33]  (1.588 ns)

 <State 2>: 7.276ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:150->src/RNI.cpp:76->src/RNI.cpp:32) on array 'NEURONS_MEMBRANE' [15]  (3.254 ns)
	'add' operation ('add_ln153', src/RNI.cpp:153->src/RNI.cpp:76->src/RNI.cpp:32) [22]  (1.944 ns)
	'icmp' operation ('icmp_ln155', src/RNI.cpp:155->src/RNI.cpp:76->src/RNI.cpp:32) [29]  (2.077 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln155', src/RNI.cpp:155->src/RNI.cpp:76->src/RNI.cpp:32) of variable 'zext_ln155', src/RNI.cpp:155->src/RNI.cpp:76->src/RNI.cpp:32 on array 'NEURONS_MEMBRANE' [31]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
