 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mmForMLP
Version: O-2018.06-SP5-2
Date   : Mon Jun  3 23:24:21 2024
****************************************

Operating Conditions: 125CSS1P08   Library: M31GPSC900HL055PR_125CSS1P08_cworst_ccs
Wire Load Model Mode: enclosed

  Startpoint: memForWeight_0/ram1rw_4/ram
              (rising edge-triggered flip-flop clocked by Int_clk)
  Endpoint: partialSum_reg[27]
            (rising edge-triggered flip-flop clocked by Int_clk)
  Path Group: Int_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mmForMLP           MW0K                  M31GPSC900HL055PR_125CSS1P08_cworst_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Int_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.55       0.55
  memForWeight_0/ram1rw_4/ram/CLK (mem55lpw1024d16sp)     0.00       0.55 r
  memForWeight_0/ram1rw_4/ram/Q[0] (mem55lpw1024d16sp)
                                                          1.52       2.07 r
  U898/O (CLKMUX2X1AR9)                                   0.12       2.19 r
  U453/O (BUFX4AR9)                                       0.09       2.29 r
  U511/O (OR2B1X05AR9)                                    0.09       2.37 r
  U441/O (OAI22X1AR9)                                     0.06       2.44 f
  U510/CO (HAX05AR9)                                      0.14       2.58 f
  U540/CO (FAX05AR9)                                      0.31       2.89 f
  U994/S (FAX1AR9)                                        0.26       3.15 r
  U1022/S (FAX05AR9)                                      0.33       3.48 f
  U573/O (OR2X05AR9)                                      0.20       3.68 f
  U552/O (AOI12X05AR9)                                    0.11       3.79 r
  U1027/O (OAI12X1AR9)                                    0.08       3.87 f
  U1029/O (AOI12X1AR9)                                    0.10       3.97 r
  U1038/O (OAI12X1AR9)                                    0.07       4.04 f
  U1041/O (AOI12X1AR9)                                    0.09       4.13 r
  U1113/O (OAI12X1IAR9)                                   0.07       4.20 f
  U561/O (AOI12X1AR9)                                     0.09       4.29 r
  U1151/O (OAI12X1IAR9)                                   0.06       4.35 f
  U1155/O (AOI12X1IAR9)                                   0.08       4.43 r
  U1159/O (OAI12X1IAR9)                                   0.07       4.50 f
  U1185/O (AOI12X2AR9)                                    0.06       4.57 r
  U1186/O (CLKXNOR2X1AR9)                                 0.14       4.70 r
  U1187/O (OAI22B2X1AR9)                                  0.08       4.78 r
  partialSum_reg[27]/D (DFFRBQX05AR9)                     0.00       4.78 r
  data arrival time                                                  4.78

  clock Int_clk (rise edge)                               4.82       4.82
  clock network delay (ideal)                             0.55       5.37
  clock uncertainty                                      -0.50       4.87
  partialSum_reg[27]/CK (DFFRBQX05AR9)                    0.00       4.87 r
  library setup time                                     -0.09       4.78
  data required time                                                 4.78
  --------------------------------------------------------------------------
  data required time                                                 4.78
  data arrival time                                                 -4.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
