Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Tue Feb 25 10:55:41 2020
| Host         : Qlala-Blade running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_IP_wrapper_control_sets_placed.rpt
| Design       : design_IP_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   737 |
|    Minimum number of control sets                        |   737 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2256 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   737 |
| >= 0 to < 4        |    66 |
| >= 4 to < 6        |    81 |
| >= 6 to < 8        |    47 |
| >= 8 to < 10       |    96 |
| >= 10 to < 12      |    48 |
| >= 12 to < 14      |    34 |
| >= 14 to < 16      |     9 |
| >= 16              |   356 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3691 |         1116 |
| No           | No                    | Yes                    |             602 |          196 |
| No           | Yes                   | No                     |             962 |          396 |
| Yes          | No                    | No                     |           12062 |         3465 |
| Yes          | No                    | Yes                    |             460 |          109 |
| Yes          | Yes                   | No                     |            3047 |          836 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal              |                                                                                                                                  Enable Signal                                                                                                                                 |                                                                                                                                 Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count |
+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                             | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_10                                                                                                                                               |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/full_n_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_10                                                                                                                                                                              | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/empty_n_tmp_reg_0[0]                                                                                                                                                                         |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                2 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1_n_10                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_10                                                                                                                                                                                              | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                2 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                 |                2 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                2 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                2 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                       | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                        |                2 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_10                                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_4_0[0]                                                                                                              | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_10                                                                                                                                      |                3 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_0                                                                                                                                                                  | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                 | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/rst_Multiply_block/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                3 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[3]_i_1__0_n_10                                                                                                                                                             |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                        | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_10                                                                                                                                                                                        | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.splitter_aw_si/s_ready_i_reg[0]                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_ready_i_reg[0]                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/s_ready_i_reg[0]                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                3 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                      | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[3]_i_1_n_10                                                                                                                                                                |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[3]_0[2]                                                                                                                                                              | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                3 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[3]_0[3]                                                                                                                                                              | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[3]_0[1]                                                                                                                                                              | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[3]_0[0]                                                                                                                                                              | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                4 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_10                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                           | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                      | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[3]_i_1__0_n_10                                                                                                                                                             |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_10                                                                                                                                                                                         | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                            | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                3 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_10                                                                                                                         |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[3]_i_1_n_10                                                                                                                                                                |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_10                                                                                                           |                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/ap_NS_fsm140_out                                                                                                                                                                                                                                       | design_IP_i/kmeans_0/U0/it_0_reg_476                                                                                                                                                                                                                                             |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_1                                                                                                                                                                                             | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_10                                                                                                                                                                                             | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_10                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_2                                                                                                                                                                              | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_10                                                                                                                                                                             | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_1                                                                                                                                                                             | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_1                                                                                                                                                                            | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_10                                                                                                                                                                         | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                2 |              4 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                1 |              4 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                               | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_tmp_i_1__2_n_10                                                                                                                                                     | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_2[0]                                                                                                                                                               | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state110                                                                                                                                                                                                                               |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_tmp_i_1__2_n_10                                                                                                                                                                     | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state51                                                                                                                                                                                                                              | design_IP_i/multiply_block_0/U0/ap_NS_fsm136_out                                                                                                                                                                                                                                 |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/add_ln31_1_reg_61350                                                                                                                                                                                                                           | design_IP_i/multiply_block_0/U0/select_ln31_20_reg_6087                                                                                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state111                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_10                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                3 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state2                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state52                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_10                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_10                                                                                                                          | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state27                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_10                                                                                                                        | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state26                                                                                                                                                                                                                              | design_IP_i/multiply_block_0/U0/multiply_block_CONTROL_BUS_s_axi_U/SR[0]                                                                                                                                                                                                         |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/ap_CS_fsm_state76                                                                                                                                                                                                                              | design_IP_i/multiply_block_0/U0/ap_NS_fsm135_out                                                                                                                                                                                                                                 |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/select_ln32_5_reg_63260                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/rst_kmeans/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                        |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_10                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                            | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                                | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                       |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/waddr                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/E[0]                                                                                                                                                           | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_mmu/inst/gen_write.w_cnt[5]_i_1_n_10                                                                                                                                                                                                        | design_IP_i/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_mmu/inst/register_slice_inst/ar.ar_pipe/full_n_reg[0]                                                                                                                                                                                       | design_IP_i/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                   | design_IP_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/ap_CS_fsm_state44                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/ap_CS_fsm_state61                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_mmu/inst/register_slice_inst/ar.ar_pipe/full_n_reg[0]                                                                                                                                                                                       | design_IP_i/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/ar.ar_pipe/full_n_reg[0]                                                                                                                                                                                       | design_IP_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                3 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                                          | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                                          |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/rst_kmeans/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                       | design_IP_i/rst_kmeans/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                  |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_mmu/inst/gen_write.w_cnt[5]_i_1_n_10                                                                                                                                                                                                        | design_IP_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/ii_reg_63580                                                                                                                                                                                                                                   | design_IP_i/multiply_block_0/U0/select_ln32_21_reg_6363[5]_i_1_n_10                                                                                                                                                                                                              |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/select_ln32_5_reg_63260                                                                                                                                                                                                                        | design_IP_i/multiply_block_0/U0/p_0_in[6]                                                                                                                                                                                                                                        |                4 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_CONTROL_BUS_s_axi_U/waddr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_ready_i_reg[0]                                                                                                        | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                          | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                         |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                         |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_0                                                                                                                                                                               | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rdata/Q[0]                                                                                                                                                                                         | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/rst_Multiply_block/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | design_IP_i/rst_Multiply_block/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      |                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                       |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/full_n_reg[0]                                                                                                                                                                                       | design_IP_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              6 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/zext_ln45_reg_17221                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/kmeans_0/U0/kmeans_fdiv_32ns_32ns_32_16_1_U3/kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                                                                                  |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                  | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              7 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                  | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/ap_CS_fsm_state42                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/ap_CS_fsm_state62                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                            |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                      | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_fmul_32ns_32ns_32_4_max_dsp_1_U4/multiply_block_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                           |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                      | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_10                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                4 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_10                                                                                                                                                                            | design_IP_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_10                                                                                                                                                                            | design_IP_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                4 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_10                                                                                                                                                                            | design_IP_i/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_10                                                                                                                                                                            | design_IP_i/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_fmul_32ns_32ns_32_4_max_dsp_1_U3/multiply_block_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                           |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_10                        | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_10                       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                        | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_10                       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_10                       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_10                       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_10                       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_10                       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_10                       | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_10                        | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_10                       | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_10                       | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_10                       | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_10                       | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_10                       | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_10                       | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_10                       | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                                  | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/reg_19071                                                                                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/select_ln31_44_reg_6428[7]_i_1_n_10                                                                                                                                                                                                              |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                        | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter0_reg[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                                                                                                             | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/SR[0]                                                                                                                                                                                                           |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_1                                                                                                                                                                               | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_3[0]                                                                                                                                                                                             | design_IP_i/kmeans_0/U0/ap_CS_fsm_state18                                                                                                                                                                                                                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/cluster_U/kmeans_X_ram_U/WEBWE[0]                                                                                                                                                                                                                      | design_IP_i/kmeans_0/U0/ap_NS_fsm144_out                                                                                                                                                                                                                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                1 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/ap_CS_fsm_state68                                                                                                                                                                                                                                      | design_IP_i/kmeans_0/U0/j_1_reg_546                                                                                                                                                                                                                                              |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_10                                                                                                             |                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/E[0]                                                                                                                                                                                                 | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                3 |              8 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[16]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/add_ln30_reg_60060                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                6 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[8]_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_1                                                                                                                                                                  | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                3 |              9 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                     | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/full_n_i_1__1_n_10                                                                                                                                                                         | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                                      | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                         |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rdata/full_n_i_1__0_n_10                                                                                                                                                                          | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                       |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                     | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                        |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                                                                                   | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/empty_n                                                                                                                                                                                                    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/full_n_i_1__1_n_10                                                                                                                                                                                          | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                              | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                     |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                                                                                                   | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                                              | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                     |                2 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                5 |             10 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                4 |             11 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                   |                4 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_0                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                9 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                  |                5 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                                  |                6 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_10                                                                                                               |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/Q[0]                                                                                                                                                                                          | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                6 |             12 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                7 |             13 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |             13 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             13 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/mC_addr_34_reg_62921                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                4 |             13 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                7 |             13 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/ap_CS_fsm_pp0_stage2                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                8 |             14 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                    |                8 |             14 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/select_ln31_21_reg_6145[4]_i_1_n_10                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             14 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |             15 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_2                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |               10 |             16 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                    | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                3 |             16 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                                                  |                6 |             18 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                                                  |                6 |             18 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             18 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                7 |             19 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                               | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                7 |             19 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                      |                4 |             20 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                      |                4 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/empty_n_tmp_reg_1[0]                                                                                                                                                                                       | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                3 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                      |                4 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/empty_n_tmp_reg_2[0]                                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                5 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                         | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                4 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                3 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                      |                4 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                         | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                3 |             20 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/add_ln38_reg_62000                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                7 |             21 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                8 |             22 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_fmul_32ns_32ns_32_4_max_dsp_1_U4/multiply_block_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                             |                7 |             22 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/kmeans_0/U0/kmeans_fdiv_32ns_32ns_32_16_1_U3/kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                                                                                  |                7 |             22 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_fmul_32ns_32ns_32_4_max_dsp_1_U3/multiply_block_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                             |                7 |             22 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             22 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                 | design_IP_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                9 |             22 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                9 |             23 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                7 |             24 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/kmeans_0/U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                                                            |                8 |             25 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             26 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               11 |             26 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               11 |             26 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               17 |             29 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               13 |             29 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/full_n_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                9 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[91]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                9 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[90]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               10 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               15 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                6 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               19 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                7 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                     | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                6 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               13 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               18 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_3[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                9 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               11 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2[29]_i_1__0_n_10                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                8 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[95]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                9 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                9 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               10 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[96]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                9 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[92]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                9 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[98]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                9 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[94]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               10 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[93]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                9 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/ap_CS_fsm_pp0_stage1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                2 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                                          | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                5 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                                      | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                6 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                       | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                8 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               11 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_6[0]                                                                                                                                                                          | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                5 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                5 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/full_n_reg_2                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               10 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/full_n_reg_1                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               10 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                                       | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/rdata_data[31]_i_1_n_10                                                                                                                                                                                                       |               13 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/add_ln31_1_reg_61350                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               15 |             30 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/ap_CS_fsm_state95                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               11 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                              | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                8 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/ap_CS_fsm_state58                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                8 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_fcmp_32ns_32ns_1_2_1_U8/kmeans_ap_fcmp_0_no_dsp_32_u/distance_reg_1795_reg[25]                                                                                                                                                                  | design_IP_i/kmeans_0/U0/belonging_cluster_in_reg_498                                                                                                                                                                                                                             |                9 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                                              | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                7 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                5 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/ap_CS_fsm_state73                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                9 |             31 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_5[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_7[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_6[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               12 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/empty_n_tmp_i_1__1_n_10                                                                                                                                                                    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/p_0_in15_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/p_0_in11_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/empty_n_tmp_i_1__1_n_10                                                                                                                                                                                    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/icmp_ln75_reg_1942_reg[0][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/icmp_ln30_reg_6002_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                      |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/rs_wreq/icmp_ln30_reg_6002_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/Y_prot_3_8_fu_250[31]_i_1_n_10                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/Y_prot_3_7_fu_246[31]_i_1_n_10                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/Y_prot_3_6_fu_242[31]_i_1_n_10                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/Y_prot_3_2_fu_254[31]_i_1_n_10                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/Y_prot_3_19_reg_604[31]_i_2_n_10                                                                                                                                                                                                                       | design_IP_i/kmeans_0/U0/ap_NS_fsm1                                                                                                                                                                                                                                               |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/X_prot_3_19_reg_593[31]_i_2_n_10                                                                                                                                                                                                                       | design_IP_i/kmeans_0/U0/ap_NS_fsm139_out                                                                                                                                                                                                                                         |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/taille_assign_reg_557                                                                                                                                                                                                                                  | design_IP_i/kmeans_0/U0/j_1_reg_546                                                                                                                                                                                                                                              |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/trunc_ln27_reg_1568_reg[1][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/trunc_ln28_reg_1625_reg[1]_1[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/icmp_ln26_reg_1521_reg[0][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1__3_n_10                                                                                                                                                                     | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/trunc_ln28_reg_1625_reg[1][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/D[3]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               12 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/D[1]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               12 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               13 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_3[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_4[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               12 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_7[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_5[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               13 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_1[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_8[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               15 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_9[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_11[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_10[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/trunc_ln27_reg_1568_reg[1]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/trunc_ln27_reg_1568_reg[0][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               14 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/trunc_ln27_reg_1568_reg[1]_1[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/trunc_ln28_reg_1625_reg[0][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/icmp_ln25_reg_1507_reg[0][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/trunc_ln28_reg_1625_reg[1]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               12 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               12 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_CONTROL_BUS_s_axi_U/p_0_in15_out                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_CONTROL_BUS_s_axi_U/p_0_in13_out                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_CONTROL_BUS_s_axi_U/p_0_in11_out                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1_n_10                                                                                                                                                                         | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                6 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                         | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[17]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               14 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[42][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_6[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/p_0_in13_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[67]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/p_0_in19_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rdata/D[1]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/p_0_in17_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_4[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               14 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rdata/state_reg[0]_3[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                5 |             33 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                                                                                         | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                5 |             33 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                                                                                                         | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                6 |             33 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_4_0[0]                                                                                                              | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1_n_10                                                                                                                                                                                         | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                6 |             33 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                9 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_15[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               10 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                6 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_12[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               11 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                9 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_16[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               11 |             34 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_2                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               10 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_4                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_8                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               11 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_13[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               10 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_11[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               11 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_6                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               11 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/wrreq24_out                                                                                                                                                                                                | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                8 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_10                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               11 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_3                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               10 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_7                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               11 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_5                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               10 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_1                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               10 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_7                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               10 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_5                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                8 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_6                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               11 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_8[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               11 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_17[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               11 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_3                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_14                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               11 |             34 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               10 |             34 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                         | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |               10 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/tmp_101_reg_6551[8]_i_1_n_10                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               11 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/add_ln23_reg_53510                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               10 |             35 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                8 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/add_ln25_reg_56360                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               10 |             35 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/add_ln21_reg_50670                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               10 |             35 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             36 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             36 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_10                                                                                                           |                                                                                                                                                                                                                                                                                  |               10 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_10                                                                                                              |                                                                                                                                                                                                                                                                                  |                8 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_10                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               20 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               19 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_10                                                                                                              |                                                                                                                                                                                                                                                                                  |               16 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_10                                                                                                           |                                                                                                                                                                                                                                                                                  |                9 |             38 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_10                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               11 |             39 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_10                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               10 |             39 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_10                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               12 |             39 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_10                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               12 |             39 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_10                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               12 |             39 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                8 |             40 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/ap_NS_fsm1                                                                                                                                                                                                                                       |               11 |             40 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                       | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                8 |             40 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                                        | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                9 |             41 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                        | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                8 |             41 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                       | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                7 |             41 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp_to_user/full_n_reg[0]                                                                                                                                                                      | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |                9 |             41 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                      | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |                7 |             41 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                8 |             44 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                7 |             44 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             44 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                                  |               10 |             44 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                6 |             45 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                9 |             45 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                9 |             47 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             47 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               15 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               14 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               12 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               12 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               11 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               13 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               15 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               13 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               12 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               11 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               13 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               11 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               10 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               13 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               10 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               12 |             57 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               24 |             59 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                         | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               22 |             59 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_1                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               17 |             60 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                   | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |               12 |             62 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |               13 |             62 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/ap_CS_fsm_state49                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               24 |             62 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/ap_CS_fsm_state56                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               19 |             63 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/ap_NS_fsm[38]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               22 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/tmp_3_3_reg_6508[31]_i_1_n_10                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               19 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/somme_assign_reg_569                                                                                                                                                                                                                                   | design_IP_i/kmeans_0/U0/somme_assign_reg_569[31]_i_1_n_10                                                                                                                                                                                                                        |               23 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/reg_19170                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               20 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/reg_19510                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               13 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/indvar_flatten223_reg_17661                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               25 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/reg_19071                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               21 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/mA_load_1_reg_63100                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               12 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/tmp_1_2_2_reg_65330                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               23 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/reg_19390                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               20 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/tmp_1_0_2_reg_65230                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               26 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/ap_CS_fsm_pp0_stage5                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               19 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/tmp_0_2_reg_64630                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               18 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/tmp_1_2_1_reg_65130                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               26 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/reg_19271                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               21 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/reg_18711                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               19 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/reg_19070                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               22 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/reg_18710                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               24 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/ap_CS_fsm_pp0_stage4                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               16 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/tmp_3_2_reg_6478[31]_i_1_n_10                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               29 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/reg_1933                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               15 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/ap_CS_fsm_state51                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               20 |             64 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/fifo_resp/rdreq33_out                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |               18 |             65 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                                    | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |               12 |             65 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/fifo_resp/rdreq33_out                                                                                                                                                                                                | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |               16 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[60]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               22 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[64]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               19 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[65]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               25 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[61]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               24 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[10]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               22 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[62]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               28 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[59]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               23 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[66]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               24 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_4                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               22 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[13]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               18 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[11][0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               24 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[41][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               28 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[14]_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               22 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[35][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               22 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[15]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               19 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[12]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               28 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[16]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               23 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[38][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               20 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[37]_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               25 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[34]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               26 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[36]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               22 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               19 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[40]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               27 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[39]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               18 |             66 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               19 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               10 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/full_n_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                  |               18 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                                                  |               21 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/full_n_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                  |               18 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                                                  |               17 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/full_n_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                  |               21 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               17 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                                  |               19 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                                                  |               12 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               20 |             67 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                                  |               14 |             67 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               15 |             69 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               16 |             69 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                | design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               34 |             69 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               13 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               15 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               15 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               14 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               17 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               15 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                  |               18 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                  |               20 |             73 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                           | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               24 |             87 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                 | design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               22 |             87 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |               11 |             88 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/multiply_block_CONTROL_BUS_s_axi_U/ap_NS_fsm137_out                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               24 |             90 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |               12 |             96 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |               12 |             96 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                  |               12 |             96 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               13 |            104 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               13 |            104 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               13 |            104 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                  |               13 |            104 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/ap_CS_fsm_state8                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               36 |            120 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[24][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               28 |            128 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[32][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               26 |            128 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/tmp_0_3_reg_64830                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               38 |            128 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/X_prot_3_9_fu_234                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               22 |            128 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/ap_CS_fsm_state90                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               23 |            131 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    | design_IP_i/multiply_block_0/U0/ii_reg_63580                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               32 |            131 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                | design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                       |               74 |            147 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK | design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               45 |            150 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                | design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                         |               75 |            197 |
|  design_IP_i/clk_wiz_0/inst/HLS_CLK    |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |              291 |            815 |
|  design_IP_i/clk_wiz_0/inst/AXI_clk    |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |              227 |            848 |
|  design_IP_i/clk_wiz_0/inst/HLS_km_CLK |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |              601 |           2065 |
+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


