
*** Running vivado
    with args -log U500VCU118DevKitFPGAChip.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source U500VCU118DevKitFPGAChip.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source U500VCU118DevKitFPGAChip.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'vcu118_sys_clock_mmcm0'
INFO: [Project 1-454] Reading design checkpoint '/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'vcu118_sys_clock_mmcm1'
INFO: [Project 1-454] Reading design checkpoint '/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/ddr4_0.dcp' for cell 'dut_/xilinxvcu118mig_1/island/blackbox'
INFO: [Netlist 29-17] Analyzing 984 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i-es2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. vcu118_sys_clock_mmcm0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. vcu118_sys_clock_mmcm1/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dut_/xilinxvcu118mig_1/island/blackbox/c0_sys_clk_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/yang/vcu118/vcu118.runs/impl_1/.Xil/Vivado-27830-yang-linux/dcp_4/ddr4_0.edf:1467317]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut_/xilinxvcu118mig_1/island/blackbox/c0_sys_clk_n' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/yang/vcu118/vcu118.runs/impl_1/.Xil/Vivado-27830-yang-linux/dcp_4/ddr4_0.edf:1467318]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dut_/xilinxvcu118mig_1/island/blackbox/c0_sys_clk_p' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/yang/vcu118/vcu118.runs/impl_1/.Xil/Vivado-27830-yang-linux/dcp_4/ddr4_0.edf:1467325]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut_/xilinxvcu118mig_1/island/blackbox/c0_sys_clk_p' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/yang/vcu118/vcu118.runs/impl_1/.Xil/Vivado-27830-yang-linux/dcp_4/ddr4_0.edf:1467326]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vcu118_sys_clock_mmcm0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/yang/vcu118/vcu118.runs/impl_1/.Xil/Vivado-27830-yang-linux/dcp_2/clk_wiz_0.edf:452]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vcu118_sys_clock_mmcm1/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/yang/vcu118/vcu118.runs/impl_1/.Xil/Vivado-27830-yang-linux/dcp_3/clk_wiz_1.edf:337]
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'vcu118_sys_clock_mmcm0/inst'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'vcu118_sys_clock_mmcm0/inst'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'vcu118_sys_clock_mmcm0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 3347.359 ; gain = 835.109 ; free physical = 9189 ; free virtual = 57539
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'vcu118_sys_clock_mmcm0/inst'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'vcu118_sys_clock_mmcm1/inst'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'vcu118_sys_clock_mmcm1/inst'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'vcu118_sys_clock_mmcm1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'vcu118_sys_clock_mmcm1/inst'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/ddr4_0_board.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst'
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/ddr4_0_board.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst'
Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/par/ddr4_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/par/ddr4_0.xdc:174]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/par/ddr4_0.xdc:181]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Vivado 12-4365] The following ports on current instance 'dut_/xilinxvcu118mig_1/island/blackbox/inst' could not be traversed to top level ports, the result will not contain these ports '{c0_sys_clk_p c0_sys_clk_n}'. [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/par/ddr4_0.xdc:318]
Finished Parsing XDC File [/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/par/ddr4_0.xdc] for cell 'dut_/xilinxvcu118mig_1/island/blackbox/inst'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/ddr4_0.dcp'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yang/Application/Vivado/2016.4/data/ip'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'U500VCU118DevKitFPGAChip'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/yang/vcu118/vcu118.srcs/sources_1/ip/ddr4_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 982 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 60 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 127 instances
  RAM256X1D => RAM256X1D (RAMD64E, RAMD64E, RAMD64E, RAMD64E, MUXF7, MUXF7, MUXF7, MUXF7, MUXF8, MUXF8, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 204 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 426 instances

link_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:56 . Memory (MB): peak = 3359.859 ; gain = 2341.984 ; free physical = 9466 ; free virtual = 57524
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg-es2'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg-es2'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3431.895 ; gain = 64.031 ; free physical = 9466 ; free virtual = 57524
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
ERROR: [Mig 66-99] Memory Core Error - [dut_/xilinxvcu118mig_1/island/blackbox] Port(s) c0_sys_clk_p, c0_sys_clk_n is/are not placed. Assign all ports to valid sites. 
ERROR: [Mig 66-99] Memory Core Error - [dut_/xilinxvcu118mig_1/island/blackbox] MIG Instance port(s) c0_sys_clk_n,c0_sys_clk_p is/are not connected to top level instance of the design 
ERROR: [Mig 66-99] Memory Core Error - [dut_/xilinxvcu118mig_1/island/blackbox] Port(s) ddr_c0_ddr4_ck_c,ddr_c0_ddr4_ck_t,ddr_c0_ddr4_adr[0],ddr_c0_ddr4_adr[1],ddr_c0_ddr4_adr[2],ddr_c0_ddr4_adr[3],ddr_c0_ddr4_adr[4],ddr_c0_ddr4_adr[5],ddr_c0_ddr4_adr[6],ddr_c0_ddr4_adr[7],ddr_c0_ddr4_adr[8],ddr_c0_ddr4_adr[9],ddr_c0_ddr4_adr[10],ddr_c0_ddr4_adr[11],ddr_c0_ddr4_adr[12],ddr_c0_ddr4_adr[13],ddr_c0_ddr4_adr[14],ddr_c0_ddr4_adr[15],ddr_c0_ddr4_adr[16],ddr_c0_ddr4_ba[0],ddr_c0_ddr4_ba[1],ddr_c0_ddr4_bg,ddr_c0_ddr4_cs_n,ddr_c0_ddr4_cke,ddr_c0_ddr4_odt,ddr_c0_ddr4_act_n,ddr_c0_ddr4_reset_n,ddr_c0_ddr4_dqs_c[0],ddr_c0_ddr4_dqs_t[0],ddr_c0_ddr4_dm_dbi_n[0],ddr_c0_ddr4_dq[0],ddr_c0_ddr4_dq[1],ddr_c0_ddr4_dq[2],ddr_c0_ddr4_dq[3],ddr_c0_ddr4_dq[4],ddr_c0_ddr4_dq[5],ddr_c0_ddr4_dq[6],ddr_c0_ddr4_dq[7],ddr_c0_ddr4_dqs_c[2],ddr_c0_ddr4_dqs_t[2],ddr_c0_ddr4_dm_dbi_n[2],ddr_c0_ddr4_dq[16],ddr_c0_ddr4_dq[17],ddr_c0_ddr4_dq[18],ddr_c0_ddr4_dq[19],ddr_c0_ddr4_dq[20],ddr_c0_ddr4_dq[21],ddr_c0_ddr4_dq[22],ddr_c0_ddr4_dq[23],ddr_c0_ddr4_dqs_c[3],ddr_c0_ddr4_dqs_t[3],ddr_c0_ddr4_dm_dbi_n[3],ddr_c0_ddr4_dq[24],ddr_c0_ddr4_dq[25],ddr_c0_ddr4_dq[26],ddr_c0_ddr4_dq[27],ddr_c0_ddr4_dq[28],ddr_c0_ddr4_dq[29],ddr_c0_ddr4_dq[30],ddr_c0_ddr4_dq[31],ddr_c0_ddr4_dqs_c[4],ddr_c0_ddr4_dqs_t[4],ddr_c0_ddr4_dm_dbi_n[4],ddr_c0_ddr4_dq[32],ddr_c0_ddr4_dq[33],ddr_c0_ddr4_dq[34],ddr_c0_ddr4_dq[35],ddr_c0_ddr4_dq[36],ddr_c0_ddr4_dq[37],ddr_c0_ddr4_dq[38],ddr_c0_ddr4_dq[39],ddr_c0_ddr4_dqs_c[5],ddr_c0_ddr4_dqs_t[5],ddr_c0_ddr4_dm_dbi_n[5],ddr_c0_ddr4_dq[40],ddr_c0_ddr4_dq[41],ddr_c0_ddr4_dq[42],ddr_c0_ddr4_dq[43],ddr_c0_ddr4_dq[44],ddr_c0_ddr4_dq[45],ddr_c0_ddr4_dq[46],ddr_c0_ddr4_dq[47],ddr_c0_ddr4_dqs_c[6],ddr_c0_ddr4_dqs_t[6],ddr_c0_ddr4_dm_dbi_n[6],ddr_c0_ddr4_dq[48],ddr_c0_ddr4_dq[49],ddr_c0_ddr4_dq[50],ddr_c0_ddr4_dq[51],ddr_c0_ddr4_dq[52],ddr_c0_ddr4_dq[53],ddr_c0_ddr4_dq[54],ddr_c0_ddr4_dq[55],ddr_c0_ddr4_dqs_c[7],ddr_c0_ddr4_dqs_t[7],ddr_c0_ddr4_dm_dbi_n[7],ddr_c0_ddr4_dq[56],ddr_c0_ddr4_dq[57],ddr_c0_ddr4_dq[58],ddr_c0_ddr4_dq[59],ddr_c0_ddr4_dq[60],ddr_c0_ddr4_dq[61],ddr_c0_ddr4_dq[62],ddr_c0_ddr4_dq[63],ddr_c0_ddr4_dqs_c[1],ddr_c0_ddr4_dqs_t[1],ddr_c0_ddr4_dm_dbi_n[1],ddr_c0_ddr4_dq[8],ddr_c0_ddr4_dq[9],ddr_c0_ddr4_dq[10],ddr_c0_ddr4_dq[11],ddr_c0_ddr4_dq[12],ddr_c0_ddr4_dq[13],ddr_c0_ddr4_dq[14],ddr_c0_ddr4_dq[15] is/are not placed. Assign all ports to valid sites. 
Phase 1 Generate And Synthesize MIG Cores | Checksum: 13c534e45

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3431.895 ; gain = 0.000 ; free physical = 9426 ; free virtual = 57484
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 9 Warnings, 2 Critical Warnings and 4 Errors encountered.
opt_design failed
ERROR: [Opt 31-306] MIG Core Generation Failed.
INFO: [Common 17-206] Exiting Vivado at Thu Aug  2 12:07:26 2018...
