#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55c9d426fe90 .scope module, "clock" "clock" 2 176;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /OUTPUT 1 "clk_out";
o0x7fd0f16e5018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9d428f1a0_0 .net "clk_in", 0 0, o0x7fd0f16e5018;  0 drivers
v0x55c9d428c230_0 .var "clk_out", 0 0;
v0x55c9d428b880_0 .var "counter", 22 0;
v0x55c9d4279100_0 .var "delay", 5 0;
E_0x55c9d4256340 .event posedge, v0x55c9d428f1a0_0;
S_0x55c9d42796f0 .scope module, "cpu_tb" "cpu_tb" 3 1;
 .timescale 0 0;
v0x55c9d42b2990_0 .var "CLK", 0 0;
v0x55c9d42b2a30_0 .var/i "i", 31 0;
S_0x55c9d42a6d50 .scope module, "cpu" "cpu" 3 5, 2 14 0, S_0x55c9d42796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
P_0x55c9d4226af0 .param/l "FLAG_C" 1 2 42, +C4<00000000000000000000000000000001>;
L_0x55c9d428b6f0 .functor BUFZ 1, v0x55c9d42b2990_0, C4<0>, C4<0>, C4<0>;
v0x55c9d42b0a60_0 .net "CLK", 0 0, v0x55c9d42b2990_0;  1 drivers
v0x55c9d42b0b40_0 .net *"_ivl_12", 31 0, L_0x55c9d42c2f50;  1 drivers
L_0x7fd0f169c0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9d42b0c20_0 .net *"_ivl_15", 28 0, L_0x7fd0f169c0a8;  1 drivers
L_0x7fd0f169c0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9d42b0ce0_0 .net/2u *"_ivl_16", 31 0, L_0x7fd0f169c0f0;  1 drivers
v0x55c9d42b0dc0_0 .net *"_ivl_4", 31 0, L_0x55c9d42b2c80;  1 drivers
L_0x7fd0f169c018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9d42b0ef0_0 .net *"_ivl_7", 28 0, L_0x7fd0f169c018;  1 drivers
L_0x7fd0f169c060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9d42b0fd0_0 .net/2u *"_ivl_8", 31 0, L_0x7fd0f169c060;  1 drivers
v0x55c9d42b10b0_0 .net "a_c_flag", 0 0, v0x55c9d42af7d0_0;  1 drivers
v0x55c9d42b11a0_0 .net "a_en", 0 0, L_0x55c9d42c4260;  1 drivers
v0x55c9d42b1260_0 .net "a_load", 0 0, L_0x55c9d42c43a0;  1 drivers
v0x55c9d42b1300_0 .net "a_op", 2 0, v0x55c9d42aad60_0;  1 drivers
v0x55c9d42b1410_0 .net "a_out", 15 0, L_0x55c9d42c3c40;  1 drivers
v0x55c9d42b14d0_0 .net "alu_c_flag", 0 0, v0x55c9d42a7b30_0;  1 drivers
v0x55c9d42b15c0_0 .net "alu_en", 0 0, L_0x55c9d42c3e30;  1 drivers
v0x55c9d42b1680_0 .net "alu_op", 2 0, v0x55c9d42aae60_0;  1 drivers
v0x55c9d42b1790_0 .net "alu_out", 15 0, v0x55c9d42a7bf0_0;  1 drivers
v0x55c9d42b1850_0 .net "b_en", 0 0, L_0x55c9d42c4440;  1 drivers
v0x55c9d42b18f0_0 .net "b_load", 0 0, L_0x55c9d42c4300;  1 drivers
v0x55c9d42b1990_0 .net "b_out", 15 0, L_0x55c9d428c950;  1 drivers
v0x55c9d42b1a80_0 .var "bus", 15 0;
v0x55c9d42b1b40_0 .net "clk", 0 0, L_0x55c9d428b6f0;  1 drivers
v0x55c9d42b1be0_0 .net "flags", 2 0, v0x55c9d42ac550_0;  1 drivers
v0x55c9d42b1ca0_0 .net "ir_en", 0 0, L_0x55c9d42c49f0;  1 drivers
v0x55c9d42b1d60_0 .net "ir_load", 0 0, L_0x55c9d42c4ca0;  1 drivers
v0x55c9d42b1e00_0 .net "ir_out", 15 0, v0x55c9d42ace40_0;  1 drivers
v0x55c9d42b1ea0_0 .net "mar_load", 0 0, L_0x55c9d42c3ff0;  1 drivers
v0x55c9d42b1f40_0 .net "pc_en", 0 0, L_0x55c9d42c45e0;  1 drivers
v0x55c9d42b1fe0_0 .net "pc_inc", 0 0, L_0x55c9d42c4830;  1 drivers
v0x55c9d42b2080_0 .net "pc_load", 0 0, L_0x55c9d42c4740;  1 drivers
v0x55c9d42b2120_0 .net "pc_out", 15 0, L_0x55c9d42c4f10;  1 drivers
v0x55c9d42b21c0_0 .net "ram_en", 0 0, L_0x55c9d42c3f50;  1 drivers
v0x55c9d42b2290_0 .net "ram_load", 0 0, L_0x55c9d42c4170;  1 drivers
v0x55c9d42b2360_0 .net "ram_out", 15 0, v0x55c9d42ae330_0;  1 drivers
v0x55c9d42b2640_0 .net "sp_add", 0 0, L_0x55c9d42c3cb0;  1 drivers
v0x55c9d42b2710_0 .net "sp_out", 15 0, L_0x55c9d42c5190;  1 drivers
v0x55c9d42b2800_0 .net "stack_en", 0 0, L_0x55c9d42c3ba0;  1 drivers
v0x55c9d42b28a0_0 .net "stack_load", 0 0, L_0x55c9d42c3b00;  1 drivers
E_0x55c9d4255200/0 .event edge, v0x55c9d42b11a0_0, v0x55c9d428db60_0, v0x55c9d42b1850_0, v0x55c9d4274320_0;
E_0x55c9d4255200/1 .event edge, v0x55c9d42b15c0_0, v0x55c9d42a7bf0_0, v0x55c9d42ae560_0, v0x55c9d42ae7c0_0;
E_0x55c9d4255200/2 .event edge, v0x55c9d42ae330_0, v0x55c9d42b1f40_0, v0x55c9d42ad710_0, v0x55c9d42b1ca0_0;
E_0x55c9d4255200/3 .event edge, v0x55c9d42acd80_0;
E_0x55c9d4255200 .event/or E_0x55c9d4255200/0, E_0x55c9d4255200/1, E_0x55c9d4255200/2, E_0x55c9d4255200/3;
L_0x55c9d42b2b20 .part v0x55c9d42ac550_0, 1, 1;
L_0x55c9d42b2c80 .concat [ 3 29 0 0], v0x55c9d42aae60_0, L_0x7fd0f169c018;
L_0x55c9d42c2de0 .cmp/ne 32, L_0x55c9d42b2c80, L_0x7fd0f169c060;
L_0x55c9d42c2f50 .concat [ 3 29 0 0], v0x55c9d42aad60_0, L_0x7fd0f169c0a8;
L_0x55c9d42c30a0 .cmp/ne 32, L_0x55c9d42c2f50, L_0x7fd0f169c0f0;
L_0x55c9d42c3440 .part v0x55c9d42ace40_0, 0, 10;
L_0x55c9d42c3640 .part v0x55c9d42ace40_0, 12, 4;
L_0x55c9d42c3710 .part v0x55c9d42ae330_0, 12, 4;
L_0x55c9d42c3880 .part v0x55c9d42ae330_0, 0, 12;
L_0x55c9d42c3970 .part v0x55c9d42ace40_0, 10, 2;
L_0x55c9d42c3b00 .part v0x55c9d42ab050_0, 15, 1;
L_0x55c9d42c3ba0 .part v0x55c9d42ab050_0, 14, 1;
L_0x55c9d42c3cb0 .part v0x55c9d42ab050_0, 13, 1;
L_0x55c9d42c3e30 .part v0x55c9d42ab050_0, 12, 1;
L_0x55c9d42c3f50 .part v0x55c9d42ab050_0, 11, 1;
L_0x55c9d42c3ff0 .part v0x55c9d42ab050_0, 10, 1;
L_0x55c9d42c4170 .part v0x55c9d42ab050_0, 9, 1;
L_0x55c9d42c4260 .part v0x55c9d42ab050_0, 8, 1;
L_0x55c9d42c43a0 .part v0x55c9d42ab050_0, 7, 1;
L_0x55c9d42c4440 .part v0x55c9d42ab050_0, 6, 1;
L_0x55c9d42c4300 .part v0x55c9d42ab050_0, 5, 1;
L_0x55c9d42c45e0 .part v0x55c9d42ab050_0, 4, 1;
L_0x55c9d42c4740 .part v0x55c9d42ab050_0, 3, 1;
L_0x55c9d42c4830 .part v0x55c9d42ab050_0, 2, 1;
L_0x55c9d42c49f0 .part v0x55c9d42ab050_0, 1, 1;
L_0x55c9d42c4ca0 .part v0x55c9d42ab050_0, 0, 1;
L_0x55c9d42c4e70 .part v0x55c9d42ac550_0, 1, 1;
L_0x55c9d42c5000 .part v0x55c9d42b1a80_0, 0, 12;
L_0x55c9d42c5260 .part v0x55c9d42ae330_0, 0, 10;
S_0x55c9d42a7000 .scope module, "alu" "alu" 2 47, 2 613 0, S_0x55c9d42a6d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /INPUT 3 "alu_op";
    .port_info 4 /INPUT 1 "flag_c_in";
    .port_info 5 /OUTPUT 16 "out";
    .port_info 6 /OUTPUT 1 "flag_c_out";
P_0x55c9d42a7200 .param/l "ALU_ADD" 1 2 623, +C4<00000000000000000000000000000000>;
P_0x55c9d42a7240 .param/l "ALU_ADDC" 1 2 624, +C4<00000000000000000000000000000001>;
P_0x55c9d42a7280 .param/l "ALU_AND" 1 2 628, +C4<00000000000000000000000000000101>;
P_0x55c9d42a72c0 .param/l "ALU_MOD" 1 2 627, +C4<00000000000000000000000000000100>;
P_0x55c9d42a7300 .param/l "ALU_OR" 1 2 629, +C4<00000000000000000000000000000110>;
P_0x55c9d42a7340 .param/l "ALU_SUB" 1 2 625, +C4<00000000000000000000000000000010>;
P_0x55c9d42a7380 .param/l "ALU_SUBB" 1 2 626, +C4<00000000000000000000000000000011>;
P_0x55c9d42a73c0 .param/l "ALU_XOR" 1 2 630, +C4<00000000000000000000000000000111>;
v0x55c9d428db60_0 .net "a", 15 0, L_0x55c9d42c3c40;  alias, 1 drivers
v0x55c9d428ca70_0 .net "alu_op", 2 0, v0x55c9d42aae60_0;  alias, 1 drivers
v0x55c9d4274320_0 .net "b", 15 0, L_0x55c9d428c950;  alias, 1 drivers
v0x55c9d42a7960_0 .net "clk", 0 0, L_0x55c9d428b6f0;  alias, 1 drivers
v0x55c9d42a7a20_0 .net "flag_c_in", 0 0, L_0x55c9d42b2b20;  1 drivers
v0x55c9d42a7b30_0 .var "flag_c_out", 0 0;
v0x55c9d42a7bf0_0 .var "out", 15 0;
E_0x55c9d4256380 .event posedge, v0x55c9d42a7960_0;
S_0x55c9d42a7db0 .scope module, "controller" "controller" 2 88, 2 313 0, S_0x55c9d42a6d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "ir_opcode";
    .port_info 2 /INPUT 4 "ram_opcode";
    .port_info 3 /INPUT 12 "ram_arg";
    .port_info 4 /INPUT 2 "stack_opcode";
    .port_info 5 /INPUT 3 "flags";
    .port_info 6 /OUTPUT 3 "alu_op";
    .port_info 7 /OUTPUT 3 "a_op";
    .port_info 8 /OUTPUT 16 "out";
P_0x55c9d42a7fb0 .param/l "ALU_ADD" 1 2 376, +C4<00000000000000000000000000000000>;
P_0x55c9d42a7ff0 .param/l "ALU_ADDC" 1 2 377, +C4<00000000000000000000000000000001>;
P_0x55c9d42a8030 .param/l "ALU_AND" 1 2 381, +C4<00000000000000000000000000000101>;
P_0x55c9d42a8070 .param/l "ALU_MOD" 1 2 380, +C4<00000000000000000000000000000100>;
P_0x55c9d42a80b0 .param/l "ALU_OR" 1 2 382, +C4<00000000000000000000000000000110>;
P_0x55c9d42a80f0 .param/l "ALU_SUB" 1 2 378, +C4<00000000000000000000000000000010>;
P_0x55c9d42a8130 .param/l "ALU_SUBB" 1 2 379, +C4<00000000000000000000000000000011>;
P_0x55c9d42a8170 .param/l "ALU_XOR" 1 2 383, +C4<00000000000000000000000000000111>;
P_0x55c9d42a81b0 .param/l "A_COM" 1 2 391, +C4<00000000000000000000000000000110>;
P_0x55c9d42a81f0 .param/l "A_DEC" 1 2 387, +C4<00000000000000000000000000000010>;
P_0x55c9d42a8230 .param/l "A_INC" 1 2 386, +C4<00000000000000000000000000000001>;
P_0x55c9d42a8270 .param/l "A_NOT" 1 2 390, +C4<00000000000000000000000000000101>;
P_0x55c9d42a82b0 .param/l "A_SHL" 1 2 388, +C4<00000000000000000000000000000011>;
P_0x55c9d42a82f0 .param/l "A_SHR" 1 2 389, +C4<00000000000000000000000000000100>;
P_0x55c9d42a8330 .param/l "FLAG_C" 1 2 395, +C4<00000000000000000000000000000001>;
P_0x55c9d42a8370 .param/l "FLAG_S" 1 2 396, +C4<00000000000000000000000000000010>;
P_0x55c9d42a83b0 .param/l "FLAG_Z" 1 2 394, +C4<00000000000000000000000000000000>;
P_0x55c9d42a83f0 .param/l "OP_ADD" 1 2 329, C4<0011>;
P_0x55c9d42a8430 .param/l "OP_ADDC" 1 2 330, C4<0100>;
P_0x55c9d42a8470 .param/l "OP_AND" 1 2 334, C4<1000>;
P_0x55c9d42a84b0 .param/l "OP_CALL" 1 2 341, C4<1111>;
P_0x55c9d42a84f0 .param/l "OP_COM" 1 2 354, C4<000000000110>;
P_0x55c9d42a8530 .param/l "OP_DEC" 1 2 350, C4<000000000010>;
P_0x55c9d42a8570 .param/l "OP_INC" 1 2 349, C4<000000000001>;
P_0x55c9d42a85b0 .param/l "OP_JMP" 1 2 337, C4<1011>;
P_0x55c9d42a85f0 .param/l "OP_JMPC" 1 2 339, C4<1101>;
P_0x55c9d42a8630 .param/l "OP_JMPS" 1 2 340, C4<1110>;
P_0x55c9d42a8670 .param/l "OP_JMPZ" 1 2 338, C4<1100>;
P_0x55c9d42a86b0 .param/l "OP_LDSTA" 1 2 344, C4<01>;
P_0x55c9d42a86f0 .param/l "OP_LOADA" 1 2 327, C4<0001>;
P_0x55c9d42a8730 .param/l "OP_MOD" 1 2 333, C4<0111>;
P_0x55c9d42a8770 .param/l "OP_NOARG" 1 2 326, C4<0000>;
P_0x55c9d42a87b0 .param/l "OP_NOOP" 1 2 348, C4<000000000000>;
P_0x55c9d42a87f0 .param/l "OP_NOST" 1 2 343, C4<00>;
P_0x55c9d42a8830 .param/l "OP_NOT" 1 2 353, C4<000000000101>;
P_0x55c9d42a8870 .param/l "OP_OR" 1 2 335, C4<1001>;
P_0x55c9d42a88b0 .param/l "OP_POP" 1 2 345, C4<10>;
P_0x55c9d42a88f0 .param/l "OP_PUSH" 1 2 355, C4<000000000111>;
P_0x55c9d42a8930 .param/l "OP_RET" 1 2 346, C4<11>;
P_0x55c9d42a8970 .param/l "OP_SHL" 1 2 351, C4<000000000011>;
P_0x55c9d42a89b0 .param/l "OP_SHR" 1 2 352, C4<000000000100>;
P_0x55c9d42a89f0 .param/l "OP_STORE" 1 2 328, C4<0010>;
P_0x55c9d42a8a30 .param/l "OP_SUB" 1 2 331, C4<0101>;
P_0x55c9d42a8a70 .param/l "OP_SUBB" 1 2 332, C4<0110>;
P_0x55c9d42a8ab0 .param/l "OP_XOR" 1 2 336, C4<1010>;
P_0x55c9d42a8af0 .param/l "SIG_ALU_EN" 1 2 361, +C4<00000000000000000000000000001100>;
P_0x55c9d42a8b30 .param/l "SIG_A_EN" 1 2 365, +C4<00000000000000000000000000001000>;
P_0x55c9d42a8b70 .param/l "SIG_A_LOAD" 1 2 366, +C4<00000000000000000000000000000111>;
P_0x55c9d42a8bb0 .param/l "SIG_B_EN" 1 2 367, +C4<00000000000000000000000000000110>;
P_0x55c9d42a8bf0 .param/l "SIG_B_LOAD" 1 2 368, +C4<00000000000000000000000000000101>;
P_0x55c9d42a8c30 .param/l "SIG_IR_EN" 1 2 372, +C4<00000000000000000000000000000001>;
P_0x55c9d42a8c70 .param/l "SIG_IR_LOAD" 1 2 373, +C4<00000000000000000000000000000000>;
P_0x55c9d42a8cb0 .param/l "SIG_MAR_LOAD" 1 2 363, +C4<00000000000000000000000000001010>;
P_0x55c9d42a8cf0 .param/l "SIG_PC_EN" 1 2 369, +C4<00000000000000000000000000000100>;
P_0x55c9d42a8d30 .param/l "SIG_PC_INC" 1 2 371, +C4<00000000000000000000000000000010>;
P_0x55c9d42a8d70 .param/l "SIG_PC_LOAD" 1 2 370, +C4<00000000000000000000000000000011>;
P_0x55c9d42a8db0 .param/l "SIG_RAM_EN" 1 2 362, +C4<00000000000000000000000000001011>;
P_0x55c9d42a8df0 .param/l "SIG_RAM_LOAD" 1 2 364, +C4<00000000000000000000000000001001>;
P_0x55c9d42a8e30 .param/l "SIG_SP_ADD" 1 2 360, +C4<00000000000000000000000000001101>;
P_0x55c9d42a8e70 .param/l "SIG_STACK_EN" 1 2 359, +C4<00000000000000000000000000001110>;
P_0x55c9d42a8eb0 .param/l "SIG_STACK_LOAD" 1 2 358, +C4<00000000000000000000000000001111>;
v0x55c9d42aad60_0 .var "a_op", 2 0;
v0x55c9d42aae60_0 .var "alu_op", 2 0;
v0x55c9d42aaf50_0 .net "clk", 0 0, L_0x55c9d428b6f0;  alias, 1 drivers
v0x55c9d42ab050_0 .var "ctrl_word", 15 0;
v0x55c9d42ab0f0_0 .net "flags", 2 0, v0x55c9d42ac550_0;  alias, 1 drivers
v0x55c9d42ab200_0 .net "ir_opcode", 3 0, L_0x55c9d42c3640;  1 drivers
v0x55c9d42ab2e0_0 .net "out", 15 0, v0x55c9d42ab050_0;  1 drivers
v0x55c9d42ab3c0_0 .net "ram_arg", 11 0, L_0x55c9d42c3880;  1 drivers
v0x55c9d42ab4a0_0 .net "ram_opcode", 3 0, L_0x55c9d42c3710;  1 drivers
v0x55c9d42ab580_0 .net "ram_stack_opcode", 1 0, L_0x55c9d42c3570;  1 drivers
v0x55c9d42ab660_0 .net "stack_opcode", 1 0, L_0x55c9d42c3970;  1 drivers
v0x55c9d42ab740_0 .var "stage", 2 0;
v0x55c9d42ab820_0 .var "stage_rst", 0 0;
E_0x55c9d42560f0/0 .event edge, v0x55c9d42ab740_0, v0x55c9d42ab4a0_0, v0x55c9d42ab3c0_0, v0x55c9d42ab0f0_0;
E_0x55c9d42560f0/1 .event edge, v0x55c9d42ab660_0, v0x55c9d42ab200_0;
E_0x55c9d42560f0 .event/or E_0x55c9d42560f0/0, E_0x55c9d42560f0/1;
E_0x55c9d42aad00 .event negedge, v0x55c9d42a7960_0;
L_0x55c9d42c3570 .part L_0x55c9d42c3880, 10, 2;
S_0x55c9d42aba00 .scope module, "flag_mux" "flag_mux" 2 58, 2 728 0, S_0x55c9d42a6d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "a_out";
    .port_info 2 /INPUT 1 "alu_op";
    .port_info 3 /INPUT 1 "a_load";
    .port_info 4 /INPUT 1 "a_op";
    .port_info 5 /INPUT 1 "alu_c_flag";
    .port_info 6 /INPUT 1 "a_c_flag";
    .port_info 7 /OUTPUT 3 "out";
P_0x55c9d42abb90 .param/l "FLAG_C" 1 2 740, +C4<00000000000000000000000000000001>;
P_0x55c9d42abbd0 .param/l "FLAG_S" 1 2 741, +C4<00000000000000000000000000000010>;
P_0x55c9d42abc10 .param/l "FLAG_Z" 1 2 739, +C4<00000000000000000000000000000000>;
v0x55c9d42abf90_0 .net "a_c_flag", 0 0, v0x55c9d42af7d0_0;  alias, 1 drivers
v0x55c9d42ac050_0 .net "a_load", 0 0, L_0x55c9d42c43a0;  alias, 1 drivers
v0x55c9d42ac110_0 .net "a_op", 0 0, L_0x55c9d42c30a0;  1 drivers
v0x55c9d42ac1e0_0 .net "a_out", 15 0, L_0x55c9d42c3c40;  alias, 1 drivers
v0x55c9d42ac2d0_0 .net "alu_c_flag", 0 0, v0x55c9d42a7b30_0;  alias, 1 drivers
v0x55c9d42ac3c0_0 .net "alu_op", 0 0, L_0x55c9d42c2de0;  1 drivers
v0x55c9d42ac460_0 .net "clk", 0 0, L_0x55c9d428b6f0;  alias, 1 drivers
v0x55c9d42ac550_0 .var "flags", 2 0;
v0x55c9d42ac610_0 .var "load_from_a", 0 0;
v0x55c9d42ac6d0_0 .var "load_from_alu", 0 0;
v0x55c9d42ac790_0 .net "out", 2 0, v0x55c9d42ac550_0;  alias, 1 drivers
S_0x55c9d42ac930 .scope module, "ir" "register" 2 145, 2 775 0, S_0x55c9d42a6d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 16 "bus";
    .port_info 3 /OUTPUT 16 "out";
v0x55c9d42acaf0_0 .net "bus", 15 0, v0x55c9d42b1a80_0;  1 drivers
v0x55c9d42acbf0_0 .net "clk", 0 0, L_0x55c9d428b6f0;  alias, 1 drivers
v0x55c9d42accb0_0 .net "load", 0 0, L_0x55c9d42c4ca0;  alias, 1 drivers
v0x55c9d42acd80_0 .net "out", 15 0, v0x55c9d42ace40_0;  alias, 1 drivers
v0x55c9d42ace40_0 .var "register", 15 0;
S_0x55c9d42acff0 .scope module, "pc" "pc" 2 156, 2 794 0, S_0x55c9d42a6d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 1 "inc";
    .port_info 3 /INPUT 12 "bus";
    .port_info 4 /OUTPUT 16 "out";
L_0x7fd0f169c180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c9d42ad2a0_0 .net/2u *"_ivl_0", 3 0, L_0x7fd0f169c180;  1 drivers
v0x55c9d42ad3a0_0 .net "bus", 11 0, L_0x55c9d42c5000;  1 drivers
v0x55c9d42ad480_0 .net "clk", 0 0, L_0x55c9d428b6f0;  alias, 1 drivers
v0x55c9d42ad5b0_0 .net "inc", 0 0, L_0x55c9d42c4830;  alias, 1 drivers
v0x55c9d42ad650_0 .net "load", 0 0, L_0x55c9d42c4740;  alias, 1 drivers
v0x55c9d42ad710_0 .net "out", 15 0, L_0x55c9d42c4f10;  alias, 1 drivers
v0x55c9d42ad7f0_0 .var "register", 11 0;
L_0x55c9d42c4f10 .concat [ 12 4 0 0], v0x55c9d42ad7f0_0, L_0x7fd0f169c180;
S_0x55c9d42ad970 .scope module, "ram" "ram" 2 75, 2 196 0, S_0x55c9d42a6d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ram_en";
    .port_info 2 /INPUT 1 "mar_load";
    .port_info 3 /INPUT 1 "ram_load";
    .port_info 4 /INPUT 1 "stack_load";
    .port_info 5 /INPUT 1 "stack_en";
    .port_info 6 /INPUT 10 "ir_arg";
    .port_info 7 /INPUT 16 "sp_out";
    .port_info 8 /INPUT 16 "bus";
    .port_info 9 /OUTPUT 16 "out";
v0x55c9d42adc50_0 .net *"_ivl_0", 15 0, L_0x55c9d42c3210;  1 drivers
L_0x7fd0f169c138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9d42add50_0 .net *"_ivl_5", 0 0, L_0x7fd0f169c138;  1 drivers
v0x55c9d42ade30_0 .net "bus", 15 0, v0x55c9d42b1a80_0;  alias, 1 drivers
v0x55c9d42adf00_0 .net "clk", 0 0, L_0x55c9d428b6f0;  alias, 1 drivers
v0x55c9d42adfa0_0 .var/i "i", 31 0;
v0x55c9d42ae0b0_0 .net "ir_arg", 9 0, L_0x55c9d42c3440;  1 drivers
v0x55c9d42ae190_0 .var "mar", 11 0;
v0x55c9d42ae270_0 .net "mar_load", 0 0, L_0x55c9d42c3ff0;  alias, 1 drivers
v0x55c9d42ae330_0 .var "out", 15 0;
v0x55c9d42ae4a0 .array "ram", 4095 0, 15 0;
v0x55c9d42ae560_0 .net "ram_en", 0 0, L_0x55c9d42c3f50;  alias, 1 drivers
v0x55c9d42ae620_0 .net "ram_load", 0 0, L_0x55c9d42c4170;  alias, 1 drivers
v0x55c9d42ae6e0_0 .net "sp_out", 15 0, L_0x55c9d42c5190;  alias, 1 drivers
v0x55c9d42ae7c0_0 .net "stack_en", 0 0, L_0x55c9d42c3ba0;  alias, 1 drivers
v0x55c9d42ae880_0 .net "stack_load", 0 0, L_0x55c9d42c3b00;  alias, 1 drivers
v0x55c9d42ae940_0 .net "top", 16 0, L_0x55c9d42c32b0;  1 drivers
L_0x55c9d42c3210 .array/port v0x55c9d42ae4a0, L_0x55c9d42c5190;
L_0x55c9d42c32b0 .concat [ 16 1 0 0], L_0x55c9d42c3210, L_0x7fd0f169c138;
S_0x55c9d42aebc0 .scope module, "reg_a" "a" 2 122, 2 669 0, S_0x55c9d42a6d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 3 "a_op";
    .port_info 3 /INPUT 16 "bus";
    .port_info 4 /INPUT 1 "flag_c_in";
    .port_info 5 /OUTPUT 16 "out";
    .port_info 6 /OUTPUT 1 "flag_c_out";
P_0x55c9d42aed50 .param/l "A_COM" 1 2 685, +C4<00000000000000000000000000000110>;
P_0x55c9d42aed90 .param/l "A_DEC" 1 2 681, +C4<00000000000000000000000000000010>;
P_0x55c9d42aedd0 .param/l "A_INC" 1 2 680, +C4<00000000000000000000000000000001>;
P_0x55c9d42aee10 .param/l "A_NOT" 1 2 684, +C4<00000000000000000000000000000101>;
P_0x55c9d42aee50 .param/l "A_SHL" 1 2 682, +C4<00000000000000000000000000000011>;
P_0x55c9d42aee90 .param/l "A_SHR" 1 2 683, +C4<00000000000000000000000000000100>;
L_0x55c9d42c3c40 .functor BUFZ 16, v0x55c9d42af330_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55c9d42af330_0 .var "a", 15 0;
v0x55c9d42af430_0 .net "a_op", 2 0, v0x55c9d42aad60_0;  alias, 1 drivers
v0x55c9d42af520_0 .net "bus", 15 0, v0x55c9d42b1a80_0;  alias, 1 drivers
v0x55c9d42af640_0 .net "clk", 0 0, L_0x55c9d428b6f0;  alias, 1 drivers
v0x55c9d42af6e0_0 .net "flag_c_in", 0 0, L_0x55c9d42c4e70;  1 drivers
v0x55c9d42af7d0_0 .var "flag_c_out", 0 0;
v0x55c9d42af870_0 .net "load", 0 0, L_0x55c9d42c43a0;  alias, 1 drivers
v0x55c9d42af910_0 .net "out", 15 0, L_0x55c9d42c3c40;  alias, 1 drivers
S_0x55c9d42afb00 .scope module, "reg_b" "register" 2 135, 2 775 0, S_0x55c9d42a6d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 16 "bus";
    .port_info 3 /OUTPUT 16 "out";
L_0x55c9d428c950 .functor BUFZ 16, v0x55c9d42b0020_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55c9d42afce0_0 .net "bus", 15 0, v0x55c9d42b1a80_0;  alias, 1 drivers
v0x55c9d42afdc0_0 .net "clk", 0 0, L_0x55c9d428b6f0;  alias, 1 drivers
v0x55c9d42afe80_0 .net "load", 0 0, L_0x55c9d42c4300;  alias, 1 drivers
v0x55c9d42aff50_0 .net "out", 15 0, L_0x55c9d428c950;  alias, 1 drivers
v0x55c9d42b0020_0 .var "register", 15 0;
S_0x55c9d42b01b0 .scope module, "sp" "sp" 2 166, 2 819 0, S_0x55c9d42a6d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stack_load";
    .port_info 2 /INPUT 1 "sp_add";
    .port_info 3 /INPUT 10 "ram_arg";
    .port_info 4 /OUTPUT 16 "out";
L_0x7fd0f169c1c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c9d42b0410_0 .net/2u *"_ivl_0", 3 0, L_0x7fd0f169c1c8;  1 drivers
v0x55c9d42b0510_0 .net "clk", 0 0, L_0x55c9d428b6f0;  alias, 1 drivers
v0x55c9d42b05d0_0 .net "out", 15 0, L_0x55c9d42c5190;  alias, 1 drivers
v0x55c9d42b06d0_0 .net "ram_arg", 9 0, L_0x55c9d42c5260;  1 drivers
v0x55c9d42b0770_0 .var "register", 11 0;
v0x55c9d42b0850_0 .net "sp_add", 0 0, L_0x55c9d42c3cb0;  alias, 1 drivers
v0x55c9d42b0910_0 .net "stack_load", 0 0, L_0x55c9d42c3b00;  alias, 1 drivers
L_0x55c9d42c5190 .concat [ 12 4 0 0], v0x55c9d42b0770_0, L_0x7fd0f169c1c8;
    .scope S_0x55c9d426fe90;
T_0 ;
    %wait E_0x55c9d4256340;
    %load/vec4 v0x55c9d4279100_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %jmp/0xz  T_0.0, 5;
    %load/vec4 v0x55c9d4279100_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55c9d4279100_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c9d428b880_0;
    %addi 1, 0, 23;
    %assign/vec4 v0x55c9d428b880_0, 0;
    %load/vec4 v0x55c9d428b880_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x55c9d428c230_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c9d42a7000;
T_1 ;
    %wait E_0x55c9d4256380;
    %load/vec4 v0x55c9d42a7a20_0;
    %store/vec4 v0x55c9d42a7b30_0, 0, 1;
    %load/vec4 v0x55c9d428ca70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c9d42a7bf0_0, 0, 16;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x55c9d428db60_0;
    %pad/u 17;
    %load/vec4 v0x55c9d4274320_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x55c9d42a7bf0_0, 0, 16;
    %store/vec4 v0x55c9d42a7b30_0, 0, 1;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0x55c9d428db60_0;
    %pad/u 17;
    %load/vec4 v0x55c9d4274320_0;
    %pad/u 17;
    %add;
    %load/vec4 v0x55c9d42a7a20_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x55c9d42a7bf0_0, 0, 16;
    %store/vec4 v0x55c9d42a7b30_0, 0, 1;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x55c9d428db60_0;
    %pad/u 17;
    %load/vec4 v0x55c9d4274320_0;
    %pad/u 17;
    %sub;
    %split/vec4 16;
    %store/vec4 v0x55c9d42a7bf0_0, 0, 16;
    %store/vec4 v0x55c9d42a7b30_0, 0, 1;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0x55c9d428db60_0;
    %pad/u 17;
    %load/vec4 v0x55c9d4274320_0;
    %pad/u 17;
    %sub;
    %load/vec4 v0x55c9d42a7a20_0;
    %pad/u 17;
    %sub;
    %split/vec4 16;
    %store/vec4 v0x55c9d42a7bf0_0, 0, 16;
    %store/vec4 v0x55c9d42a7b30_0, 0, 1;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x55c9d428db60_0;
    %load/vec4 v0x55c9d4274320_0;
    %mod;
    %store/vec4 v0x55c9d42a7bf0_0, 0, 16;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x55c9d428db60_0;
    %load/vec4 v0x55c9d4274320_0;
    %and;
    %store/vec4 v0x55c9d42a7bf0_0, 0, 16;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x55c9d428db60_0;
    %load/vec4 v0x55c9d4274320_0;
    %or;
    %store/vec4 v0x55c9d42a7bf0_0, 0, 16;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x55c9d428db60_0;
    %load/vec4 v0x55c9d4274320_0;
    %xor;
    %store/vec4 v0x55c9d42a7bf0_0, 0, 16;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c9d42aba00;
T_2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c9d42ac550_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9d42ac610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9d42ac6d0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55c9d42aba00;
T_3 ;
    %wait E_0x55c9d4256380;
    %load/vec4 v0x55c9d42ac1e0_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ac550_0, 4, 1;
    %load/vec4 v0x55c9d42ac1e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ac550_0, 4, 1;
    %load/vec4 v0x55c9d42ac3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9d42ac6d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c9d42ac110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9d42ac610_0, 0;
T_3.2 ;
T_3.1 ;
    %load/vec4 v0x55c9d42ac6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55c9d42ac2d0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c9d42ac550_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9d42ac6d0_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55c9d42ac610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x55c9d42abf90_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c9d42ac550_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9d42ac610_0, 0, 1;
T_3.6 ;
T_3.5 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c9d42ad970;
T_4 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55c9d42ae190_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9d42adfa0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x55c9d42adfa0_0;
    %cmpi/u 4096, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x55c9d42adfa0_0;
    %store/vec4a v0x55c9d42ae4a0, 4, 0;
    %load/vec4 v0x55c9d42adfa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9d42adfa0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 61442, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9d42ae4a0, 4, 0;
    %pushi/vec4 45056, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9d42ae4a0, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9d42ae4a0, 4, 0;
    %pushi/vec4 3072, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c9d42ae4a0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x55c9d42ad970;
T_5 ;
    %wait E_0x55c9d4256380;
    %load/vec4 v0x55c9d42ae560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55c9d42ae190_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x55c9d42ae4a0, 4;
    %assign/vec4 v0x55c9d42ae330_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c9d42ae270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55c9d42ade30_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v0x55c9d42ae190_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55c9d42ae620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55c9d42ade30_0;
    %load/vec4 v0x55c9d42ae190_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9d42ae4a0, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55c9d42ae880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x55c9d42ade30_0;
    %ix/getv 3, v0x55c9d42ae6e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9d42ae4a0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x55c9d42ae7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x55c9d42ae6e0_0;
    %pad/u 33;
    %load/vec4 v0x55c9d42ae0b0_0;
    %pad/u 33;
    %add;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c9d42ae4a0, 4;
    %assign/vec4 v0x55c9d42ae330_0, 0;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c9d42a7db0;
T_6 ;
    %wait E_0x55c9d42aad00;
    %load/vec4 v0x55c9d42ab820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c9d42ab740_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55c9d42ab740_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55c9d42ab740_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c9d42a7db0;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c9d42ab740_0, 0;
    %end;
    .thread T_7;
    .scope S_0x55c9d42a7db0;
T_8 ;
    %wait E_0x55c9d42560f0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c9d42ab050_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c9d42aae60_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c9d42aad60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %load/vec4 v0x55c9d42ab740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %load/vec4 v0x55c9d42ab4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %jmp T_8.12;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %load/vec4 v0x55c9d42ab3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 12;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 12;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 12;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 12;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %jmp T_8.20;
T_8.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.20;
T_8.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c9d42aad60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.20;
T_8.15 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55c9d42aad60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.20;
T_8.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55c9d42aad60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.20;
T_8.17 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55c9d42aad60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.20;
T_8.18 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55c9d42aad60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.20;
T_8.19 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55c9d42aad60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %jmp T_8.12;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v0x55c9d42ab0f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %jmp T_8.22;
T_8.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
T_8.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.12;
T_8.9 ;
    %load/vec4 v0x55c9d42ab0f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.23, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %jmp T_8.24;
T_8.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
T_8.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v0x55c9d42ab0f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.25, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %jmp T_8.26;
T_8.25 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
T_8.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x55c9d42ab4a0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_8.27, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.28;
T_8.27 ;
    %load/vec4 v0x55c9d42ab4a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.29, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %jmp T_8.30;
T_8.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %load/vec4 v0x55c9d42ab660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.34, 6;
    %jmp T_8.35;
T_8.31 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %jmp T_8.35;
T_8.32 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %jmp T_8.35;
T_8.33 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %jmp T_8.35;
T_8.34 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %jmp T_8.35;
T_8.35 ;
    %pop/vec4 1;
T_8.30 ;
T_8.28 ;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x55c9d42ab200_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.37, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %jmp T_8.39;
T_8.36 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.39;
T_8.37 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.39;
T_8.39 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55c9d42ab200_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.40, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.42, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.43, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.44, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.45, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.46, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.47, 6;
    %jmp T_8.48;
T_8.40 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c9d42aae60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.48;
T_8.41 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c9d42aae60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.48;
T_8.42 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55c9d42aae60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.48;
T_8.43 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55c9d42aae60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.48;
T_8.44 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55c9d42aae60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.48;
T_8.45 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55c9d42aae60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.48;
T_8.46 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55c9d42aae60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.48;
T_8.47 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55c9d42aae60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9d42ab050_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42ab820_0, 0, 1;
    %jmp T_8.48;
T_8.48 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55c9d42aebc0;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c9d42af330_0, 0, 16;
    %end;
    .thread T_9;
    .scope S_0x55c9d42aebc0;
T_10 ;
    %wait E_0x55c9d42aad00;
    %load/vec4 v0x55c9d42af870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55c9d42af520_0;
    %assign/vec4 v0x55c9d42af330_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55c9d42af6e0_0;
    %store/vec4 v0x55c9d42af7d0_0, 0, 1;
    %load/vec4 v0x55c9d42af430_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x55c9d42af330_0;
    %pad/u 17;
    %addi 1, 0, 17;
    %split/vec4 16;
    %store/vec4 v0x55c9d42af330_0, 0, 16;
    %store/vec4 v0x55c9d42af7d0_0, 0, 1;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x55c9d42af330_0;
    %pad/u 17;
    %subi 1, 0, 17;
    %split/vec4 16;
    %store/vec4 v0x55c9d42af330_0, 0, 16;
    %store/vec4 v0x55c9d42af7d0_0, 0, 1;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x55c9d42af330_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0x55c9d42af7d0_0, 0, 1;
    %load/vec4 v0x55c9d42af330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55c9d42af330_0, 0, 16;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x55c9d42af330_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55c9d42af7d0_0, 0, 1;
    %load/vec4 v0x55c9d42af330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55c9d42af330_0, 0, 16;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x55c9d42af330_0;
    %inv;
    %store/vec4 v0x55c9d42af330_0, 0, 16;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0x55c9d42af330_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55c9d42af330_0, 0, 16;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c9d42afb00;
T_11 ;
    %wait E_0x55c9d42aad00;
    %load/vec4 v0x55c9d42afe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55c9d42afce0_0;
    %assign/vec4 v0x55c9d42b0020_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55c9d42ac930;
T_12 ;
    %wait E_0x55c9d42aad00;
    %load/vec4 v0x55c9d42accb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55c9d42acaf0_0;
    %assign/vec4 v0x55c9d42ace40_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55c9d42acff0;
T_13 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55c9d42ad7f0_0, 0, 12;
    %end;
    .thread T_13;
    .scope S_0x55c9d42acff0;
T_14 ;
    %wait E_0x55c9d42aad00;
    %load/vec4 v0x55c9d42ad650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55c9d42ad3a0_0;
    %assign/vec4 v0x55c9d42ad7f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55c9d42ad5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55c9d42ad7f0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55c9d42ad7f0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55c9d42b01b0;
T_15 ;
    %pushi/vec4 4095, 0, 12;
    %assign/vec4 v0x55c9d42b0770_0, 0;
    %end;
    .thread T_15;
    .scope S_0x55c9d42b01b0;
T_16 ;
    %wait E_0x55c9d4256380;
    %load/vec4 v0x55c9d42b0910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55c9d42b0770_0;
    %subi 1, 0, 12;
    %assign/vec4 v0x55c9d42b0770_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55c9d42b0850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55c9d42b0770_0;
    %load/vec4 v0x55c9d42b06d0_0;
    %pad/u 12;
    %add;
    %addi 1, 0, 12;
    %assign/vec4 v0x55c9d42b0770_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55c9d42a6d50;
T_17 ;
    %wait E_0x55c9d4255200;
    %load/vec4 v0x55c9d42b11a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55c9d42b1410_0;
    %store/vec4 v0x55c9d42b1a80_0, 0, 16;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55c9d42b1850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55c9d42b1990_0;
    %store/vec4 v0x55c9d42b1a80_0, 0, 16;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55c9d42b15c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x55c9d42b1790_0;
    %store/vec4 v0x55c9d42b1a80_0, 0, 16;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x55c9d42b21c0_0;
    %load/vec4 v0x55c9d42b2800_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x55c9d42b2360_0;
    %store/vec4 v0x55c9d42b1a80_0, 0, 16;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x55c9d42b1f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0x55c9d42b2120_0;
    %store/vec4 v0x55c9d42b1a80_0, 0, 16;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x55c9d42b1ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0x55c9d42b1e00_0;
    %store/vec4 v0x55c9d42b1a80_0, 0, 16;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c9d42b1a80_0, 0, 16;
T_17.11 ;
T_17.9 ;
T_17.7 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55c9d42796f0;
T_18 ;
    %vpi_call 3 9 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 3 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c9d42796f0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9d42b2990_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9d42b2a30_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x55c9d42b2a30_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_18.1, 5;
    %delay 1, 0;
    %load/vec4 v0x55c9d42b2990_0;
    %inv;
    %store/vec4 v0x55c9d42b2990_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55c9d42b2a30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55c9d42b2a30_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %vpi_call 3 17 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cpu.v";
    "cpu_tb.v";
