IrModule {
    path: "top"."submodule",
    source_location: SourceLocation($FILE, $LINE-2, 9),
    parent: "top",
    interface_types: [
        Input(
            IrBitVectorType {
                bit_count: 1,
            },
        ),
        Output(
            IrBitVectorType {
                bit_count: 1,
            },
        ),
    ],
    interface: [
        Input(
            IrModuleInputData {
                external_value: Input {
                    value: LiteralBits {
                        bit_count: 1,
                        value: 0x1,
                    },
                },
                module_input: IrModuleInput {
                    module: "top"."submodule",
                    index: 0,
                    path: "io.0",
                    value_type: IrBitVectorType {
                        bit_count: 1,
                    },
                },
            },
        ),
        Output(
            IrModuleOutputData {
                output_read: IrOutputRead(
                    IrOutputReadData {
                        module: "top",
                        value_type: IrBitVectorType {
                            bit_count: 1,
                        },
                        write_data: IrOutputWriteData {
                            writing_module: "top"."submodule",
                            index: 1,
                        },
                    },
                ),
                wire: IrWire {
                    path: "top"."submodule"."io.1",
                    source_location: SourceLocation($FILE, $LINE-2, 9),
                    value_type: IrBitVectorType {
                        bit_count: 1,
                    },
                    assigned_value: <None>,
                    ..
                },
            },
        ),
    ],
    wires: {
        "io.1": IrWire {
            source_location: SourceLocation($FILE, $LINE-2, 9),
            value_type: IrBitVectorType {
                bit_count: 1,
            },
            assigned_value: <None>,
            ..
        },
    },
    registers: {},
    ..
}