

================================================================
== Vivado HLS Report for 'pwm'
================================================================
* Date:           Tue Jun  4 00:28:11 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PWM
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   16|   16|   17|   17| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      8|       -|      -|
|Expression       |        -|      -|       0|   1333|
|FIFO             |        -|      -|       -|      -|
|Instance         |       10|      -|     340|    412|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    287|
|Register         |        -|      -|     531|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       10|      8|     871|   2032|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      3|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------+----------------+---------+-------+-----+-----+
    |     Instance     |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +------------------+----------------+---------+-------+-----+-----+
    |pwm_CTRL_s_axi_U  |pwm_CTRL_s_axi  |        2|      0|  230|  302|
    |pwm_TEST_s_axi_U  |pwm_TEST_s_axi  |        8|      0|  110|  110|
    +------------------+----------------+---------+-------+-----+-----+
    |Total             |                |       10|      0|  340|  412|
    +------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |pwm_mul_mul_16s_1bkb_U1  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U2  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U3  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U4  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U5  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U6  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U7  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U8  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_420_p2               |     +    |      0|  0|  12|           1|           3|
    |r_V_1_fu_646_p2             |     +    |      0|  0|  40|          33|          33|
    |r_V_2_fu_745_p2             |     +    |      0|  0|  40|          33|          33|
    |r_V_3_fu_844_p2             |     +    |      0|  0|  40|          33|          33|
    |r_V_4_fu_943_p2             |     +    |      0|  0|  40|          33|          33|
    |r_V_5_fu_1046_p2            |     +    |      0|  0|  40|          33|          33|
    |r_V_6_fu_1149_p2            |     +    |      0|  0|  40|          33|          33|
    |r_V_7_fu_1268_p2            |     +    |      0|  0|  40|          33|          33|
    |r_V_fu_542_p2               |     +    |      0|  0|  40|          33|          33|
    |tmp_23_fu_571_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_44_fu_674_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_48_fu_773_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_52_fu_872_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_56_fu_971_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_60_fu_1074_p2           |     +    |      0|  0|  23|           1|          16|
    |tmp_64_fu_1177_p2           |     +    |      0|  0|  23|           1|          16|
    |tmp_68_fu_1296_p2           |     +    |      0|  0|  23|           1|          16|
    |tmp_s_fu_464_p2             |     +    |      0|  0|  23|           1|          16|
    |tmp_fu_426_p2               |     -    |      0|  0|  39|          32|          32|
    |p_Repl2_0_trunc_fu_1336_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_1_trunc_fu_1359_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_2_trunc_fu_1382_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_3_trunc_fu_1405_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_4_trunc_fu_1428_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_5_trunc_fu_1451_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_6_trunc_fu_1474_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_7_trunc_fu_1503_p2  |    and   |      0|  0|   2|           1|           1|
    |tmp_18_1_fu_1349_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_18_2_fu_1372_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_18_3_fu_1395_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_18_4_fu_1418_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_18_5_fu_1441_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_18_6_fu_1464_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_18_7_fu_1492_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_18_s_fu_1326_p2         |    and   |      0|  0|   2|           1|           1|
    |icmp_fu_1259_p2             |   icmp   |      0|  0|   9|           4|           1|
    |tmp_12_fu_600_p2            |   icmp   |      0|  0|  13|          16|          16|
    |tmp_15_1_fu_703_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_15_2_fu_802_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_15_3_fu_901_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_15_4_fu_1000_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_15_5_fu_1103_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_15_6_fu_1206_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_15_7_fu_1479_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_15_fu_604_p2            |   icmp   |      0|  0|  13|          16|          16|
    |tmp_20_fu_448_p2            |   icmp   |      0|  0|  13|          16|          16|
    |tmp_21_fu_1520_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_25_fu_506_p2            |   icmp   |      0|  0|  13|          13|           1|
    |tmp_27_fu_621_p2            |   icmp   |      0|  0|  13|          13|           1|
    |tmp_29_fu_720_p2            |   icmp   |      0|  0|  13|          13|           1|
    |tmp_31_fu_819_p2            |   icmp   |      0|  0|  13|          13|           1|
    |tmp_33_fu_918_p2            |   icmp   |      0|  0|  13|          13|           1|
    |tmp_35_fu_1021_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_37_fu_1124_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_39_fu_1227_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_3_1_fu_659_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_3_2_fu_758_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_3_3_fu_857_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_3_4_fu_956_p2           |   icmp   |      0|  0|  13|          13|           1|
    |tmp_3_5_fu_1059_p2          |   icmp   |      0|  0|  13|          13|           1|
    |tmp_3_6_fu_1162_p2          |   icmp   |      0|  0|  13|          13|           1|
    |tmp_3_7_fu_1281_p2          |   icmp   |      0|  0|  13|          13|           1|
    |tmp_3_fu_556_p2             |   icmp   |      0|  0|  13|          13|           1|
    |tmp_8_fu_458_p2             |   icmp   |      0|  0|  13|          16|          16|
    |tmp_13_fu_1377_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_14_fu_1400_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_16_fu_1423_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_17_fu_1446_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_18_fu_1469_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_19_fu_1498_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_2_fu_1331_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_9_fu_1354_p2            |    or    |      0|  0|   2|           1|           1|
    |p_10_fu_1233_p3             |  select  |      0|  0|   3|           1|           3|
    |p_11_fu_520_p3              |  select  |      0|  0|   3|           1|           3|
    |p_12_fu_635_p3              |  select  |      0|  0|   3|           1|           3|
    |p_13_fu_734_p3              |  select  |      0|  0|   3|           1|           3|
    |p_14_fu_833_p3              |  select  |      0|  0|   3|           1|           3|
    |p_15_fu_932_p3              |  select  |      0|  0|   3|           1|           3|
    |p_16_fu_1035_p3             |  select  |      0|  0|   3|           1|           3|
    |p_17_fu_1138_p3             |  select  |      0|  0|   3|           1|           3|
    |p_18_fu_1241_p3             |  select  |      0|  0|   3|           1|           3|
    |p_1_fu_1534_p3              |  select  |      0|  0|   3|           1|           3|
    |p_2_fu_1526_p3              |  select  |      0|  0|   3|           1|           3|
    |p_3_fu_512_p3               |  select  |      0|  0|   3|           1|           3|
    |p_4_fu_627_p3               |  select  |      0|  0|   3|           1|           3|
    |p_5_fu_726_p3               |  select  |      0|  0|   3|           1|           3|
    |p_6_fu_825_p3               |  select  |      0|  0|   3|           1|           3|
    |p_7_fu_924_p3               |  select  |      0|  0|   3|           1|           3|
    |p_8_fu_1027_p3              |  select  |      0|  0|   3|           1|           3|
    |p_9_fu_1130_p3              |  select  |      0|  0|   3|           1|           3|
    |p_s_fu_1565_p3              |  select  |      0|  0|   8|           1|           8|
    |tmp_10_fu_470_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_41_fu_577_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_42_fu_585_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_45_fu_680_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_46_fu_688_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_49_fu_779_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_50_fu_787_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_53_fu_878_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_54_fu_886_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_57_fu_977_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_58_fu_985_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_61_fu_1080_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_62_fu_1088_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_65_fu_1183_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_66_fu_1191_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_69_fu_1302_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_70_fu_1310_p3           |  select  |      0|  0|  16|           1|          16|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|1333|         767|         995|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  89|         18|    1|         18|
    |m_V_address0   |  47|         10|    4|         40|
    |test_address0  |  89|         18|   12|        216|
    |test_d0        |  62|         15|   32|        480|
    +---------------+----+-----------+-----+-----------+
    |Total          | 287|         61|   49|        754|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |OP1_V_reg_1690            |  16|   0|   32|         16|
    |acc                       |  16|   0|   16|          0|
    |acc_load_reg_1665         |  16|   0|   16|          0|
    |ap_CS_fsm                 |  17|   0|   17|          0|
    |icmp_reg_1919             |   1|   0|    1|          0|
    |out_p_V                   |   8|   0|    8|          0|
    |p_11_reg_1716             |   3|   0|    3|          0|
    |p_12_reg_1764             |   3|   0|    3|          0|
    |p_13_reg_1789             |   3|   0|    3|          0|
    |p_14_reg_1814             |   3|   0|    3|          0|
    |p_15_reg_1839             |   3|   0|    3|          0|
    |p_16_reg_1864             |   3|   0|    3|          0|
    |p_17_reg_1889             |   3|   0|    3|          0|
    |p_18_reg_1914             |   3|   0|    3|          0|
    |p_Repl2_0_trunc_reg_1925  |   1|   0|    1|          0|
    |p_Repl2_1_trunc_reg_1930  |   1|   0|    1|          0|
    |p_Repl2_2_trunc_reg_1935  |   1|   0|    1|          0|
    |p_Repl2_3_trunc_reg_1940  |   1|   0|    1|          0|
    |p_Repl2_4_trunc_reg_1945  |   1|   0|    1|          0|
    |p_Repl2_5_trunc_reg_1950  |   1|   0|    1|          0|
    |p_Repl2_6_trunc_reg_1955  |   1|   0|    1|          0|
    |p_Repl2_7_trunc_reg_1960  |   1|   0|    1|          0|
    |p_Val2_1_reg_1732         |  32|   0|   32|          0|
    |p_Val2_2_reg_1769         |  32|   0|   32|          0|
    |p_Val2_3_reg_1819         |  32|   0|   32|          0|
    |p_Val2_4_reg_1844         |  32|   0|   32|          0|
    |p_Val2_5_reg_1869         |  32|   0|   32|          0|
    |p_Val2_6_reg_1899         |  32|   0|   32|          0|
    |p_Val2_7_reg_1659         |  16|   0|   16|          0|
    |p_Val2_s_6_reg_1794       |  32|   0|   32|          0|
    |p_Val2_s_reg_1701         |  32|   0|   32|          0|
    |p_s_reg_1965              |   8|   0|    8|          0|
    |tmp_12_reg_1747           |   1|   0|    1|          0|
    |tmp_15_1_reg_1784         |   1|   0|    1|          0|
    |tmp_15_2_reg_1809         |   1|   0|    1|          0|
    |tmp_15_3_reg_1834         |   1|   0|    1|          0|
    |tmp_15_4_reg_1859         |   1|   0|    1|          0|
    |tmp_15_5_reg_1884         |   1|   0|    1|          0|
    |tmp_15_6_reg_1909         |   1|   0|    1|          0|
    |tmp_15_reg_1759           |   1|   0|    1|          0|
    |tmp_20_reg_1678           |   1|   0|    1|          0|
    |tmp_6_cast_reg_1721       |  16|   0|   33|         17|
    |tmp_73_reg_1706           |  13|   0|   13|          0|
    |tmp_75_reg_1737           |  13|   0|   13|          0|
    |tmp_77_reg_1774           |  13|   0|   13|          0|
    |tmp_79_reg_1799           |  13|   0|   13|          0|
    |tmp_7_reg_1654            |  16|   0|   16|          0|
    |tmp_81_reg_1824           |  13|   0|   13|          0|
    |tmp_83_reg_1849           |  13|   0|   13|          0|
    |tmp_85_reg_1874           |  13|   0|   13|          0|
    |tmp_87_reg_1904           |  13|   0|   13|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 531|   0|  564|         33|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY  | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR   |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID   |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY   | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA    |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB    |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID  |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY  | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR   |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID   | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY   |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA    | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP    | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID   | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY   |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP    | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_TEST_AWVALID  |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWREADY  | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWADDR   |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WVALID   |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WREADY   | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WDATA    |  in |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WSTRB    |  in |    4|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARVALID  |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARREADY  | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARADDR   |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RVALID   | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RREADY   |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RDATA    | out |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RRESP    | out |    2|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BVALID   | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BREADY   |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BRESP    | out |    2|    s_axi   |     TEST     |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs |      pwm     | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |      pwm     | return value |
|interrupt           | out |    1| ap_ctrl_hs |      pwm     | return value |
|out_V               | out |    8|   ap_none  |     out_V    |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

