###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-16.ucsd.edu)
#  Generated on:      Fri Mar  7 19:13:01 2025
#  Design:            sram_160b_w16
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   Q[145]         (^) checked with  leading edge of 'clk'
Beginpoint: add_q_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.964
= Slack Time                   -0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.146
     = Beginpoint Arrival Time       0.146
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     | add_q_reg_1_    | CP ^         |         |       |   0.146 |   -0.017 | 
     | add_q_reg_1_    | CP ^ -> Q v  | EDFQD4  | 0.138 |   0.284 |    0.121 | 
     | U1832           | I v -> ZN ^  | CKND4   | 0.022 |   0.306 |    0.143 | 
     | U1909           | A2 ^ -> ZN v | ND2D4   | 0.035 |   0.341 |    0.178 | 
     | U1992           | A1 v -> ZN ^ | NR2D2   | 0.049 |   0.390 |    0.227 | 
     | FE_OFC133_n2563 | I ^ -> Z ^   | BUFFD16 | 0.090 |   0.480 |    0.317 | 
     | U3476           | A1 ^ -> ZN v | AOI22D1 | 0.335 |   0.816 |    0.652 | 
     | U3477           | A4 v -> Z v  | AN4D2   | 0.093 |   0.909 |    0.745 | 
     | U3482           | A1 v -> ZN ^ | ND2D4   | 0.050 |   0.959 |    0.796 | 
     |                 | Q[145] ^     |         | 0.004 |   0.964 |    0.800 | 
     +-----------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   Q[152]         (^) checked with  leading edge of 'clk'
Beginpoint: add_q_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.956
= Slack Time                   -0.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.146
     = Beginpoint Arrival Time       0.146
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     | add_q_reg_1_    | CP ^         |         |       |   0.146 |   -0.010 | 
     | add_q_reg_1_    | CP ^ -> Q v  | EDFQD4  | 0.138 |   0.284 |    0.129 | 
     | U1832           | I v -> ZN ^  | CKND4   | 0.022 |   0.306 |    0.151 | 
     | U1909           | A2 ^ -> ZN v | ND2D4   | 0.035 |   0.341 |    0.185 | 
     | U1992           | A1 v -> ZN ^ | NR2D2   | 0.049 |   0.390 |    0.234 | 
     | FE_OFC133_n2563 | I ^ -> Z ^   | BUFFD16 | 0.090 |   0.480 |    0.325 | 
     | U3545           | A1 ^ -> ZN v | AOI22D1 | 0.331 |   0.811 |    0.656 | 
     | U3546           | A4 v -> Z v  | AN4D2   | 0.094 |   0.905 |    0.749 | 
     | U3552           | A1 v -> ZN ^ | ND2D3   | 0.048 |   0.954 |    0.798 | 
     |                 | Q[152] ^     |         | 0.002 |   0.956 |    0.800 | 
     +-----------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   Q[148]         (^) checked with  leading edge of 'clk'
Beginpoint: add_q_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.955
= Slack Time                   -0.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.146
     = Beginpoint Arrival Time       0.146
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     | add_q_reg_1_    | CP ^         |         |       |   0.146 |   -0.009 | 
     | add_q_reg_1_    | CP ^ -> Q v  | EDFQD4  | 0.138 |   0.284 |    0.130 | 
     | U1832           | I v -> ZN ^  | CKND4   | 0.022 |   0.306 |    0.152 | 
     | U1909           | A2 ^ -> ZN v | ND2D4   | 0.035 |   0.341 |    0.186 | 
     | U1992           | A1 v -> ZN ^ | NR2D2   | 0.049 |   0.390 |    0.235 | 
     | FE_OFC133_n2563 | I ^ -> Z ^   | BUFFD16 | 0.090 |   0.480 |    0.326 | 
     | U3506           | A1 ^ -> ZN v | AOI22D1 | 0.324 |   0.804 |    0.650 | 
     | U3507           | A4 v -> Z v  | AN4D2   | 0.095 |   0.899 |    0.744 | 
     | U3511           | A1 v -> ZN ^ | ND2D4   | 0.052 |   0.951 |    0.796 | 
     |                 | Q[148] ^     |         | 0.004 |   0.955 |    0.800 | 
     +-----------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   Q[87]          (^) checked with  leading edge of 'clk'
Beginpoint: add_q_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.954
= Slack Time                   -0.154
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.146
     = Beginpoint Arrival Time       0.146
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     | add_q_reg_1_    | CP ^         |         |       |   0.146 |   -0.008 | 
     | add_q_reg_1_    | CP ^ -> Q v  | EDFQD4  | 0.138 |   0.284 |    0.130 | 
     | U1832           | I v -> ZN ^  | CKND4   | 0.022 |   0.306 |    0.152 | 
     | U1909           | A2 ^ -> ZN v | ND2D4   | 0.035 |   0.341 |    0.187 | 
     | U1992           | A1 v -> ZN ^ | NR2D2   | 0.049 |   0.390 |    0.236 | 
     | FE_OFC133_n2563 | I ^ -> Z ^   | BUFFD16 | 0.090 |   0.480 |    0.326 | 
     | U2639           | A1 ^ -> ZN v | AOI22D1 | 0.334 |   0.814 |    0.660 | 
     | U2640           | A4 v -> Z v  | AN4D2   | 0.095 |   0.909 |    0.755 | 
     | U2645           | A1 v -> ZN ^ | ND2D3   | 0.044 |   0.953 |    0.798 | 
     |                 | Q[87] ^      |         | 0.002 |   0.954 |    0.800 | 
     +-----------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   Q[105]         (v) checked with  leading edge of 'clk'
Beginpoint: add_q_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.954
= Slack Time                   -0.154
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.146
     = Beginpoint Arrival Time       0.146
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     | add_q_reg_1_       | CP ^         |         |       |   0.146 |   -0.008 | 
     | add_q_reg_1_       | CP ^ -> Q v  | EDFQD4  | 0.138 |   0.284 |    0.131 | 
     | FE_PSC315_add_q_1_ | I v -> Z v   | CKBD4   | 0.049 |   0.333 |    0.179 | 
     | U2243              | A1 v -> ZN ^ | ND2D4   | 0.031 |   0.364 |    0.210 | 
     | U2244              | A1 ^ -> ZN v | NR2D2   | 0.024 |   0.388 |    0.234 | 
     | FE_OFC110_n2083    | I v -> Z v   | BUFFD16 | 0.065 |   0.452 |    0.299 | 
     | U3301              | B1 v -> ZN ^ | AOI22D1 | 0.295 |   0.748 |    0.594 | 
     | U3303              | A3 ^ -> Z ^  | AN4XD1  | 0.116 |   0.864 |    0.710 | 
     | U3308              | A1 ^ -> ZN v | ND2D2   | 0.089 |   0.953 |    0.799 | 
     |                    | Q[105] v     |         | 0.001 |   0.954 |    0.800 | 
     +--------------------------------------------------------------------------+ 

