INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jdiro/Desktop/git/Verilog Tests/basic_clock/basic_clock.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jdiro/Desktop/git/Verilog Tests/basic_clock/basic_clock.srcs/sim_1/new/bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bench
