{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743457369850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743457369876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 31 16:42:49 2025 " "Processing started: Mon Mar 31 16:42:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743457369876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457369876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457369876 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ROM_1.qip " "Tcl Script File ROM_1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ROM_1.qip " "set_global_assignment -name QIP_FILE ROM_1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1743457370769 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1743457370769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743457377600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743457377600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/frame_fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/frame_fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frame_FIFO2 " "Found entity 1: Frame_FIFO2" {  } { { "v/Frame_FIFO2.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_FIFO2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457385289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457385289 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Frame_capture.sv(111) " "Verilog HDL information at Frame_capture.sv(111): always construct contains both blocking and non-blocking assignments" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743457385489 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Frame_capture.sv(130) " "Verilog HDL warning at Frame_capture.sv(130): extended using \"x\" or \"z\"" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 130 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1743457385489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/frame_capture.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/frame_capture.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Frame_capture " "Found entity 1: Frame_capture" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457385513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457385513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spart.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/spart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spart " "Found entity 1: spart" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457385701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457385701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lab1_spart.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lab1_spart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_spart " "Found entity 1: lab1_spart" {  } { { "v/lab1_spart.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/lab1_spart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457385934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457385934 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "driver.sv(45) " "Verilog HDL warning at driver.sv(45): extended using \"x\" or \"z\"" {  } { { "v/driver.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/driver.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1743457386106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "v/driver.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/driver.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457386125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457386125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457386386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457386386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457386635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457386635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457386848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457386848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/RAW2RGB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457387053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457387053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457387243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457387243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457387472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457387472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457387660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457387660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457387971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457387971 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1743457388195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457388212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457388212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457388454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457388454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457388691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457388691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/SEG7_LUT_6.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457388946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457388946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "v/sdram_pll.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/sdram_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457389164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457389164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll/sdram_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_0002 " "Found entity 1: sdram_pll_0002" {  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/sdram_pll/sdram_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457389409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457389409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "v/Line_Buffer1.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457389683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457389683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457389886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457389886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457390099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457390099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file frame_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frame_FIFO " "Found entity 1: Frame_FIFO" {  } { { "Frame_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Frame_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457390283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457390283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfframe_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file halfframe_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfFrame_FIFO " "Found entity 1: HalfFrame_FIFO" {  } { { "HalfFrame_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/HalfFrame_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457390489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457390489 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc_camera.v 1 1 " "Using design file de1_soc_camera.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_CAMERA " "Found entity 1: DE1_SoC_CAMERA" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457395934 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743457395934 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK de1_soc_camera.v(270) " "Verilog HDL Implicit Net warning at de1_soc_camera.v(270): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457395941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_CAMERA " "Elaborating entity \"DE1_SoC_CAMERA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743457395944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 de1_soc_camera.v(272) " "Verilog HDL assignment warning at de1_soc_camera.v(272): truncated value with size 16 to match size of target (10)" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457395946 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de1_soc_camera.v(41) " "Output port \"ADC_DIN\" at de1_soc_camera.v(41) has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743457395949 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de1_soc_camera.v(43) " "Output port \"ADC_SCLK\" at de1_soc_camera.v(43) has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743457395949 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de1_soc_camera.v(49) " "Output port \"AUD_DACDAT\" at de1_soc_camera.v(49) has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743457395949 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de1_soc_camera.v(51) " "Output port \"AUD_XCK\" at de1_soc_camera.v(51) has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743457395949 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL de1_soc_camera.v(79) " "Output port \"FAN_CTRL\" at de1_soc_camera.v(79) has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743457395949 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de1_soc_camera.v(82) " "Output port \"FPGA_I2C_SCLK\" at de1_soc_camera.v(82) has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743457395949 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de1_soc_camera.v(164) " "Output port \"IRDA_TXD\" at de1_soc_camera.v(164) has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743457395949 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de1_soc_camera.v(185) " "Output port \"TD_RESET_N\" at de1_soc_camera.v(185) has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 185 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743457395949 "|DE1_SoC_CAMERA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "de1_soc_camera.v" "u2" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457396121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "de1_soc_camera.v" "u3" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457396330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(164) " "Verilog HDL or VHDL warning at CCD_Capture.v(164): object \"ifval_fedge\" assigned a value but never read" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/CCD_Capture.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743457396331 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(165) " "Verilog HDL or VHDL warning at CCD_Capture.v(165): object \"y_cnt_d\" assigned a value but never read" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/CCD_Capture.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743457396331 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(125) " "Verilog HDL assignment warning at CCD_Capture.v(125): truncated value with size 32 to match size of target (16)" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/CCD_Capture.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457396332 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(129) " "Verilog HDL assignment warning at CCD_Capture.v(129): truncated value with size 32 to match size of target (16)" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/CCD_Capture.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457396332 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(185) " "Verilog HDL assignment warning at CCD_Capture.v(185): truncated value with size 32 to match size of target (1)" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/CCD_Capture.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457396334 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frame_capture Frame_capture:iCap " "Elaborating entity \"Frame_capture\" for hierarchy \"Frame_capture:iCap\"" {  } { { "de1_soc_camera.v" "iCap" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457396530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Frame_capture.sv(122) " "Verilog HDL assignment warning at Frame_capture.sv(122): truncated value with size 32 to match size of target (20)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457396534 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "config_data_low Frame_capture.sv(154) " "Verilog HDL Always Construct warning at Frame_capture.sv(154): inferring latch(es) for variable \"config_data_low\", which holds its previous value in one or more paths through the always construct" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457396537 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "config_data_high Frame_capture.sv(154) " "Verilog HDL Always Construct warning at Frame_capture.sv(154): inferring latch(es) for variable \"config_data_high\", which holds its previous value in one or more paths through the always construct" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457396537 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_data Frame_capture.sv(154) " "Verilog HDL Always Construct warning at Frame_capture.sv(154): inferring latch(es) for variable \"next_data\", which holds its previous value in one or more paths through the always construct" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457396537 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data\[0\] Frame_capture.sv(154) " "Inferred latch for \"next_data\[0\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396539 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data\[1\] Frame_capture.sv(154) " "Inferred latch for \"next_data\[1\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396539 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data\[2\] Frame_capture.sv(154) " "Inferred latch for \"next_data\[2\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396539 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data\[3\] Frame_capture.sv(154) " "Inferred latch for \"next_data\[3\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396539 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data\[4\] Frame_capture.sv(154) " "Inferred latch for \"next_data\[4\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396539 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data\[5\] Frame_capture.sv(154) " "Inferred latch for \"next_data\[5\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396540 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data\[6\] Frame_capture.sv(154) " "Inferred latch for \"next_data\[6\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396540 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data\[7\] Frame_capture.sv(154) " "Inferred latch for \"next_data\[7\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396540 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_data_high\[0\] Frame_capture.sv(154) " "Inferred latch for \"config_data_high\[0\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396540 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_data_high\[1\] Frame_capture.sv(154) " "Inferred latch for \"config_data_high\[1\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396540 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_data_high\[2\] Frame_capture.sv(154) " "Inferred latch for \"config_data_high\[2\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396540 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_data_high\[3\] Frame_capture.sv(154) " "Inferred latch for \"config_data_high\[3\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396540 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_data_high\[4\] Frame_capture.sv(154) " "Inferred latch for \"config_data_high\[4\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396540 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_data_high\[5\] Frame_capture.sv(154) " "Inferred latch for \"config_data_high\[5\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396540 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_data_high\[6\] Frame_capture.sv(154) " "Inferred latch for \"config_data_high\[6\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396541 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_data_high\[7\] Frame_capture.sv(154) " "Inferred latch for \"config_data_high\[7\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396541 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_data_low\[0\] Frame_capture.sv(154) " "Inferred latch for \"config_data_low\[0\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396541 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_data_low\[1\] Frame_capture.sv(154) " "Inferred latch for \"config_data_low\[1\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396541 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_data_low\[2\] Frame_capture.sv(154) " "Inferred latch for \"config_data_low\[2\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396541 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_data_low\[3\] Frame_capture.sv(154) " "Inferred latch for \"config_data_low\[3\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396541 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_data_low\[4\] Frame_capture.sv(154) " "Inferred latch for \"config_data_low\[4\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396541 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_data_low\[5\] Frame_capture.sv(154) " "Inferred latch for \"config_data_low\[5\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396542 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_data_low\[6\] Frame_capture.sv(154) " "Inferred latch for \"config_data_low\[6\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396542 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_data_low\[7\] Frame_capture.sv(154) " "Inferred latch for \"config_data_low\[7\]\" at Frame_capture.sv(154)" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457396543 "|DE1_SoC_CAMERA|Frame_capture:iCap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfFrame_FIFO Frame_capture:iCap\|HalfFrame_FIFO:iFIFO " "Elaborating entity \"HalfFrame_FIFO\" for hierarchy \"Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\"" {  } { { "v/Frame_capture.sv" "iFIFO" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457396770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\"" {  } { { "HalfFrame_FIFO.v" "dcfifo_component" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/HalfFrame_FIFO.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457397162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\"" {  } { { "HalfFrame_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/HalfFrame_FIFO.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457397304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457397304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 65536 " "Parameter \"lpm_numwords\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457397304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457397304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457397304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457397304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 16 " "Parameter \"lpm_widthu\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457397304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457397304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457397304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457397304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457397304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457397304 ""}  } { { "HalfFrame_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/HalfFrame_FIFO.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743457397304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_25l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_25l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_25l1 " "Found entity 1: dcfifo_25l1" {  } { { "db/dcfifo_25l1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_25l1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457397517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457397517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_25l1 Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated " "Elaborating entity \"dcfifo_25l1\" for hierarchy \"Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457397526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_sh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_sh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_sh6 " "Found entity 1: a_graycounter_sh6" {  } { { "db/a_graycounter_sh6.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/a_graycounter_sh6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457397944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457397944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_sh6 Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|a_graycounter_sh6:rdptr_g1p " "Elaborating entity \"a_graycounter_sh6\" for hierarchy \"Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|a_graycounter_sh6:rdptr_g1p\"" {  } { { "db/dcfifo_25l1.tdf" "rdptr_g1p" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_25l1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457397985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ovb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ovb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ovb " "Found entity 1: a_graycounter_ovb" {  } { { "db/a_graycounter_ovb.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/a_graycounter_ovb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457398378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457398378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ovb Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|a_graycounter_ovb:wrptr_g1p " "Elaborating entity \"a_graycounter_ovb\" for hierarchy \"Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|a_graycounter_ovb:wrptr_g1p\"" {  } { { "db/dcfifo_25l1.tdf" "wrptr_g1p" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_25l1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457398387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kla1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kla1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kla1 " "Found entity 1: altsyncram_kla1" {  } { { "db/altsyncram_kla1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/altsyncram_kla1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457398815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457398815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kla1 Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|altsyncram_kla1:fifo_ram " "Elaborating entity \"altsyncram_kla1\" for hierarchy \"Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|altsyncram_kla1:fifo_ram\"" {  } { { "db/dcfifo_25l1.tdf" "fifo_ram" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_25l1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457398821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_417.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_417.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_417 " "Found entity 1: decode_417" {  } { { "db/decode_417.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/decode_417.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457399297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457399297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_417 Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|altsyncram_kla1:fifo_ram\|decode_417:decode8 " "Elaborating entity \"decode_417\" for hierarchy \"Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|altsyncram_kla1:fifo_ram\|decode_417:decode8\"" {  } { { "db/altsyncram_kla1.tdf" "decode8" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/altsyncram_kla1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457399306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5t7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5t7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5t7 " "Found entity 1: mux_5t7" {  } { { "db/mux_5t7.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/mux_5t7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457399728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457399728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5t7 Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|altsyncram_kla1:fifo_ram\|mux_5t7:mux9 " "Elaborating entity \"mux_5t7\" for hierarchy \"Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|altsyncram_kla1:fifo_ram\|mux_5t7:mux9\"" {  } { { "db/altsyncram_kla1.tdf" "mux9" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/altsyncram_kla1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457399736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_5r7 " "Found entity 1: alt_synch_pipe_5r7" {  } { { "db/alt_synch_pipe_5r7.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/alt_synch_pipe_5r7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457400156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457400156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_5r7 Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|alt_synch_pipe_5r7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_5r7\" for hierarchy \"Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|alt_synch_pipe_5r7:rs_dgwp\"" {  } { { "db/dcfifo_25l1.tdf" "rs_dgwp" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_25l1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457400165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_g09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_g09 " "Found entity 1: dffpipe_g09" {  } { { "db/dffpipe_g09.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dffpipe_g09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457400571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457400571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_g09 Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|alt_synch_pipe_5r7:rs_dgwp\|dffpipe_g09:dffpipe10 " "Elaborating entity \"dffpipe_g09\" for hierarchy \"Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|alt_synch_pipe_5r7:rs_dgwp\|dffpipe_g09:dffpipe10\"" {  } { { "db/alt_synch_pipe_5r7.tdf" "dffpipe10" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/alt_synch_pipe_5r7.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457400579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mv7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mv7 " "Found entity 1: alt_synch_pipe_mv7" {  } { { "db/alt_synch_pipe_mv7.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/alt_synch_pipe_mv7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457401007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457401007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mv7 Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|alt_synch_pipe_mv7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_mv7\" for hierarchy \"Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|alt_synch_pipe_mv7:ws_dgrp\"" {  } { { "db/dcfifo_25l1.tdf" "ws_dgrp" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_25l1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457401016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/cmpr_1v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457401448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457401448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|cmpr_1v5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_1v5\" for hierarchy \"Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|cmpr_1v5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_25l1.tdf" "rdempty_eq_comp1_lsb" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_25l1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457401458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0v5 " "Found entity 1: cmpr_0v5" {  } { { "db/cmpr_0v5.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/cmpr_0v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457401888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457401888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0v5 Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|cmpr_0v5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_0v5\" for hierarchy \"Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|cmpr_0v5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_25l1.tdf" "rdempty_eq_comp1_msb" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_25l1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457401897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457402277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Frame_capture:iCap\|HalfFrame_FIFO:iFIFO\|dcfifo:dcfifo_component\|dcfifo_25l1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_25l1.tdf" "rdemp_eq_comp_lsb_mux" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_25l1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457402285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spart Frame_capture:iCap\|spart:iSpart " "Elaborating entity \"spart\" for hierarchy \"Frame_capture:iCap\|spart:iSpart\"" {  } { { "v/Frame_capture.sv" "iSpart" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457402468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spart.sv(63) " "Verilog HDL assignment warning at spart.sv(63): truncated value with size 32 to match size of target (16)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457402468 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spart.sv(71) " "Verilog HDL assignment warning at spart.sv(71): truncated value with size 32 to match size of target (16)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457402470 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 spart.sv(87) " "Verilog HDL assignment warning at spart.sv(87): truncated value with size 10 to match size of target (9)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457402470 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spart.sv(97) " "Verilog HDL assignment warning at spart.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457402470 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spart.sv(124) " "Verilog HDL assignment warning at spart.sv(124): truncated value with size 32 to match size of target (4)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457402470 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spart.sv(132) " "Verilog HDL assignment warning at spart.sv(132): truncated value with size 32 to match size of target (4)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457402470 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spart.sv(147) " "Verilog HDL assignment warning at spart.sv(147): truncated value with size 32 to match size of target (4)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457402471 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tbr spart.sv(163) " "Verilog HDL Always Construct warning at spart.sv(163): inferring latch(es) for variable \"tbr\", which holds its previous value in one or more paths through the always construct" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457402472 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "divisor spart.sv(163) " "Verilog HDL Always Construct warning at spart.sv(163): inferring latch(es) for variable \"divisor\", which holds its previous value in one or more paths through the always construct" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457402473 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "capture spart.sv(163) " "Verilog HDL Always Construct warning at spart.sv(163): inferring latch(es) for variable \"capture\", which holds its previous value in one or more paths through the always construct" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457402473 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status spart.sv(163) " "Verilog HDL Always Construct warning at spart.sv(163): inferring latch(es) for variable \"status\", which holds its previous value in one or more paths through the always construct" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457402473 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[0\] spart.sv(163) " "Inferred latch for \"status\[0\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402475 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[1\] spart.sv(163) " "Inferred latch for \"status\[1\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402475 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[2\] spart.sv(163) " "Inferred latch for \"status\[2\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402475 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[3\] spart.sv(163) " "Inferred latch for \"status\[3\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402475 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[4\] spart.sv(163) " "Inferred latch for \"status\[4\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402475 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[5\] spart.sv(163) " "Inferred latch for \"status\[5\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402476 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[6\] spart.sv(163) " "Inferred latch for \"status\[6\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402476 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[7\] spart.sv(163) " "Inferred latch for \"status\[7\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402476 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "capture spart.sv(163) " "Inferred latch for \"capture\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402477 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[0\] spart.sv(163) " "Inferred latch for \"divisor\[0\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402477 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[1\] spart.sv(163) " "Inferred latch for \"divisor\[1\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402477 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[2\] spart.sv(163) " "Inferred latch for \"divisor\[2\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402477 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[3\] spart.sv(163) " "Inferred latch for \"divisor\[3\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402477 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[4\] spart.sv(163) " "Inferred latch for \"divisor\[4\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402477 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[5\] spart.sv(163) " "Inferred latch for \"divisor\[5\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402477 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[6\] spart.sv(163) " "Inferred latch for \"divisor\[6\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402477 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[7\] spart.sv(163) " "Inferred latch for \"divisor\[7\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402478 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[8\] spart.sv(163) " "Inferred latch for \"divisor\[8\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402478 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[9\] spart.sv(163) " "Inferred latch for \"divisor\[9\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402478 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[10\] spart.sv(163) " "Inferred latch for \"divisor\[10\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402478 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[11\] spart.sv(163) " "Inferred latch for \"divisor\[11\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402478 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[12\] spart.sv(163) " "Inferred latch for \"divisor\[12\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402478 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[13\] spart.sv(163) " "Inferred latch for \"divisor\[13\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402478 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[14\] spart.sv(163) " "Inferred latch for \"divisor\[14\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402478 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[15\] spart.sv(163) " "Inferred latch for \"divisor\[15\]\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402478 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tbr spart.sv(163) " "Inferred latch for \"tbr\" at spart.sv(163)" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457402478 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "de1_soc_camera.v" "u4" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457402665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer1 RAW2RGB:u4\|Line_Buffer1:u0 " "Elaborating entity \"Line_Buffer1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\"" {  } { { "v/RAW2RGB.v" "u0" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/RAW2RGB.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457402859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "v/Line_Buffer1.v" "ALTSHIFT_TAPS_component" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Line_Buffer1.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457403141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "v/Line_Buffer1.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Line_Buffer1.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457403276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457403276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M10K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457403276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457403276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457403276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457403276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457403276 ""}  } { { "v/Line_Buffer1.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Line_Buffer1.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743457403276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_lv51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_lv51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_lv51 " "Found entity 1: shift_taps_lv51" {  } { { "db/shift_taps_lv51.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/shift_taps_lv51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457403477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457403477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_lv51 RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated " "Elaborating entity \"shift_taps_lv51\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457403487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jug1 " "Found entity 1: altsyncram_jug1" {  } { { "db/altsyncram_jug1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/altsyncram_jug1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457403875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457403875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jug1 RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|altsyncram_jug1:altsyncram2 " "Elaborating entity \"altsyncram_jug1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|altsyncram_jug1:altsyncram2\"" {  } { { "db/shift_taps_lv51.tdf" "altsyncram2" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/shift_taps_lv51.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457403889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7of " "Found entity 1: cntr_7of" {  } { { "db/cntr_7of.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/cntr_7of.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457404310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457404310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7of RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1 " "Elaborating entity \"cntr_7of\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1\"" {  } { { "db/shift_taps_lv51.tdf" "cntr1" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/shift_taps_lv51.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457404346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/cmpr_qac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457404761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457404761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qac RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1\|cmpr_qac:cmpr4 " "Elaborating entity \"cmpr_qac\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1\|cmpr_qac:cmpr4\"" {  } { { "db/cntr_7of.tdf" "cmpr4" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/cntr_7of.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457404775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_6 SEG7_LUT_6:u5 " "Elaborating entity \"SEG7_LUT_6\" for hierarchy \"SEG7_LUT_6:u5\"" {  } { { "de1_soc_camera.v" "u5" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457405005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_6:u5\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_6:u5\|SEG7_LUT:u0\"" {  } { { "v/SEG7_LUT_6.v" "u0" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/SEG7_LUT_6.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457405195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "de1_soc_camera.v" "u6" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457405409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_0002 sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst " "Elaborating entity \"sdram_pll_0002\" for hierarchy \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\"" {  } { { "v/sdram_pll.v" "sdram_pll_inst" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/sdram_pll.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457405583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "v/sdram_pll/sdram_pll_0002.v" "altera_pll_i" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/sdram_pll/sdram_pll_0002.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457405783 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1743457405797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/sdram_pll/sdram_pll_0002.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457405924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 7500 ps " "Parameter \"phase_shift1\" = \"7500 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 25.000000 MHz " "Parameter \"output_clock_frequency3\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457405924 ""}  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/sdram_pll/sdram_pll_0002.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743457405924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "de1_soc_camera.v" "u7" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457405958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(385) " "Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457405964 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457405965 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457405965 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457405965 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457405965 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457405965 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457405966 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457405967 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457405967 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405970 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405970 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405970 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405970 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405972 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405972 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405972 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405972 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405972 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405972 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405972 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405972 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405972 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405973 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405973 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405973 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405974 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405974 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405974 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405974 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405974 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405974 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405975 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405975 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405975 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405975 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405975 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405975 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405975 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405975 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405975 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405976 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405976 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405976 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405976 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405976 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405976 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405976 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405977 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405977 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405977 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405977 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405978 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405978 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405978 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405978 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405978 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405978 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405978 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405979 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405979 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405979 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405979 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405979 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405979 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405979 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405979 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405979 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405980 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405980 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405980 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405980 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405980 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405980 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405980 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405980 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405981 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405982 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405982 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405982 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405982 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405982 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405982 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405982 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405982 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405982 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405983 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405983 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405983 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405983 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405983 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405984 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405984 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405984 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405984 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405985 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405985 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405985 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405985 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405985 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405985 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405985 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405985 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405985 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405986 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405986 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405986 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405986 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405986 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405986 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405987 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405987 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405987 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405988 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405988 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405988 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405988 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405988 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405988 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405988 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405988 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405988 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405989 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405989 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405989 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405989 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405989 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405989 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405989 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405989 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405989 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405990 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405990 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457405990 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457406188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457406190 "|DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457406190 "|DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457406191 "|DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_command" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457406392 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457406395 "|DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457406395 "|DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743457406396 "|DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457406579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457406580 "|DE1_SoC_CAMERA|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457406780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457407107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457407235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457407235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457407235 ""}  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743457407235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ngp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ngp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ngp1 " "Found entity 1: dcfifo_ngp1" {  } { { "db/dcfifo_ngp1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ngp1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457407410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457407410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ngp1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated " "Elaborating entity \"dcfifo_ngp1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457407417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_oab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_oab " "Found entity 1: a_gray2bin_oab" {  } { { "db/a_gray2bin_oab.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/a_gray2bin_oab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457407766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457407766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_oab Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_oab\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ngp1.tdf" "rdptr_g_gray2bin" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ngp1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457407773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/a_graycounter_nv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457408114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457408114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_ngp1.tdf" "rdptr_g1p" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ngp1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457408122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/a_graycounter_jdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457408503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457408503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_ngp1.tdf" "wrptr_g1p" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ngp1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457408511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_86d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86d1 " "Found entity 1: altsyncram_86d1" {  } { { "db/altsyncram_86d1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/altsyncram_86d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457408848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457408848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_86d1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|altsyncram_86d1:fifo_ram " "Elaborating entity \"altsyncram_86d1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|altsyncram_86d1:fifo_ram\"" {  } { { "db/dcfifo_ngp1.tdf" "fifo_ram" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ngp1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457408855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457409206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457409206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_ngp1.tdf" "rs_brp" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ngp1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457409214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457409550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457409550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_ngp1.tdf" "rs_dgwp" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ngp1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457409557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457409923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457409923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457409931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457410281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457410281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_ngp1.tdf" "ws_dgrp" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ngp1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457410288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457410640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457410640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457410647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/cmpr_906.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457410991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457410991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_ngp1.tdf" "rdempty_eq_comp" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ngp1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457410998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457411373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457411705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457411820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457411820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457411820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457411820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457411820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457411820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457411820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457411820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457411820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457411820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457411820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457411820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457411820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457411820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457411820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743457411820 ""}  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743457411820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ahp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ahp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ahp1 " "Found entity 1: dcfifo_ahp1" {  } { { "db/dcfifo_ahp1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ahp1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457412014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457412014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ahp1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated " "Elaborating entity \"dcfifo_ahp1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457412022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457412390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457412390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_ahp1.tdf" "rs_dgwp" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ahp1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457412398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457412738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457412738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe5 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe5\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe5" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457412755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457413140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457413140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_ahp1.tdf" "ws_dgrp" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ahp1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457413146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457413486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457413486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe8 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe8\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe8" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457413493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u8 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u8\"" {  } { { "de1_soc_camera.v" "u8" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457413787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(126) " "Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/I2C_CCD_Config.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457413788 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(127) " "Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/I2C_CCD_Config.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457413788 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(149) " "Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25)" {  } { { "v/I2C_CCD_Config.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/I2C_CCD_Config.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457413789 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(154) " "Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/I2C_CCD_Config.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457413790 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(179) " "Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16)" {  } { { "v/I2C_CCD_Config.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/I2C_CCD_Config.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457413790 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(229) " "Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_CCD_Config.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/I2C_CCD_Config.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457413790 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u8\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "v/I2C_CCD_Config.v" "u0" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/I2C_CCD_Config.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457413986 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(71) " "Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/I2C_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457413986 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457413986 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(83) " "Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7)" {  } { { "v/I2C_Controller.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/I2C_Controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457413986 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "de1_soc_camera.v" "u1" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457414185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(121) " "Verilog HDL assignment warning at VGA_Controller.v(121): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/VGA_Controller.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457414186 "|DE1_SoC_CAMERA|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(124) " "Verilog HDL assignment warning at VGA_Controller.v(124): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/VGA_Controller.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457414186 "|DE1_SoC_CAMERA|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(127) " "Verilog HDL assignment warning at VGA_Controller.v(127): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/VGA_Controller.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457414186 "|DE1_SoC_CAMERA|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(184) " "Verilog HDL assignment warning at VGA_Controller.v(184): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/VGA_Controller.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457414186 "|DE1_SoC_CAMERA|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(210) " "Verilog HDL assignment warning at VGA_Controller.v(210): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/VGA_Controller.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743457414186 "|DE1_SoC_CAMERA|VGA_Controller:u1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_7841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_7841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_7841 " "Found entity 1: sld_ela_trigger_flow_sel_7841" {  } { { "db/sld_ela_trigger_flow_sel_7841.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/sld_ela_trigger_flow_sel_7841.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457417762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457417762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_de1_soc_camera_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_de1_soc_camera_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_DE1_SoC_CAMERA_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_DE1_SoC_CAMERA_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_de1_soc_camera_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/sld_reserved_de1_soc_camera_auto_signaltap_0_flow_mgr_c90c.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457418202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457418202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a884 " "Found entity 1: altsyncram_a884" {  } { { "db/altsyncram_a884.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/altsyncram_a884.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457419466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457419466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/mux_ilc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457420259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457420259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457420823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457420823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b7i " "Found entity 1: cntr_b7i" {  } { { "db/cntr_b7i.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/cntr_b7i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457421507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457421507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457421864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457421864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3vi " "Found entity 1: cntr_3vi" {  } { { "db/cntr_3vi.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/cntr_3vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457422386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457422386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/cntr_69i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457423157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457423157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457423504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457423504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457424045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457424045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457424390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457424390 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457425538 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1743457425628 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.03.31.16:43:50 Progress: Loading sld057baccd/alt_sld_fab_wrapper_hw.tcl " "2025.03.31.16:43:50 Progress: Loading sld057baccd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457430189 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457431386 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457431554 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457432611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457432694 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457432777 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457432879 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457432895 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457432907 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1743457433734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld057baccd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld057baccd/alt_sld_fab.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/ip/sld057baccd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457434223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457434223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457434436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457434436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457434571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457434571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457434750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457434750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457434968 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457434968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457434968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/ip/sld057baccd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743457435145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457435145 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/altsyncram_86d1.tdf" 42 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ahp1.tdf" 57 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 419 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457438436 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/altsyncram_86d1.tdf" 74 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ahp1.tdf" 57 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 419 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457438436 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/altsyncram_86d1.tdf" 362 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ahp1.tdf" 57 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 419 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457438436 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/altsyncram_86d1.tdf" 394 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ahp1.tdf" 57 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 419 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457438436 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/altsyncram_86d1.tdf" 522 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ahp1.tdf" 57 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 419 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457438436 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/altsyncram_86d1.tdf" 42 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ahp1.tdf" 57 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 419 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457438436 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/altsyncram_86d1.tdf" 74 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ahp1.tdf" 57 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 419 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457438436 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/altsyncram_86d1.tdf" 522 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/db/dcfifo_ahp1.tdf" 57 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 419 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457438436 "|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1743457438436 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1743457438436 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Frame_capture:iCap\|databus\[7\]\" " "Converted tri-state node \"Frame_capture:iCap\|databus\[7\]\" into a selector" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1743457438885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Frame_capture:iCap\|databus\[6\]\" " "Converted tri-state node \"Frame_capture:iCap\|databus\[6\]\" into a selector" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1743457438885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Frame_capture:iCap\|databus\[5\]\" " "Converted tri-state node \"Frame_capture:iCap\|databus\[5\]\" into a selector" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1743457438885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Frame_capture:iCap\|databus\[4\]\" " "Converted tri-state node \"Frame_capture:iCap\|databus\[4\]\" into a selector" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1743457438885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Frame_capture:iCap\|databus\[3\]\" " "Converted tri-state node \"Frame_capture:iCap\|databus\[3\]\" into a selector" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1743457438885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Frame_capture:iCap\|databus\[2\]\" " "Converted tri-state node \"Frame_capture:iCap\|databus\[2\]\" into a selector" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1743457438885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Frame_capture:iCap\|databus\[1\]\" " "Converted tri-state node \"Frame_capture:iCap\|databus\[1\]\" into a selector" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1743457438885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Frame_capture:iCap\|databus\[0\]\" " "Converted tri-state node \"Frame_capture:iCap\|databus\[0\]\" into a selector" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1743457438885 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1743457438885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Frame_capture:iCap\|spart:iSpart\|status\[0\] " "LATCH primitive \"Frame_capture:iCap\|spart:iSpart\|status\[0\]\" is permanently disabled" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1743457439037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Frame_capture:iCap\|spart:iSpart\|status\[1\] " "LATCH primitive \"Frame_capture:iCap\|spart:iSpart\|status\[1\]\" is permanently disabled" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1743457439037 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1743457440820 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1743457441007 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1743457441007 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 173 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 174 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 175 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 176 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743457441007 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1743457441007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Frame_capture:iCap\|spart:iSpart\|capture " "Latch Frame_capture:iCap\|spart:iSpart\|capture has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Frame_capture:iCap\|spart:iSpart\|state.TRANSMIT " "Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap\|spart:iSpart\|state.TRANSMIT" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743457441017 ""}  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743457441017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Frame_capture:iCap\|spart:iSpart\|divisor\[1\] " "Latch Frame_capture:iCap\|spart:iSpart\|divisor\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Frame_capture:iCap\|state.RESET " "Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap\|state.RESET" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743457441017 ""}  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743457441017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Frame_capture:iCap\|spart:iSpart\|divisor\[4\] " "Latch Frame_capture:iCap\|spart:iSpart\|divisor\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Frame_capture:iCap\|rst_done " "Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap\|rst_done" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743457441017 ""}  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743457441017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Frame_capture:iCap\|spart:iSpart\|divisor\[8\] " "Latch Frame_capture:iCap\|spart:iSpart\|divisor\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Frame_capture:iCap\|state.RESET " "Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap\|state.RESET" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743457441017 ""}  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743457441017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Frame_capture:iCap\|spart:iSpart\|divisor\[9\] " "Latch Frame_capture:iCap\|spart:iSpart\|divisor\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Frame_capture:iCap\|state.RESET " "Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap\|state.RESET" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743457441018 ""}  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743457441018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Frame_capture:iCap\|spart:iSpart\|divisor\[12\] " "Latch Frame_capture:iCap\|spart:iSpart\|divisor\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Frame_capture:iCap\|rst_done " "Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap\|rst_done" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743457441018 ""}  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743457441018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Frame_capture:iCap\|next_data\[0\] " "Latch Frame_capture:iCap\|next_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Frame_capture:iCap\|state.TRANSMIT_39_32 " "Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap\|state.TRANSMIT_39_32" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743457441018 ""}  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743457441018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Frame_capture:iCap\|spart:iSpart\|tbr " "Latch Frame_capture:iCap\|spart:iSpart\|tbr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Frame_capture:iCap\|spart:iSpart\|state.IDLE " "Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap\|spart:iSpart\|state.IDLE" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743457441018 ""}  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743457441018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Frame_capture:iCap\|spart:iSpart\|divisor\[0\] " "Latch Frame_capture:iCap\|spart:iSpart\|divisor\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Frame_capture:iCap\|state.RESET " "Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap\|state.RESET" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743457441018 ""}  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 163 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743457441018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Frame_capture:iCap\|next_data\[1\] " "Latch Frame_capture:iCap\|next_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Frame_capture:iCap\|state.TRANSMIT_39_32 " "Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap\|state.TRANSMIT_39_32" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743457441019 ""}  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743457441019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Frame_capture:iCap\|next_data\[4\] " "Latch Frame_capture:iCap\|next_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Frame_capture:iCap\|state.TRANSMIT_39_32 " "Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap\|state.TRANSMIT_39_32" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743457441019 ""}  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743457441019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Frame_capture:iCap\|next_data\[2\] " "Latch Frame_capture:iCap\|next_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Frame_capture:iCap\|state.TRANSMIT_39_32 " "Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap\|state.TRANSMIT_39_32" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743457441019 ""}  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743457441019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Frame_capture:iCap\|next_data\[3\] " "Latch Frame_capture:iCap\|next_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Frame_capture:iCap\|state.TRANSMIT_39_32 " "Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap\|state.TRANSMIT_39_32" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743457441019 ""}  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743457441019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Frame_capture:iCap\|next_data\[5\] " "Latch Frame_capture:iCap\|next_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Frame_capture:iCap\|state.TRANSMIT_39_32 " "Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap\|state.TRANSMIT_39_32" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743457441019 ""}  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743457441019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Frame_capture:iCap\|next_data\[6\] " "Latch Frame_capture:iCap\|next_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Frame_capture:iCap\|state.TRANSMIT_39_32 " "Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap\|state.TRANSMIT_39_32" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743457441020 ""}  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743457441020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Frame_capture:iCap\|next_data\[7\] " "Latch Frame_capture:iCap\|next_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Frame_capture:iCap\|state.TRANSMIT_39_32 " "Ports D and ENA on the latch are fed by the same signal Frame_capture:iCap\|state.TRANSMIT_39_32" {  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743457441020 ""}  } { { "v/Frame_capture.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/Frame_capture.sv" 154 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743457441020 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 59 -1 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1743457441023 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1743457441024 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frame_capture:iCap\|spart:iSpart\|transmit_data\[1\] Frame_capture:iCap\|spart:iSpart\|transmit_data\[1\]~_emulated Frame_capture:iCap\|spart:iSpart\|transmit_data\[1\]~1 " "Register \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[1\]\" is converted into an equivalent circuit using register \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[1\]~_emulated\" and latch \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[1\]~1\"" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743457441024 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|transmit_data[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frame_capture:iCap\|spart:iSpart\|baud_counter\[12\] Frame_capture:iCap\|spart:iSpart\|baud_counter\[12\]~_emulated Frame_capture:iCap\|spart:iSpart\|baud_counter\[12\]~1 " "Register \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[12\]\" is converted into an equivalent circuit using register \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[12\]~_emulated\" and latch \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[12\]~1\"" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743457441024 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|baud_counter[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frame_capture:iCap\|spart:iSpart\|baud_counter\[9\] Frame_capture:iCap\|spart:iSpart\|baud_counter\[9\]~_emulated Frame_capture:iCap\|spart:iSpart\|baud_counter\[9\]~5 " "Register \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[9\]\" is converted into an equivalent circuit using register \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[9\]~_emulated\" and latch \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[9\]~5\"" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743457441024 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|baud_counter[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frame_capture:iCap\|spart:iSpart\|baud_counter\[8\] Frame_capture:iCap\|spart:iSpart\|baud_counter\[8\]~_emulated Frame_capture:iCap\|spart:iSpart\|baud_counter\[8\]~9 " "Register \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[8\]\" is converted into an equivalent circuit using register \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[8\]~_emulated\" and latch \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[8\]~9\"" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743457441024 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|baud_counter[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frame_capture:iCap\|spart:iSpart\|baud_counter\[4\] Frame_capture:iCap\|spart:iSpart\|baud_counter\[4\]~_emulated Frame_capture:iCap\|spart:iSpart\|baud_counter\[4\]~13 " "Register \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[4\]\" is converted into an equivalent circuit using register \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[4\]~_emulated\" and latch \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[4\]~13\"" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743457441024 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|baud_counter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frame_capture:iCap\|spart:iSpart\|baud_counter\[1\] Frame_capture:iCap\|spart:iSpart\|baud_counter\[1\]~_emulated Frame_capture:iCap\|spart:iSpart\|baud_counter\[1\]~17 " "Register \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[1\]\" is converted into an equivalent circuit using register \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[1\]~_emulated\" and latch \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[1\]~17\"" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743457441024 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|baud_counter[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frame_capture:iCap\|spart:iSpart\|baud_counter\[0\] Frame_capture:iCap\|spart:iSpart\|baud_counter\[0\]~_emulated Frame_capture:iCap\|spart:iSpart\|baud_counter\[0\]~21 " "Register \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[0\]\" is converted into an equivalent circuit using register \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[0\]~_emulated\" and latch \"Frame_capture:iCap\|spart:iSpart\|baud_counter\[0\]~21\"" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743457441024 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|baud_counter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frame_capture:iCap\|spart:iSpart\|transmit_data\[2\] Frame_capture:iCap\|spart:iSpart\|transmit_data\[2\]~_emulated Frame_capture:iCap\|spart:iSpart\|transmit_data\[2\]~5 " "Register \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[2\]\" is converted into an equivalent circuit using register \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[2\]~_emulated\" and latch \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[2\]~5\"" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743457441024 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|transmit_data[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frame_capture:iCap\|spart:iSpart\|transmit_data\[3\] Frame_capture:iCap\|spart:iSpart\|transmit_data\[3\]~_emulated Frame_capture:iCap\|spart:iSpart\|transmit_data\[3\]~9 " "Register \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[3\]\" is converted into an equivalent circuit using register \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[3\]~_emulated\" and latch \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[3\]~9\"" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743457441024 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|transmit_data[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frame_capture:iCap\|spart:iSpart\|transmit_data\[4\] Frame_capture:iCap\|spart:iSpart\|transmit_data\[4\]~_emulated Frame_capture:iCap\|spart:iSpart\|transmit_data\[4\]~13 " "Register \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[4\]\" is converted into an equivalent circuit using register \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[4\]~_emulated\" and latch \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[4\]~13\"" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743457441024 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|transmit_data[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frame_capture:iCap\|spart:iSpart\|transmit_data\[5\] Frame_capture:iCap\|spart:iSpart\|transmit_data\[5\]~_emulated Frame_capture:iCap\|spart:iSpart\|transmit_data\[5\]~17 " "Register \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[5\]\" is converted into an equivalent circuit using register \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[5\]~_emulated\" and latch \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[5\]~17\"" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743457441024 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|transmit_data[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frame_capture:iCap\|spart:iSpart\|transmit_data\[6\] Frame_capture:iCap\|spart:iSpart\|transmit_data\[6\]~_emulated Frame_capture:iCap\|spart:iSpart\|transmit_data\[6\]~21 " "Register \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[6\]\" is converted into an equivalent circuit using register \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[6\]~_emulated\" and latch \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[6\]~21\"" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743457441024 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|transmit_data[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frame_capture:iCap\|spart:iSpart\|transmit_data\[7\] Frame_capture:iCap\|spart:iSpart\|transmit_data\[7\]~_emulated Frame_capture:iCap\|spart:iSpart\|transmit_data\[7\]~25 " "Register \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[7\]\" is converted into an equivalent circuit using register \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[7\]~_emulated\" and latch \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[7\]~25\"" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743457441024 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|transmit_data[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frame_capture:iCap\|spart:iSpart\|transmit_data\[8\] Frame_capture:iCap\|spart:iSpart\|transmit_data\[8\]~_emulated Frame_capture:iCap\|spart:iSpart\|transmit_data\[8\]~29 " "Register \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[8\]\" is converted into an equivalent circuit using register \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[8\]~_emulated\" and latch \"Frame_capture:iCap\|spart:iSpart\|transmit_data\[8\]~29\"" {  } { { "v/spart.sv" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/v/spart.sv" 90 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743457441024 "|DE1_SoC_CAMERA|Frame_capture:iCap|spart:iSpart|transmit_data[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1743457441024 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457441680 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1743457441680 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743457441680 "|DE1_SoC_CAMERA|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743457441680 "|DE1_SoC_CAMERA|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743457441680 "|DE1_SoC_CAMERA|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743457441680 "|DE1_SoC_CAMERA|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743457441680 "|DE1_SoC_CAMERA|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743457441680 "|DE1_SoC_CAMERA|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743457441680 "|DE1_SoC_CAMERA|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743457441680 "|DE1_SoC_CAMERA|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743457441680 "|DE1_SoC_CAMERA|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743457441680 "|DE1_SoC_CAMERA|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5M_TRIGGER VCC " "Pin \"D5M_TRIGGER\" is stuck at VCC" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743457441680 "|DE1_SoC_CAMERA|D5M_TRIGGER"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743457441680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457441846 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743457442513 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457442785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457443183 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/DE1_SoC_CAMERA.map.smsg " "Generated suppressed messages file I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/DE1_SoC_CAMERA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457444911 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 37 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 37 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1743457447892 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 4 0 0 " "Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743457447972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743457447972 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1743457448994 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1743457448994 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[3\].gpll " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[3\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1743457449000 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1743457449000 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1743457449006 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1743457449006 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1743457449012 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1743457449012 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 163 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 186 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_STROBE " "No output dependent on input pin \"D5M_STROBE\"" {  } { { "de1_soc_camera.v" "" { Text "I:/ECE554/FinalProject/ECE554-Capstone-Project/Camera_FPGA/Camera_sample_proj/de1_soc_camera.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743457449860 "|DE1_SoC_CAMERA|D5M_STROBE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743457449860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3258 " "Implemented 3258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743457449868 ""} { "Info" "ICUT_CUT_TM_OPINS" "117 " "Implemented 117 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743457449868 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "62 " "Implemented 62 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1743457449868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2652 " "Implemented 2652 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743457449868 ""} { "Info" "ICUT_CUT_TM_RAMS" "371 " "Implemented 371 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1743457449868 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1743457449868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743457449868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 224 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5068 " "Peak virtual memory: 5068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743457450265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 31 16:44:10 2025 " "Processing ended: Mon Mar 31 16:44:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743457450265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743457450265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743457450265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743457450265 ""}
