;------------------------------------------------------------------------------
; Copyright 2014 Silicon Laboratories, Inc.
; All rights reserved. This program and the accompanying materials
; are made available under the terms of the Silicon Laboratories End User
; License Agreement which accompanies this distribution, and is available at
; http://developer.silabs.com/legal/version/v11/Silicon_Labs_Software_License_Agreement.txt
; Original content and implementation provided by Silicon Laboratories.
;------------------------------------------------------------------------------
;Supported Devices:
;  EFM8UB20F32G
;  EFM8UB20F32G
;  EFM8UB20F32G
;  EFM8UB20F64G
;  EFM8UB20F64G
;  EFM8UB20F64G

;------------------------------------------------------------------------------
; ADC0CF Enums (ADC0 Configuration @ 0xBC)
;------------------------------------------------------------------------------
ADC0CF_ADLJST__BMASK           EQU 004H ; ADC0 Left Justify Select                   
ADC0CF_ADLJST__SHIFT           EQU 002H ; ADC0 Left Justify Select                   
ADC0CF_ADLJST__RIGHT_JUSTIFIED EQU 000H ; Data in the ADC0H:ADC0L registers is right-
                                        ; justified.                                 
ADC0CF_ADLJST__LEFT_JUSTIFIED  EQU 004H ; Data in the ADC0H:ADC0L registers is left- 
                                        ; justified.                                 
                                                                                     
ADC0CF_ADSC__FMASK             EQU 0F8H ; SAR Clock Divider                          
ADC0CF_ADSC__SHIFT             EQU 003H ; SAR Clock Divider                          
                                                                                     
;------------------------------------------------------------------------------
; ADC0CN0 Enums (ADC0 Control @ 0xE8)
;------------------------------------------------------------------------------
ADC0CN0_ADCM__FMASK         EQU 007H ; Start of Conversion Mode Select                   
ADC0CN0_ADCM__SHIFT         EQU 000H ; Start of Conversion Mode Select                   
ADC0CN0_ADCM__ADBUSY        EQU 000H ; ADC0 conversion initiated on write of 1 to ADBUSY.
ADC0CN0_ADCM__TIMER0        EQU 001H ; ADC0 conversion initiated on overflow of Timer 0. 
ADC0CN0_ADCM__TIMER2        EQU 002H ; ADC0 conversion initiated on overflow of Timer 2. 
ADC0CN0_ADCM__TIMER1        EQU 003H ; ADC0 conversion initiated on overflow of Timer 1. 
ADC0CN0_ADCM__CNVSTR        EQU 004H ; ADC0 conversion initiated on rising edge of       
                                     ; CNVSTR.                                           
ADC0CN0_ADCM__TIMER3        EQU 005H ; ADC0 conversion initiated on overflow of Timer 3. 
ADC0CN0_ADCM__TIMER4        EQU 006H ; ADC0 conversion initiated on overflow of Timer 4. 
ADC0CN0_ADCM__TIMER5        EQU 007H ; ADC0 conversion initiated on overflow of Timer 5. 
                                                                                         
ADC0CN0_ADWINT__BMASK       EQU 008H ; Window Compare Interrupt Flag                     
ADC0CN0_ADWINT__SHIFT       EQU 003H ; Window Compare Interrupt Flag                     
ADC0CN0_ADWINT__NOT_SET     EQU 000H ; An ADC window compare event did not occur.        
ADC0CN0_ADWINT__SET         EQU 008H ; An ADC window compare event occurred.             
                                                                                         
ADC0CN0_ADBUSY__BMASK       EQU 010H ; ADC Busy                                          
ADC0CN0_ADBUSY__SHIFT       EQU 004H ; ADC Busy                                          
ADC0CN0_ADBUSY__NOT_SET     EQU 000H ; An ADC0 conversion is not currently in progress.  
ADC0CN0_ADBUSY__SET         EQU 010H ; ADC0 conversion is in progress or start an ADC0   
                                     ; conversion.                                       
                                                                                         
ADC0CN0_ADINT__BMASK        EQU 020H ; Conversion Complete Interrupt Flag                
ADC0CN0_ADINT__SHIFT        EQU 005H ; Conversion Complete Interrupt Flag                
ADC0CN0_ADINT__NOT_SET      EQU 000H ; ADC0 has not completed a conversion since the last
                                     ; time ADINT was cleared.                           
ADC0CN0_ADINT__SET          EQU 020H ; ADC0 completed a data conversion.                 
                                                                                         
ADC0CN0_ADTM__BMASK         EQU 040H ; Track Mode                                        
ADC0CN0_ADTM__SHIFT         EQU 006H ; Track Mode                                        
ADC0CN0_ADTM__TRACK_NORMAL  EQU 000H ; Normal Track Mode. When ADC0 is enabled,          
                                     ; conversion begins immediately following the start-
                                     ; of-conversion signal.                             
ADC0CN0_ADTM__TRACK_DELAYED EQU 040H ; Delayed Track Mode. When ADC0 is enabled,         
                                     ; conversion begins 3 SAR clock cycles following the
                                     ; start-of-conversion signal. The ADC is allowed to 
                                     ; track during this time. Note that there is not a  
                                     ; tracking delay when the external conversion start 
                                     ; (CNVSTR) is used as the start-of-conversion       
                                     ; source.                                           
                                                                                         
ADC0CN0_ADEN__BMASK         EQU 080H ; ADC Enable                                        
ADC0CN0_ADEN__SHIFT         EQU 007H ; ADC Enable                                        
ADC0CN0_ADEN__DISABLED      EQU 000H ; ADC0 Disabled (low-power shutdown).               
ADC0CN0_ADEN__ENABLED       EQU 080H ; ADC0 Enabled (active and ready for data           
                                     ; conversions).                                     
                                                                                         
;------------------------------------------------------------------------------
; ADC0GTH Enums (ADC0 Greater-Than High Byte @ 0xC4)
;------------------------------------------------------------------------------
ADC0GTH_ADC0GTH__FMASK EQU 0FFH ; Greater-Than High Byte
ADC0GTH_ADC0GTH__SHIFT EQU 000H ; Greater-Than High Byte
                                                        
;------------------------------------------------------------------------------
; ADC0GTL Enums (ADC0 Greater-Than Low Byte @ 0xC3)
;------------------------------------------------------------------------------
ADC0GTL_ADC0GTL__FMASK EQU 0FFH ; Greater-Than Low Byte
ADC0GTL_ADC0GTL__SHIFT EQU 000H ; Greater-Than Low Byte
                                                       
;------------------------------------------------------------------------------
; ADC0H Enums (ADC0 Data Word High Byte @ 0xBE)
;------------------------------------------------------------------------------
ADC0H_ADC0H__FMASK EQU 0FFH ; Data Word High Byte
ADC0H_ADC0H__SHIFT EQU 000H ; Data Word High Byte
                                                 
;------------------------------------------------------------------------------
; ADC0L Enums (ADC0 Data Word Low Byte @ 0xBD)
;------------------------------------------------------------------------------
ADC0L_ADC0L__FMASK EQU 0FFH ; Data Word Low Byte
ADC0L_ADC0L__SHIFT EQU 000H ; Data Word Low Byte
                                                
;------------------------------------------------------------------------------
; ADC0LTH Enums (ADC0 Less-Than High Byte @ 0xC6)
;------------------------------------------------------------------------------
ADC0LTH_ADC0LTH__FMASK EQU 0FFH ; Less-Than High Byte
ADC0LTH_ADC0LTH__SHIFT EQU 000H ; Less-Than High Byte
                                                     
;------------------------------------------------------------------------------
; ADC0LTL Enums (ADC0 Less-Than Low Byte @ 0xC5)
;------------------------------------------------------------------------------
ADC0LTL_ADC0LTL__FMASK EQU 0FFH ; Less-Than Low Byte
ADC0LTL_ADC0LTL__SHIFT EQU 000H ; Less-Than Low Byte
                                                    
;------------------------------------------------------------------------------
; AMX0N Enums (AMUX0 Negative Multiplexer Selection @ 0xBA)
;------------------------------------------------------------------------------
AMX0N_AMX0N__FMASK   EQU 03FH ; AMUX0 Negative Input Selection
AMX0N_AMX0N__SHIFT   EQU 000H ; AMUX0 Negative Input Selection
AMX0N_AMX0N__ADC0N0  EQU 000H ; Select ADC0N.0.               
AMX0N_AMX0N__ADC0N1  EQU 001H ; Select ADC0N.1.               
AMX0N_AMX0N__ADC0N2  EQU 002H ; Select ADC0N.2.               
AMX0N_AMX0N__ADC0N3  EQU 003H ; Select ADC0N.3.               
AMX0N_AMX0N__ADC0N4  EQU 004H ; Select ADC0N.4.               
AMX0N_AMX0N__ADC0N5  EQU 005H ; Select ADC0N.5.               
AMX0N_AMX0N__ADC0N6  EQU 006H ; Select ADC0N.6.               
AMX0N_AMX0N__ADC0N7  EQU 007H ; Select ADC0N.7.               
AMX0N_AMX0N__ADC0N8  EQU 008H ; Select ADC0N.8.               
AMX0N_AMX0N__ADC0N9  EQU 009H ; Select ADC0N.9.               
AMX0N_AMX0N__ADC0N10 EQU 00AH ; Select ADC0N.10.              
AMX0N_AMX0N__ADC0N11 EQU 00BH ; Select ADC0N.11.              
AMX0N_AMX0N__ADC0N12 EQU 00CH ; Select ADC0N.12.              
AMX0N_AMX0N__ADC0N13 EQU 00DH ; Select ADC0N.13.              
AMX0N_AMX0N__ADC0N14 EQU 00EH ; Select ADC0N.14.              
AMX0N_AMX0N__ADC0N15 EQU 00FH ; Select ADC0N.15.              
AMX0N_AMX0N__ADC0N16 EQU 010H ; Select ADC0N.16.              
AMX0N_AMX0N__ADC0N17 EQU 011H ; Select ADC0N.17.              
AMX0N_AMX0N__ADC0N18 EQU 012H ; Select ADC0N.18.              
AMX0N_AMX0N__ADC0N19 EQU 013H ; Select ADC0N.19.              
AMX0N_AMX0N__ADC0N20 EQU 014H ; Select ADC0N.20.              
AMX0N_AMX0N__ADC0N21 EQU 015H ; Select ADC0N.21.              
AMX0N_AMX0N__ADC0N22 EQU 016H ; Select ADC0N.22.              
AMX0N_AMX0N__ADC0N23 EQU 017H ; Select ADC0N.23.              
AMX0N_AMX0N__ADC0N24 EQU 018H ; Select ADC0N.24.              
AMX0N_AMX0N__ADC0N25 EQU 019H ; Select ADC0N.25.              
AMX0N_AMX0N__ADC0N26 EQU 01AH ; Select ADC0N.26.              
AMX0N_AMX0N__ADC0N27 EQU 01BH ; Select ADC0N.27.              
AMX0N_AMX0N__ADC0N28 EQU 01CH ; Select ADC0N.28.              
AMX0N_AMX0N__ADC0N29 EQU 01DH ; Select ADC0N.29.              
AMX0N_AMX0N__VREF    EQU 01EH ; Internal Voltage Reference.   
AMX0N_AMX0N__GND     EQU 01FH ; Ground (single-ended mode).   
AMX0N_AMX0N__ADC0N32 EQU 020H ; Select ADC0N.32.              
AMX0N_AMX0N__ADC0N33 EQU 021H ; Select ADC0N.33.              
AMX0N_AMX0N__ADC0N34 EQU 022H ; Select ADC0N.34.              
                                                              
;------------------------------------------------------------------------------
; AMX0P Enums (AMUX0 Positive Multiplexer Selection @ 0xBB)
;------------------------------------------------------------------------------
AMX0P_AMX0P__FMASK   EQU 03FH ; AMUX0 Positive Input Selection
AMX0P_AMX0P__SHIFT   EQU 000H ; AMUX0 Positive Input Selection
AMX0P_AMX0P__ADC0P0  EQU 000H ; Select ADC0P.0.               
AMX0P_AMX0P__ADC0P1  EQU 001H ; Select ADC0P.1.               
AMX0P_AMX0P__ADC0P2  EQU 002H ; Select ADC0P.2.               
AMX0P_AMX0P__ADC0P3  EQU 003H ; Select ADC0P.3.               
AMX0P_AMX0P__ADC0P4  EQU 004H ; Select ADC0P.4.               
AMX0P_AMX0P__ADC0P5  EQU 005H ; Select ADC0P.5.               
AMX0P_AMX0P__ADC0P6  EQU 006H ; Select ADC0P.6.               
AMX0P_AMX0P__ADC0P7  EQU 007H ; Select ADC0P.7.               
AMX0P_AMX0P__ADC0P8  EQU 008H ; Select ADC0P.8.               
AMX0P_AMX0P__ADC0P9  EQU 009H ; Select ADC0P.9.               
AMX0P_AMX0P__ADC0P10 EQU 00AH ; Select ADC0P.10.              
AMX0P_AMX0P__ADC0P11 EQU 00BH ; Select ADC0P.11.              
AMX0P_AMX0P__ADC0P12 EQU 00CH ; Select ADC0P.12.              
AMX0P_AMX0P__ADC0P13 EQU 00DH ; Select ADC0P.13.              
AMX0P_AMX0P__ADC0P14 EQU 00EH ; Select ADC0P.14.              
AMX0P_AMX0P__ADC0P15 EQU 00FH ; Select ADC0P.15.              
AMX0P_AMX0P__ADC0P16 EQU 010H ; Select ADC0P.16.              
AMX0P_AMX0P__ADC0P17 EQU 011H ; Select ADC0P.17.              
AMX0P_AMX0P__ADC0P18 EQU 012H ; Select ADC0P.18.              
AMX0P_AMX0P__ADC0P19 EQU 013H ; Select ADC0P.19.              
AMX0P_AMX0P__ADC0P20 EQU 014H ; Select ADC0P.20.              
AMX0P_AMX0P__ADC0P21 EQU 015H ; Select ADC0P.21.              
AMX0P_AMX0P__ADC0P22 EQU 016H ; Select ADC0P.22.              
AMX0P_AMX0P__ADC0P23 EQU 017H ; Select ADC0P.23.              
AMX0P_AMX0P__ADC0P24 EQU 018H ; Select ADC0P.24.              
AMX0P_AMX0P__ADC0P25 EQU 019H ; Select ADC0P.25.              
AMX0P_AMX0P__ADC0P26 EQU 01AH ; Select ADC0P.26.              
AMX0P_AMX0P__ADC0P27 EQU 01BH ; Select ADC0P.27.              
AMX0P_AMX0P__ADC0P28 EQU 01CH ; Select ADC0P.28.              
AMX0P_AMX0P__ADC0P29 EQU 01DH ; Select ADC0P.29.              
AMX0P_AMX0P__TEMP    EQU 01EH ; Temperature sensor.           
AMX0P_AMX0P__VDD     EQU 01FH ; VDD Supply Voltage.           
AMX0P_AMX0P__ADC0P32 EQU 020H ; Select ADC0P.32.              
AMX0P_AMX0P__ADC0P33 EQU 021H ; Select ADC0P.33.              
AMX0P_AMX0P__ADC0P34 EQU 022H ; Select ADC0P.34.              
                                                              
;------------------------------------------------------------------------------
; ACC Enums (Accumulator @ 0xE0)
;------------------------------------------------------------------------------
ACC_ACC__FMASK EQU 0FFH ; Accumulator
ACC_ACC__SHIFT EQU 000H ; Accumulator
                                     
;------------------------------------------------------------------------------
; B Enums (B Register @ 0xF0)
;------------------------------------------------------------------------------
B_B__FMASK EQU 0FFH ; B Register
B_B__SHIFT EQU 000H ; B Register
                                
;------------------------------------------------------------------------------
; DPH Enums (Data Pointer High @ 0x83)
;------------------------------------------------------------------------------
DPH_DPH__FMASK EQU 0FFH ; Data Pointer High
DPH_DPH__SHIFT EQU 000H ; Data Pointer High
                                           
;------------------------------------------------------------------------------
; DPL Enums (Data Pointer Low @ 0x82)
;------------------------------------------------------------------------------
DPL_DPL__FMASK EQU 0FFH ; Data Pointer Low
DPL_DPL__SHIFT EQU 000H ; Data Pointer Low
                                          
;------------------------------------------------------------------------------
; PFE0CN Enums (Prefetch Engine Control @ 0xAF)
;------------------------------------------------------------------------------
PFE0CN_FLBWE__BMASK                EQU 001H ; Flash Block Write Enable                      
PFE0CN_FLBWE__SHIFT                EQU 000H ; Flash Block Write Enable                      
PFE0CN_FLBWE__BLOCK_WRITE_DISABLED EQU 000H ; Each byte of a firmware flash write is written
                                            ; individually.                                 
PFE0CN_FLBWE__BLOCK_WRITE_ENABLED  EQU 001H ; Flash bytes are written in groups of two.     
                                                                                            
PFE0CN_PFEN__BMASK                 EQU 020H ; Prefetch Enable                               
PFE0CN_PFEN__SHIFT                 EQU 005H ; Prefetch Enable                               
PFE0CN_PFEN__DISABLED              EQU 000H ; Disable the prefetch engine (SYSCLK < 25 MHz).
PFE0CN_PFEN__ENABLED               EQU 020H ; Enable the prefetch engine (SYSCLK > 25 MHz). 
                                                                                            
;------------------------------------------------------------------------------
; PSW Enums (Program Status Word @ 0xD0)
;------------------------------------------------------------------------------
PSW_PARITY__BMASK   EQU 001H ; Parity Flag                                       
PSW_PARITY__SHIFT   EQU 000H ; Parity Flag                                       
PSW_PARITY__NOT_SET EQU 000H ; The sum of the 8 bits in the accumulator is even. 
PSW_PARITY__SET     EQU 001H ; The sum of the 8 bits in the accumulator is odd.  
                                                                                 
PSW_F1__BMASK       EQU 002H ; User Flag 1                                       
PSW_F1__SHIFT       EQU 001H ; User Flag 1                                       
PSW_F1__NOT_SET     EQU 000H ; Flag is not set.                                  
PSW_F1__SET         EQU 002H ; Flag is set.                                      
                                                                                 
PSW_OV__BMASK       EQU 004H ; Overflow Flag                                     
PSW_OV__SHIFT       EQU 002H ; Overflow Flag                                     
PSW_OV__NOT_SET     EQU 000H ; An overflow did not occur.                        
PSW_OV__SET         EQU 004H ; An overflow occurred.                             
                                                                                 
PSW_RS__FMASK       EQU 018H ; Register Bank Select                              
PSW_RS__SHIFT       EQU 003H ; Register Bank Select                              
PSW_RS__BANK0       EQU 000H ; Bank 0, Addresses 0x00-0x07                       
PSW_RS__BANK1       EQU 008H ; Bank 1, Addresses 0x08-0x0F                       
PSW_RS__BANK2       EQU 010H ; Bank 2, Addresses 0x10-0x17                       
PSW_RS__BANK3       EQU 018H ; Bank 3, Addresses 0x18-0x1F                       
                                                                                 
PSW_F0__BMASK       EQU 020H ; User Flag 0                                       
PSW_F0__SHIFT       EQU 005H ; User Flag 0                                       
PSW_F0__NOT_SET     EQU 000H ; Flag is not set.                                  
PSW_F0__SET         EQU 020H ; Flag is set.                                      
                                                                                 
PSW_AC__BMASK       EQU 040H ; Auxiliary Carry Flag                              
PSW_AC__SHIFT       EQU 006H ; Auxiliary Carry Flag                              
PSW_AC__NOT_SET     EQU 000H ; A carry into (addition) or borrow from            
                             ; (subtraction) the high order nibble did not occur.
PSW_AC__SET         EQU 040H ; A carry into (addition) or borrow from            
                             ; (subtraction) the high order nibble occurred.     
                                                                                 
PSW_CY__BMASK       EQU 080H ; Carry Flag                                        
PSW_CY__SHIFT       EQU 007H ; Carry Flag                                        
PSW_CY__NOT_SET     EQU 000H ; A carry (addition) or borrow (subtraction) did not
                             ; occur.                                            
PSW_CY__SET         EQU 080H ; A carry (addition) or borrow (subtraction)        
                             ; occurred.                                         
                                                                                 
;------------------------------------------------------------------------------
; SP Enums (Stack Pointer @ 0x81)
;------------------------------------------------------------------------------
SP_SP__FMASK EQU 0FFH ; Stack Pointer
SP_SP__SHIFT EQU 000H ; Stack Pointer
                                     
;------------------------------------------------------------------------------
; CLKSEL Enums (Clock Select @ 0xA9)
;------------------------------------------------------------------------------
CLKSEL_CLKSL__FMASK               EQU 007H ; System Clock Source Select Bits                   
CLKSEL_CLKSL__SHIFT               EQU 000H ; System Clock Source Select Bits                   
CLKSEL_CLKSL__DIVIDED_HFOSC_DIV_4 EQU 000H ; Clock (SYSCLK) derived from the Internal High-    
                                           ; Frequency Oscillator / 4 and scaled per the IFCN  
                                           ; bits in register OSCICN.                          
CLKSEL_CLKSL__EXTOSC              EQU 001H ; Clock (SYSCLK) derived from the External          
                                           ; Oscillator circuit.                               
CLKSEL_CLKSL__HFOSC_DIV_2         EQU 002H ; Clock (SYSCLK) derived from the Internal High-    
                                           ; Frequency Oscillator / 2.                         
CLKSEL_CLKSL__HFOSC               EQU 003H ; Clock (SYSCLK) derived from the Internal High-    
                                           ; Frequency Oscillator.                             
CLKSEL_CLKSL__LFOSC               EQU 004H ; Clock (SYSCLK) derived from the Internal Low-     
                                           ; Frequency Oscillator and scaled per the OSCLD bits
                                           ; in register OSCLCN.                               
                                                                                               
CLKSEL_OUTCLK__BMASK              EQU 008H ; Crossbar Clock Out Select                         
CLKSEL_OUTCLK__SHIFT              EQU 003H ; Crossbar Clock Out Select                         
CLKSEL_OUTCLK__SYSCLK             EQU 000H ; Enabling the Crossbar SYSCLK signal outputs       
                                           ; SYSCLK.                                           
CLKSEL_OUTCLK__SYSCLK_SYNC_IO     EQU 008H ; Enabling the Crossbar SYSCLK signal outputs SYSCLK
                                           ; synchronized with the Port I/O.                   
                                                                                               
CLKSEL_USBCLK__FMASK              EQU 070H ; USB Clock Source Select Bits                      
CLKSEL_USBCLK__SHIFT              EQU 004H ; USB Clock Source Select Bits                      
CLKSEL_USBCLK__HFOSC              EQU 000H ; USB clock (USBCLK) derived from the Internal High-
                                           ; Frequency Oscillator.                             
CLKSEL_USBCLK__HFOSC_DIV_8        EQU 010H ; USB clock (USBCLK) derived from the Internal High-
                                           ; Frequency Oscillator / 8.                         
CLKSEL_USBCLK__EXTOSC             EQU 020H ; USB clock (USBCLK) derived from the External      
                                           ; Oscillator.                                       
CLKSEL_USBCLK__EXTOSC_DIV_2       EQU 030H ; USB clock (USBCLK) derived from the External      
                                           ; Oscillator / 2.                                   
CLKSEL_USBCLK__EXTOSC_DIV_3       EQU 040H ; USB clock (USBCLK) derived from the External      
                                           ; Oscillator / 3.                                   
CLKSEL_USBCLK__EXTOSC_DIV_4       EQU 050H ; USB clock (USBCLK) derived from the External      
                                           ; Oscillator / 4.                                   
CLKSEL_USBCLK__LFOSC              EQU 060H ; USB clock (USBCLK) derived from the Internal Low- 
                                           ; Frequency Oscillator.                             
                                                                                               
;------------------------------------------------------------------------------
; CMP0CN0 Enums (Comparator 0 Control 0 @ 0x9B)
;------------------------------------------------------------------------------
CMP0CN0_CPHYN__FMASK                EQU 003H ; Comparator Negative Hysteresis Control            
CMP0CN0_CPHYN__SHIFT                EQU 000H ; Comparator Negative Hysteresis Control            
CMP0CN0_CPHYN__DISABLED             EQU 000H ; Negative Hysteresis disabled.                     
CMP0CN0_CPHYN__ENABLED_MODE1        EQU 001H ; Negative Hysteresis = Hysteresis 1.               
CMP0CN0_CPHYN__ENABLED_MODE2        EQU 002H ; Negative Hysteresis = Hysteresis 2.               
CMP0CN0_CPHYN__ENABLED_MODE3        EQU 003H ; Negative Hysteresis = Hysteresis 3 (Maximum).     
                                                                                                 
CMP0CN0_CPHYP__FMASK                EQU 00CH ; Comparator Positive Hysteresis Control            
CMP0CN0_CPHYP__SHIFT                EQU 002H ; Comparator Positive Hysteresis Control            
CMP0CN0_CPHYP__DISABLED             EQU 000H ; Positive Hysteresis disabled.                     
CMP0CN0_CPHYP__ENABLED_MODE1        EQU 004H ; Positive Hysteresis = Hysteresis 1.               
CMP0CN0_CPHYP__ENABLED_MODE2        EQU 008H ; Positive Hysteresis = Hysteresis 2.               
CMP0CN0_CPHYP__ENABLED_MODE3        EQU 00CH ; Positive Hysteresis = Hysteresis 3 (Maximum).     
                                                                                                 
CMP0CN0_CPFIF__BMASK                EQU 010H ; Comparator Falling-Edge Flag                      
CMP0CN0_CPFIF__SHIFT                EQU 004H ; Comparator Falling-Edge Flag                      
CMP0CN0_CPFIF__NOT_SET              EQU 000H ; No comparator falling edge has occurred since this
                                             ; flag was last cleared.                            
CMP0CN0_CPFIF__FALLING_EDGE         EQU 010H ; Comparator falling edge has occurred.             
                                                                                                 
CMP0CN0_CPRIF__BMASK                EQU 020H ; Comparator Rising-Edge Flag                       
CMP0CN0_CPRIF__SHIFT                EQU 005H ; Comparator Rising-Edge Flag                       
CMP0CN0_CPRIF__NOT_SET              EQU 000H ; No comparator rising edge has occurred since this 
                                             ; flag was last cleared.                            
CMP0CN0_CPRIF__RISING_EDGE          EQU 020H ; Comparator rising edge has occurred.              
                                                                                                 
CMP0CN0_CPOUT__BMASK                EQU 040H ; Comparator Output State Flag                      
CMP0CN0_CPOUT__SHIFT                EQU 006H ; Comparator Output State Flag                      
CMP0CN0_CPOUT__POS_LESS_THAN_NEG    EQU 000H ; Voltage on CP0P < CP0N.                           
CMP0CN0_CPOUT__POS_GREATER_THAN_NEG EQU 040H ; Voltage on CP0P > CP0N.                           
                                                                                                 
CMP0CN0_CPEN__BMASK                 EQU 080H ; Comparator Enable                                 
CMP0CN0_CPEN__SHIFT                 EQU 007H ; Comparator Enable                                 
CMP0CN0_CPEN__DISABLED              EQU 000H ; Comparator disabled.                              
CMP0CN0_CPEN__ENABLED               EQU 080H ; Comparator enabled.                               
                                                                                                 
;------------------------------------------------------------------------------
; CMP0MD Enums (Comparator 0 Mode @ 0x9D)
;------------------------------------------------------------------------------
CMP0MD_CPMD__FMASK              EQU 003H ; Comparator Mode Select                      
CMP0MD_CPMD__SHIFT              EQU 000H ; Comparator Mode Select                      
CMP0MD_CPMD__MODE0              EQU 000H ; Mode 0 (Fastest Response Time, Highest Power
                                         ; Consumption)                                
CMP0MD_CPMD__MODE1              EQU 001H ; Mode 1                                      
CMP0MD_CPMD__MODE2              EQU 002H ; Mode 2                                      
CMP0MD_CPMD__MODE3              EQU 003H ; Mode 3 (Slowest Response Time, Lowest Power 
                                         ; Consumption)                                
                                                                                       
CMP0MD_CPFIE__BMASK             EQU 010H ; Comparator Falling-Edge Interrupt Enable    
CMP0MD_CPFIE__SHIFT             EQU 004H ; Comparator Falling-Edge Interrupt Enable    
CMP0MD_CPFIE__FALL_INT_DISABLED EQU 000H ; Comparator falling-edge interrupt disabled. 
CMP0MD_CPFIE__FALL_INT_ENABLED  EQU 010H ; Comparator falling-edge interrupt enabled.  
                                                                                       
CMP0MD_CPRIE__BMASK             EQU 020H ; Comparator Rising-Edge Interrupt Enable     
CMP0MD_CPRIE__SHIFT             EQU 005H ; Comparator Rising-Edge Interrupt Enable     
CMP0MD_CPRIE__RISE_INT_DISABLED EQU 000H ; Comparator rising-edge interrupt disabled.  
CMP0MD_CPRIE__RISE_INT_ENABLED  EQU 020H ; Comparator rising-edge interrupt enabled.   
                                                                                       
;------------------------------------------------------------------------------
; CMP0MX Enums (Comparator 0 Multiplexer Selection @ 0x9F)
;------------------------------------------------------------------------------
CMP0MX_CMXP__FMASK  EQU 007H ; Comparator Positive Input MUX Selection
CMP0MX_CMXP__SHIFT  EQU 000H ; Comparator Positive Input MUX Selection
CMP0MX_CMXP__CMP0P0 EQU 000H ; External pin CMP0P.0.                  
CMP0MX_CMXP__CMP0P1 EQU 001H ; External pin CMP0P.1.                  
CMP0MX_CMXP__CMP0P2 EQU 002H ; External pin CMP0P.2.                  
CMP0MX_CMXP__CMP0P3 EQU 003H ; External pin CMP0P.3.                  
CMP0MX_CMXP__CMP0P4 EQU 004H ; External pin CMP0P.4.                  
                                                                      
CMP0MX_CMXN__FMASK  EQU 070H ; Comparator Negative Input MUX Selection
CMP0MX_CMXN__SHIFT  EQU 004H ; Comparator Negative Input MUX Selection
CMP0MX_CMXN__CMP0N0 EQU 000H ; External pin CMP0N.0.                  
CMP0MX_CMXN__CMP0N1 EQU 010H ; External pin CMP0N.1.                  
CMP0MX_CMXN__CMP0N2 EQU 020H ; External pin CMP0N.2.                  
CMP0MX_CMXN__CMP0N3 EQU 030H ; External pin CMP0N.3.                  
CMP0MX_CMXN__CMP0N4 EQU 040H ; External pin CMP0N.4.                  
                                                                      
;------------------------------------------------------------------------------
; CMP1CN0 Enums (Comparator 1 Control 0 @ 0x9A)
;------------------------------------------------------------------------------
CMP1CN0_CPHYN__FMASK                EQU 003H ; Comparator Negative Hysteresis Control            
CMP1CN0_CPHYN__SHIFT                EQU 000H ; Comparator Negative Hysteresis Control            
CMP1CN0_CPHYN__DISABLED             EQU 000H ; Negative Hysteresis disabled.                     
CMP1CN0_CPHYN__ENABLED_MODE1        EQU 001H ; Negative Hysteresis = Hysteresis 1.               
CMP1CN0_CPHYN__ENABLED_MODE2        EQU 002H ; Negative Hysteresis = Hysteresis 2.               
CMP1CN0_CPHYN__ENABLED_MODE3        EQU 003H ; Negative Hysteresis = Hysteresis 3 (Maximum).     
                                                                                                 
CMP1CN0_CPHYP__FMASK                EQU 00CH ; Comparator Positive Hysteresis Control            
CMP1CN0_CPHYP__SHIFT                EQU 002H ; Comparator Positive Hysteresis Control            
CMP1CN0_CPHYP__DISABLED             EQU 000H ; Positive Hysteresis disabled.                     
CMP1CN0_CPHYP__ENABLED_MODE1        EQU 004H ; Positive Hysteresis = Hysteresis 1.               
CMP1CN0_CPHYP__ENABLED_MODE2        EQU 008H ; Positive Hysteresis = Hysteresis 2.               
CMP1CN0_CPHYP__ENABLED_MODE3        EQU 00CH ; Positive Hysteresis = Hysteresis 3 (Maximum).     
                                                                                                 
CMP1CN0_CPFIF__BMASK                EQU 010H ; Comparator Falling-Edge Flag                      
CMP1CN0_CPFIF__SHIFT                EQU 004H ; Comparator Falling-Edge Flag                      
CMP1CN0_CPFIF__NOT_SET              EQU 000H ; No comparator falling edge has occurred since this
                                             ; flag was last cleared.                            
CMP1CN0_CPFIF__FALLING_EDGE         EQU 010H ; Comparator falling edge has occurred.             
                                                                                                 
CMP1CN0_CPRIF__BMASK                EQU 020H ; Comparator Rising-Edge Flag                       
CMP1CN0_CPRIF__SHIFT                EQU 005H ; Comparator Rising-Edge Flag                       
CMP1CN0_CPRIF__NOT_SET              EQU 000H ; No comparator rising edge has occurred since this 
                                             ; flag was last cleared.                            
CMP1CN0_CPRIF__RISING_EDGE          EQU 020H ; Comparator rising edge has occurred.              
                                                                                                 
CMP1CN0_CPOUT__BMASK                EQU 040H ; Comparator Output State Flag                      
CMP1CN0_CPOUT__SHIFT                EQU 006H ; Comparator Output State Flag                      
CMP1CN0_CPOUT__POS_LESS_THAN_NEG    EQU 000H ; Voltage on CP1P < CP1N.                           
CMP1CN0_CPOUT__POS_GREATER_THAN_NEG EQU 040H ; Voltage on CP1P > CP1N.                           
                                                                                                 
CMP1CN0_CPEN__BMASK                 EQU 080H ; Comparator Enable                                 
CMP1CN0_CPEN__SHIFT                 EQU 007H ; Comparator Enable                                 
CMP1CN0_CPEN__DISABLED              EQU 000H ; Comparator disabled.                              
CMP1CN0_CPEN__ENABLED               EQU 080H ; Comparator enabled.                               
                                                                                                 
;------------------------------------------------------------------------------
; CMP1MD Enums (Comparator 1 Mode @ 0x9C)
;------------------------------------------------------------------------------
CMP1MD_CPMD__FMASK              EQU 003H ; Comparator Mode Select                      
CMP1MD_CPMD__SHIFT              EQU 000H ; Comparator Mode Select                      
CMP1MD_CPMD__MODE0              EQU 000H ; Mode 0 (Fastest Response Time, Highest Power
                                         ; Consumption)                                
CMP1MD_CPMD__MODE1              EQU 001H ; Mode 1                                      
CMP1MD_CPMD__MODE2              EQU 002H ; Mode 2                                      
CMP1MD_CPMD__MODE3              EQU 003H ; Mode 3 (Slowest Response Time, Lowest Power 
                                         ; Consumption)                                
                                                                                       
CMP1MD_CPFIE__BMASK             EQU 010H ; Comparator Falling-Edge Interrupt Enable    
CMP1MD_CPFIE__SHIFT             EQU 004H ; Comparator Falling-Edge Interrupt Enable    
CMP1MD_CPFIE__FALL_INT_DISABLED EQU 000H ; Comparator falling-edge interrupt disabled. 
CMP1MD_CPFIE__FALL_INT_ENABLED  EQU 010H ; Comparator falling-edge interrupt enabled.  
                                                                                       
CMP1MD_CPRIE__BMASK             EQU 020H ; Comparator Rising-Edge Interrupt Enable     
CMP1MD_CPRIE__SHIFT             EQU 005H ; Comparator Rising-Edge Interrupt Enable     
CMP1MD_CPRIE__RISE_INT_DISABLED EQU 000H ; Comparator rising-edge interrupt disabled.  
CMP1MD_CPRIE__RISE_INT_ENABLED  EQU 020H ; Comparator rising-edge interrupt enabled.   
                                                                                       
;------------------------------------------------------------------------------
; CMP1MX Enums (Comparator 1 Multiplexer Selection @ 0x9E)
;------------------------------------------------------------------------------
CMP1MX_CMXP__FMASK  EQU 007H ; Comparator Positive Input MUX Selection
CMP1MX_CMXP__SHIFT  EQU 000H ; Comparator Positive Input MUX Selection
CMP1MX_CMXP__CMP1P0 EQU 000H ; External pin CMP1P.0.                  
CMP1MX_CMXP__CMP1P1 EQU 001H ; External pin CMP1P.1.                  
CMP1MX_CMXP__CMP1P2 EQU 002H ; External pin CMP1P.2.                  
CMP1MX_CMXP__CMP1P3 EQU 003H ; External pin CMP1P.3.                  
CMP1MX_CMXP__CMP1P4 EQU 004H ; External pin CMP1P.4.                  
                                                                      
CMP1MX_CMXN__FMASK  EQU 070H ; Comparator Negative Input MUX Selection
CMP1MX_CMXN__SHIFT  EQU 004H ; Comparator Negative Input MUX Selection
CMP1MX_CMXN__CMP1N0 EQU 000H ; External pin CMP1N.0.                  
CMP1MX_CMXN__CMP1N1 EQU 010H ; External pin CMP1N.1.                  
CMP1MX_CMXN__CMP1N2 EQU 020H ; External pin CMP1N.2.                  
CMP1MX_CMXN__CMP1N3 EQU 030H ; External pin CMP1N.3.                  
CMP1MX_CMXN__CMP1N4 EQU 040H ; External pin CMP1N.4.                  
                                                                      
;------------------------------------------------------------------------------
; IT01CF Enums (INT0/INT1 Configuration @ 0xE4)
;------------------------------------------------------------------------------
IT01CF_IN0SL__FMASK       EQU 007H ; INT0 Port Pin Selection   
IT01CF_IN0SL__SHIFT       EQU 000H ; INT0 Port Pin Selection   
IT01CF_IN0SL__P0_0        EQU 000H ; Select P0.0.              
IT01CF_IN0SL__P0_1        EQU 001H ; Select P0.1.              
IT01CF_IN0SL__P0_2        EQU 002H ; Select P0.2.              
IT01CF_IN0SL__P0_3        EQU 003H ; Select P0.3.              
IT01CF_IN0SL__P0_4        EQU 004H ; Select P0.4.              
IT01CF_IN0SL__P0_5        EQU 005H ; Select P0.5.              
IT01CF_IN0SL__P0_6        EQU 006H ; Select P0.6.              
IT01CF_IN0SL__P0_7        EQU 007H ; Select P0.7.              
                                                               
IT01CF_IN0PL__BMASK       EQU 008H ; INT0 Polarity             
IT01CF_IN0PL__SHIFT       EQU 003H ; INT0 Polarity             
IT01CF_IN0PL__ACTIVE_LOW  EQU 000H ; INT0 input is active low. 
IT01CF_IN0PL__ACTIVE_HIGH EQU 008H ; INT0 input is active high.
                                                               
IT01CF_IN1SL__FMASK       EQU 070H ; INT1 Port Pin Selection   
IT01CF_IN1SL__SHIFT       EQU 004H ; INT1 Port Pin Selection   
IT01CF_IN1SL__P0_0        EQU 000H ; Select P0.0.              
IT01CF_IN1SL__P0_1        EQU 010H ; Select P0.1.              
IT01CF_IN1SL__P0_2        EQU 020H ; Select P0.2.              
IT01CF_IN1SL__P0_3        EQU 030H ; Select P0.3.              
IT01CF_IN1SL__P0_4        EQU 040H ; Select P0.4.              
IT01CF_IN1SL__P0_5        EQU 050H ; Select P0.5.              
IT01CF_IN1SL__P0_6        EQU 060H ; Select P0.6.              
IT01CF_IN1SL__P0_7        EQU 070H ; Select P0.7.              
                                                               
IT01CF_IN1PL__BMASK       EQU 080H ; INT1 Polarity             
IT01CF_IN1PL__SHIFT       EQU 007H ; INT1 Polarity             
IT01CF_IN1PL__ACTIVE_LOW  EQU 000H ; INT1 input is active low. 
IT01CF_IN1PL__ACTIVE_HIGH EQU 080H ; INT1 input is active high.
                                                               
;------------------------------------------------------------------------------
; XOSC0CN Enums (External Oscillator Control @ 0xB1)
;------------------------------------------------------------------------------
XOSC0CN_XFCN__FMASK           EQU 007H ; External Oscillator Frequency Control            
XOSC0CN_XFCN__SHIFT           EQU 000H ; External Oscillator Frequency Control            
XOSC0CN_XFCN__MODE0           EQU 000H ; Select external oscillator mode 0: Crystal       
                                       ; frequency <= 20 kHz, RC/C frequency <= 25 kHz, C 
                                       ; mode K factor = 0.87.                            
XOSC0CN_XFCN__MODE1           EQU 001H ; Select external oscillator mode 1: 20 kHz <      
                                       ; Crystal frequency <= 58 kHz, 25 kHz < RC/C       
                                       ; frequency <= 50 kHz, C mode K factor = 2.6.      
XOSC0CN_XFCN__MODE2           EQU 002H ; Select external oscillator mode 2: 58 kHz <      
                                       ; Crystal frequency <= 155 kHz, 50 kHz < RC/C      
                                       ; frequency <= 100 kHz, C mode K factor = 7.7.     
XOSC0CN_XFCN__MODE3           EQU 003H ; Select external oscillator mode 3: 155 kHz <     
                                       ; Crystal frequency <= 415 kHz, 100 kHz < RC/C     
                                       ; frequency <= 200 kHz, C mode K factor = 22.      
XOSC0CN_XFCN__MODE4           EQU 004H ; Select external oscillator mode 4: 415 kHz <     
                                       ; Crystal frequency <= 1.1 MHz, 200 kHz < RC/C     
                                       ; frequency <= 400 kHz, C mode K factor = 65.      
XOSC0CN_XFCN__MODE5           EQU 005H ; Select external oscillator mode 5: 1.1 MHz <     
                                       ; Crystal frequency <= 3.1 MHz, 400 kHz < RC/C     
                                       ; frequency <= 800 kHz, C mode K factor = 180.     
XOSC0CN_XFCN__MODE6           EQU 006H ; Select external oscillator mode 6: 3.1 MHz <     
                                       ; Crystal frequency <= 8.2 kHz, 800 kHz < RC/C     
                                       ; frequency <= 1.6 MHz, C mode K factor = 664.     
XOSC0CN_XFCN__MODE7           EQU 007H ; Select external oscillator mode 7: 8.2 MHz <     
                                       ; Crystal frequency <= 25 MHz, 1.6 MHz < RC/C      
                                       ; frequency <= 3.2 MHz, C mode K factor = 1590.    
                                                                                          
XOSC0CN_XOSCMD__FMASK         EQU 070H ; External Oscillator Mode                         
XOSC0CN_XOSCMD__SHIFT         EQU 004H ; External Oscillator Mode                         
XOSC0CN_XOSCMD__DISABLED      EQU 000H ; External Oscillator circuit disabled.            
XOSC0CN_XOSCMD__CMOS          EQU 020H ; External CMOS Clock Mode.                        
XOSC0CN_XOSCMD__CMOS_DIV_2    EQU 030H ; External CMOS Clock Mode with divide by 2 stage. 
XOSC0CN_XOSCMD__RC_DIV_2      EQU 040H ; RC Oscillator Mode with divide by 2 stage.       
XOSC0CN_XOSCMD__C_DIV_2       EQU 050H ; Capacitor Oscillator Mode with divide by 2 stage.
XOSC0CN_XOSCMD__CRYSTAL       EQU 060H ; Crystal Oscillator Mode.                         
XOSC0CN_XOSCMD__CRYSTAL_DIV_2 EQU 070H ; Crystal Oscillator Mode with divide by 2 stage.  
                                                                                          
XOSC0CN_XCLKVLD__BMASK        EQU 080H ; External Oscillator Valid Flag                   
XOSC0CN_XCLKVLD__SHIFT        EQU 007H ; External Oscillator Valid Flag                   
XOSC0CN_XCLKVLD__NOT_SET      EQU 000H ; External Oscillator is unused or not yet stable. 
XOSC0CN_XCLKVLD__SET          EQU 080H ; External Oscillator is running and stable.       
                                                                                          
;------------------------------------------------------------------------------
; FLKEY Enums (Flash Lock and Key @ 0xB7)
;------------------------------------------------------------------------------
FLKEY_FLKEY__FMASK    EQU 0FFH ; Flash Lock and Key                             
FLKEY_FLKEY__SHIFT    EQU 000H ; Flash Lock and Key                             
FLKEY_FLKEY__LOCKED   EQU 000H ; Flash is write/erase locked.                   
FLKEY_FLKEY__FIRST    EQU 001H ; The first key code has been written (0xA5).    
FLKEY_FLKEY__UNLOCKED EQU 002H ; Flash is unlocked (writes/erases allowed).     
FLKEY_FLKEY__DISABLED EQU 003H ; Flash writes/erases are disabled until the next
                               ; reset.                                         
FLKEY_FLKEY__KEY1     EQU 0A5H ; Flash writes and erases are enabled by writing 
                               ; 0xA5 followed by 0xF1 to the FLKEY register.   
FLKEY_FLKEY__KEY2     EQU 0F1H ; Flash writes and erases are enabled by writing 
                               ; 0xA5 followed by 0xF1 to the FLKEY register.   
                                                                                
;------------------------------------------------------------------------------
; FLSCL Enums (Flash Scale @ 0xB6)
;------------------------------------------------------------------------------
FLSCL_FLRT__BMASK               EQU 010H ; Flash Read Timing                       
FLSCL_FLRT__SHIFT               EQU 004H ; Flash Read Timing                       
FLSCL_FLRT__SYSCLK_BELOW_25_MHZ EQU 000H ; SYSCLK <= 25 MHz.                       
FLSCL_FLRT__SYSCLK_BELOW_48_MHZ EQU 010H ; SYSCLK <= 48 MHz.                       
                                                                                   
FLSCL_FOSE__BMASK               EQU 080H ; Flash One-Shot Enable                   
FLSCL_FOSE__SHIFT               EQU 007H ; Flash One-Shot Enable                   
FLSCL_FOSE__DISABLED            EQU 000H ; Disable the flash one-shot.             
FLSCL_FOSE__ENABLED             EQU 080H ; Enable the flash one-shot (recommended).
                                                                                   
;------------------------------------------------------------------------------
; PSCTL Enums (Program Store Control @ 0x8F)
;------------------------------------------------------------------------------
PSCTL_PSWE__BMASK          EQU 001H ; Program Store Write Enable                      
PSCTL_PSWE__SHIFT          EQU 000H ; Program Store Write Enable                      
PSCTL_PSWE__WRITE_DISABLED EQU 000H ; Writes to flash program memory disabled.        
PSCTL_PSWE__WRITE_ENABLED  EQU 001H ; Writes to flash program memory enabled; the MOVX
                                    ; write instruction targets flash memory.         
                                                                                      
PSCTL_PSEE__BMASK          EQU 002H ; Program Store Erase Enable                      
PSCTL_PSEE__SHIFT          EQU 001H ; Program Store Erase Enable                      
PSCTL_PSEE__ERASE_DISABLED EQU 000H ; Flash program memory erasure disabled.          
PSCTL_PSEE__ERASE_ENABLED  EQU 002H ; Flash program memory erasure enabled.           
                                                                                      
;------------------------------------------------------------------------------
; HFO0CAL Enums (High Frequency Oscillator Calibration @ 0xB3)
;------------------------------------------------------------------------------
HFO0CAL_OSCICL__FMASK EQU 07FH ; Internal Oscillator Calibration
HFO0CAL_OSCICL__SHIFT EQU 000H ; Internal Oscillator Calibration
                                                                
;------------------------------------------------------------------------------
; HFO0CN Enums (High Frequency Oscillator Control @ 0xB2)
;------------------------------------------------------------------------------
HFO0CN_IFCN__FMASK        EQU 003H ; Oscillator Frequency Divider Control              
HFO0CN_IFCN__SHIFT        EQU 000H ; Oscillator Frequency Divider Control              
HFO0CN_IFCN__SYSCLK_DIV_8 EQU 000H ; SYSCLK can be derived from Internal H-F Oscillator
                                   ; divided by 8 (1.5 MHz).                           
HFO0CN_IFCN__SYSCLK_DIV_4 EQU 001H ; SYSCLK can be derived from Internal H-F Oscillator
                                   ; divided by 4 (3 MHz).                             
HFO0CN_IFCN__SYSCLK_DIV_2 EQU 002H ; SYSCLK can be derived from Internal H-F Oscillator
                                   ; divided by 2 (6 MHz).                             
HFO0CN_IFCN__SYSCLK_DIV_1 EQU 003H ; SYSCLK can be derived from Internal H-F Oscillator
                                   ; divided by 1 (12 MHz).                            
                                                                                       
HFO0CN_SUSPEND__BMASK     EQU 020H ; Oscillator Suspend Enable                         
HFO0CN_SUSPEND__SHIFT     EQU 005H ; Oscillator Suspend Enable                         
HFO0CN_SUSPEND__DISABLED  EQU 000H ; The internal oscillator is not in suspend mode.   
HFO0CN_SUSPEND__ENABLED   EQU 020H ; Place the internal oscillator in suspend mode.    
                                                                                       
HFO0CN_IFRDY__BMASK       EQU 040H ; Oscillator Frequency Ready Flag                   
HFO0CN_IFRDY__SHIFT       EQU 006H ; Oscillator Frequency Ready Flag                   
HFO0CN_IFRDY__NOT_SET     EQU 000H ; The Internal High Frequency Oscillator is not     
                                   ; running at the programmed frequency.              
HFO0CN_IFRDY__SET         EQU 040H ; The Internal High Frequency Oscillator is running 
                                   ; at the programmed frequency.                      
                                                                                       
HFO0CN_IOSCEN__BMASK      EQU 080H ; Oscillator Enable                                 
HFO0CN_IOSCEN__SHIFT      EQU 007H ; Oscillator Enable                                 
HFO0CN_IOSCEN__DISABLED   EQU 000H ; Disable the High Frequency Oscillator.            
HFO0CN_IOSCEN__ENABLED    EQU 080H ; Enable the High Frequency Oscillator.             
                                                                                       
;------------------------------------------------------------------------------
; EIE1 Enums (Extended Interrupt Enable 1 @ 0xE6)
;------------------------------------------------------------------------------
EIE1_ESMB0__BMASK     EQU 001H ; SMBus (SMB0) Interrupt Enable                     
EIE1_ESMB0__SHIFT     EQU 000H ; SMBus (SMB0) Interrupt Enable                     
EIE1_ESMB0__DISABLED  EQU 000H ; Disable all SMB0 interrupts.                      
EIE1_ESMB0__ENABLED   EQU 001H ; Enable interrupt requests generated by SMB0.      
                                                                                   
EIE1_EUSB0__BMASK     EQU 002H ; USB (USB0) Interrupt Enable                       
EIE1_EUSB0__SHIFT     EQU 001H ; USB (USB0) Interrupt Enable                       
EIE1_EUSB0__DISABLED  EQU 000H ; Disable all USB0 interrupts.                      
EIE1_EUSB0__ENABLED   EQU 002H ; Enable interrupt requests generated by USB0.      
                                                                                   
EIE1_EWADC0__BMASK    EQU 004H ; ADC0 Window Comparison Interrupt Enable           
EIE1_EWADC0__SHIFT    EQU 002H ; ADC0 Window Comparison Interrupt Enable           
EIE1_EWADC0__DISABLED EQU 000H ; Disable ADC0 Window Comparison interrupt.         
EIE1_EWADC0__ENABLED  EQU 004H ; Enable interrupt requests generated by ADC0 Window
                               ; Compare flag (ADWINT).                            
                                                                                   
EIE1_EADC0__BMASK     EQU 008H ; ADC0 Conversion Complete Interrupt Enable         
EIE1_EADC0__SHIFT     EQU 003H ; ADC0 Conversion Complete Interrupt Enable         
EIE1_EADC0__DISABLED  EQU 000H ; Disable ADC0 Conversion Complete interrupt.       
EIE1_EADC0__ENABLED   EQU 008H ; Enable interrupt requests generated by the ADINT  
                               ; flag.                                             
                                                                                   
EIE1_EPCA0__BMASK     EQU 010H ; Programmable Counter Array (PCA0) Interrupt Enable
EIE1_EPCA0__SHIFT     EQU 004H ; Programmable Counter Array (PCA0) Interrupt Enable
EIE1_EPCA0__DISABLED  EQU 000H ; Disable all PCA0 interrupts.                      
EIE1_EPCA0__ENABLED   EQU 010H ; Enable interrupt requests generated by PCA0.      
                                                                                   
EIE1_ECP0__BMASK      EQU 020H ; Comparator0 (CP0) Interrupt Enable                
EIE1_ECP0__SHIFT      EQU 005H ; Comparator0 (CP0) Interrupt Enable                
EIE1_ECP0__DISABLED   EQU 000H ; Disable CP0 interrupts.                           
EIE1_ECP0__ENABLED    EQU 020H ; Enable interrupt requests generated by the        
                               ; comparator 0 CPRIF or CPFIF flags.                
                                                                                   
EIE1_ECP1__BMASK      EQU 040H ; Comparator1 (CP1) Interrupt Enable                
EIE1_ECP1__SHIFT      EQU 006H ; Comparator1 (CP1) Interrupt Enable                
EIE1_ECP1__DISABLED   EQU 000H ; Disable CP1 interrupts.                           
EIE1_ECP1__ENABLED    EQU 040H ; Enable interrupt requests generated by the        
                               ; comparator 1 CPRIF or CPFIF flags.                
                                                                                   
EIE1_ET3__BMASK       EQU 080H ; Timer 3 Interrupt Enable                          
EIE1_ET3__SHIFT       EQU 007H ; Timer 3 Interrupt Enable                          
EIE1_ET3__DISABLED    EQU 000H ; Disable Timer 3 interrupts.                       
EIE1_ET3__ENABLED     EQU 080H ; Enable interrupt requests generated by the TF3L or
                               ; TF3H flags.                                       
                                                                                   
;------------------------------------------------------------------------------
; EIE2 Enums (Extended Interrupt Enable 2 @ 0xE7)
;------------------------------------------------------------------------------
EIE2_EVBUS__BMASK    EQU 001H ; VBUS Level Interrupt Enable                       
EIE2_EVBUS__SHIFT    EQU 000H ; VBUS Level Interrupt Enable                       
EIE2_EVBUS__DISABLED EQU 000H ; Disable all VBUS interrupts.                      
EIE2_EVBUS__ENABLED  EQU 001H ; Enable interrupt requests generated by VBUS level 
                              ; sense.                                            
                                                                                  
EIE2_ES1__BMASK      EQU 002H ; UART1 Interrupt Enable                            
EIE2_ES1__SHIFT      EQU 001H ; UART1 Interrupt Enable                            
EIE2_ES1__DISABLED   EQU 000H ; Disable UART1 interrupt.                          
EIE2_ES1__ENABLED    EQU 002H ; Enable UART1 interrupt.                           
                                                                                  
EIE2_ESMB1__BMASK    EQU 008H ; SMBus1 Interrupt Enable                           
EIE2_ESMB1__SHIFT    EQU 003H ; SMBus1 Interrupt Enable                           
EIE2_ESMB1__DISABLED EQU 000H ; Disable all SMB1 interrupts.                      
EIE2_ESMB1__ENABLED  EQU 008H ; Enable interrupt requests generated by SMB1.      
                                                                                  
EIE2_ET4__BMASK      EQU 010H ; Timer 4 Interrupt Enable                          
EIE2_ET4__SHIFT      EQU 004H ; Timer 4 Interrupt Enable                          
EIE2_ET4__DISABLED   EQU 000H ; Disable Timer 4interrupts.                        
EIE2_ET4__ENABLED    EQU 010H ; Enable interrupt requests generated by the TF4L or
                              ; TF4H flags.                                       
                                                                                  
EIE2_ET5__BMASK      EQU 020H ; Timer 5 Interrupt Enable                          
EIE2_ET5__SHIFT      EQU 005H ; Timer 5 Interrupt Enable                          
EIE2_ET5__DISABLED   EQU 000H ; Disable Timer 5 interrupts.                       
EIE2_ET5__ENABLED    EQU 020H ; Enable interrupt requests generated by the TF5L or
                              ; TF5H flags.                                       
                                                                                  
;------------------------------------------------------------------------------
; EIP1 Enums (Extended Interrupt Priority 1 @ 0xF6)
;------------------------------------------------------------------------------
EIP1_PSMB0__BMASK  EQU 001H ; SMBus (SMB0) Interrupt Priority Control                     
EIP1_PSMB0__SHIFT  EQU 000H ; SMBus (SMB0) Interrupt Priority Control                     
EIP1_PSMB0__LOW    EQU 000H ; SMB0 interrupt set to low priority level.                   
EIP1_PSMB0__HIGH   EQU 001H ; SMB0 interrupt set to high priority level.                  
                                                                                          
EIP1_PUSB0__BMASK  EQU 002H ; USB (USB0) Interrupt Priority Control                       
EIP1_PUSB0__SHIFT  EQU 001H ; USB (USB0) Interrupt Priority Control                       
EIP1_PUSB0__LOW    EQU 000H ; USB0 interrupt set to low priority level.                   
EIP1_PUSB0__HIGH   EQU 002H ; USB0 interrupt set to high priority level.                  
                                                                                          
EIP1_PWADC0__BMASK EQU 004H ; ADC0 Window Comparator Interrupt Priority Control           
EIP1_PWADC0__SHIFT EQU 002H ; ADC0 Window Comparator Interrupt Priority Control           
EIP1_PWADC0__LOW   EQU 000H ; ADC0 Window interrupt set to low priority level.            
EIP1_PWADC0__HIGH  EQU 004H ; ADC0 Window interrupt set to high priority level.           
                                                                                          
EIP1_PADC0__BMASK  EQU 008H ; ADC0 Conversion Complete Interrupt Priority Control         
EIP1_PADC0__SHIFT  EQU 003H ; ADC0 Conversion Complete Interrupt Priority Control         
EIP1_PADC0__LOW    EQU 000H ; ADC0 Conversion Complete interrupt set to low               
                            ; priority level.                                             
EIP1_PADC0__HIGH   EQU 008H ; ADC0 Conversion Complete interrupt set to high              
                            ; priority level.                                             
                                                                                          
EIP1_PPCA0__BMASK  EQU 010H ; Programmable Counter Array (PCA0) Interrupt Priority Control
EIP1_PPCA0__SHIFT  EQU 004H ; Programmable Counter Array (PCA0) Interrupt Priority Control
EIP1_PPCA0__LOW    EQU 000H ; PCA0 interrupt set to low priority level.                   
EIP1_PPCA0__HIGH   EQU 010H ; PCA0 interrupt set to high priority level.                  
                                                                                          
EIP1_PCP0__BMASK   EQU 020H ; Comparator0 (CP0) Interrupt Priority Control                
EIP1_PCP0__SHIFT   EQU 005H ; Comparator0 (CP0) Interrupt Priority Control                
EIP1_PCP0__LOW     EQU 000H ; CP0 interrupt set to low priority level.                    
EIP1_PCP0__HIGH    EQU 020H ; CP0 interrupt set to high priority level.                   
                                                                                          
EIP1_PCP1__BMASK   EQU 040H ; Comparator1 (CP1) Interrupt Priority Control                
EIP1_PCP1__SHIFT   EQU 006H ; Comparator1 (CP1) Interrupt Priority Control                
EIP1_PCP1__LOW     EQU 000H ; CP1 interrupt set to low priority level.                    
EIP1_PCP1__HIGH    EQU 040H ; CP1 interrupt set to high priority level.                   
                                                                                          
EIP1_PT3__BMASK    EQU 080H ; Timer 3 Interrupt Priority Control                          
EIP1_PT3__SHIFT    EQU 007H ; Timer 3 Interrupt Priority Control                          
EIP1_PT3__LOW      EQU 000H ; Timer 3 interrupts set to low priority level.               
EIP1_PT3__HIGH     EQU 080H ; Timer 3 interrupts set to high priority level.              
                                                                                          
;------------------------------------------------------------------------------
; EIP2 Enums (Extended Interrupt Priority 2 @ 0xF7)
;------------------------------------------------------------------------------
EIP2_PVBUS__BMASK EQU 001H ; VBUS Level Interrupt Priority Control        
EIP2_PVBUS__SHIFT EQU 000H ; VBUS Level Interrupt Priority Control        
EIP2_PVBUS__LOW   EQU 000H ; VBUS interrupt set to low priority level.    
EIP2_PVBUS__HIGH  EQU 001H ; VBUS interrupt set to high priority level.   
                                                                          
EIP2_PS1__BMASK   EQU 002H ; UART1 Interrupt Priority Control             
EIP2_PS1__SHIFT   EQU 001H ; UART1 Interrupt Priority Control             
EIP2_PS1__LOW     EQU 000H ; UART1 interrupt set to low priority level.   
EIP2_PS1__HIGH    EQU 002H ; UART1 interrupt set to high priority level.  
                                                                          
EIP2_PSMB1__BMASK EQU 008H ; SMBus1 Interrupt Priority Control            
EIP2_PSMB1__SHIFT EQU 003H ; SMBus1 Interrupt Priority Control            
EIP2_PSMB1__LOW   EQU 000H ; SMB1 interrupt set to low priority level.    
EIP2_PSMB1__HIGH  EQU 008H ; SMB1 interrupt set to high priority level.   
                                                                          
EIP2_PT4__BMASK   EQU 010H ; Timer 4 Interrupt Priority Control           
EIP2_PT4__SHIFT   EQU 004H ; Timer 4 Interrupt Priority Control           
EIP2_PT4__LOW     EQU 000H ; Timer 4 interrupt set to low priority level. 
EIP2_PT4__HIGH    EQU 010H ; Timer 4 interrupt set to high priority level.
                                                                          
EIP2_PT5__BMASK   EQU 020H ; Timer 5 Interrupt Priority Control           
EIP2_PT5__SHIFT   EQU 005H ; Timer 5 Interrupt Priority Control           
EIP2_PT5__LOW     EQU 000H ; Timer 5 interrupt set to low priority level. 
EIP2_PT5__HIGH    EQU 020H ; Timer 5 interrupt set to high priority level.
                                                                          
;------------------------------------------------------------------------------
; IE Enums (Interrupt Enable @ 0xA8)
;------------------------------------------------------------------------------
IE_EX0__BMASK      EQU 001H ; External Interrupt 0 Enable                       
IE_EX0__SHIFT      EQU 000H ; External Interrupt 0 Enable                       
IE_EX0__DISABLED   EQU 000H ; Disable external interrupt 0.                     
IE_EX0__ENABLED    EQU 001H ; Enable interrupt requests generated by the INT0   
                            ; input.                                            
                                                                                
IE_ET0__BMASK      EQU 002H ; Timer 0 Interrupt Enable                          
IE_ET0__SHIFT      EQU 001H ; Timer 0 Interrupt Enable                          
IE_ET0__DISABLED   EQU 000H ; Disable all Timer 0 interrupt.                    
IE_ET0__ENABLED    EQU 002H ; Enable interrupt requests generated by the TF0    
                            ; flag.                                             
                                                                                
IE_EX1__BMASK      EQU 004H ; External Interrupt 1 Enable                       
IE_EX1__SHIFT      EQU 002H ; External Interrupt 1 Enable                       
IE_EX1__DISABLED   EQU 000H ; Disable external interrupt 1.                     
IE_EX1__ENABLED    EQU 004H ; Enable interrupt requests generated by the INT1   
                            ; input.                                            
                                                                                
IE_ET1__BMASK      EQU 008H ; Timer 1 Interrupt Enable                          
IE_ET1__SHIFT      EQU 003H ; Timer 1 Interrupt Enable                          
IE_ET1__DISABLED   EQU 000H ; Disable all Timer 1 interrupt.                    
IE_ET1__ENABLED    EQU 008H ; Enable interrupt requests generated by the TF1    
                            ; flag.                                             
                                                                                
IE_ES0__BMASK      EQU 010H ; UART0 Interrupt Enable                            
IE_ES0__SHIFT      EQU 004H ; UART0 Interrupt Enable                            
IE_ES0__DISABLED   EQU 000H ; Disable UART0 interrupt.                          
IE_ES0__ENABLED    EQU 010H ; Enable UART0 interrupt.                           
                                                                                
IE_ET2__BMASK      EQU 020H ; Timer 2 Interrupt Enable                          
IE_ET2__SHIFT      EQU 005H ; Timer 2 Interrupt Enable                          
IE_ET2__DISABLED   EQU 000H ; Disable Timer 2 interrupt.                        
IE_ET2__ENABLED    EQU 020H ; Enable interrupt requests generated by the TF2L or
                            ; TF2H flags.                                       
                                                                                
IE_ESPI0__BMASK    EQU 040H ; SPI0 Interrupt Enable                             
IE_ESPI0__SHIFT    EQU 006H ; SPI0 Interrupt Enable                             
IE_ESPI0__DISABLED EQU 000H ; Disable all SPI0 interrupts.                      
IE_ESPI0__ENABLED  EQU 040H ; Enable interrupt requests generated by SPI0.      
                                                                                
IE_EA__BMASK       EQU 080H ; All Interrupts Enable                             
IE_EA__SHIFT       EQU 007H ; All Interrupts Enable                             
IE_EA__DISABLED    EQU 000H ; Disable all interrupt sources.                    
IE_EA__ENABLED     EQU 080H ; Enable each interrupt according to its individual 
                            ; mask setting.                                     
                                                                                
;------------------------------------------------------------------------------
; IP Enums (Interrupt Priority @ 0xB8)
;------------------------------------------------------------------------------
IP_PX0__BMASK   EQU 001H ; External Interrupt 0 Priority Control                        
IP_PX0__SHIFT   EQU 000H ; External Interrupt 0 Priority Control                        
IP_PX0__LOW     EQU 000H ; External Interrupt 0 set to low priority level.              
IP_PX0__HIGH    EQU 001H ; External Interrupt 0 set to high priority level.             
                                                                                        
IP_PT0__BMASK   EQU 002H ; Timer 0 Interrupt Priority Control                           
IP_PT0__SHIFT   EQU 001H ; Timer 0 Interrupt Priority Control                           
IP_PT0__LOW     EQU 000H ; Timer 0 interrupt set to low priority level.                 
IP_PT0__HIGH    EQU 002H ; Timer 0 interrupt set to high priority level.                
                                                                                        
IP_PX1__BMASK   EQU 004H ; External Interrupt 1 Priority Control                        
IP_PX1__SHIFT   EQU 002H ; External Interrupt 1 Priority Control                        
IP_PX1__LOW     EQU 000H ; External Interrupt 1 set to low priority level.              
IP_PX1__HIGH    EQU 004H ; External Interrupt 1 set to high priority level.             
                                                                                        
IP_PT1__BMASK   EQU 008H ; Timer 1 Interrupt Priority Control                           
IP_PT1__SHIFT   EQU 003H ; Timer 1 Interrupt Priority Control                           
IP_PT1__LOW     EQU 000H ; Timer 1 interrupt set to low priority level.                 
IP_PT1__HIGH    EQU 008H ; Timer 1 interrupt set to high priority level.                
                                                                                        
IP_PS0__BMASK   EQU 010H ; UART0 Interrupt Priority Control                             
IP_PS0__SHIFT   EQU 004H ; UART0 Interrupt Priority Control                             
IP_PS0__LOW     EQU 000H ; UART0 interrupt set to low priority level.                   
IP_PS0__HIGH    EQU 010H ; UART0 interrupt set to high priority level.                  
                                                                                        
IP_PT2__BMASK   EQU 020H ; Timer 2 Interrupt Priority Control                           
IP_PT2__SHIFT   EQU 005H ; Timer 2 Interrupt Priority Control                           
IP_PT2__LOW     EQU 000H ; Timer 2 interrupt set to low priority level.                 
IP_PT2__HIGH    EQU 020H ; Timer 2 interrupt set to high priority level.                
                                                                                        
IP_PSPI0__BMASK EQU 040H ; Serial Peripheral Interface (SPI0) Interrupt Priority Control
IP_PSPI0__SHIFT EQU 006H ; Serial Peripheral Interface (SPI0) Interrupt Priority Control
IP_PSPI0__LOW   EQU 000H ; SPI0 interrupt set to low priority level.                    
IP_PSPI0__HIGH  EQU 040H ; SPI0 interrupt set to high priority level.                   
                                                                                        
;------------------------------------------------------------------------------
; LFO0CN Enums (Low Frequency Oscillator Control @ 0x86)
;------------------------------------------------------------------------------
LFO0CN_OSCLD__FMASK       EQU 003H ; Internal L-F Oscillator Divider Select           
LFO0CN_OSCLD__SHIFT       EQU 000H ; Internal L-F Oscillator Divider Select           
LFO0CN_OSCLD__DIVIDE_BY_8 EQU 000H ; Divide by 8 selected.                            
LFO0CN_OSCLD__DIVIDE_BY_4 EQU 001H ; Divide by 4 selected.                            
LFO0CN_OSCLD__DIVIDE_BY_2 EQU 002H ; Divide by 2 selected.                            
LFO0CN_OSCLD__DIVIDE_BY_1 EQU 003H ; Divide by 1 selected.                            
                                                                                      
LFO0CN_OSCLF__FMASK       EQU 03CH ; Internal L-F Oscillator Frequency Control        
LFO0CN_OSCLF__SHIFT       EQU 002H ; Internal L-F Oscillator Frequency Control        
                                                                                      
LFO0CN_OSCLRDY__BMASK     EQU 040H ; Internal L-F Oscillator Ready                    
LFO0CN_OSCLRDY__SHIFT     EQU 006H ; Internal L-F Oscillator Ready                    
LFO0CN_OSCLRDY__NOT_SET   EQU 000H ; Internal L-F Oscillator frequency not stabilized.
LFO0CN_OSCLRDY__SET       EQU 040H ; Internal L-F Oscillator frequency stabilized.    
                                                                                      
LFO0CN_OSCLEN__BMASK      EQU 080H ; Internal L-F Oscillator Enable                   
LFO0CN_OSCLEN__SHIFT      EQU 007H ; Internal L-F Oscillator Enable                   
LFO0CN_OSCLEN__DISABLED   EQU 000H ; Internal L-F Oscillator Disabled.                
LFO0CN_OSCLEN__ENABLED    EQU 080H ; Internal L-F Oscillator Enabled.                 
                                                                                      
;------------------------------------------------------------------------------
; XBR0 Enums (Port I/O Crossbar 0 @ 0xE1)
;------------------------------------------------------------------------------
XBR0_URT0E__BMASK     EQU 001H ; UART0 I/O Output Enable                        
XBR0_URT0E__SHIFT     EQU 000H ; UART0 I/O Output Enable                        
XBR0_URT0E__DISABLED  EQU 000H ; UART0 I/O unavailable at Port pin.             
XBR0_URT0E__ENABLED   EQU 001H ; UART0 TX, RX routed to Port pins P0.4 and P0.5.
                                                                                
XBR0_SPI0E__BMASK     EQU 002H ; SPI I/O Enable                                 
XBR0_SPI0E__SHIFT     EQU 001H ; SPI I/O Enable                                 
XBR0_SPI0E__DISABLED  EQU 000H ; SPI I/O unavailable at Port pins.              
XBR0_SPI0E__ENABLED   EQU 002H ; SPI I/O routed to Port pins. The SPI can be    
                               ; assigned either 3 or 4 GPIO pins.              
                                                                                
XBR0_SMB0E__BMASK     EQU 004H ; SMBus0 I/O Enable                              
XBR0_SMB0E__SHIFT     EQU 002H ; SMBus0 I/O Enable                              
XBR0_SMB0E__DISABLED  EQU 000H ; SMBus0 I/O unavailable at Port pins.           
XBR0_SMB0E__ENABLED   EQU 004H ; SMBus0 I/O routed to Port pins.                
                                                                                
XBR0_SYSCKE__BMASK    EQU 008H ; SYSCLK Output Enable                           
XBR0_SYSCKE__SHIFT    EQU 003H ; SYSCLK Output Enable                           
XBR0_SYSCKE__DISABLED EQU 000H ; SYSCLK unavailable at Port pin.                
XBR0_SYSCKE__ENABLED  EQU 008H ; SYSCLK output routed to Port pin.              
                                                                                
XBR0_CP0E__BMASK      EQU 010H ; Comparator0 Output Enable                      
XBR0_CP0E__SHIFT      EQU 004H ; Comparator0 Output Enable                      
XBR0_CP0E__DISABLED   EQU 000H ; CP0 unavailable at Port pin.                   
XBR0_CP0E__ENABLED    EQU 010H ; CP0 routed to Port pin.                        
                                                                                
XBR0_CP0AE__BMASK     EQU 020H ; Comparator0 Asynchronous Output Enable         
XBR0_CP0AE__SHIFT     EQU 005H ; Comparator0 Asynchronous Output Enable         
XBR0_CP0AE__DISABLED  EQU 000H ; Asynchronous CP0 unavailable at Port pin.      
XBR0_CP0AE__ENABLED   EQU 020H ; Asynchronous CP0 routed to Port pin.           
                                                                                
XBR0_CP1E__BMASK      EQU 040H ; Comparator1 Output Enable                      
XBR0_CP1E__SHIFT      EQU 006H ; Comparator1 Output Enable                      
XBR0_CP1E__DISABLED   EQU 000H ; CP1 unavailable at Port pin.                   
XBR0_CP1E__ENABLED    EQU 040H ; CP1 routed to Port pin.                        
                                                                                
XBR0_CP1AE__BMASK     EQU 080H ; Comparator1 Asynchronous Output Enable         
XBR0_CP1AE__SHIFT     EQU 007H ; Comparator1 Asynchronous Output Enable         
XBR0_CP1AE__DISABLED  EQU 000H ; Asynchronous CP1 unavailable at Port pin.      
XBR0_CP1AE__ENABLED   EQU 080H ; Asynchronous CP1 routed to Port pin.           
                                                                                
;------------------------------------------------------------------------------
; XBR1 Enums (Port I/O Crossbar 1 @ 0xE2)
;------------------------------------------------------------------------------
XBR1_PCA0ME__FMASK                    EQU 007H ; PCA Module I/O Enable                            
XBR1_PCA0ME__SHIFT                    EQU 000H ; PCA Module I/O Enable                            
XBR1_PCA0ME__DISABLED                 EQU 000H ; All PCA I/O unavailable at Port pins.            
XBR1_PCA0ME__CEX0                     EQU 001H ; CEX0 routed to Port pin.                         
XBR1_PCA0ME__CEX0_CEX1                EQU 002H ; CEX0, CEX1 routed to Port pins.                  
XBR1_PCA0ME__CEX0_CEX1_CEX2           EQU 003H ; CEX0, CEX1, CEX2 routed to Port pins.            
XBR1_PCA0ME__CEX0_CEX1_CEX2_CEX3      EQU 004H ; CEX0, CEX1, CEX2, CEX3 routed to Port pins.      
XBR1_PCA0ME__CEX0_CEX1_CEX2_CEX3_CEX4 EQU 005H ; CEX0, CEX1, CEX2, CEX3, CEX4 routed to Port pins.
                                                                                                  
XBR1_ECIE__BMASK                      EQU 008H ; PCA0 External Counter Input Enable               
XBR1_ECIE__SHIFT                      EQU 003H ; PCA0 External Counter Input Enable               
XBR1_ECIE__DISABLED                   EQU 000H ; ECI unavailable at Port pin.                     
XBR1_ECIE__ENABLED                    EQU 008H ; ECI routed to Port pin.                          
                                                                                                  
XBR1_T0E__BMASK                       EQU 010H ; T0 Enable                                        
XBR1_T0E__SHIFT                       EQU 004H ; T0 Enable                                        
XBR1_T0E__DISABLED                    EQU 000H ; T0 unavailable at Port pin.                      
XBR1_T0E__ENABLED                     EQU 010H ; T0 routed to Port pin.                           
                                                                                                  
XBR1_T1E__BMASK                       EQU 020H ; T1 Enable                                        
XBR1_T1E__SHIFT                       EQU 005H ; T1 Enable                                        
XBR1_T1E__DISABLED                    EQU 000H ; T1 unavailable at Port pin.                      
XBR1_T1E__ENABLED                     EQU 020H ; T1 routed to Port pin.                           
                                                                                                  
XBR1_XBARE__BMASK                     EQU 040H ; Crossbar Enable                                  
XBR1_XBARE__SHIFT                     EQU 006H ; Crossbar Enable                                  
XBR1_XBARE__DISABLED                  EQU 000H ; Crossbar disabled.                               
XBR1_XBARE__ENABLED                   EQU 040H ; Crossbar enabled.                                
                                                                                                  
XBR1_WEAKPUD__BMASK                   EQU 080H ; Port I/O Weak Pullup Disable                     
XBR1_WEAKPUD__SHIFT                   EQU 007H ; Port I/O Weak Pullup Disable                     
XBR1_WEAKPUD__PULL_UPS_ENABLED        EQU 000H ; Weak Pullups enabled (except for Ports whose I/O 
                                               ; are configured for analog mode).                 
XBR1_WEAKPUD__PULL_UPS_DISABLED       EQU 080H ; Weak Pullups disabled.                           
                                                                                                  
;------------------------------------------------------------------------------
; XBR2 Enums (Port I/O Crossbar 2 @ 0xE3)
;------------------------------------------------------------------------------
XBR2_URT1E__BMASK    EQU 001H ; UART1 I/O Output Enable             
XBR2_URT1E__SHIFT    EQU 000H ; UART1 I/O Output Enable             
XBR2_URT1E__DISABLED EQU 000H ; UART1 I/O unavailable at Port pin.  
XBR2_URT1E__ENABLED  EQU 001H ; UART1 TX, RX routed to Port pins.   
                                                                    
XBR2_SMB1E__BMASK    EQU 002H ; SMBus1 I/O Enable                   
XBR2_SMB1E__SHIFT    EQU 001H ; SMBus1 I/O Enable                   
XBR2_SMB1E__DISABLED EQU 000H ; SMBus1 I/O unavailable at Port pins.
XBR2_SMB1E__ENABLED  EQU 002H ; SMBus1 I/O routed to Port pins.     
                                                                    
;------------------------------------------------------------------------------
; PCA0CPH0 Enums (PCA Channel 0 Capture Module High Byte @ 0xFC)
;------------------------------------------------------------------------------
PCA0CPH0_PCA0CPH0__FMASK EQU 0FFH ; PCA Channel 0 Capture Module High Byte
PCA0CPH0_PCA0CPH0__SHIFT EQU 000H ; PCA Channel 0 Capture Module High Byte
                                                                          
;------------------------------------------------------------------------------
; PCA0CPL0 Enums (PCA Channel 0 Capture Module Low Byte @ 0xFB)
;------------------------------------------------------------------------------
PCA0CPL0_PCA0CPL0__FMASK EQU 0FFH ; PCA Channel 0 Capture Module Low Byte
PCA0CPL0_PCA0CPL0__SHIFT EQU 000H ; PCA Channel 0 Capture Module Low Byte
                                                                         
;------------------------------------------------------------------------------
; PCA0CPM0 Enums (PCA Channel 0 Capture/Compare Mode @ 0xDA)
;------------------------------------------------------------------------------
PCA0CPM0_ECCF__BMASK    EQU 001H ; Channel 0 Capture/Compare Flag Interrupt Enable
PCA0CPM0_ECCF__SHIFT    EQU 000H ; Channel 0 Capture/Compare Flag Interrupt Enable
PCA0CPM0_ECCF__DISABLED EQU 000H ; Disable CCF0 interrupts.                       
PCA0CPM0_ECCF__ENABLED  EQU 001H ; Enable a Capture/Compare Flag interrupt request
                                 ; when CCF0 is set.                              
                                                                                  
PCA0CPM0_PWM__BMASK     EQU 002H ; Channel 0 Pulse Width Modulation Mode Enable   
PCA0CPM0_PWM__SHIFT     EQU 001H ; Channel 0 Pulse Width Modulation Mode Enable   
PCA0CPM0_PWM__DISABLED  EQU 000H ; Disable PWM function.                          
PCA0CPM0_PWM__ENABLED   EQU 002H ; Enable PWM function.                           
                                                                                  
PCA0CPM0_TOG__BMASK     EQU 004H ; Channel 0 Toggle Function Enable               
PCA0CPM0_TOG__SHIFT     EQU 002H ; Channel 0 Toggle Function Enable               
PCA0CPM0_TOG__DISABLED  EQU 000H ; Disable toggle function.                       
PCA0CPM0_TOG__ENABLED   EQU 004H ; Enable toggle function.                        
                                                                                  
PCA0CPM0_MAT__BMASK     EQU 008H ; Channel 0 Match Function Enable                
PCA0CPM0_MAT__SHIFT     EQU 003H ; Channel 0 Match Function Enable                
PCA0CPM0_MAT__DISABLED  EQU 000H ; Disable match function.                        
PCA0CPM0_MAT__ENABLED   EQU 008H ; Enable match function.                         
                                                                                  
PCA0CPM0_CAPN__BMASK    EQU 010H ; Channel 0 Capture Negative Function Enable     
PCA0CPM0_CAPN__SHIFT    EQU 004H ; Channel 0 Capture Negative Function Enable     
PCA0CPM0_CAPN__DISABLED EQU 000H ; Disable negative edge capture.                 
PCA0CPM0_CAPN__ENABLED  EQU 010H ; Enable negative edge capture.                  
                                                                                  
PCA0CPM0_CAPP__BMASK    EQU 020H ; Channel 0 Capture Positive Function Enable     
PCA0CPM0_CAPP__SHIFT    EQU 005H ; Channel 0 Capture Positive Function Enable     
PCA0CPM0_CAPP__DISABLED EQU 000H ; Disable positive edge capture.                 
PCA0CPM0_CAPP__ENABLED  EQU 020H ; Enable positive edge capture.                  
                                                                                  
PCA0CPM0_ECOM__BMASK    EQU 040H ; Channel 0 Comparator Function Enable           
PCA0CPM0_ECOM__SHIFT    EQU 006H ; Channel 0 Comparator Function Enable           
PCA0CPM0_ECOM__DISABLED EQU 000H ; Disable comparator function.                   
PCA0CPM0_ECOM__ENABLED  EQU 040H ; Enable comparator function.                    
                                                                                  
PCA0CPM0_PWM16__BMASK   EQU 080H ; Channel 0 16-bit Pulse Width Modulation Enable 
PCA0CPM0_PWM16__SHIFT   EQU 007H ; Channel 0 16-bit Pulse Width Modulation Enable 
PCA0CPM0_PWM16__8_BIT   EQU 000H ; 8-bit PWM selected.                            
PCA0CPM0_PWM16__16_BIT  EQU 080H ; 16-bit PWM selected.                           
                                                                                  
;------------------------------------------------------------------------------
; PCA0CPH1 Enums (PCA Channel 1 Capture Module High Byte @ 0xEA)
;------------------------------------------------------------------------------
PCA0CPH1_PCA0CPH1__FMASK EQU 0FFH ; PCA Channel 1 Capture Module High Byte
PCA0CPH1_PCA0CPH1__SHIFT EQU 000H ; PCA Channel 1 Capture Module High Byte
                                                                          
;------------------------------------------------------------------------------
; PCA0CPL1 Enums (PCA Channel 1 Capture Module Low Byte @ 0xE9)
;------------------------------------------------------------------------------
PCA0CPL1_PCA0CPL1__FMASK EQU 0FFH ; PCA Channel 1 Capture Module Low Byte
PCA0CPL1_PCA0CPL1__SHIFT EQU 000H ; PCA Channel 1 Capture Module Low Byte
                                                                         
;------------------------------------------------------------------------------
; PCA0CPM1 Enums (PCA Channel 1 Capture/Compare Mode @ 0xDB)
;------------------------------------------------------------------------------
PCA0CPM1_ECCF__BMASK    EQU 001H ; Channel 1 Capture/Compare Flag Interrupt Enable
PCA0CPM1_ECCF__SHIFT    EQU 000H ; Channel 1 Capture/Compare Flag Interrupt Enable
PCA0CPM1_ECCF__DISABLED EQU 000H ; Disable CCF1 interrupts.                       
PCA0CPM1_ECCF__ENABLED  EQU 001H ; Enable a Capture/Compare Flag interrupt request
                                 ; when CCF1 is set.                              
                                                                                  
PCA0CPM1_PWM__BMASK     EQU 002H ; Channel 1 Pulse Width Modulation Mode Enable   
PCA0CPM1_PWM__SHIFT     EQU 001H ; Channel 1 Pulse Width Modulation Mode Enable   
PCA0CPM1_PWM__DISABLED  EQU 000H ; Disable PWM function.                          
PCA0CPM1_PWM__ENABLED   EQU 002H ; Enable PWM function.                           
                                                                                  
PCA0CPM1_TOG__BMASK     EQU 004H ; Channel 1 Toggle Function Enable               
PCA0CPM1_TOG__SHIFT     EQU 002H ; Channel 1 Toggle Function Enable               
PCA0CPM1_TOG__DISABLED  EQU 000H ; Disable toggle function.                       
PCA0CPM1_TOG__ENABLED   EQU 004H ; Enable toggle function.                        
                                                                                  
PCA0CPM1_MAT__BMASK     EQU 008H ; Channel 1 Match Function Enable                
PCA0CPM1_MAT__SHIFT     EQU 003H ; Channel 1 Match Function Enable                
PCA0CPM1_MAT__DISABLED  EQU 000H ; Disable match function.                        
PCA0CPM1_MAT__ENABLED   EQU 008H ; Enable match function.                         
                                                                                  
PCA0CPM1_CAPN__BMASK    EQU 010H ; Channel 1 Capture Negative Function Enable     
PCA0CPM1_CAPN__SHIFT    EQU 004H ; Channel 1 Capture Negative Function Enable     
PCA0CPM1_CAPN__DISABLED EQU 000H ; Disable negative edge capture.                 
PCA0CPM1_CAPN__ENABLED  EQU 010H ; Enable negative edge capture.                  
                                                                                  
PCA0CPM1_CAPP__BMASK    EQU 020H ; Channel 1 Capture Positive Function Enable     
PCA0CPM1_CAPP__SHIFT    EQU 005H ; Channel 1 Capture Positive Function Enable     
PCA0CPM1_CAPP__DISABLED EQU 000H ; Disable positive edge capture.                 
PCA0CPM1_CAPP__ENABLED  EQU 020H ; Enable positive edge capture.                  
                                                                                  
PCA0CPM1_ECOM__BMASK    EQU 040H ; Channel 1 Comparator Function Enable           
PCA0CPM1_ECOM__SHIFT    EQU 006H ; Channel 1 Comparator Function Enable           
PCA0CPM1_ECOM__DISABLED EQU 000H ; Disable comparator function.                   
PCA0CPM1_ECOM__ENABLED  EQU 040H ; Enable comparator function.                    
                                                                                  
PCA0CPM1_PWM16__BMASK   EQU 080H ; Channel 1 16-bit Pulse Width Modulation Enable 
PCA0CPM1_PWM16__SHIFT   EQU 007H ; Channel 1 16-bit Pulse Width Modulation Enable 
PCA0CPM1_PWM16__8_BIT   EQU 000H ; 8-bit PWM selected.                            
PCA0CPM1_PWM16__16_BIT  EQU 080H ; 16-bit PWM selected.                           
                                                                                  
;------------------------------------------------------------------------------
; PCA0CPH2 Enums (PCA Channel 2 Capture Module High Byte @ 0xEC)
;------------------------------------------------------------------------------
PCA0CPH2_PCA0CPH2__FMASK EQU 0FFH ; PCA Channel 2 Capture Module High Byte
PCA0CPH2_PCA0CPH2__SHIFT EQU 000H ; PCA Channel 2 Capture Module High Byte
                                                                          
;------------------------------------------------------------------------------
; PCA0CPL2 Enums (PCA Channel 2 Capture Module Low Byte @ 0xEB)
;------------------------------------------------------------------------------
PCA0CPL2_PCA0CPL2__FMASK EQU 0FFH ; PCA Channel 2 Capture Module Low Byte
PCA0CPL2_PCA0CPL2__SHIFT EQU 000H ; PCA Channel 2 Capture Module Low Byte
                                                                         
;------------------------------------------------------------------------------
; PCA0CPM2 Enums (PCA Channel 2 Capture/Compare Mode @ 0xDC)
;------------------------------------------------------------------------------
PCA0CPM2_ECCF__BMASK    EQU 001H ; Channel 2 Capture/Compare Flag Interrupt Enable
PCA0CPM2_ECCF__SHIFT    EQU 000H ; Channel 2 Capture/Compare Flag Interrupt Enable
PCA0CPM2_ECCF__DISABLED EQU 000H ; Disable CCF2 interrupts.                       
PCA0CPM2_ECCF__ENABLED  EQU 001H ; Enable a Capture/Compare Flag interrupt request
                                 ; when CCF2 is set.                              
                                                                                  
PCA0CPM2_PWM__BMASK     EQU 002H ; Channel 2 Pulse Width Modulation Mode Enable   
PCA0CPM2_PWM__SHIFT     EQU 001H ; Channel 2 Pulse Width Modulation Mode Enable   
PCA0CPM2_PWM__DISABLED  EQU 000H ; Disable PWM function.                          
PCA0CPM2_PWM__ENABLED   EQU 002H ; Enable PWM function.                           
                                                                                  
PCA0CPM2_TOG__BMASK     EQU 004H ; Channel 2 Toggle Function Enable               
PCA0CPM2_TOG__SHIFT     EQU 002H ; Channel 2 Toggle Function Enable               
PCA0CPM2_TOG__DISABLED  EQU 000H ; Disable toggle function.                       
PCA0CPM2_TOG__ENABLED   EQU 004H ; Enable toggle function.                        
                                                                                  
PCA0CPM2_MAT__BMASK     EQU 008H ; Channel 2 Match Function Enable                
PCA0CPM2_MAT__SHIFT     EQU 003H ; Channel 2 Match Function Enable                
PCA0CPM2_MAT__DISABLED  EQU 000H ; Disable match function.                        
PCA0CPM2_MAT__ENABLED   EQU 008H ; Enable match function.                         
                                                                                  
PCA0CPM2_CAPN__BMASK    EQU 010H ; Channel 2 Capture Negative Function Enable     
PCA0CPM2_CAPN__SHIFT    EQU 004H ; Channel 2 Capture Negative Function Enable     
PCA0CPM2_CAPN__DISABLED EQU 000H ; Disable negative edge capture.                 
PCA0CPM2_CAPN__ENABLED  EQU 010H ; Enable negative edge capture.                  
                                                                                  
PCA0CPM2_CAPP__BMASK    EQU 020H ; Channel 2 Capture Positive Function Enable     
PCA0CPM2_CAPP__SHIFT    EQU 005H ; Channel 2 Capture Positive Function Enable     
PCA0CPM2_CAPP__DISABLED EQU 000H ; Disable positive edge capture.                 
PCA0CPM2_CAPP__ENABLED  EQU 020H ; Enable positive edge capture.                  
                                                                                  
PCA0CPM2_ECOM__BMASK    EQU 040H ; Channel 2 Comparator Function Enable           
PCA0CPM2_ECOM__SHIFT    EQU 006H ; Channel 2 Comparator Function Enable           
PCA0CPM2_ECOM__DISABLED EQU 000H ; Disable comparator function.                   
PCA0CPM2_ECOM__ENABLED  EQU 040H ; Enable comparator function.                    
                                                                                  
PCA0CPM2_PWM16__BMASK   EQU 080H ; Channel 2 16-bit Pulse Width Modulation Enable 
PCA0CPM2_PWM16__SHIFT   EQU 007H ; Channel 2 16-bit Pulse Width Modulation Enable 
PCA0CPM2_PWM16__8_BIT   EQU 000H ; 8-bit PWM selected.                            
PCA0CPM2_PWM16__16_BIT  EQU 080H ; 16-bit PWM selected.                           
                                                                                  
;------------------------------------------------------------------------------
; PCA0CPH3 Enums (PCA Channel 3 Capture Module High Byte @ 0xEE)
;------------------------------------------------------------------------------
PCA0CPH3_PCA0CPH3__FMASK EQU 0FFH ; PCA Channel 3 Capture Module High Byte
PCA0CPH3_PCA0CPH3__SHIFT EQU 000H ; PCA Channel 3 Capture Module High Byte
                                                                          
;------------------------------------------------------------------------------
; PCA0CPL3 Enums (PCA Channel 3 Capture Module Low Byte @ 0xED)
;------------------------------------------------------------------------------
PCA0CPL3_PCA0CPL3__FMASK EQU 0FFH ; PCA Channel 3 Capture Module Low Byte
PCA0CPL3_PCA0CPL3__SHIFT EQU 000H ; PCA Channel 3 Capture Module Low Byte
                                                                         
;------------------------------------------------------------------------------
; PCA0CPM3 Enums (PCA Channel 3 Capture/Compare Mode @ 0xDD)
;------------------------------------------------------------------------------
PCA0CPM3_ECCF__BMASK    EQU 001H ; Channel 3 Capture/Compare Flag Interrupt Enable
PCA0CPM3_ECCF__SHIFT    EQU 000H ; Channel 3 Capture/Compare Flag Interrupt Enable
PCA0CPM3_ECCF__DISABLED EQU 000H ; Disable CCF3 interrupts.                       
PCA0CPM3_ECCF__ENABLED  EQU 001H ; Enable a Capture/Compare Flag interrupt request
                                 ; when CCF3 is set.                              
                                                                                  
PCA0CPM3_PWM__BMASK     EQU 002H ; Channel 3 Pulse Width Modulation Mode Enable   
PCA0CPM3_PWM__SHIFT     EQU 001H ; Channel 3 Pulse Width Modulation Mode Enable   
PCA0CPM3_PWM__DISABLED  EQU 000H ; Disable PWM function.                          
PCA0CPM3_PWM__ENABLED   EQU 002H ; Enable PWM function.                           
                                                                                  
PCA0CPM3_TOG__BMASK     EQU 004H ; Channel 3 Toggle Function Enable               
PCA0CPM3_TOG__SHIFT     EQU 002H ; Channel 3 Toggle Function Enable               
PCA0CPM3_TOG__DISABLED  EQU 000H ; Disable toggle function.                       
PCA0CPM3_TOG__ENABLED   EQU 004H ; Enable toggle function.                        
                                                                                  
PCA0CPM3_MAT__BMASK     EQU 008H ; Channel 3 Match Function Enable                
PCA0CPM3_MAT__SHIFT     EQU 003H ; Channel 3 Match Function Enable                
PCA0CPM3_MAT__DISABLED  EQU 000H ; Disable match function.                        
PCA0CPM3_MAT__ENABLED   EQU 008H ; Enable match function.                         
                                                                                  
PCA0CPM3_CAPN__BMASK    EQU 010H ; Channel 3 Capture Negative Function Enable     
PCA0CPM3_CAPN__SHIFT    EQU 004H ; Channel 3 Capture Negative Function Enable     
PCA0CPM3_CAPN__DISABLED EQU 000H ; Disable negative edge capture.                 
PCA0CPM3_CAPN__ENABLED  EQU 010H ; Enable negative edge capture.                  
                                                                                  
PCA0CPM3_CAPP__BMASK    EQU 020H ; Channel 3 Capture Positive Function Enable     
PCA0CPM3_CAPP__SHIFT    EQU 005H ; Channel 3 Capture Positive Function Enable     
PCA0CPM3_CAPP__DISABLED EQU 000H ; Disable positive edge capture.                 
PCA0CPM3_CAPP__ENABLED  EQU 020H ; Enable positive edge capture.                  
                                                                                  
PCA0CPM3_ECOM__BMASK    EQU 040H ; Channel 3 Comparator Function Enable           
PCA0CPM3_ECOM__SHIFT    EQU 006H ; Channel 3 Comparator Function Enable           
PCA0CPM3_ECOM__DISABLED EQU 000H ; Disable comparator function.                   
PCA0CPM3_ECOM__ENABLED  EQU 040H ; Enable comparator function.                    
                                                                                  
PCA0CPM3_PWM16__BMASK   EQU 080H ; Channel 3 16-bit Pulse Width Modulation Enable 
PCA0CPM3_PWM16__SHIFT   EQU 007H ; Channel 3 16-bit Pulse Width Modulation Enable 
PCA0CPM3_PWM16__8_BIT   EQU 000H ; 8-bit PWM selected.                            
PCA0CPM3_PWM16__16_BIT  EQU 080H ; 16-bit PWM selected.                           
                                                                                  
;------------------------------------------------------------------------------
; PCA0CPH4 Enums (PCA Channel 4 Capture Module High Byte @ 0xFE)
;------------------------------------------------------------------------------
PCA0CPH4_PCA0CPH4__FMASK EQU 0FFH ; PCA Channel 4 Capture Module High Byte
PCA0CPH4_PCA0CPH4__SHIFT EQU 000H ; PCA Channel 4 Capture Module High Byte
                                                                          
;------------------------------------------------------------------------------
; PCA0CPL4 Enums (PCA Channel 4 Capture Module Low Byte @ 0xFD)
;------------------------------------------------------------------------------
PCA0CPL4_PCA0CPL4__FMASK EQU 0FFH ; PCA Channel 4 Capture Module Low Byte
PCA0CPL4_PCA0CPL4__SHIFT EQU 000H ; PCA Channel 4 Capture Module Low Byte
                                                                         
;------------------------------------------------------------------------------
; PCA0CPM4 Enums (PCA Channel 4 Capture/Compare Mode @ 0xDE)
;------------------------------------------------------------------------------
PCA0CPM4_ECCF__BMASK    EQU 001H ; Channel 4 Capture/Compare Flag Interrupt Enable
PCA0CPM4_ECCF__SHIFT    EQU 000H ; Channel 4 Capture/Compare Flag Interrupt Enable
PCA0CPM4_ECCF__DISABLED EQU 000H ; Disable CCF4 interrupts.                       
PCA0CPM4_ECCF__ENABLED  EQU 001H ; Enable a Capture/Compare Flag interrupt request
                                 ; when CCF4 is set.                              
                                                                                  
PCA0CPM4_PWM__BMASK     EQU 002H ; Channel 4 Pulse Width Modulation Mode Enable   
PCA0CPM4_PWM__SHIFT     EQU 001H ; Channel 4 Pulse Width Modulation Mode Enable   
PCA0CPM4_PWM__DISABLED  EQU 000H ; Disable PWM function.                          
PCA0CPM4_PWM__ENABLED   EQU 002H ; Enable PWM function.                           
                                                                                  
PCA0CPM4_TOG__BMASK     EQU 004H ; Channel 4 Toggle Function Enable               
PCA0CPM4_TOG__SHIFT     EQU 002H ; Channel 4 Toggle Function Enable               
PCA0CPM4_TOG__DISABLED  EQU 000H ; Disable toggle function.                       
PCA0CPM4_TOG__ENABLED   EQU 004H ; Enable toggle function.                        
                                                                                  
PCA0CPM4_MAT__BMASK     EQU 008H ; Channel 4 Match Function Enable                
PCA0CPM4_MAT__SHIFT     EQU 003H ; Channel 4 Match Function Enable                
PCA0CPM4_MAT__DISABLED  EQU 000H ; Disable match function.                        
PCA0CPM4_MAT__ENABLED   EQU 008H ; Enable match function.                         
                                                                                  
PCA0CPM4_CAPN__BMASK    EQU 010H ; Channel 4 Capture Negative Function Enable     
PCA0CPM4_CAPN__SHIFT    EQU 004H ; Channel 4 Capture Negative Function Enable     
PCA0CPM4_CAPN__DISABLED EQU 000H ; Disable negative edge capture.                 
PCA0CPM4_CAPN__ENABLED  EQU 010H ; Enable negative edge capture.                  
                                                                                  
PCA0CPM4_CAPP__BMASK    EQU 020H ; Channel 4 Capture Positive Function Enable     
PCA0CPM4_CAPP__SHIFT    EQU 005H ; Channel 4 Capture Positive Function Enable     
PCA0CPM4_CAPP__DISABLED EQU 000H ; Disable positive edge capture.                 
PCA0CPM4_CAPP__ENABLED  EQU 020H ; Enable positive edge capture.                  
                                                                                  
PCA0CPM4_ECOM__BMASK    EQU 040H ; Channel 4 Comparator Function Enable           
PCA0CPM4_ECOM__SHIFT    EQU 006H ; Channel 4 Comparator Function Enable           
PCA0CPM4_ECOM__DISABLED EQU 000H ; Disable comparator function.                   
PCA0CPM4_ECOM__ENABLED  EQU 040H ; Enable comparator function.                    
                                                                                  
PCA0CPM4_PWM16__BMASK   EQU 080H ; Channel 4 16-bit Pulse Width Modulation Enable 
PCA0CPM4_PWM16__SHIFT   EQU 007H ; Channel 4 16-bit Pulse Width Modulation Enable 
PCA0CPM4_PWM16__8_BIT   EQU 000H ; 8-bit PWM selected.                            
PCA0CPM4_PWM16__16_BIT  EQU 080H ; 16-bit PWM selected.                           
                                                                                  
;------------------------------------------------------------------------------
; PCA0CN0 Enums (PCA Control 0 @ 0xD8)
;------------------------------------------------------------------------------
PCA0CN0_CCF0__BMASK   EQU 001H ; PCA Module 0 Capture/Compare Flag             
PCA0CN0_CCF0__SHIFT   EQU 000H ; PCA Module 0 Capture/Compare Flag             
PCA0CN0_CCF0__NOT_SET EQU 000H ; A match or capture did not occur on channel 0.
PCA0CN0_CCF0__SET     EQU 001H ; A match or capture occurred on channel 0.     
                                                                               
PCA0CN0_CCF1__BMASK   EQU 002H ; PCA Module 1 Capture/Compare Flag             
PCA0CN0_CCF1__SHIFT   EQU 001H ; PCA Module 1 Capture/Compare Flag             
PCA0CN0_CCF1__NOT_SET EQU 000H ; A match or capture did not occur on channel 1.
PCA0CN0_CCF1__SET     EQU 002H ; A match or capture occurred on channel 1.     
                                                                               
PCA0CN0_CCF2__BMASK   EQU 004H ; PCA Module 2 Capture/Compare Flag             
PCA0CN0_CCF2__SHIFT   EQU 002H ; PCA Module 2 Capture/Compare Flag             
PCA0CN0_CCF2__NOT_SET EQU 000H ; A match or capture did not occur on channel 2.
PCA0CN0_CCF2__SET     EQU 004H ; A match or capture occurred on channel 2.     
                                                                               
PCA0CN0_CCF3__BMASK   EQU 008H ; PCA Module 3 Capture/Compare Flag             
PCA0CN0_CCF3__SHIFT   EQU 003H ; PCA Module 3 Capture/Compare Flag             
PCA0CN0_CCF3__NOT_SET EQU 000H ; A match or capture did not occur on channel 3.
PCA0CN0_CCF3__SET     EQU 008H ; A match or capture occurred on channel 3.     
                                                                               
PCA0CN0_CCF4__BMASK   EQU 010H ; PCA Module 4 Capture/Compare Flag             
PCA0CN0_CCF4__SHIFT   EQU 004H ; PCA Module 4 Capture/Compare Flag             
PCA0CN0_CCF4__NOT_SET EQU 000H ; A match or capture did not occur on channel 4.
PCA0CN0_CCF4__SET     EQU 010H ; A match or capture occurred on channel 4.     
                                                                               
PCA0CN0_CR__BMASK     EQU 040H ; PCA Counter/Timer Run Control                 
PCA0CN0_CR__SHIFT     EQU 006H ; PCA Counter/Timer Run Control                 
PCA0CN0_CR__STOP      EQU 000H ; Stop the PCA Counter/Timer.                   
PCA0CN0_CR__RUN       EQU 040H ; Start the PCA Counter/Timer running.          
                                                                               
PCA0CN0_CF__BMASK     EQU 080H ; PCA Counter/Timer Overflow Flag               
PCA0CN0_CF__SHIFT     EQU 007H ; PCA Counter/Timer Overflow Flag               
PCA0CN0_CF__NOT_SET   EQU 000H ; The PCA counter/timer did not overflow.       
PCA0CN0_CF__SET       EQU 080H ; The PCA counter/timer overflowed.             
                                                                               
;------------------------------------------------------------------------------
; PCA0H Enums (PCA Counter/Timer High Byte @ 0xFA)
;------------------------------------------------------------------------------
PCA0H_PCA0H__FMASK EQU 0FFH ; PCA Counter/Timer High Byte
PCA0H_PCA0H__SHIFT EQU 000H ; PCA Counter/Timer High Byte
                                                         
;------------------------------------------------------------------------------
; PCA0L Enums (PCA Counter/Timer Low Byte @ 0xF9)
;------------------------------------------------------------------------------
PCA0L_PCA0L__FMASK EQU 0FFH ; PCA Counter/Timer Low Byte
PCA0L_PCA0L__SHIFT EQU 000H ; PCA Counter/Timer Low Byte
                                                        
;------------------------------------------------------------------------------
; PCA0MD Enums (PCA Mode @ 0xD9)
;------------------------------------------------------------------------------
PCA0MD_ECF__BMASK            EQU 001H ; PCA Counter/Timer Overflow Interrupt Enable       
PCA0MD_ECF__SHIFT            EQU 000H ; PCA Counter/Timer Overflow Interrupt Enable       
PCA0MD_ECF__OVF_INT_DISABLED EQU 000H ; Disable the CF interrupt.                         
PCA0MD_ECF__OVF_INT_ENABLED  EQU 001H ; Enable a PCA Counter/Timer Overflow interrupt     
                                      ; request when CF is set.                           
                                                                                          
PCA0MD_CPS__FMASK            EQU 00EH ; PCA Counter/Timer Pulse Select                    
PCA0MD_CPS__SHIFT            EQU 001H ; PCA Counter/Timer Pulse Select                    
PCA0MD_CPS__SYSCLK_DIV_12    EQU 000H ; System clock divided by 12.                       
PCA0MD_CPS__SYSCLK_DIV_4     EQU 002H ; System clock divided by 4.                        
PCA0MD_CPS__T0_OVERFLOW      EQU 004H ; Timer 0 overflow.                                 
PCA0MD_CPS__ECI              EQU 006H ; High-to-low transitions on ECI (max rate = system 
                                      ; clock divided by 4).                              
PCA0MD_CPS__SYSCLK           EQU 008H ; System clock.                                     
PCA0MD_CPS__EXTOSC_DIV_8     EQU 00AH ; External clock divided by 8 (synchronized with the
                                      ; system clock).                                    
                                                                                          
PCA0MD_WDLCK__BMASK          EQU 020H ; Watchdog Timer Lock                               
PCA0MD_WDLCK__SHIFT          EQU 005H ; Watchdog Timer Lock                               
PCA0MD_WDLCK__UNLOCKED       EQU 000H ; Watchdog Timer Enable unlocked.                   
PCA0MD_WDLCK__LOCKED         EQU 020H ; Watchdog Timer Enable locked.                     
                                                                                          
PCA0MD_WDTE__BMASK           EQU 040H ; Watchdog Timer Enable                             
PCA0MD_WDTE__SHIFT           EQU 006H ; Watchdog Timer Enable                             
PCA0MD_WDTE__DISABLED        EQU 000H ; Disable Watchdog Timer.                           
PCA0MD_WDTE__ENABLED         EQU 040H ; Enable PCA Module 4 as the Watchdog Timer.        
                                                                                          
PCA0MD_CIDL__BMASK           EQU 080H ; PCA Counter/Timer Idle Control                    
PCA0MD_CIDL__SHIFT           EQU 007H ; PCA Counter/Timer Idle Control                    
PCA0MD_CIDL__NORMAL          EQU 000H ; PCA continues to function normally while the      
                                      ; system controller is in Idle Mode.                
PCA0MD_CIDL__SUSPEND         EQU 080H ; PCA operation is suspended while the system       
                                      ; controller is in Idle Mode.                       
                                                                                          
;------------------------------------------------------------------------------
; PCON0 Enums (Power Control @ 0x87)
;------------------------------------------------------------------------------
PCON0_IDLE__BMASK  EQU 001H ; Idle Mode Select                                
PCON0_IDLE__SHIFT  EQU 000H ; Idle Mode Select                                
PCON0_IDLE__NORMAL EQU 000H ; Idle mode not activated.                        
PCON0_IDLE__IDLE   EQU 001H ; CPU goes into Idle mode (shuts off clock to CPU,
                            ; but clocks to enabled peripherals are still     
                            ; active).                                        
                                                                              
PCON0_STOP__BMASK  EQU 002H ; Stop Mode Select                                
PCON0_STOP__SHIFT  EQU 001H ; Stop Mode Select                                
PCON0_STOP__NORMAL EQU 000H ; Stop mode not activated.                        
PCON0_STOP__STOP   EQU 002H ; CPU goes into Stop mode (internal oscillator    
                            ; stopped).                                       
                                                                              
PCON0_GF0__BMASK   EQU 004H ; General Purpose Flag 0                          
PCON0_GF0__SHIFT   EQU 002H ; General Purpose Flag 0                          
PCON0_GF0__NOT_SET EQU 000H ; The GF0 flag is not set. Clear the GF0 flag.    
PCON0_GF0__SET     EQU 004H ; The GF0 flag is set. Set the GF0 flag.          
                                                                              
PCON0_GF1__BMASK   EQU 008H ; General Purpose Flag 1                          
PCON0_GF1__SHIFT   EQU 003H ; General Purpose Flag 1                          
PCON0_GF1__NOT_SET EQU 000H ; The GF1 flag is not set. Clear the GF1 flag.    
PCON0_GF1__SET     EQU 008H ; The GF1 flag is set. Set the GF1 flag.          
                                                                              
PCON0_GF2__BMASK   EQU 010H ; General Purpose Flag 2                          
PCON0_GF2__SHIFT   EQU 004H ; General Purpose Flag 2                          
PCON0_GF2__NOT_SET EQU 000H ; The GF2 flag is not set. Clear the GF2 flag.    
PCON0_GF2__SET     EQU 010H ; The GF2 flag is set. Set the GF2 flag.          
                                                                              
PCON0_GF3__BMASK   EQU 020H ; General Purpose Flag 3                          
PCON0_GF3__SHIFT   EQU 005H ; General Purpose Flag 3                          
PCON0_GF3__NOT_SET EQU 000H ; The GF3 flag is not set. Clear the GF3 flag.    
PCON0_GF3__SET     EQU 020H ; The GF3 flag is set. Set the GF3 flag.          
                                                                              
PCON0_GF4__BMASK   EQU 040H ; General Purpose Flag 4                          
PCON0_GF4__SHIFT   EQU 006H ; General Purpose Flag 4                          
PCON0_GF4__NOT_SET EQU 000H ; The GF4 flag is not set. Clear the GF4 flag.    
PCON0_GF4__SET     EQU 040H ; The GF4 flag is set. Set the GF4 flag.          
                                                                              
PCON0_GF5__BMASK   EQU 080H ; General Purpose Flag 5                          
PCON0_GF5__SHIFT   EQU 007H ; General Purpose Flag 5                          
PCON0_GF5__NOT_SET EQU 000H ; The GF5 flag is not set. Clear the GF5 flag.    
PCON0_GF5__SET     EQU 080H ; The GF5 flag is set. Set the GF5 flag.          
                                                                              
;------------------------------------------------------------------------------
; P0 Enums (Port 0 Pin Latch @ 0x80)
;------------------------------------------------------------------------------
P0_B0__BMASK EQU 001H ; Port 0 Bit 0 Latch                            
P0_B0__SHIFT EQU 000H ; Port 0 Bit 0 Latch                            
P0_B0__LOW   EQU 000H ; P0.0 is low. Set P0.0 to drive low.           
P0_B0__HIGH  EQU 001H ; P0.0 is high. Set P0.0 to drive or float high.
                                                                      
P0_B1__BMASK EQU 002H ; Port 0 Bit 1 Latch                            
P0_B1__SHIFT EQU 001H ; Port 0 Bit 1 Latch                            
P0_B1__LOW   EQU 000H ; P0.1 is low. Set P0.1 to drive low.           
P0_B1__HIGH  EQU 002H ; P0.1 is high. Set P0.1 to drive or float high.
                                                                      
P0_B2__BMASK EQU 004H ; Port 0 Bit 2 Latch                            
P0_B2__SHIFT EQU 002H ; Port 0 Bit 2 Latch                            
P0_B2__LOW   EQU 000H ; P0.2 is low. Set P0.2 to drive low.           
P0_B2__HIGH  EQU 004H ; P0.2 is high. Set P0.2 to drive or float high.
                                                                      
P0_B3__BMASK EQU 008H ; Port 0 Bit 3 Latch                            
P0_B3__SHIFT EQU 003H ; Port 0 Bit 3 Latch                            
P0_B3__LOW   EQU 000H ; P0.3 is low. Set P0.3 to drive low.           
P0_B3__HIGH  EQU 008H ; P0.3 is high. Set P0.3 to drive or float high.
                                                                      
P0_B4__BMASK EQU 010H ; Port 0 Bit 4 Latch                            
P0_B4__SHIFT EQU 004H ; Port 0 Bit 4 Latch                            
P0_B4__LOW   EQU 000H ; P0.4 is low. Set P0.4 to drive low.           
P0_B4__HIGH  EQU 010H ; P0.4 is high. Set P0.4 to drive or float high.
                                                                      
P0_B5__BMASK EQU 020H ; Port 0 Bit 5 Latch                            
P0_B5__SHIFT EQU 005H ; Port 0 Bit 5 Latch                            
P0_B5__LOW   EQU 000H ; P0.5 is low. Set P0.5 to drive low.           
P0_B5__HIGH  EQU 020H ; P0.5 is high. Set P0.5 to drive or float high.
                                                                      
P0_B6__BMASK EQU 040H ; Port 0 Bit 6 Latch                            
P0_B6__SHIFT EQU 006H ; Port 0 Bit 6 Latch                            
P0_B6__LOW   EQU 000H ; P0.6 is low. Set P0.6 to drive low.           
P0_B6__HIGH  EQU 040H ; P0.6 is high. Set P0.6 to drive or float high.
                                                                      
P0_B7__BMASK EQU 080H ; Port 0 Bit 7 Latch                            
P0_B7__SHIFT EQU 007H ; Port 0 Bit 7 Latch                            
P0_B7__LOW   EQU 000H ; P0.7 is low. Set P0.7 to drive low.           
P0_B7__HIGH  EQU 080H ; P0.7 is high. Set P0.7 to drive or float high.
                                                                      
;------------------------------------------------------------------------------
; P0MDIN Enums (Port 0 Input Mode @ 0xF1)
;------------------------------------------------------------------------------
P0MDIN_B0__BMASK   EQU 001H ; Port 0 Bit 0 Input Mode                 
P0MDIN_B0__SHIFT   EQU 000H ; Port 0 Bit 0 Input Mode                 
P0MDIN_B0__ANALOG  EQU 000H ; P0.0 pin is configured for analog mode. 
P0MDIN_B0__DIGITAL EQU 001H ; P0.0 pin is configured for digital mode.
                                                                      
P0MDIN_B1__BMASK   EQU 002H ; Port 0 Bit 1 Input Mode                 
P0MDIN_B1__SHIFT   EQU 001H ; Port 0 Bit 1 Input Mode                 
P0MDIN_B1__ANALOG  EQU 000H ; P0.1 pin is configured for analog mode. 
P0MDIN_B1__DIGITAL EQU 002H ; P0.1 pin is configured for digital mode.
                                                                      
P0MDIN_B2__BMASK   EQU 004H ; Port 0 Bit 2 Input Mode                 
P0MDIN_B2__SHIFT   EQU 002H ; Port 0 Bit 2 Input Mode                 
P0MDIN_B2__ANALOG  EQU 000H ; P0.2 pin is configured for analog mode. 
P0MDIN_B2__DIGITAL EQU 004H ; P0.2 pin is configured for digital mode.
                                                                      
P0MDIN_B3__BMASK   EQU 008H ; Port 0 Bit 3 Input Mode                 
P0MDIN_B3__SHIFT   EQU 003H ; Port 0 Bit 3 Input Mode                 
P0MDIN_B3__ANALOG  EQU 000H ; P0.3 pin is configured for analog mode. 
P0MDIN_B3__DIGITAL EQU 008H ; P0.3 pin is configured for digital mode.
                                                                      
P0MDIN_B4__BMASK   EQU 010H ; Port 0 Bit 4 Input Mode                 
P0MDIN_B4__SHIFT   EQU 004H ; Port 0 Bit 4 Input Mode                 
P0MDIN_B4__ANALOG  EQU 000H ; P0.4 pin is configured for analog mode. 
P0MDIN_B4__DIGITAL EQU 010H ; P0.4 pin is configured for digital mode.
                                                                      
P0MDIN_B5__BMASK   EQU 020H ; Port 0 Bit 5 Input Mode                 
P0MDIN_B5__SHIFT   EQU 005H ; Port 0 Bit 5 Input Mode                 
P0MDIN_B5__ANALOG  EQU 000H ; P0.5 pin is configured for analog mode. 
P0MDIN_B5__DIGITAL EQU 020H ; P0.5 pin is configured for digital mode.
                                                                      
P0MDIN_B6__BMASK   EQU 040H ; Port 0 Bit 6 Input Mode                 
P0MDIN_B6__SHIFT   EQU 006H ; Port 0 Bit 6 Input Mode                 
P0MDIN_B6__ANALOG  EQU 000H ; P0.6 pin is configured for analog mode. 
P0MDIN_B6__DIGITAL EQU 040H ; P0.6 pin is configured for digital mode.
                                                                      
P0MDIN_B7__BMASK   EQU 080H ; Port 0 Bit 7 Input Mode                 
P0MDIN_B7__SHIFT   EQU 007H ; Port 0 Bit 7 Input Mode                 
P0MDIN_B7__ANALOG  EQU 000H ; P0.7 pin is configured for analog mode. 
P0MDIN_B7__DIGITAL EQU 080H ; P0.7 pin is configured for digital mode.
                                                                      
;------------------------------------------------------------------------------
; P0MDOUT Enums (Port 0 Output Mode @ 0xA4)
;------------------------------------------------------------------------------
P0MDOUT_B0__BMASK      EQU 001H ; Port 0 Bit 0 Output Mode  
P0MDOUT_B0__SHIFT      EQU 000H ; Port 0 Bit 0 Output Mode  
P0MDOUT_B0__OPEN_DRAIN EQU 000H ; P0.0 output is open-drain.
P0MDOUT_B0__PUSH_PULL  EQU 001H ; P0.0 output is push-pull. 
                                                            
P0MDOUT_B1__BMASK      EQU 002H ; Port 0 Bit 1 Output Mode  
P0MDOUT_B1__SHIFT      EQU 001H ; Port 0 Bit 1 Output Mode  
P0MDOUT_B1__OPEN_DRAIN EQU 000H ; P0.1 output is open-drain.
P0MDOUT_B1__PUSH_PULL  EQU 002H ; P0.1 output is push-pull. 
                                                            
P0MDOUT_B2__BMASK      EQU 004H ; Port 0 Bit 2 Output Mode  
P0MDOUT_B2__SHIFT      EQU 002H ; Port 0 Bit 2 Output Mode  
P0MDOUT_B2__OPEN_DRAIN EQU 000H ; P0.2 output is open-drain.
P0MDOUT_B2__PUSH_PULL  EQU 004H ; P0.2 output is push-pull. 
                                                            
P0MDOUT_B3__BMASK      EQU 008H ; Port 0 Bit 3 Output Mode  
P0MDOUT_B3__SHIFT      EQU 003H ; Port 0 Bit 3 Output Mode  
P0MDOUT_B3__OPEN_DRAIN EQU 000H ; P0.3 output is open-drain.
P0MDOUT_B3__PUSH_PULL  EQU 008H ; P0.3 output is push-pull. 
                                                            
P0MDOUT_B4__BMASK      EQU 010H ; Port 0 Bit 4 Output Mode  
P0MDOUT_B4__SHIFT      EQU 004H ; Port 0 Bit 4 Output Mode  
P0MDOUT_B4__OPEN_DRAIN EQU 000H ; P0.4 output is open-drain.
P0MDOUT_B4__PUSH_PULL  EQU 010H ; P0.4 output is push-pull. 
                                                            
P0MDOUT_B5__BMASK      EQU 020H ; Port 0 Bit 5 Output Mode  
P0MDOUT_B5__SHIFT      EQU 005H ; Port 0 Bit 5 Output Mode  
P0MDOUT_B5__OPEN_DRAIN EQU 000H ; P0.5 output is open-drain.
P0MDOUT_B5__PUSH_PULL  EQU 020H ; P0.5 output is push-pull. 
                                                            
P0MDOUT_B6__BMASK      EQU 040H ; Port 0 Bit 6 Output Mode  
P0MDOUT_B6__SHIFT      EQU 006H ; Port 0 Bit 6 Output Mode  
P0MDOUT_B6__OPEN_DRAIN EQU 000H ; P0.6 output is open-drain.
P0MDOUT_B6__PUSH_PULL  EQU 040H ; P0.6 output is push-pull. 
                                                            
P0MDOUT_B7__BMASK      EQU 080H ; Port 0 Bit 7 Output Mode  
P0MDOUT_B7__SHIFT      EQU 007H ; Port 0 Bit 7 Output Mode  
P0MDOUT_B7__OPEN_DRAIN EQU 000H ; P0.7 output is open-drain.
P0MDOUT_B7__PUSH_PULL  EQU 080H ; P0.7 output is push-pull. 
                                                            
;------------------------------------------------------------------------------
; P0SKIP Enums (Port 0 Skip @ 0xD4)
;------------------------------------------------------------------------------
P0SKIP_B0__BMASK       EQU 001H ; Port 0 Bit 0 Skip                       
P0SKIP_B0__SHIFT       EQU 000H ; Port 0 Bit 0 Skip                       
P0SKIP_B0__NOT_SKIPPED EQU 000H ; P0.0 pin is not skipped by the crossbar.
P0SKIP_B0__SKIPPED     EQU 001H ; P0.0 pin is skipped by the crossbar.    
                                                                          
P0SKIP_B1__BMASK       EQU 002H ; Port 0 Bit 1 Skip                       
P0SKIP_B1__SHIFT       EQU 001H ; Port 0 Bit 1 Skip                       
P0SKIP_B1__NOT_SKIPPED EQU 000H ; P0.1 pin is not skipped by the crossbar.
P0SKIP_B1__SKIPPED     EQU 002H ; P0.1 pin is skipped by the crossbar.    
                                                                          
P0SKIP_B2__BMASK       EQU 004H ; Port 0 Bit 2 Skip                       
P0SKIP_B2__SHIFT       EQU 002H ; Port 0 Bit 2 Skip                       
P0SKIP_B2__NOT_SKIPPED EQU 000H ; P0.2 pin is not skipped by the crossbar.
P0SKIP_B2__SKIPPED     EQU 004H ; P0.2 pin is skipped by the crossbar.    
                                                                          
P0SKIP_B3__BMASK       EQU 008H ; Port 0 Bit 3 Skip                       
P0SKIP_B3__SHIFT       EQU 003H ; Port 0 Bit 3 Skip                       
P0SKIP_B3__NOT_SKIPPED EQU 000H ; P0.3 pin is not skipped by the crossbar.
P0SKIP_B3__SKIPPED     EQU 008H ; P0.3 pin is skipped by the crossbar.    
                                                                          
P0SKIP_B4__BMASK       EQU 010H ; Port 0 Bit 4 Skip                       
P0SKIP_B4__SHIFT       EQU 004H ; Port 0 Bit 4 Skip                       
P0SKIP_B4__NOT_SKIPPED EQU 000H ; P0.4 pin is not skipped by the crossbar.
P0SKIP_B4__SKIPPED     EQU 010H ; P0.4 pin is skipped by the crossbar.    
                                                                          
P0SKIP_B5__BMASK       EQU 020H ; Port 0 Bit 5 Skip                       
P0SKIP_B5__SHIFT       EQU 005H ; Port 0 Bit 5 Skip                       
P0SKIP_B5__NOT_SKIPPED EQU 000H ; P0.5 pin is not skipped by the crossbar.
P0SKIP_B5__SKIPPED     EQU 020H ; P0.5 pin is skipped by the crossbar.    
                                                                          
P0SKIP_B6__BMASK       EQU 040H ; Port 0 Bit 6 Skip                       
P0SKIP_B6__SHIFT       EQU 006H ; Port 0 Bit 6 Skip                       
P0SKIP_B6__NOT_SKIPPED EQU 000H ; P0.6 pin is not skipped by the crossbar.
P0SKIP_B6__SKIPPED     EQU 040H ; P0.6 pin is skipped by the crossbar.    
                                                                          
P0SKIP_B7__BMASK       EQU 080H ; Port 0 Bit 7 Skip                       
P0SKIP_B7__SHIFT       EQU 007H ; Port 0 Bit 7 Skip                       
P0SKIP_B7__NOT_SKIPPED EQU 000H ; P0.7 pin is not skipped by the crossbar.
P0SKIP_B7__SKIPPED     EQU 080H ; P0.7 pin is skipped by the crossbar.    
                                                                          
;------------------------------------------------------------------------------
; P1 Enums (Port 1 Pin Latch @ 0x90)
;------------------------------------------------------------------------------
P1_B0__BMASK EQU 001H ; Port 1 Bit 0 Latch                            
P1_B0__SHIFT EQU 000H ; Port 1 Bit 0 Latch                            
P1_B0__LOW   EQU 000H ; P1.0 is low. Set P1.0 to drive low.           
P1_B0__HIGH  EQU 001H ; P1.0 is high. Set P1.0 to drive or float high.
                                                                      
P1_B1__BMASK EQU 002H ; Port 1 Bit 1 Latch                            
P1_B1__SHIFT EQU 001H ; Port 1 Bit 1 Latch                            
P1_B1__LOW   EQU 000H ; P1.1 is low. Set P1.1 to drive low.           
P1_B1__HIGH  EQU 002H ; P1.1 is high. Set P1.1 to drive or float high.
                                                                      
P1_B2__BMASK EQU 004H ; Port 1 Bit 2 Latch                            
P1_B2__SHIFT EQU 002H ; Port 1 Bit 2 Latch                            
P1_B2__LOW   EQU 000H ; P1.2 is low. Set P1.2 to drive low.           
P1_B2__HIGH  EQU 004H ; P1.2 is high. Set P1.2 to drive or float high.
                                                                      
P1_B3__BMASK EQU 008H ; Port 1 Bit 3 Latch                            
P1_B3__SHIFT EQU 003H ; Port 1 Bit 3 Latch                            
P1_B3__LOW   EQU 000H ; P1.3 is low. Set P1.3 to drive low.           
P1_B3__HIGH  EQU 008H ; P1.3 is high. Set P1.3 to drive or float high.
                                                                      
P1_B4__BMASK EQU 010H ; Port 1 Bit 4 Latch                            
P1_B4__SHIFT EQU 004H ; Port 1 Bit 4 Latch                            
P1_B4__LOW   EQU 000H ; P1.4 is low. Set P1.4 to drive low.           
P1_B4__HIGH  EQU 010H ; P1.4 is high. Set P1.4 to drive or float high.
                                                                      
P1_B5__BMASK EQU 020H ; Port 1 Bit 5 Latch                            
P1_B5__SHIFT EQU 005H ; Port 1 Bit 5 Latch                            
P1_B5__LOW   EQU 000H ; P1.5 is low. Set P1.5 to drive low.           
P1_B5__HIGH  EQU 020H ; P1.5 is high. Set P1.5 to drive or float high.
                                                                      
P1_B6__BMASK EQU 040H ; Port 1 Bit 6 Latch                            
P1_B6__SHIFT EQU 006H ; Port 1 Bit 6 Latch                            
P1_B6__LOW   EQU 000H ; P1.6 is low. Set P1.6 to drive low.           
P1_B6__HIGH  EQU 040H ; P1.6 is high. Set P1.6 to drive or float high.
                                                                      
P1_B7__BMASK EQU 080H ; Port 1 Bit 7 Latch                            
P1_B7__SHIFT EQU 007H ; Port 1 Bit 7 Latch                            
P1_B7__LOW   EQU 000H ; P1.7 is low. Set P1.7 to drive low.           
P1_B7__HIGH  EQU 080H ; P1.7 is high. Set P1.7 to drive or float high.
                                                                      
;------------------------------------------------------------------------------
; P1MDIN Enums (Port 1 Input Mode @ 0xF2)
;------------------------------------------------------------------------------
P1MDIN_B0__BMASK   EQU 001H ; Port 1 Bit 0 Input Mode                 
P1MDIN_B0__SHIFT   EQU 000H ; Port 1 Bit 0 Input Mode                 
P1MDIN_B0__ANALOG  EQU 000H ; P1.0 pin is configured for analog mode. 
P1MDIN_B0__DIGITAL EQU 001H ; P1.0 pin is configured for digital mode.
                                                                      
P1MDIN_B1__BMASK   EQU 002H ; Port 1 Bit 1 Input Mode                 
P1MDIN_B1__SHIFT   EQU 001H ; Port 1 Bit 1 Input Mode                 
P1MDIN_B1__ANALOG  EQU 000H ; P1.1 pin is configured for analog mode. 
P1MDIN_B1__DIGITAL EQU 002H ; P1.1 pin is configured for digital mode.
                                                                      
P1MDIN_B2__BMASK   EQU 004H ; Port 1 Bit 2 Input Mode                 
P1MDIN_B2__SHIFT   EQU 002H ; Port 1 Bit 2 Input Mode                 
P1MDIN_B2__ANALOG  EQU 000H ; P1.2 pin is configured for analog mode. 
P1MDIN_B2__DIGITAL EQU 004H ; P1.2 pin is configured for digital mode.
                                                                      
P1MDIN_B3__BMASK   EQU 008H ; Port 1 Bit 3 Input Mode                 
P1MDIN_B3__SHIFT   EQU 003H ; Port 1 Bit 3 Input Mode                 
P1MDIN_B3__ANALOG  EQU 000H ; P1.3 pin is configured for analog mode. 
P1MDIN_B3__DIGITAL EQU 008H ; P1.3 pin is configured for digital mode.
                                                                      
P1MDIN_B4__BMASK   EQU 010H ; Port 1 Bit 4 Input Mode                 
P1MDIN_B4__SHIFT   EQU 004H ; Port 1 Bit 4 Input Mode                 
P1MDIN_B4__ANALOG  EQU 000H ; P1.4 pin is configured for analog mode. 
P1MDIN_B4__DIGITAL EQU 010H ; P1.4 pin is configured for digital mode.
                                                                      
P1MDIN_B5__BMASK   EQU 020H ; Port 1 Bit 5 Input Mode                 
P1MDIN_B5__SHIFT   EQU 005H ; Port 1 Bit 5 Input Mode                 
P1MDIN_B5__ANALOG  EQU 000H ; P1.5 pin is configured for analog mode. 
P1MDIN_B5__DIGITAL EQU 020H ; P1.5 pin is configured for digital mode.
                                                                      
P1MDIN_B6__BMASK   EQU 040H ; Port 1 Bit 6 Input Mode                 
P1MDIN_B6__SHIFT   EQU 006H ; Port 1 Bit 6 Input Mode                 
P1MDIN_B6__ANALOG  EQU 000H ; P1.6 pin is configured for analog mode. 
P1MDIN_B6__DIGITAL EQU 040H ; P1.6 pin is configured for digital mode.
                                                                      
P1MDIN_B7__BMASK   EQU 080H ; Port 1 Bit 7 Input Mode                 
P1MDIN_B7__SHIFT   EQU 007H ; Port 1 Bit 7 Input Mode                 
P1MDIN_B7__ANALOG  EQU 000H ; P1.7 pin is configured for analog mode. 
P1MDIN_B7__DIGITAL EQU 080H ; P1.7 pin is configured for digital mode.
                                                                      
;------------------------------------------------------------------------------
; P1MDOUT Enums (Port 1 Output Mode @ 0xA5)
;------------------------------------------------------------------------------
P1MDOUT_B0__BMASK      EQU 001H ; Port 1 Bit 0 Output Mode  
P1MDOUT_B0__SHIFT      EQU 000H ; Port 1 Bit 0 Output Mode  
P1MDOUT_B0__OPEN_DRAIN EQU 000H ; P1.0 output is open-drain.
P1MDOUT_B0__PUSH_PULL  EQU 001H ; P1.0 output is push-pull. 
                                                            
P1MDOUT_B1__BMASK      EQU 002H ; Port 1 Bit 1 Output Mode  
P1MDOUT_B1__SHIFT      EQU 001H ; Port 1 Bit 1 Output Mode  
P1MDOUT_B1__OPEN_DRAIN EQU 000H ; P1.1 output is open-drain.
P1MDOUT_B1__PUSH_PULL  EQU 002H ; P1.1 output is push-pull. 
                                                            
P1MDOUT_B2__BMASK      EQU 004H ; Port 1 Bit 2 Output Mode  
P1MDOUT_B2__SHIFT      EQU 002H ; Port 1 Bit 2 Output Mode  
P1MDOUT_B2__OPEN_DRAIN EQU 000H ; P1.2 output is open-drain.
P1MDOUT_B2__PUSH_PULL  EQU 004H ; P1.2 output is push-pull. 
                                                            
P1MDOUT_B3__BMASK      EQU 008H ; Port 1 Bit 3 Output Mode  
P1MDOUT_B3__SHIFT      EQU 003H ; Port 1 Bit 3 Output Mode  
P1MDOUT_B3__OPEN_DRAIN EQU 000H ; P1.3 output is open-drain.
P1MDOUT_B3__PUSH_PULL  EQU 008H ; P1.3 output is push-pull. 
                                                            
P1MDOUT_B4__BMASK      EQU 010H ; Port 1 Bit 4 Output Mode  
P1MDOUT_B4__SHIFT      EQU 004H ; Port 1 Bit 4 Output Mode  
P1MDOUT_B4__OPEN_DRAIN EQU 000H ; P1.4 output is open-drain.
P1MDOUT_B4__PUSH_PULL  EQU 010H ; P1.4 output is push-pull. 
                                                            
P1MDOUT_B5__BMASK      EQU 020H ; Port 1 Bit 5 Output Mode  
P1MDOUT_B5__SHIFT      EQU 005H ; Port 1 Bit 5 Output Mode  
P1MDOUT_B5__OPEN_DRAIN EQU 000H ; P1.5 output is open-drain.
P1MDOUT_B5__PUSH_PULL  EQU 020H ; P1.5 output is push-pull. 
                                                            
P1MDOUT_B6__BMASK      EQU 040H ; Port 1 Bit 6 Output Mode  
P1MDOUT_B6__SHIFT      EQU 006H ; Port 1 Bit 6 Output Mode  
P1MDOUT_B6__OPEN_DRAIN EQU 000H ; P1.6 output is open-drain.
P1MDOUT_B6__PUSH_PULL  EQU 040H ; P1.6 output is push-pull. 
                                                            
P1MDOUT_B7__BMASK      EQU 080H ; Port 1 Bit 7 Output Mode  
P1MDOUT_B7__SHIFT      EQU 007H ; Port 1 Bit 7 Output Mode  
P1MDOUT_B7__OPEN_DRAIN EQU 000H ; P1.7 output is open-drain.
P1MDOUT_B7__PUSH_PULL  EQU 080H ; P1.7 output is push-pull. 
                                                            
;------------------------------------------------------------------------------
; P1SKIP Enums (Port 1 Skip @ 0xD5)
;------------------------------------------------------------------------------
P1SKIP_B0__BMASK       EQU 001H ; Port 1 Bit 0 Skip                       
P1SKIP_B0__SHIFT       EQU 000H ; Port 1 Bit 0 Skip                       
P1SKIP_B0__NOT_SKIPPED EQU 000H ; P1.0 pin is not skipped by the crossbar.
P1SKIP_B0__SKIPPED     EQU 001H ; P1.0 pin is skipped by the crossbar.    
                                                                          
P1SKIP_B1__BMASK       EQU 002H ; Port 1 Bit 1 Skip                       
P1SKIP_B1__SHIFT       EQU 001H ; Port 1 Bit 1 Skip                       
P1SKIP_B1__NOT_SKIPPED EQU 000H ; P1.1 pin is not skipped by the crossbar.
P1SKIP_B1__SKIPPED     EQU 002H ; P1.1 pin is skipped by the crossbar.    
                                                                          
P1SKIP_B2__BMASK       EQU 004H ; Port 1 Bit 2 Skip                       
P1SKIP_B2__SHIFT       EQU 002H ; Port 1 Bit 2 Skip                       
P1SKIP_B2__NOT_SKIPPED EQU 000H ; P1.2 pin is not skipped by the crossbar.
P1SKIP_B2__SKIPPED     EQU 004H ; P1.2 pin is skipped by the crossbar.    
                                                                          
P1SKIP_B3__BMASK       EQU 008H ; Port 1 Bit 3 Skip                       
P1SKIP_B3__SHIFT       EQU 003H ; Port 1 Bit 3 Skip                       
P1SKIP_B3__NOT_SKIPPED EQU 000H ; P1.3 pin is not skipped by the crossbar.
P1SKIP_B3__SKIPPED     EQU 008H ; P1.3 pin is skipped by the crossbar.    
                                                                          
P1SKIP_B4__BMASK       EQU 010H ; Port 1 Bit 4 Skip                       
P1SKIP_B4__SHIFT       EQU 004H ; Port 1 Bit 4 Skip                       
P1SKIP_B4__NOT_SKIPPED EQU 000H ; P1.4 pin is not skipped by the crossbar.
P1SKIP_B4__SKIPPED     EQU 010H ; P1.4 pin is skipped by the crossbar.    
                                                                          
P1SKIP_B5__BMASK       EQU 020H ; Port 1 Bit 5 Skip                       
P1SKIP_B5__SHIFT       EQU 005H ; Port 1 Bit 5 Skip                       
P1SKIP_B5__NOT_SKIPPED EQU 000H ; P1.5 pin is not skipped by the crossbar.
P1SKIP_B5__SKIPPED     EQU 020H ; P1.5 pin is skipped by the crossbar.    
                                                                          
P1SKIP_B6__BMASK       EQU 040H ; Port 1 Bit 6 Skip                       
P1SKIP_B6__SHIFT       EQU 006H ; Port 1 Bit 6 Skip                       
P1SKIP_B6__NOT_SKIPPED EQU 000H ; P1.6 pin is not skipped by the crossbar.
P1SKIP_B6__SKIPPED     EQU 040H ; P1.6 pin is skipped by the crossbar.    
                                                                          
P1SKIP_B7__BMASK       EQU 080H ; Port 1 Bit 7 Skip                       
P1SKIP_B7__SHIFT       EQU 007H ; Port 1 Bit 7 Skip                       
P1SKIP_B7__NOT_SKIPPED EQU 000H ; P1.7 pin is not skipped by the crossbar.
P1SKIP_B7__SKIPPED     EQU 080H ; P1.7 pin is skipped by the crossbar.    
                                                                          
;------------------------------------------------------------------------------
; P2 Enums (Port 2 Pin Latch @ 0xA0)
;------------------------------------------------------------------------------
P2_B0__BMASK EQU 001H ; Port 2 Bit 0 Latch                            
P2_B0__SHIFT EQU 000H ; Port 2 Bit 0 Latch                            
P2_B0__LOW   EQU 000H ; P2.0 is low. Set P2.0 to drive low.           
P2_B0__HIGH  EQU 001H ; P2.0 is high. Set P2.0 to drive or float high.
                                                                      
P2_B1__BMASK EQU 002H ; Port 2 Bit 1 Latch                            
P2_B1__SHIFT EQU 001H ; Port 2 Bit 1 Latch                            
P2_B1__LOW   EQU 000H ; P2.1 is low. Set P2.1 to drive low.           
P2_B1__HIGH  EQU 002H ; P2.1 is high. Set P2.1 to drive or float high.
                                                                      
P2_B2__BMASK EQU 004H ; Port 2 Bit 2 Latch                            
P2_B2__SHIFT EQU 002H ; Port 2 Bit 2 Latch                            
P2_B2__LOW   EQU 000H ; P2.2 is low. Set P2.2 to drive low.           
P2_B2__HIGH  EQU 004H ; P2.2 is high. Set P2.2 to drive or float high.
                                                                      
P2_B3__BMASK EQU 008H ; Port 2 Bit 3 Latch                            
P2_B3__SHIFT EQU 003H ; Port 2 Bit 3 Latch                            
P2_B3__LOW   EQU 000H ; P2.3 is low. Set P2.3 to drive low.           
P2_B3__HIGH  EQU 008H ; P2.3 is high. Set P2.3 to drive or float high.
                                                                      
P2_B4__BMASK EQU 010H ; Port 2 Bit 4 Latch                            
P2_B4__SHIFT EQU 004H ; Port 2 Bit 4 Latch                            
P2_B4__LOW   EQU 000H ; P2.4 is low. Set P2.4 to drive low.           
P2_B4__HIGH  EQU 010H ; P2.4 is high. Set P2.4 to drive or float high.
                                                                      
P2_B5__BMASK EQU 020H ; Port 2 Bit 5 Latch                            
P2_B5__SHIFT EQU 005H ; Port 2 Bit 5 Latch                            
P2_B5__LOW   EQU 000H ; P2.5 is low. Set P2.5 to drive low.           
P2_B5__HIGH  EQU 020H ; P2.5 is high. Set P2.5 to drive or float high.
                                                                      
P2_B6__BMASK EQU 040H ; Port 2 Bit 6 Latch                            
P2_B6__SHIFT EQU 006H ; Port 2 Bit 6 Latch                            
P2_B6__LOW   EQU 000H ; P2.6 is low. Set P2.6 to drive low.           
P2_B6__HIGH  EQU 040H ; P2.6 is high. Set P2.6 to drive or float high.
                                                                      
P2_B7__BMASK EQU 080H ; Port 2 Bit 7 Latch                            
P2_B7__SHIFT EQU 007H ; Port 2 Bit 7 Latch                            
P2_B7__LOW   EQU 000H ; P2.7 is low. Set P2.7 to drive low.           
P2_B7__HIGH  EQU 080H ; P2.7 is high. Set P2.7 to drive or float high.
                                                                      
;------------------------------------------------------------------------------
; P2MDIN Enums (Port 2 Input Mode @ 0xF3)
;------------------------------------------------------------------------------
P2MDIN_B0__BMASK   EQU 001H ; Port 2 Bit 0 Input Mode                 
P2MDIN_B0__SHIFT   EQU 000H ; Port 2 Bit 0 Input Mode                 
P2MDIN_B0__ANALOG  EQU 000H ; P2.0 pin is configured for analog mode. 
P2MDIN_B0__DIGITAL EQU 001H ; P2.0 pin is configured for digital mode.
                                                                      
P2MDIN_B1__BMASK   EQU 002H ; Port 2 Bit 1 Input Mode                 
P2MDIN_B1__SHIFT   EQU 001H ; Port 2 Bit 1 Input Mode                 
P2MDIN_B1__ANALOG  EQU 000H ; P2.1 pin is configured for analog mode. 
P2MDIN_B1__DIGITAL EQU 002H ; P2.1 pin is configured for digital mode.
                                                                      
P2MDIN_B2__BMASK   EQU 004H ; Port 2 Bit 2 Input Mode                 
P2MDIN_B2__SHIFT   EQU 002H ; Port 2 Bit 2 Input Mode                 
P2MDIN_B2__ANALOG  EQU 000H ; P2.2 pin is configured for analog mode. 
P2MDIN_B2__DIGITAL EQU 004H ; P2.2 pin is configured for digital mode.
                                                                      
P2MDIN_B3__BMASK   EQU 008H ; Port 2 Bit 3 Input Mode                 
P2MDIN_B3__SHIFT   EQU 003H ; Port 2 Bit 3 Input Mode                 
P2MDIN_B3__ANALOG  EQU 000H ; P2.3 pin is configured for analog mode. 
P2MDIN_B3__DIGITAL EQU 008H ; P2.3 pin is configured for digital mode.
                                                                      
P2MDIN_B4__BMASK   EQU 010H ; Port 2 Bit 4 Input Mode                 
P2MDIN_B4__SHIFT   EQU 004H ; Port 2 Bit 4 Input Mode                 
P2MDIN_B4__ANALOG  EQU 000H ; P2.4 pin is configured for analog mode. 
P2MDIN_B4__DIGITAL EQU 010H ; P2.4 pin is configured for digital mode.
                                                                      
P2MDIN_B5__BMASK   EQU 020H ; Port 2 Bit 5 Input Mode                 
P2MDIN_B5__SHIFT   EQU 005H ; Port 2 Bit 5 Input Mode                 
P2MDIN_B5__ANALOG  EQU 000H ; P2.5 pin is configured for analog mode. 
P2MDIN_B5__DIGITAL EQU 020H ; P2.5 pin is configured for digital mode.
                                                                      
P2MDIN_B6__BMASK   EQU 040H ; Port 2 Bit 6 Input Mode                 
P2MDIN_B6__SHIFT   EQU 006H ; Port 2 Bit 6 Input Mode                 
P2MDIN_B6__ANALOG  EQU 000H ; P2.6 pin is configured for analog mode. 
P2MDIN_B6__DIGITAL EQU 040H ; P2.6 pin is configured for digital mode.
                                                                      
P2MDIN_B7__BMASK   EQU 080H ; Port 2 Bit 7 Input Mode                 
P2MDIN_B7__SHIFT   EQU 007H ; Port 2 Bit 7 Input Mode                 
P2MDIN_B7__ANALOG  EQU 000H ; P2.7 pin is configured for analog mode. 
P2MDIN_B7__DIGITAL EQU 080H ; P2.7 pin is configured for digital mode.
                                                                      
;------------------------------------------------------------------------------
; P2MDOUT Enums (Port 2 Output Mode @ 0xA6)
;------------------------------------------------------------------------------
P2MDOUT_B0__BMASK      EQU 001H ; Port 2 Bit 0 Output Mode  
P2MDOUT_B0__SHIFT      EQU 000H ; Port 2 Bit 0 Output Mode  
P2MDOUT_B0__OPEN_DRAIN EQU 000H ; P2.0 output is open-drain.
P2MDOUT_B0__PUSH_PULL  EQU 001H ; P2.0 output is push-pull. 
                                                            
P2MDOUT_B1__BMASK      EQU 002H ; Port 2 Bit 1 Output Mode  
P2MDOUT_B1__SHIFT      EQU 001H ; Port 2 Bit 1 Output Mode  
P2MDOUT_B1__OPEN_DRAIN EQU 000H ; P2.1 output is open-drain.
P2MDOUT_B1__PUSH_PULL  EQU 002H ; P2.1 output is push-pull. 
                                                            
P2MDOUT_B2__BMASK      EQU 004H ; Port 2 Bit 2 Output Mode  
P2MDOUT_B2__SHIFT      EQU 002H ; Port 2 Bit 2 Output Mode  
P2MDOUT_B2__OPEN_DRAIN EQU 000H ; P2.2 output is open-drain.
P2MDOUT_B2__PUSH_PULL  EQU 004H ; P2.2 output is push-pull. 
                                                            
P2MDOUT_B3__BMASK      EQU 008H ; Port 2 Bit 3 Output Mode  
P2MDOUT_B3__SHIFT      EQU 003H ; Port 2 Bit 3 Output Mode  
P2MDOUT_B3__OPEN_DRAIN EQU 000H ; P2.3 output is open-drain.
P2MDOUT_B3__PUSH_PULL  EQU 008H ; P2.3 output is push-pull. 
                                                            
P2MDOUT_B4__BMASK      EQU 010H ; Port 2 Bit 4 Output Mode  
P2MDOUT_B4__SHIFT      EQU 004H ; Port 2 Bit 4 Output Mode  
P2MDOUT_B4__OPEN_DRAIN EQU 000H ; P2.4 output is open-drain.
P2MDOUT_B4__PUSH_PULL  EQU 010H ; P2.4 output is push-pull. 
                                                            
P2MDOUT_B5__BMASK      EQU 020H ; Port 2 Bit 5 Output Mode  
P2MDOUT_B5__SHIFT      EQU 005H ; Port 2 Bit 5 Output Mode  
P2MDOUT_B5__OPEN_DRAIN EQU 000H ; P2.5 output is open-drain.
P2MDOUT_B5__PUSH_PULL  EQU 020H ; P2.5 output is push-pull. 
                                                            
P2MDOUT_B6__BMASK      EQU 040H ; Port 2 Bit 6 Output Mode  
P2MDOUT_B6__SHIFT      EQU 006H ; Port 2 Bit 6 Output Mode  
P2MDOUT_B6__OPEN_DRAIN EQU 000H ; P2.6 output is open-drain.
P2MDOUT_B6__PUSH_PULL  EQU 040H ; P2.6 output is push-pull. 
                                                            
P2MDOUT_B7__BMASK      EQU 080H ; Port 2 Bit 7 Output Mode  
P2MDOUT_B7__SHIFT      EQU 007H ; Port 2 Bit 7 Output Mode  
P2MDOUT_B7__OPEN_DRAIN EQU 000H ; P2.7 output is open-drain.
P2MDOUT_B7__PUSH_PULL  EQU 080H ; P2.7 output is push-pull. 
                                                            
;------------------------------------------------------------------------------
; P2SKIP Enums (Port 2 Skip @ 0xD6)
;------------------------------------------------------------------------------
P2SKIP_B0__BMASK       EQU 001H ; Port 2 Bit 0 Skip                       
P2SKIP_B0__SHIFT       EQU 000H ; Port 2 Bit 0 Skip                       
P2SKIP_B0__NOT_SKIPPED EQU 000H ; P2.0 pin is not skipped by the crossbar.
P2SKIP_B0__SKIPPED     EQU 001H ; P2.0 pin is skipped by the crossbar.    
                                                                          
P2SKIP_B1__BMASK       EQU 002H ; Port 2 Bit 1 Skip                       
P2SKIP_B1__SHIFT       EQU 001H ; Port 2 Bit 1 Skip                       
P2SKIP_B1__NOT_SKIPPED EQU 000H ; P2.1 pin is not skipped by the crossbar.
P2SKIP_B1__SKIPPED     EQU 002H ; P2.1 pin is skipped by the crossbar.    
                                                                          
P2SKIP_B2__BMASK       EQU 004H ; Port 2 Bit 2 Skip                       
P2SKIP_B2__SHIFT       EQU 002H ; Port 2 Bit 2 Skip                       
P2SKIP_B2__NOT_SKIPPED EQU 000H ; P2.2 pin is not skipped by the crossbar.
P2SKIP_B2__SKIPPED     EQU 004H ; P2.2 pin is skipped by the crossbar.    
                                                                          
P2SKIP_B3__BMASK       EQU 008H ; Port 2 Bit 3 Skip                       
P2SKIP_B3__SHIFT       EQU 003H ; Port 2 Bit 3 Skip                       
P2SKIP_B3__NOT_SKIPPED EQU 000H ; P2.3 pin is not skipped by the crossbar.
P2SKIP_B3__SKIPPED     EQU 008H ; P2.3 pin is skipped by the crossbar.    
                                                                          
P2SKIP_B4__BMASK       EQU 010H ; Port 2 Bit 4 Skip                       
P2SKIP_B4__SHIFT       EQU 004H ; Port 2 Bit 4 Skip                       
P2SKIP_B4__NOT_SKIPPED EQU 000H ; P2.4 pin is not skipped by the crossbar.
P2SKIP_B4__SKIPPED     EQU 010H ; P2.4 pin is skipped by the crossbar.    
                                                                          
P2SKIP_B5__BMASK       EQU 020H ; Port 2 Bit 5 Skip                       
P2SKIP_B5__SHIFT       EQU 005H ; Port 2 Bit 5 Skip                       
P2SKIP_B5__NOT_SKIPPED EQU 000H ; P2.5 pin is not skipped by the crossbar.
P2SKIP_B5__SKIPPED     EQU 020H ; P2.5 pin is skipped by the crossbar.    
                                                                          
P2SKIP_B6__BMASK       EQU 040H ; Port 2 Bit 6 Skip                       
P2SKIP_B6__SHIFT       EQU 006H ; Port 2 Bit 6 Skip                       
P2SKIP_B6__NOT_SKIPPED EQU 000H ; P2.6 pin is not skipped by the crossbar.
P2SKIP_B6__SKIPPED     EQU 040H ; P2.6 pin is skipped by the crossbar.    
                                                                          
P2SKIP_B7__BMASK       EQU 080H ; Port 2 Bit 7 Skip                       
P2SKIP_B7__SHIFT       EQU 007H ; Port 2 Bit 7 Skip                       
P2SKIP_B7__NOT_SKIPPED EQU 000H ; P2.7 pin is not skipped by the crossbar.
P2SKIP_B7__SKIPPED     EQU 080H ; P2.7 pin is skipped by the crossbar.    
                                                                          
;------------------------------------------------------------------------------
; P3 Enums (Port 3 Pin Latch @ 0xB0)
;------------------------------------------------------------------------------
P3_B0__BMASK EQU 001H ; Port 3 Bit 0 Latch                            
P3_B0__SHIFT EQU 000H ; Port 3 Bit 0 Latch                            
P3_B0__LOW   EQU 000H ; P3.0 is low. Set P3.0 to drive low.           
P3_B0__HIGH  EQU 001H ; P3.0 is high. Set P3.0 to drive or float high.
                                                                      
P3_B1__BMASK EQU 002H ; Port 3 Bit 1 Latch                            
P3_B1__SHIFT EQU 001H ; Port 3 Bit 1 Latch                            
P3_B1__LOW   EQU 000H ; P3.1 is low. Set P3.1 to drive low.           
P3_B1__HIGH  EQU 002H ; P3.1 is high. Set P3.1 to drive or float high.
                                                                      
P3_B2__BMASK EQU 004H ; Port 3 Bit 2 Latch                            
P3_B2__SHIFT EQU 002H ; Port 3 Bit 2 Latch                            
P3_B2__LOW   EQU 000H ; P3.2 is low. Set P3.2 to drive low.           
P3_B2__HIGH  EQU 004H ; P3.2 is high. Set P3.2 to drive or float high.
                                                                      
P3_B3__BMASK EQU 008H ; Port 3 Bit 3 Latch                            
P3_B3__SHIFT EQU 003H ; Port 3 Bit 3 Latch                            
P3_B3__LOW   EQU 000H ; P3.3 is low. Set P3.3 to drive low.           
P3_B3__HIGH  EQU 008H ; P3.3 is high. Set P3.3 to drive or float high.
                                                                      
P3_B4__BMASK EQU 010H ; Port 3 Bit 4 Latch                            
P3_B4__SHIFT EQU 004H ; Port 3 Bit 4 Latch                            
P3_B4__LOW   EQU 000H ; P3.4 is low. Set P3.4 to drive low.           
P3_B4__HIGH  EQU 010H ; P3.4 is high. Set P3.4 to drive or float high.
                                                                      
P3_B5__BMASK EQU 020H ; Port 3 Bit 5 Latch                            
P3_B5__SHIFT EQU 005H ; Port 3 Bit 5 Latch                            
P3_B5__LOW   EQU 000H ; P3.5 is low. Set P3.5 to drive low.           
P3_B5__HIGH  EQU 020H ; P3.5 is high. Set P3.5 to drive or float high.
                                                                      
P3_B6__BMASK EQU 040H ; Port 3 Bit 6 Latch                            
P3_B6__SHIFT EQU 006H ; Port 3 Bit 6 Latch                            
P3_B6__LOW   EQU 000H ; P3.6 is low. Set P3.6 to drive low.           
P3_B6__HIGH  EQU 040H ; P3.6 is high. Set P3.6 to drive or float high.
                                                                      
P3_B7__BMASK EQU 080H ; Port 3 Bit 7 Latch                            
P3_B7__SHIFT EQU 007H ; Port 3 Bit 7 Latch                            
P3_B7__LOW   EQU 000H ; P3.7 is low. Set P3.7 to drive low.           
P3_B7__HIGH  EQU 080H ; P3.7 is high. Set P3.7 to drive or float high.
                                                                      
;------------------------------------------------------------------------------
; P3MDIN Enums (Port 3 Input Mode @ 0xF4)
;------------------------------------------------------------------------------
P3MDIN_B0__BMASK   EQU 001H ; Port 3 Bit 0 Input Mode                 
P3MDIN_B0__SHIFT   EQU 000H ; Port 3 Bit 0 Input Mode                 
P3MDIN_B0__ANALOG  EQU 000H ; P3.0 pin is configured for analog mode. 
P3MDIN_B0__DIGITAL EQU 001H ; P3.0 pin is configured for digital mode.
                                                                      
P3MDIN_B1__BMASK   EQU 002H ; Port 3 Bit 1 Input Mode                 
P3MDIN_B1__SHIFT   EQU 001H ; Port 3 Bit 1 Input Mode                 
P3MDIN_B1__ANALOG  EQU 000H ; P3.1 pin is configured for analog mode. 
P3MDIN_B1__DIGITAL EQU 002H ; P3.1 pin is configured for digital mode.
                                                                      
P3MDIN_B2__BMASK   EQU 004H ; Port 3 Bit 2 Input Mode                 
P3MDIN_B2__SHIFT   EQU 002H ; Port 3 Bit 2 Input Mode                 
P3MDIN_B2__ANALOG  EQU 000H ; P3.2 pin is configured for analog mode. 
P3MDIN_B2__DIGITAL EQU 004H ; P3.2 pin is configured for digital mode.
                                                                      
P3MDIN_B3__BMASK   EQU 008H ; Port 3 Bit 3 Input Mode                 
P3MDIN_B3__SHIFT   EQU 003H ; Port 3 Bit 3 Input Mode                 
P3MDIN_B3__ANALOG  EQU 000H ; P3.3 pin is configured for analog mode. 
P3MDIN_B3__DIGITAL EQU 008H ; P3.3 pin is configured for digital mode.
                                                                      
P3MDIN_B4__BMASK   EQU 010H ; Port 3 Bit 4 Input Mode                 
P3MDIN_B4__SHIFT   EQU 004H ; Port 3 Bit 4 Input Mode                 
P3MDIN_B4__ANALOG  EQU 000H ; P3.4 pin is configured for analog mode. 
P3MDIN_B4__DIGITAL EQU 010H ; P3.4 pin is configured for digital mode.
                                                                      
P3MDIN_B5__BMASK   EQU 020H ; Port 3 Bit 5 Input Mode                 
P3MDIN_B5__SHIFT   EQU 005H ; Port 3 Bit 5 Input Mode                 
P3MDIN_B5__ANALOG  EQU 000H ; P3.5 pin is configured for analog mode. 
P3MDIN_B5__DIGITAL EQU 020H ; P3.5 pin is configured for digital mode.
                                                                      
P3MDIN_B6__BMASK   EQU 040H ; Port 3 Bit 6 Input Mode                 
P3MDIN_B6__SHIFT   EQU 006H ; Port 3 Bit 6 Input Mode                 
P3MDIN_B6__ANALOG  EQU 000H ; P3.6 pin is configured for analog mode. 
P3MDIN_B6__DIGITAL EQU 040H ; P3.6 pin is configured for digital mode.
                                                                      
P3MDIN_B7__BMASK   EQU 080H ; Port 3 Bit 7 Input Mode                 
P3MDIN_B7__SHIFT   EQU 007H ; Port 3 Bit 7 Input Mode                 
P3MDIN_B7__ANALOG  EQU 000H ; P3.7 pin is configured for analog mode. 
P3MDIN_B7__DIGITAL EQU 080H ; P3.7 pin is configured for digital mode.
                                                                      
;------------------------------------------------------------------------------
; P3MDOUT Enums (Port 3 Output Mode @ 0xA7)
;------------------------------------------------------------------------------
P3MDOUT_B0__BMASK      EQU 001H ; Port 3 Bit 0 Output Mode  
P3MDOUT_B0__SHIFT      EQU 000H ; Port 3 Bit 0 Output Mode  
P3MDOUT_B0__OPEN_DRAIN EQU 000H ; P3.0 output is open-drain.
P3MDOUT_B0__PUSH_PULL  EQU 001H ; P3.0 output is push-pull. 
                                                            
P3MDOUT_B1__BMASK      EQU 002H ; Port 3 Bit 1 Output Mode  
P3MDOUT_B1__SHIFT      EQU 001H ; Port 3 Bit 1 Output Mode  
P3MDOUT_B1__OPEN_DRAIN EQU 000H ; P3.1 output is open-drain.
P3MDOUT_B1__PUSH_PULL  EQU 002H ; P3.1 output is push-pull. 
                                                            
P3MDOUT_B2__BMASK      EQU 004H ; Port 3 Bit 2 Output Mode  
P3MDOUT_B2__SHIFT      EQU 002H ; Port 3 Bit 2 Output Mode  
P3MDOUT_B2__OPEN_DRAIN EQU 000H ; P3.2 output is open-drain.
P3MDOUT_B2__PUSH_PULL  EQU 004H ; P3.2 output is push-pull. 
                                                            
P3MDOUT_B3__BMASK      EQU 008H ; Port 3 Bit 3 Output Mode  
P3MDOUT_B3__SHIFT      EQU 003H ; Port 3 Bit 3 Output Mode  
P3MDOUT_B3__OPEN_DRAIN EQU 000H ; P3.3 output is open-drain.
P3MDOUT_B3__PUSH_PULL  EQU 008H ; P3.3 output is push-pull. 
                                                            
P3MDOUT_B4__BMASK      EQU 010H ; Port 3 Bit 4 Output Mode  
P3MDOUT_B4__SHIFT      EQU 004H ; Port 3 Bit 4 Output Mode  
P3MDOUT_B4__OPEN_DRAIN EQU 000H ; P3.4 output is open-drain.
P3MDOUT_B4__PUSH_PULL  EQU 010H ; P3.4 output is push-pull. 
                                                            
P3MDOUT_B5__BMASK      EQU 020H ; Port 3 Bit 5 Output Mode  
P3MDOUT_B5__SHIFT      EQU 005H ; Port 3 Bit 5 Output Mode  
P3MDOUT_B5__OPEN_DRAIN EQU 000H ; P3.5 output is open-drain.
P3MDOUT_B5__PUSH_PULL  EQU 020H ; P3.5 output is push-pull. 
                                                            
P3MDOUT_B6__BMASK      EQU 040H ; Port 3 Bit 6 Output Mode  
P3MDOUT_B6__SHIFT      EQU 006H ; Port 3 Bit 6 Output Mode  
P3MDOUT_B6__OPEN_DRAIN EQU 000H ; P3.6 output is open-drain.
P3MDOUT_B6__PUSH_PULL  EQU 040H ; P3.6 output is push-pull. 
                                                            
P3MDOUT_B7__BMASK      EQU 080H ; Port 3 Bit 7 Output Mode  
P3MDOUT_B7__SHIFT      EQU 007H ; Port 3 Bit 7 Output Mode  
P3MDOUT_B7__OPEN_DRAIN EQU 000H ; P3.7 output is open-drain.
P3MDOUT_B7__PUSH_PULL  EQU 080H ; P3.7 output is push-pull. 
                                                            
;------------------------------------------------------------------------------
; P3SKIP Enums (Port 3 Skip @ 0xDF)
;------------------------------------------------------------------------------
P3SKIP_B0__BMASK       EQU 001H ; Port 3 Bit 0 Skip                       
P3SKIP_B0__SHIFT       EQU 000H ; Port 3 Bit 0 Skip                       
P3SKIP_B0__NOT_SKIPPED EQU 000H ; P3.0 pin is not skipped by the crossbar.
P3SKIP_B0__SKIPPED     EQU 001H ; P3.0 pin is skipped by the crossbar.    
                                                                          
P3SKIP_B1__BMASK       EQU 002H ; Port 3 Bit 1 Skip                       
P3SKIP_B1__SHIFT       EQU 001H ; Port 3 Bit 1 Skip                       
P3SKIP_B1__NOT_SKIPPED EQU 000H ; P3.1 pin is not skipped by the crossbar.
P3SKIP_B1__SKIPPED     EQU 002H ; P3.1 pin is skipped by the crossbar.    
                                                                          
P3SKIP_B2__BMASK       EQU 004H ; Port 3 Bit 2 Skip                       
P3SKIP_B2__SHIFT       EQU 002H ; Port 3 Bit 2 Skip                       
P3SKIP_B2__NOT_SKIPPED EQU 000H ; P3.2 pin is not skipped by the crossbar.
P3SKIP_B2__SKIPPED     EQU 004H ; P3.2 pin is skipped by the crossbar.    
                                                                          
P3SKIP_B3__BMASK       EQU 008H ; Port 3 Bit 3 Skip                       
P3SKIP_B3__SHIFT       EQU 003H ; Port 3 Bit 3 Skip                       
P3SKIP_B3__NOT_SKIPPED EQU 000H ; P3.3 pin is not skipped by the crossbar.
P3SKIP_B3__SKIPPED     EQU 008H ; P3.3 pin is skipped by the crossbar.    
                                                                          
P3SKIP_B4__BMASK       EQU 010H ; Port 3 Bit 4 Skip                       
P3SKIP_B4__SHIFT       EQU 004H ; Port 3 Bit 4 Skip                       
P3SKIP_B4__NOT_SKIPPED EQU 000H ; P3.4 pin is not skipped by the crossbar.
P3SKIP_B4__SKIPPED     EQU 010H ; P3.4 pin is skipped by the crossbar.    
                                                                          
P3SKIP_B5__BMASK       EQU 020H ; Port 3 Bit 5 Skip                       
P3SKIP_B5__SHIFT       EQU 005H ; Port 3 Bit 5 Skip                       
P3SKIP_B5__NOT_SKIPPED EQU 000H ; P3.5 pin is not skipped by the crossbar.
P3SKIP_B5__SKIPPED     EQU 020H ; P3.5 pin is skipped by the crossbar.    
                                                                          
P3SKIP_B6__BMASK       EQU 040H ; Port 3 Bit 6 Skip                       
P3SKIP_B6__SHIFT       EQU 006H ; Port 3 Bit 6 Skip                       
P3SKIP_B6__NOT_SKIPPED EQU 000H ; P3.6 pin is not skipped by the crossbar.
P3SKIP_B6__SKIPPED     EQU 040H ; P3.6 pin is skipped by the crossbar.    
                                                                          
P3SKIP_B7__BMASK       EQU 080H ; Port 3 Bit 7 Skip                       
P3SKIP_B7__SHIFT       EQU 007H ; Port 3 Bit 7 Skip                       
P3SKIP_B7__NOT_SKIPPED EQU 000H ; P3.7 pin is not skipped by the crossbar.
P3SKIP_B7__SKIPPED     EQU 080H ; P3.7 pin is skipped by the crossbar.    
                                                                          
;------------------------------------------------------------------------------
; P4 Enums (Port 4 Pin Latch @ 0xC7)
;------------------------------------------------------------------------------
P4_B0__BMASK EQU 001H ; Port 4 Bit 0 Latch                            
P4_B0__SHIFT EQU 000H ; Port 4 Bit 0 Latch                            
P4_B0__LOW   EQU 000H ; P4.0 is low. Set P4.0 to drive low.           
P4_B0__HIGH  EQU 001H ; P4.0 is high. Set P4.0 to drive or float high.
                                                                      
P4_B1__BMASK EQU 002H ; Port 4 Bit 1 Latch                            
P4_B1__SHIFT EQU 001H ; Port 4 Bit 1 Latch                            
P4_B1__LOW   EQU 000H ; P4.1 is low. Set P4.1 to drive low.           
P4_B1__HIGH  EQU 002H ; P4.1 is high. Set P4.1 to drive or float high.
                                                                      
P4_B2__BMASK EQU 004H ; Port 4 Bit 2 Latch                            
P4_B2__SHIFT EQU 002H ; Port 4 Bit 2 Latch                            
P4_B2__LOW   EQU 000H ; P4.2 is low. Set P4.2 to drive low.           
P4_B2__HIGH  EQU 004H ; P4.2 is high. Set P4.2 to drive or float high.
                                                                      
P4_B3__BMASK EQU 008H ; Port 4 Bit 3 Latch                            
P4_B3__SHIFT EQU 003H ; Port 4 Bit 3 Latch                            
P4_B3__LOW   EQU 000H ; P4.3 is low. Set P4.3 to drive low.           
P4_B3__HIGH  EQU 008H ; P4.3 is high. Set P4.3 to drive or float high.
                                                                      
P4_B4__BMASK EQU 010H ; Port 4 Bit 4 Latch                            
P4_B4__SHIFT EQU 004H ; Port 4 Bit 4 Latch                            
P4_B4__LOW   EQU 000H ; P4.4 is low. Set P4.4 to drive low.           
P4_B4__HIGH  EQU 010H ; P4.4 is high. Set P4.4 to drive or float high.
                                                                      
P4_B5__BMASK EQU 020H ; Port 4 Bit 5 Latch                            
P4_B5__SHIFT EQU 005H ; Port 4 Bit 5 Latch                            
P4_B5__LOW   EQU 000H ; P4.5 is low. Set P4.5 to drive low.           
P4_B5__HIGH  EQU 020H ; P4.5 is high. Set P4.5 to drive or float high.
                                                                      
P4_B6__BMASK EQU 040H ; Port 4 Bit 6 Latch                            
P4_B6__SHIFT EQU 006H ; Port 4 Bit 6 Latch                            
P4_B6__LOW   EQU 000H ; P4.6 is low. Set P4.6 to drive low.           
P4_B6__HIGH  EQU 040H ; P4.6 is high. Set P4.6 to drive or float high.
                                                                      
P4_B7__BMASK EQU 080H ; Port 4 Bit 7 Latch                            
P4_B7__SHIFT EQU 007H ; Port 4 Bit 7 Latch                            
P4_B7__LOW   EQU 000H ; P4.7 is low. Set P4.7 to drive low.           
P4_B7__HIGH  EQU 080H ; P4.7 is high. Set P4.7 to drive or float high.
                                                                      
;------------------------------------------------------------------------------
; P4MDIN Enums (Port 4 Input Mode @ 0xF5)
;------------------------------------------------------------------------------
P4MDIN_B0__BMASK   EQU 001H ; Port 4 Bit 0 Input Mode                 
P4MDIN_B0__SHIFT   EQU 000H ; Port 4 Bit 0 Input Mode                 
P4MDIN_B0__ANALOG  EQU 000H ; P4.0 pin is configured for analog mode. 
P4MDIN_B0__DIGITAL EQU 001H ; P4.0 pin is configured for digital mode.
                                                                      
P4MDIN_B1__BMASK   EQU 002H ; Port 4 Bit 1 Input Mode                 
P4MDIN_B1__SHIFT   EQU 001H ; Port 4 Bit 1 Input Mode                 
P4MDIN_B1__ANALOG  EQU 000H ; P4.1 pin is configured for analog mode. 
P4MDIN_B1__DIGITAL EQU 002H ; P4.1 pin is configured for digital mode.
                                                                      
P4MDIN_B2__BMASK   EQU 004H ; Port 4 Bit 2 Input Mode                 
P4MDIN_B2__SHIFT   EQU 002H ; Port 4 Bit 2 Input Mode                 
P4MDIN_B2__ANALOG  EQU 000H ; P4.2 pin is configured for analog mode. 
P4MDIN_B2__DIGITAL EQU 004H ; P4.2 pin is configured for digital mode.
                                                                      
P4MDIN_B3__BMASK   EQU 008H ; Port 4 Bit 3 Input Mode                 
P4MDIN_B3__SHIFT   EQU 003H ; Port 4 Bit 3 Input Mode                 
P4MDIN_B3__ANALOG  EQU 000H ; P4.3 pin is configured for analog mode. 
P4MDIN_B3__DIGITAL EQU 008H ; P4.3 pin is configured for digital mode.
                                                                      
P4MDIN_B4__BMASK   EQU 010H ; Port 4 Bit 4 Input Mode                 
P4MDIN_B4__SHIFT   EQU 004H ; Port 4 Bit 4 Input Mode                 
P4MDIN_B4__ANALOG  EQU 000H ; P4.4 pin is configured for analog mode. 
P4MDIN_B4__DIGITAL EQU 010H ; P4.4 pin is configured for digital mode.
                                                                      
P4MDIN_B5__BMASK   EQU 020H ; Port 4 Bit 5 Input Mode                 
P4MDIN_B5__SHIFT   EQU 005H ; Port 4 Bit 5 Input Mode                 
P4MDIN_B5__ANALOG  EQU 000H ; P4.5 pin is configured for analog mode. 
P4MDIN_B5__DIGITAL EQU 020H ; P4.5 pin is configured for digital mode.
                                                                      
P4MDIN_B6__BMASK   EQU 040H ; Port 4 Bit 6 Input Mode                 
P4MDIN_B6__SHIFT   EQU 006H ; Port 4 Bit 6 Input Mode                 
P4MDIN_B6__ANALOG  EQU 000H ; P4.6 pin is configured for analog mode. 
P4MDIN_B6__DIGITAL EQU 040H ; P4.6 pin is configured for digital mode.
                                                                      
P4MDIN_B7__BMASK   EQU 080H ; Port 4 Bit 7 Input Mode                 
P4MDIN_B7__SHIFT   EQU 007H ; Port 4 Bit 7 Input Mode                 
P4MDIN_B7__ANALOG  EQU 000H ; P4.7 pin is configured for analog mode. 
P4MDIN_B7__DIGITAL EQU 080H ; P4.7 pin is configured for digital mode.
                                                                      
;------------------------------------------------------------------------------
; P4MDOUT Enums (Port 4 Output Mode @ 0xAE)
;------------------------------------------------------------------------------
P4MDOUT_B0__BMASK      EQU 001H ; Port 4 Bit 0 Output Mode  
P4MDOUT_B0__SHIFT      EQU 000H ; Port 4 Bit 0 Output Mode  
P4MDOUT_B0__OPEN_DRAIN EQU 000H ; P4.0 output is open-drain.
P4MDOUT_B0__PUSH_PULL  EQU 001H ; P4.0 output is push-pull. 
                                                            
P4MDOUT_B1__BMASK      EQU 002H ; Port 4 Bit 1 Output Mode  
P4MDOUT_B1__SHIFT      EQU 001H ; Port 4 Bit 1 Output Mode  
P4MDOUT_B1__OPEN_DRAIN EQU 000H ; P4.1 output is open-drain.
P4MDOUT_B1__PUSH_PULL  EQU 002H ; P4.1 output is push-pull. 
                                                            
P4MDOUT_B2__BMASK      EQU 004H ; Port 4 Bit 2 Output Mode  
P4MDOUT_B2__SHIFT      EQU 002H ; Port 4 Bit 2 Output Mode  
P4MDOUT_B2__OPEN_DRAIN EQU 000H ; P4.2 output is open-drain.
P4MDOUT_B2__PUSH_PULL  EQU 004H ; P4.2 output is push-pull. 
                                                            
P4MDOUT_B3__BMASK      EQU 008H ; Port 4 Bit 3 Output Mode  
P4MDOUT_B3__SHIFT      EQU 003H ; Port 4 Bit 3 Output Mode  
P4MDOUT_B3__OPEN_DRAIN EQU 000H ; P4.3 output is open-drain.
P4MDOUT_B3__PUSH_PULL  EQU 008H ; P4.3 output is push-pull. 
                                                            
P4MDOUT_B4__BMASK      EQU 010H ; Port 4 Bit 4 Output Mode  
P4MDOUT_B4__SHIFT      EQU 004H ; Port 4 Bit 4 Output Mode  
P4MDOUT_B4__OPEN_DRAIN EQU 000H ; P4.4 output is open-drain.
P4MDOUT_B4__PUSH_PULL  EQU 010H ; P4.4 output is push-pull. 
                                                            
P4MDOUT_B5__BMASK      EQU 020H ; Port 4 Bit 5 Output Mode  
P4MDOUT_B5__SHIFT      EQU 005H ; Port 4 Bit 5 Output Mode  
P4MDOUT_B5__OPEN_DRAIN EQU 000H ; P4.5 output is open-drain.
P4MDOUT_B5__PUSH_PULL  EQU 020H ; P4.5 output is push-pull. 
                                                            
P4MDOUT_B6__BMASK      EQU 040H ; Port 4 Bit 6 Output Mode  
P4MDOUT_B6__SHIFT      EQU 006H ; Port 4 Bit 6 Output Mode  
P4MDOUT_B6__OPEN_DRAIN EQU 000H ; P4.6 output is open-drain.
P4MDOUT_B6__PUSH_PULL  EQU 040H ; P4.6 output is push-pull. 
                                                            
P4MDOUT_B7__BMASK      EQU 080H ; Port 4 Bit 7 Output Mode  
P4MDOUT_B7__SHIFT      EQU 007H ; Port 4 Bit 7 Output Mode  
P4MDOUT_B7__OPEN_DRAIN EQU 000H ; P4.7 output is open-drain.
P4MDOUT_B7__PUSH_PULL  EQU 080H ; P4.7 output is push-pull. 
                                                            
;------------------------------------------------------------------------------
; RSTSRC Enums (Reset Source @ 0xEF)
;------------------------------------------------------------------------------
RSTSRC_PINRSF__BMASK   EQU 001H ; HW Pin Reset Flag                                                    
RSTSRC_PINRSF__SHIFT   EQU 000H ; HW Pin Reset Flag                                                    
RSTSRC_PINRSF__NOT_SET EQU 000H ; The RSTb pin did not cause the last reset.                           
RSTSRC_PINRSF__SET     EQU 001H ; The RSTb pin caused the last reset.                                  
                                                                                                       
RSTSRC_PORSF__BMASK    EQU 002H ; Power-On / Supply Monitor Reset Flag, and Supply Monitor Reset Enable
RSTSRC_PORSF__SHIFT    EQU 001H ; Power-On / Supply Monitor Reset Flag, and Supply Monitor Reset Enable
RSTSRC_PORSF__NOT_SET  EQU 000H ; A power-on or supply monitor reset did not occur.                    
RSTSRC_PORSF__SET      EQU 002H ; A power-on or supply monitor reset occurred.                         
                                                                                                       
RSTSRC_MCDRSF__BMASK   EQU 004H ; Missing Clock Detector Enable and Flag                               
RSTSRC_MCDRSF__SHIFT   EQU 002H ; Missing Clock Detector Enable and Flag                               
RSTSRC_MCDRSF__NOT_SET EQU 000H ; A missing clock detector reset did not occur.                        
RSTSRC_MCDRSF__SET     EQU 004H ; A missing clock detector reset occurred.                             
                                                                                                       
RSTSRC_WDTRSF__BMASK   EQU 008H ; Watchdog Timer Reset Flag                                            
RSTSRC_WDTRSF__SHIFT   EQU 003H ; Watchdog Timer Reset Flag                                            
RSTSRC_WDTRSF__NOT_SET EQU 000H ; A watchdog timer overflow reset did not occur.                       
RSTSRC_WDTRSF__SET     EQU 008H ; A watchdog timer overflow reset occurred.                            
                                                                                                       
RSTSRC_SWRSF__BMASK    EQU 010H ; Software Reset Force and Flag                                        
RSTSRC_SWRSF__SHIFT    EQU 004H ; Software Reset Force and Flag                                        
RSTSRC_SWRSF__NOT_SET  EQU 000H ; A software reset did not occur.                                      
RSTSRC_SWRSF__SET      EQU 010H ; A software reset occurred.                                           
                                                                                                       
RSTSRC_C0RSEF__BMASK   EQU 020H ; Comparator0 Reset Enable and Flag                                    
RSTSRC_C0RSEF__SHIFT   EQU 005H ; Comparator0 Reset Enable and Flag                                    
RSTSRC_C0RSEF__NOT_SET EQU 000H ; A Comparator 0 reset did not occur.                                  
RSTSRC_C0RSEF__SET     EQU 020H ; A Comparator 0 reset occurred.                                       
                                                                                                       
RSTSRC_FERROR__BMASK   EQU 040H ; Flash Error Reset Flag                                               
RSTSRC_FERROR__SHIFT   EQU 006H ; Flash Error Reset Flag                                               
RSTSRC_FERROR__NOT_SET EQU 000H ; A flash error reset did not occur.                                   
RSTSRC_FERROR__SET     EQU 040H ; A flash error reset occurred.                                        
                                                                                                       
RSTSRC_USBRSF__BMASK   EQU 080H ; USB Reset Enable and Flag                                            
RSTSRC_USBRSF__SHIFT   EQU 007H ; USB Reset Enable and Flag                                            
RSTSRC_USBRSF__NOT_SET EQU 000H ; A USB0 reset did not occur.                                          
RSTSRC_USBRSF__SET     EQU 080H ; A USB0 reset occurred.                                               
                                                                                                       
;------------------------------------------------------------------------------
; SFRPAGE Enums (SFR Page @ 0xBF)
;------------------------------------------------------------------------------
SFRPAGE_SFRPAGE__FMASK EQU 0FFH ; SFR Page
SFRPAGE_SFRPAGE__SHIFT EQU 000H ; SFR Page
                                          
;------------------------------------------------------------------------------
; SMB0ADM Enums (SMBus 0 Slave Address Mask @ 0xCE)
;------------------------------------------------------------------------------
SMB0ADM_EHACK__BMASK             EQU 001H ; Hardware Acknowledge Enable                     
SMB0ADM_EHACK__SHIFT             EQU 000H ; Hardware Acknowledge Enable                     
SMB0ADM_EHACK__ADR_ACK_MANUAL    EQU 000H ; Firmware must manually acknowledge all incoming 
                                          ; address and data bytes.                         
SMB0ADM_EHACK__ADR_ACK_AUTOMATIC EQU 001H ; Automatic slave address recognition and hardware
                                          ; acknowledge is enabled.                         
                                                                                            
SMB0ADM_SLVM__FMASK              EQU 0FEH ; SMBus Slave Address Mask                        
SMB0ADM_SLVM__SHIFT              EQU 001H ; SMBus Slave Address Mask                        
                                                                                            
;------------------------------------------------------------------------------
; SMB0ADR Enums (SMBus 0 Slave Address @ 0xCF)
;------------------------------------------------------------------------------
SMB0ADR_GC__BMASK      EQU 001H ; General Call Address Enable        
SMB0ADR_GC__SHIFT      EQU 000H ; General Call Address Enable        
SMB0ADR_GC__IGNORED    EQU 000H ; General Call Address is ignored.   
SMB0ADR_GC__RECOGNIZED EQU 001H ; General Call Address is recognized.
                                                                     
SMB0ADR_SLV__FMASK     EQU 0FEH ; SMBus Hardware Slave Address       
SMB0ADR_SLV__SHIFT     EQU 001H ; SMBus Hardware Slave Address       
                                                                     
;------------------------------------------------------------------------------
; SMB0CF Enums (SMBus 0 Configuration @ 0xC1)
;------------------------------------------------------------------------------
SMB0CF_SMBCS__FMASK             EQU 003H ; SMBus Clock Source Selection                     
SMB0CF_SMBCS__SHIFT             EQU 000H ; SMBus Clock Source Selection                     
SMB0CF_SMBCS__TIMER0            EQU 000H ; Timer 0 Overflow.                                
SMB0CF_SMBCS__TIMER1            EQU 001H ; Timer 1 Overflow.                                
SMB0CF_SMBCS__TIMER2_HIGH       EQU 002H ; Timer 2 High Byte Overflow.                      
SMB0CF_SMBCS__TIMER2_LOW        EQU 003H ; Timer 2 Low Byte Overflow.                       
                                                                                            
SMB0CF_SMBFTE__BMASK            EQU 004H ; SMBus Free Timeout Detection Enable              
SMB0CF_SMBFTE__SHIFT            EQU 002H ; SMBus Free Timeout Detection Enable              
SMB0CF_SMBFTE__FREE_TO_DISABLED EQU 000H ; Disable bus free timeouts.                       
SMB0CF_SMBFTE__FREE_TO_ENABLED  EQU 004H ; Enable bus free timeouts. The bus the bus will be
                                         ; considered free if SCL and SDA remain high for   
                                         ; more than 10 SMBus clock source periods.         
                                                                                            
SMB0CF_SMBTOE__BMASK            EQU 008H ; SMBus SCL Timeout Detection Enable               
SMB0CF_SMBTOE__SHIFT            EQU 003H ; SMBus SCL Timeout Detection Enable               
SMB0CF_SMBTOE__SCL_TO_DISABLED  EQU 000H ; Disable SCL low timeouts.                        
SMB0CF_SMBTOE__SCL_TO_ENABLED   EQU 008H ; Enable SCL low timeouts.                         
                                                                                            
SMB0CF_EXTHOLD__BMASK           EQU 010H ; SMBus Setup and Hold Time Extension Enable       
SMB0CF_EXTHOLD__SHIFT           EQU 004H ; SMBus Setup and Hold Time Extension Enable       
SMB0CF_EXTHOLD__DISABLED        EQU 000H ; Disable SDA extended setup and hold times.       
SMB0CF_EXTHOLD__ENABLED         EQU 010H ; Enable SDA extended setup and hold times.        
                                                                                            
SMB0CF_BUSY__BMASK              EQU 020H ; SMBus Busy Indicator                             
SMB0CF_BUSY__SHIFT              EQU 005H ; SMBus Busy Indicator                             
SMB0CF_BUSY__NOT_SET            EQU 000H ; The bus is not busy.                             
SMB0CF_BUSY__SET                EQU 020H ; The bus is busy and a transfer is currently in   
                                         ; progress.                                        
                                                                                            
SMB0CF_INH__BMASK               EQU 040H ; SMBus Slave Inhibit                              
SMB0CF_INH__SHIFT               EQU 006H ; SMBus Slave Inhibit                              
SMB0CF_INH__SLAVE_ENABLED       EQU 000H ; Slave states are enabled.                        
SMB0CF_INH__SLAVE_DISABLED      EQU 040H ; Slave states are inhibited.                      
                                                                                            
SMB0CF_ENSMB__BMASK             EQU 080H ; SMBus Enable                                     
SMB0CF_ENSMB__SHIFT             EQU 007H ; SMBus Enable                                     
SMB0CF_ENSMB__DISABLED          EQU 000H ; Disable the SMBus module.                        
SMB0CF_ENSMB__ENABLED           EQU 080H ; Enable the SMBus module.                         
                                                                                            
;------------------------------------------------------------------------------
; SMB0CN0 Enums (SMBus 0 Control @ 0xC0)
;------------------------------------------------------------------------------
SMB0CN0_SI__BMASK           EQU 001H ; SMBus Interrupt Flag                           
SMB0CN0_SI__SHIFT           EQU 000H ; SMBus Interrupt Flag                           
SMB0CN0_SI__NOT_SET         EQU 000H ;                                                
SMB0CN0_SI__SET             EQU 001H ;                                                
                                                                                      
SMB0CN0_ACK__BMASK          EQU 002H ; SMBus Acknowledge                              
SMB0CN0_ACK__SHIFT          EQU 001H ; SMBus Acknowledge                              
SMB0CN0_ACK__NOT_SET        EQU 000H ; Generate a NACK, or the response was a NACK.   
SMB0CN0_ACK__SET            EQU 002H ; Generate an ACK, or the response was an ACK.   
                                                                                      
SMB0CN0_ARBLOST__BMASK      EQU 004H ; SMBus Arbitration Lost Indicator               
SMB0CN0_ARBLOST__SHIFT      EQU 002H ; SMBus Arbitration Lost Indicator               
SMB0CN0_ARBLOST__NOT_SET    EQU 000H ; No arbitration error.                          
SMB0CN0_ARBLOST__ERROR      EQU 004H ; Arbitration error occurred.                    
                                                                                      
SMB0CN0_ACKRQ__BMASK        EQU 008H ; SMBus Acknowledge Request                      
SMB0CN0_ACKRQ__SHIFT        EQU 003H ; SMBus Acknowledge Request                      
SMB0CN0_ACKRQ__NOT_SET      EQU 000H ; No ACK requested.                              
SMB0CN0_ACKRQ__REQUESTED    EQU 008H ; ACK requested.                                 
                                                                                      
SMB0CN0_STO__BMASK          EQU 010H ; SMBus Stop Flag                                
SMB0CN0_STO__SHIFT          EQU 004H ; SMBus Stop Flag                                
SMB0CN0_STO__NOT_SET        EQU 000H ; A STOP is not pending.                         
SMB0CN0_STO__SET            EQU 010H ; Generate a STOP or a STOP is currently pending.
                                                                                      
SMB0CN0_STA__BMASK          EQU 020H ; SMBus Start Flag                               
SMB0CN0_STA__SHIFT          EQU 005H ; SMBus Start Flag                               
SMB0CN0_STA__NOT_SET        EQU 000H ; A START was not detected.                      
SMB0CN0_STA__SET            EQU 020H ; Generate a START, repeated START, or a START is
                                     ; currently pending.                             
                                                                                      
SMB0CN0_TXMODE__BMASK       EQU 040H ; SMBus Transmit Mode Indicator                  
SMB0CN0_TXMODE__SHIFT       EQU 006H ; SMBus Transmit Mode Indicator                  
SMB0CN0_TXMODE__RECEIVER    EQU 000H ; SMBus in Receiver Mode.                        
SMB0CN0_TXMODE__TRANSMITTER EQU 040H ; SMBus in Transmitter Mode.                     
                                                                                      
SMB0CN0_MASTER__BMASK       EQU 080H ; SMBus Master/Slave Indicator                   
SMB0CN0_MASTER__SHIFT       EQU 007H ; SMBus Master/Slave Indicator                   
SMB0CN0_MASTER__SLAVE       EQU 000H ; SMBus operating in slave mode.                 
SMB0CN0_MASTER__MASTER      EQU 080H ; SMBus operating in master mode.                
                                                                                      
;------------------------------------------------------------------------------
; SMB0DAT Enums (SMBus 0 Data @ 0xC2)
;------------------------------------------------------------------------------
SMB0DAT_SMB0DAT__FMASK EQU 0FFH ; SMBus 0 Data
SMB0DAT_SMB0DAT__SHIFT EQU 000H ; SMBus 0 Data
                                              
;------------------------------------------------------------------------------
; SMB1ADM Enums (SMBus 1 Slave Address Mask @ 0xCE)
;------------------------------------------------------------------------------
SMB1ADM_EHACK__BMASK             EQU 001H ; Hardware Acknowledge Enable                     
SMB1ADM_EHACK__SHIFT             EQU 000H ; Hardware Acknowledge Enable                     
SMB1ADM_EHACK__ADR_ACK_MANUAL    EQU 000H ; Firmware must manually acknowledge all incoming 
                                          ; address and data bytes.                         
SMB1ADM_EHACK__ADR_ACK_AUTOMATIC EQU 001H ; Automatic slave address recognition and hardware
                                          ; acknowledge is enabled.                         
                                                                                            
SMB1ADM_SLVM__FMASK              EQU 0FEH ; SMBus Slave Address Mask                        
SMB1ADM_SLVM__SHIFT              EQU 001H ; SMBus Slave Address Mask                        
                                                                                            
;------------------------------------------------------------------------------
; SMB1ADR Enums (SMBus 1 Slave Address @ 0xCF)
;------------------------------------------------------------------------------
SMB1ADR_GC__BMASK      EQU 001H ; General Call Address Enable        
SMB1ADR_GC__SHIFT      EQU 000H ; General Call Address Enable        
SMB1ADR_GC__IGNORED    EQU 000H ; General Call Address is ignored.   
SMB1ADR_GC__RECOGNIZED EQU 001H ; General Call Address is recognized.
                                                                     
SMB1ADR_SLV__FMASK     EQU 0FEH ; SMBus Hardware Slave Address       
SMB1ADR_SLV__SHIFT     EQU 001H ; SMBus Hardware Slave Address       
                                                                     
;------------------------------------------------------------------------------
; SMB1CF Enums (SMBus 1 Configuration @ 0xC1)
;------------------------------------------------------------------------------
SMB1CF_SMBCS__FMASK             EQU 003H ; SMBus Clock Source Selection                     
SMB1CF_SMBCS__SHIFT             EQU 000H ; SMBus Clock Source Selection                     
SMB1CF_SMBCS__TIMER0            EQU 000H ; Timer 0 Overflow.                                
SMB1CF_SMBCS__TIMER5            EQU 001H ; Timer 5 Overflow.                                
SMB1CF_SMBCS__TIMER2_HIGH       EQU 002H ; Timer 2 High Byte Overflow.                      
SMB1CF_SMBCS__TIMER2_LOW        EQU 003H ; Timer 2 Low Byte Overflow.                       
                                                                                            
SMB1CF_SMBFTE__BMASK            EQU 004H ; SMBus Free Timeout Detection Enable              
SMB1CF_SMBFTE__SHIFT            EQU 002H ; SMBus Free Timeout Detection Enable              
SMB1CF_SMBFTE__FREE_TO_DISABLED EQU 000H ; Disable bus free timeouts.                       
SMB1CF_SMBFTE__FREE_TO_ENABLED  EQU 004H ; Enable bus free timeouts. The bus the bus will be
                                         ; considered free if SCL and SDA remain high for   
                                         ; more than 10 SMBus clock source periods.         
                                                                                            
SMB1CF_SMBTOE__BMASK            EQU 008H ; SMBus SCL Timeout Detection Enable               
SMB1CF_SMBTOE__SHIFT            EQU 003H ; SMBus SCL Timeout Detection Enable               
SMB1CF_SMBTOE__SCL_TO_DISABLED  EQU 000H ; Disable SCL low timeouts.                        
SMB1CF_SMBTOE__SCL_TO_ENABLED   EQU 008H ; Enable SCL low timeouts.                         
                                                                                            
SMB1CF_EXTHOLD__BMASK           EQU 010H ; SMBus Setup and Hold Time Extension Enable       
SMB1CF_EXTHOLD__SHIFT           EQU 004H ; SMBus Setup and Hold Time Extension Enable       
SMB1CF_EXTHOLD__DISABLED        EQU 000H ; Disable SDA extended setup and hold times.       
SMB1CF_EXTHOLD__ENABLED         EQU 010H ; Enable SDA extended setup and hold times.        
                                                                                            
SMB1CF_BUSY__BMASK              EQU 020H ; SMBus Busy Indicator                             
SMB1CF_BUSY__SHIFT              EQU 005H ; SMBus Busy Indicator                             
SMB1CF_BUSY__NOT_SET            EQU 000H ; The bus is not busy.                             
SMB1CF_BUSY__SET                EQU 020H ; The bus is busy and a transfer is currently in   
                                         ; progress.                                        
                                                                                            
SMB1CF_INH__BMASK               EQU 040H ; SMBus Slave Inhibit                              
SMB1CF_INH__SHIFT               EQU 006H ; SMBus Slave Inhibit                              
SMB1CF_INH__SLAVE_ENABLED       EQU 000H ; Slave states are enabled.                        
SMB1CF_INH__SLAVE_DISABLED      EQU 040H ; Slave states are inhibited.                      
                                                                                            
SMB1CF_ENSMB__BMASK             EQU 080H ; SMBus Enable                                     
SMB1CF_ENSMB__SHIFT             EQU 007H ; SMBus Enable                                     
SMB1CF_ENSMB__DISABLED          EQU 000H ; Disable the SMBus module.                        
SMB1CF_ENSMB__ENABLED           EQU 080H ; Enable the SMBus module.                         
                                                                                            
;------------------------------------------------------------------------------
; SMB1CN0 Enums (SMBus 1 Control @ 0xC0)
;------------------------------------------------------------------------------
SMB1CN0_SI__BMASK           EQU 001H ; SMBus Interrupt Flag                           
SMB1CN0_SI__SHIFT           EQU 000H ; SMBus Interrupt Flag                           
SMB1CN0_SI__NOT_SET         EQU 000H ;                                                
SMB1CN0_SI__SET             EQU 001H ;                                                
                                                                                      
SMB1CN0_ACK__BMASK          EQU 002H ; SMBus Acknowledge                              
SMB1CN0_ACK__SHIFT          EQU 001H ; SMBus Acknowledge                              
SMB1CN0_ACK__NOT_SET        EQU 000H ; Generate a NACK, or the response was a NACK.   
SMB1CN0_ACK__SET            EQU 002H ; Generate an ACK, or the response was an ACK.   
                                                                                      
SMB1CN0_ARBLOST__BMASK      EQU 004H ; SMBus Arbitration Lost Indicator               
SMB1CN0_ARBLOST__SHIFT      EQU 002H ; SMBus Arbitration Lost Indicator               
SMB1CN0_ARBLOST__NOT_SET    EQU 000H ; No arbitration error.                          
SMB1CN0_ARBLOST__ERROR      EQU 004H ; Arbitration error occurred.                    
                                                                                      
SMB1CN0_ACKRQ__BMASK        EQU 008H ; SMBus Acknowledge Request                      
SMB1CN0_ACKRQ__SHIFT        EQU 003H ; SMBus Acknowledge Request                      
SMB1CN0_ACKRQ__NOT_SET      EQU 000H ; No ACK requested.                              
SMB1CN0_ACKRQ__REQUESTED    EQU 008H ; ACK requested.                                 
                                                                                      
SMB1CN0_STO__BMASK          EQU 010H ; SMBus Stop Flag                                
SMB1CN0_STO__SHIFT          EQU 004H ; SMBus Stop Flag                                
SMB1CN0_STO__NOT_SET        EQU 000H ; A STOP is not pending.                         
SMB1CN0_STO__SET            EQU 010H ; Generate a STOP or a STOP is currently pending.
                                                                                      
SMB1CN0_STA__BMASK          EQU 020H ; SMBus Start Flag                               
SMB1CN0_STA__SHIFT          EQU 005H ; SMBus Start Flag                               
SMB1CN0_STA__NOT_SET        EQU 000H ; A START was not detected.                      
SMB1CN0_STA__SET            EQU 020H ; Generate a START, repeated START, or a START is
                                     ; currently pending.                             
                                                                                      
SMB1CN0_TXMODE__BMASK       EQU 040H ; SMBus Transmit Mode Indicator                  
SMB1CN0_TXMODE__SHIFT       EQU 006H ; SMBus Transmit Mode Indicator                  
SMB1CN0_TXMODE__RECEIVER    EQU 000H ; SMBus in Receiver Mode.                        
SMB1CN0_TXMODE__TRANSMITTER EQU 040H ; SMBus in Transmitter Mode.                     
                                                                                      
SMB1CN0_MASTER__BMASK       EQU 080H ; SMBus Master/Slave Indicator                   
SMB1CN0_MASTER__SHIFT       EQU 007H ; SMBus Master/Slave Indicator                   
SMB1CN0_MASTER__SLAVE       EQU 000H ; SMBus operating in slave mode.                 
SMB1CN0_MASTER__MASTER      EQU 080H ; SMBus operating in master mode.                
                                                                                      
;------------------------------------------------------------------------------
; SMB1DAT Enums (SMBus 1 Data @ 0xC2)
;------------------------------------------------------------------------------
SMB1DAT_SMB1DAT__FMASK EQU 0FFH ; SMBus 1 Data
SMB1DAT_SMB1DAT__SHIFT EQU 000H ; SMBus 1 Data
                                              
;------------------------------------------------------------------------------
; SMBTC Enums (SMBus Timing and Pin Control @ 0xB9)
;------------------------------------------------------------------------------
SMBTC_SMB0SDD__FMASK         EQU 003H ; SMBus 0 Start Detection Window                   
SMBTC_SMB0SDD__SHIFT         EQU 000H ; SMBus 0 Start Detection Window                   
SMBTC_SMB0SDD__NONE          EQU 000H ; No additional hold time window (0-1 SYSCLK).     
SMBTC_SMB0SDD__ADD_2_SYSCLKS EQU 001H ; Increase hold time window to 2-3 SYSCLKs.        
SMBTC_SMB0SDD__ADD_4_SYSCLKS EQU 002H ; Increase hold time window to 4-5 SYSCLKs.        
SMBTC_SMB0SDD__ADD_8_SYSCLKS EQU 003H ; Increase hold time window to 8-9 SYSCLKs.        
                                                                                         
SMBTC_SMB1SDD__FMASK         EQU 00CH ; SMBus 1 Start Detection Window                   
SMBTC_SMB1SDD__SHIFT         EQU 002H ; SMBus 1 Start Detection Window                   
SMBTC_SMB1SDD__NONE          EQU 000H ; No additional hold time requirement (0-1 SYSCLK).
SMBTC_SMB1SDD__ADD_2_SYSCLKS EQU 004H ; Increase hold time window to 2-3 SYSCLKs.        
SMBTC_SMB1SDD__ADD_4_SYSCLKS EQU 008H ; Increase hold time window to 4-5 SYSCLKs.        
SMBTC_SMB1SDD__ADD_8_SYSCLKS EQU 00CH ; Increase hold time window to 8-9 SYSCLKs.        
                                                                                         
;------------------------------------------------------------------------------
; SPI0CFG Enums (SPI0 Configuration @ 0xA1)
;------------------------------------------------------------------------------
SPI0CFG_RXBMT__BMASK                EQU 001H ; Receive Buffer Empty                              
SPI0CFG_RXBMT__SHIFT                EQU 000H ; Receive Buffer Empty                              
SPI0CFG_RXBMT__NOT_SET              EQU 000H ; New data is available in the receive buffer (Slave
                                             ; mode).                                            
SPI0CFG_RXBMT__SET                  EQU 001H ; No new data in the receive buffer (Slave mode).   
                                                                                                 
SPI0CFG_SRMT__BMASK                 EQU 002H ; Shift Register Empty                              
SPI0CFG_SRMT__SHIFT                 EQU 001H ; Shift Register Empty                              
SPI0CFG_SRMT__NOT_SET               EQU 000H ; The shift register is not empty.                  
SPI0CFG_SRMT__SET                   EQU 002H ; The shift register is empty.                      
                                                                                                 
SPI0CFG_NSSIN__BMASK                EQU 004H ; NSS Instantaneous Pin Input                       
SPI0CFG_NSSIN__SHIFT                EQU 002H ; NSS Instantaneous Pin Input                       
SPI0CFG_NSSIN__LOW                  EQU 000H ; The NSS pin is low.                               
SPI0CFG_NSSIN__HIGH                 EQU 004H ; The NSS pin is high.                              
                                                                                                 
SPI0CFG_SLVSEL__BMASK               EQU 008H ; Slave Selected Flag                               
SPI0CFG_SLVSEL__SHIFT               EQU 003H ; Slave Selected Flag                               
SPI0CFG_SLVSEL__NOT_SELECTED        EQU 000H ; The Slave is not selected (NSS is high).          
SPI0CFG_SLVSEL__SELECTED            EQU 008H ; The Slave is selected (NSS is low).               
                                                                                                 
SPI0CFG_CKPOL__BMASK                EQU 010H ; SPI0 Clock Polarity                               
SPI0CFG_CKPOL__SHIFT                EQU 004H ; SPI0 Clock Polarity                               
SPI0CFG_CKPOL__IDLE_LOW             EQU 000H ; SCK line low in idle state.                       
SPI0CFG_CKPOL__IDLE_HIGH            EQU 010H ; SCK line high in idle state.                      
                                                                                                 
SPI0CFG_CKPHA__BMASK                EQU 020H ; SPI0 Clock Phase                                  
SPI0CFG_CKPHA__SHIFT                EQU 005H ; SPI0 Clock Phase                                  
SPI0CFG_CKPHA__DATA_CENTERED_FIRST  EQU 000H ; Data centered on first edge of SCK period.        
SPI0CFG_CKPHA__DATA_CENTERED_SECOND EQU 020H ; Data centered on second edge of SCK period.       
                                                                                                 
SPI0CFG_MSTEN__BMASK                EQU 040H ; Master Mode Enable                                
SPI0CFG_MSTEN__SHIFT                EQU 006H ; Master Mode Enable                                
SPI0CFG_MSTEN__MASTER_DISABLED      EQU 000H ; Disable master mode. Operate in slave mode.       
SPI0CFG_MSTEN__MASTER_ENABLED       EQU 040H ; Enable master mode. Operate as a master.          
                                                                                                 
SPI0CFG_SPIBSY__BMASK               EQU 080H ; SPI Busy                                          
SPI0CFG_SPIBSY__SHIFT               EQU 007H ; SPI Busy                                          
SPI0CFG_SPIBSY__NOT_SET             EQU 000H ; A SPI transfer is not in progress.                
SPI0CFG_SPIBSY__SET                 EQU 080H ; A SPI transfer is in progress.                    
                                                                                                 
;------------------------------------------------------------------------------
; SPI0CKR Enums (SPI0 Clock Rate @ 0xA2)
;------------------------------------------------------------------------------
SPI0CKR_SPI0CKR__FMASK EQU 0FFH ; SPI0 Clock Rate
SPI0CKR_SPI0CKR__SHIFT EQU 000H ; SPI0 Clock Rate
                                                 
;------------------------------------------------------------------------------
; SPI0CN0 Enums (SPI0 Control @ 0xF8)
;------------------------------------------------------------------------------
SPI0CN0_SPIEN__BMASK                  EQU 001H ; SPI0 Enable                                       
SPI0CN0_SPIEN__SHIFT                  EQU 000H ; SPI0 Enable                                       
SPI0CN0_SPIEN__DISABLED               EQU 000H ; Disable the SPI module.                           
SPI0CN0_SPIEN__ENABLED                EQU 001H ; Enable the SPI module.                            
                                                                                                   
SPI0CN0_TXBMT__BMASK                  EQU 002H ; Transmit Buffer Empty                             
SPI0CN0_TXBMT__SHIFT                  EQU 001H ; Transmit Buffer Empty                             
SPI0CN0_TXBMT__NOT_SET                EQU 000H ; The transmit buffer is not empty.                 
SPI0CN0_TXBMT__SET                    EQU 002H ; The transmit buffer is empty.                     
                                                                                                   
SPI0CN0_NSSMD__FMASK                  EQU 00CH ; Slave Select Mode                                 
SPI0CN0_NSSMD__SHIFT                  EQU 002H ; Slave Select Mode                                 
SPI0CN0_NSSMD__3_WIRE                 EQU 000H ; 3-Wire Slave or 3-Wire Master Mode. NSS signal is 
                                               ; not routed to a port pin.                         
SPI0CN0_NSSMD__4_WIRE_SLAVE           EQU 004H ; 4-Wire Slave or Multi-Master Mode. NSS is an input
                                               ; to the device.                                    
SPI0CN0_NSSMD__4_WIRE_MASTER_NSS_LOW  EQU 008H ; 4-Wire Single-Master Mode. NSS is an output and   
                                               ; logic low.                                        
SPI0CN0_NSSMD__4_WIRE_MASTER_NSS_HIGH EQU 00CH ; 4-Wire Single-Master Mode. NSS is an output and   
                                               ; logic high.                                       
                                                                                                   
SPI0CN0_RXOVRN__BMASK                 EQU 010H ; Receive Overrun Flag                              
SPI0CN0_RXOVRN__SHIFT                 EQU 004H ; Receive Overrun Flag                              
SPI0CN0_RXOVRN__NOT_SET               EQU 000H ; A receive overrun did not occur.                  
SPI0CN0_RXOVRN__SET                   EQU 010H ; A receive overrun occurred.                       
                                                                                                   
SPI0CN0_MODF__BMASK                   EQU 020H ; Mode Fault Flag                                   
SPI0CN0_MODF__SHIFT                   EQU 005H ; Mode Fault Flag                                   
SPI0CN0_MODF__NOT_SET                 EQU 000H ; A master collision did not occur.                 
SPI0CN0_MODF__SET                     EQU 020H ; A master collision occurred.                      
                                                                                                   
SPI0CN0_WCOL__BMASK                   EQU 040H ; Write Collision Flag                              
SPI0CN0_WCOL__SHIFT                   EQU 006H ; Write Collision Flag                              
SPI0CN0_WCOL__NOT_SET                 EQU 000H ; A write collision did not occur.                  
SPI0CN0_WCOL__SET                     EQU 040H ; A write collision occurred.                       
                                                                                                   
SPI0CN0_SPIF__BMASK                   EQU 080H ; SPI0 Interrupt Flag                               
SPI0CN0_SPIF__SHIFT                   EQU 007H ; SPI0 Interrupt Flag                               
SPI0CN0_SPIF__NOT_SET                 EQU 000H ; A data transfer has not completed since the last  
                                               ; time SPIF was cleared.                            
SPI0CN0_SPIF__SET                     EQU 080H ; A data transfer completed.                        
                                                                                                   
;------------------------------------------------------------------------------
; SPI0DAT Enums (SPI0 Data @ 0xA3)
;------------------------------------------------------------------------------
SPI0DAT_SPI0DAT__FMASK EQU 0FFH ; SPI0 Transmit and Receive Data
SPI0DAT_SPI0DAT__SHIFT EQU 000H ; SPI0 Transmit and Receive Data
                                                                
;------------------------------------------------------------------------------
; TH0 Enums (Timer 0 High Byte @ 0x8C)
;------------------------------------------------------------------------------
TH0_TH0__FMASK EQU 0FFH ; Timer 0 High Byte
TH0_TH0__SHIFT EQU 000H ; Timer 0 High Byte
                                           
;------------------------------------------------------------------------------
; TH1 Enums (Timer 1 High Byte @ 0x8D)
;------------------------------------------------------------------------------
TH1_TH1__FMASK EQU 0FFH ; Timer 1 High Byte
TH1_TH1__SHIFT EQU 000H ; Timer 1 High Byte
                                           
;------------------------------------------------------------------------------
; TL0 Enums (Timer 0 Low Byte @ 0x8A)
;------------------------------------------------------------------------------
TL0_TL0__FMASK EQU 0FFH ; Timer 0 Low Byte
TL0_TL0__SHIFT EQU 000H ; Timer 0 Low Byte
                                          
;------------------------------------------------------------------------------
; TL1 Enums (Timer 1 Low Byte @ 0x8B)
;------------------------------------------------------------------------------
TL1_TL1__FMASK EQU 0FFH ; Timer 1 Low Byte
TL1_TL1__SHIFT EQU 000H ; Timer 1 Low Byte
                                          
;------------------------------------------------------------------------------
; TMR2CN0 Enums (Timer 2 Control 0 @ 0xC8)
;------------------------------------------------------------------------------
TMR2CN0_T2XCLK__BMASK          EQU 001H ; Timer 2 External Clock Select                    
TMR2CN0_T2XCLK__SHIFT          EQU 000H ; Timer 2 External Clock Select                    
TMR2CN0_T2XCLK__SYSCLK_DIV_12  EQU 000H ; Timer 2 clock is the system clock divided by 12. 
TMR2CN0_T2XCLK__EXTOSC_DIV_8   EQU 001H ; Timer 2 clock is the external oscillator divided 
                                        ; by 8 (synchronized with SYSCLK).                 
                                                                                           
TMR2CN0_T2CSS__BMASK           EQU 002H ; Timer 2 Capture Source Select                    
TMR2CN0_T2CSS__SHIFT           EQU 001H ; Timer 2 Capture Source Select                    
TMR2CN0_T2CSS__USB_SOF_CAPTURE EQU 000H ; Capture source is USB SOF event.                 
TMR2CN0_T2CSS__LFOSC_CAPTURE   EQU 002H ; Capture source is falling edge of Low-Frequency  
                                        ; Oscillator.                                      
                                                                                           
TMR2CN0_TR2__BMASK             EQU 004H ; Timer 2 Run Control                              
TMR2CN0_TR2__SHIFT             EQU 002H ; Timer 2 Run Control                              
TMR2CN0_TR2__STOP              EQU 000H ; Stop Timer 2.                                    
TMR2CN0_TR2__RUN               EQU 004H ; Start Timer 2 running.                           
                                                                                           
TMR2CN0_T2SPLIT__BMASK         EQU 008H ; Timer 2 Split Mode Enable                        
TMR2CN0_T2SPLIT__SHIFT         EQU 003H ; Timer 2 Split Mode Enable                        
TMR2CN0_T2SPLIT__16_BIT_RELOAD EQU 000H ; Timer 2 operates in 16-bit auto-reload mode.     
TMR2CN0_T2SPLIT__8_BIT_RELOAD  EQU 008H ; Timer 2 operates as two 8-bit auto-reload timers.
                                                                                           
TMR2CN0_TF2CEN__BMASK          EQU 010H ; Timer 2 Capture Enable                           
TMR2CN0_TF2CEN__SHIFT          EQU 004H ; Timer 2 Capture Enable                           
TMR2CN0_TF2CEN__DISABLED       EQU 000H ; Disable capture mode.                            
TMR2CN0_TF2CEN__ENABLED        EQU 010H ; Enable capture mode.                             
                                                                                           
TMR2CN0_TF2LEN__BMASK          EQU 020H ; Timer 2 Low Byte Interrupt Enable                
TMR2CN0_TF2LEN__SHIFT          EQU 005H ; Timer 2 Low Byte Interrupt Enable                
TMR2CN0_TF2LEN__DISABLED       EQU 000H ; Disable low byte interrupts.                     
TMR2CN0_TF2LEN__ENABLED        EQU 020H ; Enable low byte interrupts.                      
                                                                                           
TMR2CN0_TF2L__BMASK            EQU 040H ; Timer 2 Low Byte Overflow Flag                   
TMR2CN0_TF2L__SHIFT            EQU 006H ; Timer 2 Low Byte Overflow Flag                   
TMR2CN0_TF2L__NOT_SET          EQU 000H ; Timer 2 low byte did not overflow.               
TMR2CN0_TF2L__SET              EQU 040H ; Timer 2 low byte overflowed.                     
                                                                                           
TMR2CN0_TF2H__BMASK            EQU 080H ; Timer 2 High Byte Overflow Flag                  
TMR2CN0_TF2H__SHIFT            EQU 007H ; Timer 2 High Byte Overflow Flag                  
TMR2CN0_TF2H__NOT_SET          EQU 000H ; Timer 2 8-bit high byte or 16-bit value did not  
                                        ; overflow.                                        
TMR2CN0_TF2H__SET              EQU 080H ; Timer 2 8-bit high byte or 16-bit value          
                                        ; overflowed.                                      
                                                                                           
;------------------------------------------------------------------------------
; TMR2H Enums (Timer 2 High Byte @ 0xCD)
;------------------------------------------------------------------------------
TMR2H_TMR2H__FMASK EQU 0FFH ; Timer 2 High Byte
TMR2H_TMR2H__SHIFT EQU 000H ; Timer 2 High Byte
                                               
;------------------------------------------------------------------------------
; TMR2L Enums (Timer 2 Low Byte @ 0xCC)
;------------------------------------------------------------------------------
TMR2L_TMR2L__FMASK EQU 0FFH ; Timer 2 Low Byte
TMR2L_TMR2L__SHIFT EQU 000H ; Timer 2 Low Byte
                                              
;------------------------------------------------------------------------------
; TMR2RLH Enums (Timer 2 Reload High Byte @ 0xCB)
;------------------------------------------------------------------------------
TMR2RLH_TMR2RLH__FMASK EQU 0FFH ; Timer 2 Reload High Byte
TMR2RLH_TMR2RLH__SHIFT EQU 000H ; Timer 2 Reload High Byte
                                                          
;------------------------------------------------------------------------------
; TMR2RLL Enums (Timer 2 Reload Low Byte @ 0xCA)
;------------------------------------------------------------------------------
TMR2RLL_TMR2RLL__FMASK EQU 0FFH ; Timer 2 Reload Low Byte
TMR2RLL_TMR2RLL__SHIFT EQU 000H ; Timer 2 Reload Low Byte
                                                         
;------------------------------------------------------------------------------
; TMR3CN0 Enums (Timer 3 Control 0 @ 0x91)
;------------------------------------------------------------------------------
TMR3CN0_T3XCLK__BMASK          EQU 001H ; Timer 3 External Clock Select                    
TMR3CN0_T3XCLK__SHIFT          EQU 000H ; Timer 3 External Clock Select                    
TMR3CN0_T3XCLK__SYSCLK_DIV_12  EQU 000H ; Timer 3 clock is the system clock divided by 12. 
TMR3CN0_T3XCLK__EXTOSC_DIV_8   EQU 001H ; Timer 3 clock is the external oscillator divided 
                                        ; by 8 (synchronized with SYSCLK).                 
                                                                                           
TMR3CN0_T3CSS__BMASK           EQU 002H ; Timer 3 Capture Source Select                    
TMR3CN0_T3CSS__SHIFT           EQU 001H ; Timer 3 Capture Source Select                    
TMR3CN0_T3CSS__USB_SOF_CAPTURE EQU 000H ; Capture source is USB SOF event.                 
TMR3CN0_T3CSS__LFOSC_CAPTURE   EQU 002H ; Capture source is falling edge of Low-Frequency  
                                        ; Oscillator.                                      
                                                                                           
TMR3CN0_TR3__BMASK             EQU 004H ; Timer 3 Run Control                              
TMR3CN0_TR3__SHIFT             EQU 002H ; Timer 3 Run Control                              
TMR3CN0_TR3__STOP              EQU 000H ; Stop Timer 3.                                    
TMR3CN0_TR3__RUN               EQU 004H ; Start Timer 3 running.                           
                                                                                           
TMR3CN0_T3SPLIT__BMASK         EQU 008H ; Timer 3 Split Mode Enable                        
TMR3CN0_T3SPLIT__SHIFT         EQU 003H ; Timer 3 Split Mode Enable                        
TMR3CN0_T3SPLIT__16_BIT_RELOAD EQU 000H ; Timer 3 operates in 16-bit auto-reload mode.     
TMR3CN0_T3SPLIT__8_BIT_RELOAD  EQU 008H ; Timer 3 operates as two 8-bit auto-reload timers.
                                                                                           
TMR3CN0_TF3CEN__BMASK          EQU 010H ; Timer 3 Capture Enable                           
TMR3CN0_TF3CEN__SHIFT          EQU 004H ; Timer 3 Capture Enable                           
TMR3CN0_TF3CEN__DISABLED       EQU 000H ; Disable capture mode.                            
TMR3CN0_TF3CEN__ENABLED        EQU 010H ; Enable capture mode.                             
                                                                                           
TMR3CN0_TF3LEN__BMASK          EQU 020H ; Timer 3 Low Byte Interrupt Enable                
TMR3CN0_TF3LEN__SHIFT          EQU 005H ; Timer 3 Low Byte Interrupt Enable                
TMR3CN0_TF3LEN__DISABLED       EQU 000H ; Disable low byte interrupts.                     
TMR3CN0_TF3LEN__ENABLED        EQU 020H ; Enable low byte interrupts.                      
                                                                                           
TMR3CN0_TF3L__BMASK            EQU 040H ; Timer 3 Low Byte Overflow Flag                   
TMR3CN0_TF3L__SHIFT            EQU 006H ; Timer 3 Low Byte Overflow Flag                   
TMR3CN0_TF3L__NOT_SET          EQU 000H ; Timer 3 low byte did not overflow.               
TMR3CN0_TF3L__SET              EQU 040H ; Timer 3 low byte overflowed.                     
                                                                                           
TMR3CN0_TF3H__BMASK            EQU 080H ; Timer 3 High Byte Overflow Flag                  
TMR3CN0_TF3H__SHIFT            EQU 007H ; Timer 3 High Byte Overflow Flag                  
TMR3CN0_TF3H__NOT_SET          EQU 000H ; Timer 3 8-bit high byte or 16-bit value did not  
                                        ; overflow.                                        
TMR3CN0_TF3H__SET              EQU 080H ; Timer 3 8-bit high byte or 16-bit value          
                                        ; overflowed.                                      
                                                                                           
;------------------------------------------------------------------------------
; TMR3H Enums (Timer 3 High Byte @ 0x95)
;------------------------------------------------------------------------------
TMR3H_TMR3H__FMASK EQU 0FFH ; Timer 3 High Byte
TMR3H_TMR3H__SHIFT EQU 000H ; Timer 3 High Byte
                                               
;------------------------------------------------------------------------------
; TMR3L Enums (Timer 3 Low Byte @ 0x94)
;------------------------------------------------------------------------------
TMR3L_TMR3L__FMASK EQU 0FFH ; Timer 3 Low Byte
TMR3L_TMR3L__SHIFT EQU 000H ; Timer 3 Low Byte
                                              
;------------------------------------------------------------------------------
; TMR3RLH Enums (Timer 3 Reload High Byte @ 0x93)
;------------------------------------------------------------------------------
TMR3RLH_TMR3RLH__FMASK EQU 0FFH ; Timer 3 Reload High Byte
TMR3RLH_TMR3RLH__SHIFT EQU 000H ; Timer 3 Reload High Byte
                                                          
;------------------------------------------------------------------------------
; TMR3RLL Enums (Timer 3 Reload Low Byte @ 0x92)
;------------------------------------------------------------------------------
TMR3RLL_TMR3RLL__FMASK EQU 0FFH ; Timer 3 Reload Low Byte
TMR3RLL_TMR3RLL__SHIFT EQU 000H ; Timer 3 Reload Low Byte
                                                         
;------------------------------------------------------------------------------
; TMR4CN0 Enums (Timer 4 Control 0 @ 0x91)
;------------------------------------------------------------------------------
TMR4CN0_T4XCLK__BMASK          EQU 001H ; Timer 4 External Clock Select                    
TMR4CN0_T4XCLK__SHIFT          EQU 000H ; Timer 4 External Clock Select                    
TMR4CN0_T4XCLK__SYSCLK_DIV_12  EQU 000H ; Timer 4 clock is the system clock divided by 12. 
TMR4CN0_T4XCLK__EXTOSC_DIV_8   EQU 001H ; Timer 4 clock is the external oscillator divided 
                                        ; by 8 (synchronized with SYSCLK).                 
                                                                                           
TMR4CN0_TR4__BMASK             EQU 004H ; Timer 4 Run Control                              
TMR4CN0_TR4__SHIFT             EQU 002H ; Timer 4 Run Control                              
TMR4CN0_TR4__STOP              EQU 000H ; Stop Timer 4.                                    
TMR4CN0_TR4__RUN               EQU 004H ; Start Timer 4 running.                           
                                                                                           
TMR4CN0_T4SPLIT__BMASK         EQU 008H ; Timer 4 Split Mode Enable                        
TMR4CN0_T4SPLIT__SHIFT         EQU 003H ; Timer 4 Split Mode Enable                        
TMR4CN0_T4SPLIT__16_BIT_RELOAD EQU 000H ; Timer 4 operates in 16-bit auto-reload mode.     
TMR4CN0_T4SPLIT__8_BIT_RELOAD  EQU 008H ; Timer 4 operates as two 8-bit auto-reload timers.
                                                                                           
TMR4CN0_TF4LEN__BMASK          EQU 020H ; Timer 4 Low Byte Interrupt Enable                
TMR4CN0_TF4LEN__SHIFT          EQU 005H ; Timer 4 Low Byte Interrupt Enable                
TMR4CN0_TF4LEN__DISABLED       EQU 000H ; Disable low byte interrupts.                     
TMR4CN0_TF4LEN__ENABLED        EQU 020H ; Enable low byte interrupts.                      
                                                                                           
TMR4CN0_TF4L__BMASK            EQU 040H ; Timer 4 Low Byte Overflow Flag                   
TMR4CN0_TF4L__SHIFT            EQU 006H ; Timer 4 Low Byte Overflow Flag                   
TMR4CN0_TF4L__NOT_SET          EQU 000H ; Timer 4 low byte did not overflow.               
TMR4CN0_TF4L__SET              EQU 040H ; Timer 4 low byte overflowed.                     
                                                                                           
TMR4CN0_TF4H__BMASK            EQU 080H ; Timer 4 High Byte Overflow Flag                  
TMR4CN0_TF4H__SHIFT            EQU 007H ; Timer 4 High Byte Overflow Flag                  
TMR4CN0_TF4H__NOT_SET          EQU 000H ; Timer 4 8-bit high byte or 16-bit value did not  
                                        ; overflow.                                        
TMR4CN0_TF4H__SET              EQU 080H ; Timer 4 8-bit high byte or 16-bit value          
                                        ; overflowed.                                      
                                                                                           
;------------------------------------------------------------------------------
; TMR4H Enums (Timer 4 High Byte @ 0x95)
;------------------------------------------------------------------------------
TMR4H_TMR4H__FMASK EQU 0FFH ; Timer 4 High Byte
TMR4H_TMR4H__SHIFT EQU 000H ; Timer 4 High Byte
                                               
;------------------------------------------------------------------------------
; TMR4L Enums (Timer 4 Low Byte @ 0x94)
;------------------------------------------------------------------------------
TMR4L_TMR4L__FMASK EQU 0FFH ; Timer 4 Low Byte
TMR4L_TMR4L__SHIFT EQU 000H ; Timer 4 Low Byte
                                              
;------------------------------------------------------------------------------
; TMR4RLH Enums (Timer 4 Reload High Byte @ 0x93)
;------------------------------------------------------------------------------
TMR4RLH_TMR4RLH__FMASK EQU 0FFH ; Timer 4 Reload High Byte
TMR4RLH_TMR4RLH__SHIFT EQU 000H ; Timer 4 Reload High Byte
                                                          
;------------------------------------------------------------------------------
; TMR4RLL Enums (Timer 4 Reload Low Byte @ 0x92)
;------------------------------------------------------------------------------
TMR4RLL_TMR4RLL__FMASK EQU 0FFH ; Timer 4 Reload Low Byte
TMR4RLL_TMR4RLL__SHIFT EQU 000H ; Timer 4 Reload Low Byte
                                                         
;------------------------------------------------------------------------------
; TMR5CN0 Enums (Timer 5 Control 0 @ 0xC8)
;------------------------------------------------------------------------------
TMR5CN0_T5XCLK__BMASK          EQU 001H ; Timer 5 External Clock Select                    
TMR5CN0_T5XCLK__SHIFT          EQU 000H ; Timer 5 External Clock Select                    
TMR5CN0_T5XCLK__SYSCLK_DIV_12  EQU 000H ; Timer 5 clock is the system clock divided by 12. 
TMR5CN0_T5XCLK__EXTOSC_DIV_8   EQU 001H ; Timer 5 clock is the external oscillator divided 
                                        ; by 8 (synchronized with SYSCLK).                 
                                                                                           
TMR5CN0_TR5__BMASK             EQU 004H ; Timer 5 Run Control                              
TMR5CN0_TR5__SHIFT             EQU 002H ; Timer 5 Run Control                              
TMR5CN0_TR5__STOP              EQU 000H ; Stop Timer 5.                                    
TMR5CN0_TR5__RUN               EQU 004H ; Start Timer 5 running.                           
                                                                                           
TMR5CN0_T5SPLIT__BMASK         EQU 008H ; Timer 5 Split Mode Enable                        
TMR5CN0_T5SPLIT__SHIFT         EQU 003H ; Timer 5 Split Mode Enable                        
TMR5CN0_T5SPLIT__16_BIT_RELOAD EQU 000H ; Timer 5 operates in 16-bit auto-reload mode.     
TMR5CN0_T5SPLIT__8_BIT_RELOAD  EQU 008H ; Timer 5 operates as two 8-bit auto-reload timers.
                                                                                           
TMR5CN0_TF5LEN__BMASK          EQU 020H ; Timer 5 Low Byte Interrupt Enable                
TMR5CN0_TF5LEN__SHIFT          EQU 005H ; Timer 5 Low Byte Interrupt Enable                
TMR5CN0_TF5LEN__DISABLED       EQU 000H ; Disable low byte interrupts.                     
TMR5CN0_TF5LEN__ENABLED        EQU 020H ; Enable low byte interrupts.                      
                                                                                           
TMR5CN0_TF5L__BMASK            EQU 040H ; Timer 5 Low Byte Overflow Flag                   
TMR5CN0_TF5L__SHIFT            EQU 006H ; Timer 5 Low Byte Overflow Flag                   
TMR5CN0_TF5L__NOT_SET          EQU 000H ; Timer 5 low byte did not overflow.               
TMR5CN0_TF5L__SET              EQU 040H ; Timer 5 low byte overflowed.                     
                                                                                           
TMR5CN0_TF5H__BMASK            EQU 080H ; Timer 5 High Byte Overflow Flag                  
TMR5CN0_TF5H__SHIFT            EQU 007H ; Timer 5 High Byte Overflow Flag                  
TMR5CN0_TF5H__NOT_SET          EQU 000H ; Timer 5 8-bit high byte or 16-bit value did not  
                                        ; overflow.                                        
TMR5CN0_TF5H__SET              EQU 080H ; Timer 5 8-bit high byte or 16-bit value          
                                        ; overflowed.                                      
                                                                                           
;------------------------------------------------------------------------------
; TMR5H Enums (Timer 5 High Byte @ 0xCD)
;------------------------------------------------------------------------------
TMR5H_TMR5H__FMASK EQU 0FFH ; Timer 5 High Byte
TMR5H_TMR5H__SHIFT EQU 000H ; Timer 5 High Byte
                                               
;------------------------------------------------------------------------------
; TMR5L Enums (Timer 5 Low Byte @ 0xCC)
;------------------------------------------------------------------------------
TMR5L_TMR5L__FMASK EQU 0FFH ; Timer 5 Low Byte
TMR5L_TMR5L__SHIFT EQU 000H ; Timer 5 Low Byte
                                              
;------------------------------------------------------------------------------
; TMR5RLH Enums (Timer 5 Reload High Byte @ 0xCB)
;------------------------------------------------------------------------------
TMR5RLH_TMR5RLH__FMASK EQU 0FFH ; Timer 5 Reload High Byte
TMR5RLH_TMR5RLH__SHIFT EQU 000H ; Timer 5 Reload High Byte
                                                          
;------------------------------------------------------------------------------
; TMR5RLL Enums (Timer 5 Reload Low Byte @ 0xCA)
;------------------------------------------------------------------------------
TMR5RLL_TMR5RLL__FMASK EQU 0FFH ; Timer 5 Reload Low Byte
TMR5RLL_TMR5RLL__SHIFT EQU 000H ; Timer 5 Reload Low Byte
                                                         
;------------------------------------------------------------------------------
; CKCON0 Enums (Clock Control 0 @ 0x8E)
;------------------------------------------------------------------------------
CKCON0_SCA__FMASK           EQU 003H ; Timer 0/1 Prescale                                
CKCON0_SCA__SHIFT           EQU 000H ; Timer 0/1 Prescale                                
CKCON0_SCA__SYSCLK_DIV_12   EQU 000H ; System clock divided by 12.                       
CKCON0_SCA__SYSCLK_DIV_4    EQU 001H ; System clock divided by 4.                        
CKCON0_SCA__SYSCLK_DIV_48   EQU 002H ; System clock divided by 48.                       
CKCON0_SCA__EXTOSC_DIV_8    EQU 003H ; External oscillator divided by 8 (synchronized    
                                     ; with the system clock).                           
                                                                                         
CKCON0_T0M__BMASK           EQU 004H ; Timer 0 Clock Select                              
CKCON0_T0M__SHIFT           EQU 002H ; Timer 0 Clock Select                              
CKCON0_T0M__PRESCALE        EQU 000H ; Counter/Timer 0 uses the clock defined by the     
                                     ; prescale field, SCA.                              
CKCON0_T0M__SYSCLK          EQU 004H ; Counter/Timer 0 uses the system clock.            
                                                                                         
CKCON0_T1M__BMASK           EQU 008H ; Timer 1 Clock Select                              
CKCON0_T1M__SHIFT           EQU 003H ; Timer 1 Clock Select                              
CKCON0_T1M__PRESCALE        EQU 000H ; Timer 1 uses the clock defined by the prescale    
                                     ; field, SCA.                                       
CKCON0_T1M__SYSCLK          EQU 008H ; Timer 1 uses the system clock.                    
                                                                                         
CKCON0_T2ML__BMASK          EQU 010H ; Timer 2 Low Byte Clock Select                     
CKCON0_T2ML__SHIFT          EQU 004H ; Timer 2 Low Byte Clock Select                     
CKCON0_T2ML__EXTERNAL_CLOCK EQU 000H ; Timer 2 low byte uses the clock defined by T2XCLK 
                                     ; in TMR2CN0.                                       
CKCON0_T2ML__SYSCLK         EQU 010H ; Timer 2 low byte uses the system clock.           
                                                                                         
CKCON0_T2MH__BMASK          EQU 020H ; Timer 2 High Byte Clock Select                    
CKCON0_T2MH__SHIFT          EQU 005H ; Timer 2 High Byte Clock Select                    
CKCON0_T2MH__EXTERNAL_CLOCK EQU 000H ; Timer 2 high byte uses the clock defined by T2XCLK
                                     ; in TMR2CN0.                                       
CKCON0_T2MH__SYSCLK         EQU 020H ; Timer 2 high byte uses the system clock.          
                                                                                         
CKCON0_T3ML__BMASK          EQU 040H ; Timer 3 Low Byte Clock Select                     
CKCON0_T3ML__SHIFT          EQU 006H ; Timer 3 Low Byte Clock Select                     
CKCON0_T3ML__EXTERNAL_CLOCK EQU 000H ; Timer 3 low byte uses the clock defined by T3XCLK 
                                     ; in TMR3CN0.                                       
CKCON0_T3ML__SYSCLK         EQU 040H ; Timer 3 low byte uses the system clock.           
                                                                                         
CKCON0_T3MH__BMASK          EQU 080H ; Timer 3 High Byte Clock Select                    
CKCON0_T3MH__SHIFT          EQU 007H ; Timer 3 High Byte Clock Select                    
CKCON0_T3MH__EXTERNAL_CLOCK EQU 000H ; Timer 3 high byte uses the clock defined by T3XCLK
                                     ; in TMR3CN0.                                       
CKCON0_T3MH__SYSCLK         EQU 080H ; Timer 3 high byte uses the system clock.          
                                                                                         
;------------------------------------------------------------------------------
; CKCON1 Enums (Clock Control 1 @ 0xE4)
;------------------------------------------------------------------------------
CKCON1_T4ML__BMASK          EQU 001H ; Timer 4 Low Byte Clock Select                     
CKCON1_T4ML__SHIFT          EQU 000H ; Timer 4 Low Byte Clock Select                     
CKCON1_T4ML__EXTERNAL_CLOCK EQU 000H ; Timer 4 low byte uses the clock defined by T4XCLK 
                                     ; in TMR4CN0.                                       
CKCON1_T4ML__SYSCLK         EQU 001H ; Timer 4 low byte uses the system clock.           
                                                                                         
CKCON1_T4MH__BMASK          EQU 002H ; Timer 4 High Byte Clock Select                    
CKCON1_T4MH__SHIFT          EQU 001H ; Timer 4 High Byte Clock Select                    
CKCON1_T4MH__EXTERNAL_CLOCK EQU 000H ; Timer 4 high byte uses the clock defined by T4XCLK
                                     ; in TMR4CN0.                                       
CKCON1_T4MH__SYSCLK         EQU 002H ; Timer 4 high byte uses the system clock.          
                                                                                         
CKCON1_T5ML__BMASK          EQU 004H ; Timer 5 Low Byte Clock Select                     
CKCON1_T5ML__SHIFT          EQU 002H ; Timer 5 Low Byte Clock Select                     
CKCON1_T5ML__EXTERNAL_CLOCK EQU 000H ; Timer 5 low byte uses the clock defined by T5XCLK 
                                     ; in TMR5CN.                                        
CKCON1_T5ML__SYSCLK         EQU 004H ; Timer 5 low byte uses the system clock.           
                                                                                         
CKCON1_T5MH__BMASK          EQU 008H ; Timer 5 High Byte Clock Select                    
CKCON1_T5MH__SHIFT          EQU 003H ; Timer 5 High Byte Clock Select                    
CKCON1_T5MH__EXTERNAL_CLOCK EQU 000H ; Timer 5 high byte uses the clock defined by T5XCLK
                                     ; in TMR5CN.                                        
CKCON1_T5MH__SYSCLK         EQU 008H ; Timer 5 high byte uses the system clock.          
                                                                                         
;------------------------------------------------------------------------------
; TCON Enums (Timer 0/1 Control @ 0x88)
;------------------------------------------------------------------------------
TCON_IT0__BMASK   EQU 001H ; Interrupt 0 Type Select  
TCON_IT0__SHIFT   EQU 000H ; Interrupt 0 Type Select  
TCON_IT0__LEVEL   EQU 000H ; INT0 is level triggered. 
TCON_IT0__EDGE    EQU 001H ; INT0 is edge triggered.  
                                                      
TCON_IE0__BMASK   EQU 002H ; External Interrupt 0     
TCON_IE0__SHIFT   EQU 001H ; External Interrupt 0     
TCON_IE0__NOT_SET EQU 000H ; Edge/level not detected. 
TCON_IE0__SET     EQU 002H ; Edge/level detected      
                                                      
TCON_IT1__BMASK   EQU 004H ; Interrupt 1 Type Select  
TCON_IT1__SHIFT   EQU 002H ; Interrupt 1 Type Select  
TCON_IT1__LEVEL   EQU 000H ; INT1 is level triggered. 
TCON_IT1__EDGE    EQU 004H ; INT1 is edge triggered.  
                                                      
TCON_IE1__BMASK   EQU 008H ; External Interrupt 1     
TCON_IE1__SHIFT   EQU 003H ; External Interrupt 1     
TCON_IE1__NOT_SET EQU 000H ; Edge/level not detected. 
TCON_IE1__SET     EQU 008H ; Edge/level detected      
                                                      
TCON_TR0__BMASK   EQU 010H ; Timer 0 Run Control      
TCON_TR0__SHIFT   EQU 004H ; Timer 0 Run Control      
TCON_TR0__STOP    EQU 000H ; Stop Timer 0.            
TCON_TR0__RUN     EQU 010H ; Start Timer 0 running.   
                                                      
TCON_TF0__BMASK   EQU 020H ; Timer 0 Overflow Flag    
TCON_TF0__SHIFT   EQU 005H ; Timer 0 Overflow Flag    
TCON_TF0__NOT_SET EQU 000H ; Timer 0 did not overflow.
TCON_TF0__SET     EQU 020H ; Timer 0 overflowed.      
                                                      
TCON_TR1__BMASK   EQU 040H ; Timer 1 Run Control      
TCON_TR1__SHIFT   EQU 006H ; Timer 1 Run Control      
TCON_TR1__STOP    EQU 000H ; Stop Timer 1.            
TCON_TR1__RUN     EQU 040H ; Start Timer 1 running.   
                                                      
TCON_TF1__BMASK   EQU 080H ; Timer 1 Overflow Flag    
TCON_TF1__SHIFT   EQU 007H ; Timer 1 Overflow Flag    
TCON_TF1__NOT_SET EQU 000H ; Timer 1 did not overflow.
TCON_TF1__SET     EQU 080H ; Timer 1 overflowed.      
                                                      
;------------------------------------------------------------------------------
; TMOD Enums (Timer 0/1 Mode @ 0x89)
;------------------------------------------------------------------------------
TMOD_T0M__FMASK      EQU 003H ; Timer 0 Mode Select                               
TMOD_T0M__SHIFT      EQU 000H ; Timer 0 Mode Select                               
TMOD_T0M__MODE0      EQU 000H ; Mode 0, 13-bit Counter/Timer                      
TMOD_T0M__MODE1      EQU 001H ; Mode 1, 16-bit Counter/Timer                      
TMOD_T0M__MODE2      EQU 002H ; Mode 2, 8-bit Counter/Timer with Auto-Reload      
TMOD_T0M__MODE3      EQU 003H ; Mode 3, Two 8-bit Counter/Timers                  
                                                                                  
TMOD_CT0__BMASK      EQU 004H ; Counter/Timer 0 Select                            
TMOD_CT0__SHIFT      EQU 002H ; Counter/Timer 0 Select                            
TMOD_CT0__TIMER      EQU 000H ; Timer Mode. Timer 0 increments on the clock       
                              ; defined by T0M in the CKCON0 register.            
TMOD_CT0__COUNTER    EQU 004H ; Counter Mode. Timer 0 increments on high-to-low   
                              ; transitions of an external pin (T0).              
                                                                                  
TMOD_GATE0__BMASK    EQU 008H ; Timer 0 Gate Control                              
TMOD_GATE0__SHIFT    EQU 003H ; Timer 0 Gate Control                              
TMOD_GATE0__DISABLED EQU 000H ; Timer 0 enabled when TR0 = 1 irrespective of INT0 
                              ; logic level.                                      
TMOD_GATE0__ENABLED  EQU 008H ; Timer 0 enabled only when TR0 = 1 and INT0 is     
                              ; active as defined by bit IN0PL in register IT01CF.
                                                                                  
TMOD_T1M__FMASK      EQU 030H ; Timer 1 Mode Select                               
TMOD_T1M__SHIFT      EQU 004H ; Timer 1 Mode Select                               
TMOD_T1M__MODE0      EQU 000H ; Mode 0, 13-bit Counter/Timer                      
TMOD_T1M__MODE1      EQU 010H ; Mode 1, 16-bit Counter/Timer                      
TMOD_T1M__MODE2      EQU 020H ; Mode 2, 8-bit Counter/Timer with Auto-Reload      
TMOD_T1M__MODE3      EQU 030H ; Mode 3, Timer 1 Inactive                          
                                                                                  
TMOD_CT1__BMASK      EQU 040H ; Counter/Timer 1 Select                            
TMOD_CT1__SHIFT      EQU 006H ; Counter/Timer 1 Select                            
TMOD_CT1__TIMER      EQU 000H ; Timer Mode. Timer 1 increments on the clock       
                              ; defined by T1M in the CKCON0 register.            
TMOD_CT1__COUNTER    EQU 040H ; Counter Mode. Timer 1 increments on high-to-low   
                              ; transitions of an external pin (T1).              
                                                                                  
TMOD_GATE1__BMASK    EQU 080H ; Timer 1 Gate Control                              
TMOD_GATE1__SHIFT    EQU 007H ; Timer 1 Gate Control                              
TMOD_GATE1__DISABLED EQU 000H ; Timer 1 enabled when TR1 = 1 irrespective of INT1 
                              ; logic level.                                      
TMOD_GATE1__ENABLED  EQU 080H ; Timer 1 enabled only when TR1 = 1 and INT1 is     
                              ; active as defined by bit IN1PL in register IT01CF.
                                                                                  
;------------------------------------------------------------------------------
; SBCON1 Enums (UART1 Baud Rate Generator Control @ 0xAC)
;------------------------------------------------------------------------------
SBCON1_BPS__FMASK     EQU 003H ; Baud Rate Prescaler Select                     
SBCON1_BPS__SHIFT     EQU 000H ; Baud Rate Prescaler Select                     
SBCON1_BPS__DIV_BY_12 EQU 000H ; Prescaler = 12.                                
SBCON1_BPS__DIV_BY_4  EQU 001H ; Prescaler = 4.                                 
SBCON1_BPS__DIV_BY_48 EQU 002H ; Prescaler = 48.                                
SBCON1_BPS__DIV_BY_1  EQU 003H ; Prescaler = 1.                                 
                                                                                
SBCON1_BREN__BMASK    EQU 040H ; Baud Rate Generator Enable                     
SBCON1_BREN__SHIFT    EQU 006H ; Baud Rate Generator Enable                     
SBCON1_BREN__DISABLED EQU 000H ; Disable the baud rate generator. UART1 will not
                               ; function.                                      
SBCON1_BREN__ENABLED  EQU 040H ; Enable the baud rate generator.                
                                                                                
;------------------------------------------------------------------------------
; SBRLH1 Enums (UART1 Baud Rate Generator High Byte @ 0xB5)
;------------------------------------------------------------------------------
SBRLH1_BRH__FMASK EQU 0FFH ; UART1 Baud Rate Reload High
SBRLH1_BRH__SHIFT EQU 000H ; UART1 Baud Rate Reload High
                                                        
;------------------------------------------------------------------------------
; SBRLL1 Enums (UART1 Baud Rate Generator Low Byte @ 0xB4)
;------------------------------------------------------------------------------
SBRLL1_BRL__FMASK EQU 0FFH ; UART1 Baud Rate Reload Low
SBRLL1_BRL__SHIFT EQU 000H ; UART1 Baud Rate Reload Low
                                                       
;------------------------------------------------------------------------------
; SBUF1 Enums (UART1 Serial Port Data Buffer @ 0xD3)
;------------------------------------------------------------------------------
SBUF1_SBUF1__FMASK EQU 0FFH ; Serial Port Data Buffer
SBUF1_SBUF1__SHIFT EQU 000H ; Serial Port Data Buffer
                                                     
;------------------------------------------------------------------------------
; SCON1 Enums (UART1 Serial Port Control @ 0xD2)
;------------------------------------------------------------------------------
SCON1_RI__BMASK             EQU 001H ; Receive Interrupt Flag                           
SCON1_RI__SHIFT             EQU 000H ; Receive Interrupt Flag                           
SCON1_RI__NOT_SET           EQU 000H ; New data has not been received by UART1.         
SCON1_RI__SET               EQU 001H ; UART1 received one or more data bytes.           
                                                                                        
SCON1_TI__BMASK             EQU 002H ; Transmit Interrupt Flag                          
SCON1_TI__SHIFT             EQU 001H ; Transmit Interrupt Flag                          
SCON1_TI__NOT_SET           EQU 000H ; A byte of data has not been transmitted by UART1.
SCON1_TI__SET               EQU 002H ; UART1 transmitted a byte of data.                
                                                                                        
SCON1_RBX__BMASK            EQU 004H ; Extra Receive Bit                                
SCON1_RBX__SHIFT            EQU 002H ; Extra Receive Bit                                
SCON1_RBX__LOW              EQU 000H ; The extra bit or the first stop bit is 0.        
SCON1_RBX__HIGH             EQU 004H ; The extra bit or the first stop bit is 1.        
                                                                                        
SCON1_TBX__BMASK            EQU 008H ; Extra Transmission Bit                           
SCON1_TBX__SHIFT            EQU 003H ; Extra Transmission Bit                           
SCON1_TBX__LOW              EQU 000H ; Set extra bit to 0 (low).                        
SCON1_TBX__HIGH             EQU 008H ; Set extra bit to 1 (high).                       
                                                                                        
SCON1_REN__BMASK            EQU 010H ; Receive Enable                                   
SCON1_REN__SHIFT            EQU 004H ; Receive Enable                                   
SCON1_REN__RECEIVE_DISABLED EQU 000H ; UART1 reception disabled.                        
SCON1_REN__RECEIVE_ENABLED  EQU 010H ; UART1 reception enabled.                         
                                                                                        
SCON1_PERR__BMASK           EQU 040H ; Parity Error Flag                                
SCON1_PERR__SHIFT           EQU 006H ; Parity Error Flag                                
SCON1_PERR__NOT_SET         EQU 000H ; Parity error has not occurred.                   
SCON1_PERR__SET             EQU 040H ; Parity error has occurred.                       
                                                                                        
SCON1_OVR__BMASK            EQU 080H ; Receive FIFO Overrun Flag                        
SCON1_OVR__SHIFT            EQU 007H ; Receive FIFO Overrun Flag                        
SCON1_OVR__NOT_SET          EQU 000H ; Receive FIFO overrun has not occurred.           
SCON1_OVR__SET              EQU 080H ; Receive FIFO overrun has occurred.               
                                                                                        
;------------------------------------------------------------------------------
; SMOD1 Enums (UART1 Mode @ 0xE5)
;------------------------------------------------------------------------------
SMOD1_SBL__BMASK          EQU 001H ; Stop Bit Length                                 
SMOD1_SBL__SHIFT          EQU 000H ; Stop Bit Length                                 
SMOD1_SBL__SHORT          EQU 000H ; Short: Stop bit is active for one bit time.     
SMOD1_SBL__LONG           EQU 001H ; Long: Stop bit is active for two bit times (data
                                   ; length = 6, 7, or 8 bits) or 1.5 bit times (data
                                   ; length = 5 bits).                               
                                                                                     
SMOD1_XBE__BMASK          EQU 002H ; Extra Bit Enable                                
SMOD1_XBE__SHIFT          EQU 001H ; Extra Bit Enable                                
SMOD1_XBE__DISABLED       EQU 000H ; Disable the extra bit.                          
SMOD1_XBE__ENABLED        EQU 002H ; Enable the extra bit.                           
                                                                                     
SMOD1_SDL__FMASK          EQU 00CH ; Data Length                                     
SMOD1_SDL__SHIFT          EQU 002H ; Data Length                                     
SMOD1_SDL__5_BITS         EQU 000H ; 5 bits.                                         
SMOD1_SDL__6_BITS         EQU 004H ; 6 bits.                                         
SMOD1_SDL__7_BITS         EQU 008H ; 7 bits.                                         
SMOD1_SDL__8_BITS         EQU 00CH ; 8 bits.                                         
                                                                                     
SMOD1_PE__BMASK           EQU 010H ; Parity Enable                                   
SMOD1_PE__SHIFT           EQU 004H ; Parity Enable                                   
SMOD1_PE__PARITY_DISABLED EQU 000H ; Disable hardware parity.                        
SMOD1_PE__PARITY_ENABLED  EQU 010H ; Enable hardware parity.                         
                                                                                     
SMOD1_SPT__FMASK          EQU 060H ; Parity Type                                     
SMOD1_SPT__SHIFT          EQU 005H ; Parity Type                                     
SMOD1_SPT__ODD_PARTY      EQU 000H ; Odd.                                            
SMOD1_SPT__EVEN_PARITY    EQU 020H ; Even.                                           
SMOD1_SPT__MARK_PARITY    EQU 040H ; Mark.                                           
SMOD1_SPT__SPACE_PARITY   EQU 060H ; Space.                                          
                                                                                     
SMOD1_MCE__BMASK          EQU 080H ; Multiprocessor Communication Enable             
SMOD1_MCE__SHIFT          EQU 007H ; Multiprocessor Communication Enable             
SMOD1_MCE__MULTI_DISABLED EQU 000H ; RI will be activated if the stop bits are 1.    
SMOD1_MCE__MULTI_ENABLED  EQU 080H ; RI will be activated if the stop bits and extra 
                                   ; bit are 1. The extra bit must be enabled using  
                                   ; XBE.                                            
                                                                                     
;------------------------------------------------------------------------------
; SBUF0 Enums (UART0 Serial Port Data Buffer @ 0x99)
;------------------------------------------------------------------------------
SBUF0_SBUF0__FMASK EQU 0FFH ; Serial Data Buffer
SBUF0_SBUF0__SHIFT EQU 000H ; Serial Data Buffer
                                                
;------------------------------------------------------------------------------
; SCON0 Enums (UART0 Serial Port Control @ 0x98)
;------------------------------------------------------------------------------
SCON0_RI__BMASK             EQU 001H ; Receive Interrupt Flag                           
SCON0_RI__SHIFT             EQU 000H ; Receive Interrupt Flag                           
SCON0_RI__NOT_SET           EQU 000H ; A byte of data has not been received by UART0.   
SCON0_RI__SET               EQU 001H ; UART0 received a byte of data.                   
                                                                                        
SCON0_TI__BMASK             EQU 002H ; Transmit Interrupt Flag                          
SCON0_TI__SHIFT             EQU 001H ; Transmit Interrupt Flag                          
SCON0_TI__NOT_SET           EQU 000H ; A byte of data has not been transmitted by UART0.
SCON0_TI__SET               EQU 002H ; UART0 transmitted a byte of data.                
                                                                                        
SCON0_RB8__BMASK            EQU 004H ; Ninth Receive Bit                                
SCON0_RB8__SHIFT            EQU 002H ; Ninth Receive Bit                                
SCON0_RB8__CLEARED_TO_0     EQU 000H ; In Mode 0, the STOP bit was 0. In Mode 1, the 9th
                                     ; bit was 0.                                       
SCON0_RB8__SET_TO_1         EQU 004H ; In Mode 0, the STOP bit was 1. In Mode 1, the 9th
                                     ; bit was 1.                                       
                                                                                        
SCON0_TB8__BMASK            EQU 008H ; Ninth Transmission Bit                           
SCON0_TB8__SHIFT            EQU 003H ; Ninth Transmission Bit                           
SCON0_TB8__CLEARED_TO_0     EQU 000H ; In Mode 1, set the 9th transmission bit to 0.    
SCON0_TB8__SET_TO_1         EQU 008H ; In Mode 1, set the 9th transmission bit to 1.    
                                                                                        
SCON0_REN__BMASK            EQU 010H ; Receive Enable                                   
SCON0_REN__SHIFT            EQU 004H ; Receive Enable                                   
SCON0_REN__RECEIVE_DISABLED EQU 000H ; UART0 reception disabled.                        
SCON0_REN__RECEIVE_ENABLED  EQU 010H ; UART0 reception enabled.                         
                                                                                        
SCON0_MCE__BMASK            EQU 020H ; Multiprocessor Communication Enable              
SCON0_MCE__SHIFT            EQU 005H ; Multiprocessor Communication Enable              
SCON0_MCE__MULTI_DISABLED   EQU 000H ; Ignore level of 9th bit / Stop bit.              
SCON0_MCE__MULTI_ENABLED    EQU 020H ; RI is set and an interrupt is generated only when
                                     ; the stop bit is logic 1 (Mode 0) or when the 9th 
                                     ; bit is logic 1 (Mode 1).                         
                                                                                        
SCON0_SMODE__BMASK          EQU 080H ; Serial Port 0 Operation Mode                     
SCON0_SMODE__SHIFT          EQU 007H ; Serial Port 0 Operation Mode                     
SCON0_SMODE__8_BIT          EQU 000H ; 8-bit UART with Variable Baud Rate (Mode 0).     
SCON0_SMODE__9_BIT          EQU 080H ; 9-bit UART with Variable Baud Rate (Mode 1).     
                                                                                        
;------------------------------------------------------------------------------
; CLKREC Enums (USB0 Clock Recovery Control @ 0x0F)
;------------------------------------------------------------------------------
CLKREC_CRLOW__BMASK      EQU 020H ; Low Speed Clock Recovery Mode               
CLKREC_CRLOW__SHIFT      EQU 005H ; Low Speed Clock Recovery Mode               
CLKREC_CRLOW__FULL_SPEED EQU 000H ; Full Speed Mode.                            
CLKREC_CRLOW__LOW_SPEED  EQU 020H ; Low Speed Mode.                             
                                                                                
CLKREC_CRSSEN__BMASK     EQU 040H ; Clock Recovery Single Step                  
CLKREC_CRSSEN__SHIFT     EQU 006H ; Clock Recovery Single Step                  
CLKREC_CRSSEN__DISABLED  EQU 000H ; Disable single-step mode (normal calibration
                                  ; mode).                                      
CLKREC_CRSSEN__ENABLED   EQU 040H ; Enable single-step mode.                    
                                                                                
CLKREC_CRE__BMASK        EQU 080H ; Clock Recovery Enable                       
CLKREC_CRE__SHIFT        EQU 007H ; Clock Recovery Enable                       
CLKREC_CRE__DISABLED     EQU 000H ; Disable clock recovery.                     
CLKREC_CRE__ENABLED      EQU 080H ; Enable clock recovery.                      
                                                                                
;------------------------------------------------------------------------------
; CMIE Enums (USB0 Common Interrupt Enable @ 0x0B)
;------------------------------------------------------------------------------
CMIE_SUSINTE__BMASK    EQU 001H ; Suspend Interrupt Enable       
CMIE_SUSINTE__SHIFT    EQU 000H ; Suspend Interrupt Enable       
CMIE_SUSINTE__DISABLED EQU 000H ; Disable suspend interrupts.    
CMIE_SUSINTE__ENABLED  EQU 001H ; Enable suspend interrupts.     
                                                                 
CMIE_RSUINTE__BMASK    EQU 002H ; Resume Interrupt Enable        
CMIE_RSUINTE__SHIFT    EQU 001H ; Resume Interrupt Enable        
CMIE_RSUINTE__DISABLED EQU 000H ; Disable resume interrupts.     
CMIE_RSUINTE__ENABLED  EQU 002H ; Enable resume interrupts.      
                                                                 
CMIE_RSTINTE__BMASK    EQU 004H ; Reset Interrupt Enable         
CMIE_RSTINTE__SHIFT    EQU 002H ; Reset Interrupt Enable         
CMIE_RSTINTE__DISABLED EQU 000H ; Disable reset interrupts.      
CMIE_RSTINTE__ENABLED  EQU 004H ; Enable reset interrupts.       
                                                                 
CMIE_SOFE__BMASK       EQU 008H ; Start of Frame Interrupt Enable
CMIE_SOFE__SHIFT       EQU 003H ; Start of Frame Interrupt Enable
CMIE_SOFE__DISABLED    EQU 000H ; Disable SOF interrupts.        
CMIE_SOFE__ENABLED     EQU 008H ; Enable SOF interrupts.         
                                                                 
;------------------------------------------------------------------------------
; CMINT Enums (USB0 Common Interrupt @ 0x06)
;------------------------------------------------------------------------------
CMINT_SUSINT__BMASK   EQU 001H ; Suspend Interrupt Flag       
CMINT_SUSINT__SHIFT   EQU 000H ; Suspend Interrupt Flag       
CMINT_SUSINT__NOT_SET EQU 000H ; Suspend interrupt inactive.  
CMINT_SUSINT__SET     EQU 001H ; Suspend interrupt active.    
                                                              
CMINT_RSUINT__BMASK   EQU 002H ; Resume Interrupt Flag        
CMINT_RSUINT__SHIFT   EQU 001H ; Resume Interrupt Flag        
CMINT_RSUINT__NOT_SET EQU 000H ; Resume interrupt inactive.   
CMINT_RSUINT__SET     EQU 002H ; Resume interrupt active.     
                                                              
CMINT_RSTINT__BMASK   EQU 004H ; Reset Interrupt Flag         
CMINT_RSTINT__SHIFT   EQU 002H ; Reset Interrupt Flag         
CMINT_RSTINT__NOT_SET EQU 000H ; Reset interrupt inactive.    
CMINT_RSTINT__SET     EQU 004H ; Reset interrupt active.      
                                                              
CMINT_SOF__BMASK      EQU 008H ; Start of Frame Interrupt Flag
CMINT_SOF__SHIFT      EQU 003H ; Start of Frame Interrupt Flag
CMINT_SOF__NOT_SET    EQU 000H ; SOF interrupt inactive.      
CMINT_SOF__SET        EQU 008H ; SOF interrupt active.        
                                                              
;------------------------------------------------------------------------------
; E0CNT Enums (USB0 Endpoint0 Data Count @ 0x16)
;------------------------------------------------------------------------------
E0CNT_E0CNT__FMASK EQU 07FH ; Endpoint 0 Data Count
E0CNT_E0CNT__SHIFT EQU 000H ; Endpoint 0 Data Count
                                                   
;------------------------------------------------------------------------------
; E0CSR Enums (USB0 Endpoint0 Control @ 0x11)
;------------------------------------------------------------------------------
E0CSR_OPRDY__BMASK     EQU 001H ; OUT Packet Ready                                  
E0CSR_OPRDY__SHIFT     EQU 000H ; OUT Packet Ready                                  
E0CSR_OPRDY__NOT_SET   EQU 000H ; A data packet has not been received.              
E0CSR_OPRDY__SET       EQU 001H ; A data packet has been received.                  
                                                                                    
E0CSR_INPRDY__BMASK    EQU 002H ; IN Packet Ready                                   
E0CSR_INPRDY__SHIFT    EQU 001H ; IN Packet Ready                                   
E0CSR_INPRDY__NOT_SET  EQU 000H ; An IN packet is not ready to transmit.            
E0CSR_INPRDY__SET      EQU 002H ; An IN packet is ready to transmit.                
                                                                                    
E0CSR_STSTL__BMASK     EQU 004H ; Sent Stall                                        
E0CSR_STSTL__SHIFT     EQU 002H ; Sent Stall                                        
E0CSR_STSTL__NOT_SET   EQU 000H ; A STALL handshake signal was not transmitted.     
E0CSR_STSTL__SET       EQU 004H ; A STALL handshake signal was transmitted.         
                                                                                    
E0CSR_DATAEND__BMASK   EQU 008H ; Data End                                          
E0CSR_DATAEND__SHIFT   EQU 003H ; Data End                                          
E0CSR_DATAEND__NOT_SET EQU 000H ; This is not the last data packet.                 
E0CSR_DATAEND__SET     EQU 008H ; This is the last data packet.                     
                                                                                    
E0CSR_SUEND__BMASK     EQU 010H ; Setup End                                         
E0CSR_SUEND__SHIFT     EQU 004H ; Setup End                                         
E0CSR_SUEND__NOT_SET   EQU 000H ; A control transaction did not end before firmware 
                                ; wrote a 1 to the DATAEND bit.                     
E0CSR_SUEND__SET       EQU 010H ; A control transaction ended before firmware wrote 
                                ; a 1 to the DATAEND bit.                           
                                                                                    
E0CSR_SDSTL__BMASK     EQU 020H ; Send Stall                                        
E0CSR_SDSTL__SHIFT     EQU 005H ; Send Stall                                        
E0CSR_SDSTL__NOT_SET   EQU 000H ; Do not send a STALL.                              
E0CSR_SDSTL__SET       EQU 020H ; Send a STALL.                                     
                                                                                    
E0CSR_SOPRDY__BMASK    EQU 040H ; Serviced OPRDY                                    
E0CSR_SOPRDY__SHIFT    EQU 006H ; Serviced OPRDY                                    
E0CSR_SOPRDY__NOT_SET  EQU 000H ; OUT packet has not been serviced.                 
E0CSR_SOPRDY__SET      EQU 040H ; OUT packet has been serviced.                     
                                                                                    
E0CSR_SSUEND__BMASK    EQU 080H ; Serviced Setup End                                
E0CSR_SSUEND__SHIFT    EQU 007H ; Serviced Setup End                                
E0CSR_SSUEND__NOT_SET  EQU 000H ; The setup end (SUEND) event has not been serviced.
E0CSR_SSUEND__SET      EQU 080H ; The setup end (SUEND) event has been serviced.    
                                                                                    
;------------------------------------------------------------------------------
; EENABLE Enums (USB0 Endpoint Enable @ 0x1E)
;------------------------------------------------------------------------------
EENABLE_EEN1__BMASK    EQU 002H ; Endpoint 1 Enable                                
EENABLE_EEN1__SHIFT    EQU 001H ; Endpoint 1 Enable                                
EENABLE_EEN1__DISABLED EQU 000H ; Disable Endpoint 1 (no NACK, ACK, or STALL on the
                                ; USB network).                                    
EENABLE_EEN1__ENABLED  EQU 002H ; Enable Endpoint 1 (normal).                      
                                                                                   
EENABLE_EEN2__BMASK    EQU 004H ; Endpoint 2 Enable                                
EENABLE_EEN2__SHIFT    EQU 002H ; Endpoint 2 Enable                                
EENABLE_EEN2__DISABLED EQU 000H ; Disable Endpoint 2 (no NACK, ACK, or STALL on the
                                ; USB network).                                    
EENABLE_EEN2__ENABLED  EQU 004H ; Enable Endpoint 2 (normal).                      
                                                                                   
EENABLE_EEN3__BMASK    EQU 008H ; Endpoint 3 Enable                                
EENABLE_EEN3__SHIFT    EQU 003H ; Endpoint 3 Enable                                
EENABLE_EEN3__DISABLED EQU 000H ; Disable Endpoint 3 (no NACK, ACK, or STALL on the
                                ; USB network).                                    
EENABLE_EEN3__ENABLED  EQU 008H ; Enable Endpoint 3 (normal).                      
                                                                                   
;------------------------------------------------------------------------------
; EINCSRH Enums (USB0 IN Endpoint Control High @ 0x12)
;------------------------------------------------------------------------------
EINCSRH_SPLIT__BMASK        EQU 004H ; FIFO Split Enable                                
EINCSRH_SPLIT__SHIFT        EQU 002H ; FIFO Split Enable                                
EINCSRH_SPLIT__DISABLED     EQU 000H ; Disable split mode.                              
EINCSRH_SPLIT__ENABLED      EQU 004H ; Enable split mode.                               
                                                                                        
EINCSRH_FCDT__BMASK         EQU 008H ; Force Data Toggle                                
EINCSRH_FCDT__SHIFT         EQU 003H ; Force Data Toggle                                
EINCSRH_FCDT__ACK_TOGGLE    EQU 000H ; Endpoint data toggle switches only when an ACK is
                                     ; received following a data packet transmission.   
EINCSRH_FCDT__ALWAYS_TOGGLE EQU 008H ; Endpoint data toggle forced to switch after every
                                     ; data packet is transmitted, regardless of ACK    
                                     ; reception.                                       
                                                                                        
EINCSRH_DIRSEL__BMASK       EQU 020H ; Endpoint Direction Select                        
EINCSRH_DIRSEL__SHIFT       EQU 005H ; Endpoint Direction Select                        
EINCSRH_DIRSEL__OUT         EQU 000H ; Endpoint direction selected as OUT.              
EINCSRH_DIRSEL__IN          EQU 020H ; Endpoint direction selected as IN.               
                                                                                        
EINCSRH_ISO__BMASK          EQU 040H ; Isochronous Transfer Enable                      
EINCSRH_ISO__SHIFT          EQU 006H ; Isochronous Transfer Enable                      
EINCSRH_ISO__DISABLED       EQU 000H ; Endpoint configured for Bulk/Interrupt transfers.
EINCSRH_ISO__ENABLED        EQU 040H ; Endpoint configured for Isochronous transfers.   
                                                                                        
EINCSRH_DBIEN__BMASK        EQU 080H ; IN Endpoint Double-Buffer Enable                 
EINCSRH_DBIEN__SHIFT        EQU 007H ; IN Endpoint Double-Buffer Enable                 
EINCSRH_DBIEN__DISABLED     EQU 000H ; Disable double-buffering for the selected IN     
                                     ; endpoint.                                        
EINCSRH_DBIEN__ENABLED      EQU 080H ; Enable double-buffering for the selected IN      
                                     ; endpoint.                                        
                                                                                        
;------------------------------------------------------------------------------
; EINCSRL Enums (USB0 IN Endpoint Control Low @ 0x11)
;------------------------------------------------------------------------------
EINCSRL_INPRDY__BMASK     EQU 001H ; In Packet Ready                                   
EINCSRL_INPRDY__SHIFT     EQU 000H ; In Packet Ready                                   
EINCSRL_INPRDY__NOT_SET   EQU 000H ; A packet is not available in the Endpoint IN FIFO.
EINCSRL_INPRDY__SET       EQU 001H ; A packet is available in the Endpoint IN FIFO.    
                                                                                       
EINCSRL_FIFONE__BMASK     EQU 002H ; FIFO Not Empty                                    
EINCSRL_FIFONE__SHIFT     EQU 001H ; FIFO Not Empty                                    
EINCSRL_FIFONE__EMPTY     EQU 000H ; The IN Endpoint FIFO is empty.                    
EINCSRL_FIFONE__NOT_EMPTY EQU 002H ; The IN Endpoint FIFO contains one or more packets.
                                                                                       
EINCSRL_UNDRUN__BMASK     EQU 004H ; Data Underrun Flag                                
EINCSRL_UNDRUN__SHIFT     EQU 002H ; Data Underrun Flag                                
EINCSRL_UNDRUN__NOT_SET   EQU 000H ; A data underrun did not occur.                    
EINCSRL_UNDRUN__SET       EQU 004H ; A data underrun occurred.                         
                                                                                       
EINCSRL_FLUSH__BMASK      EQU 008H ; FIFO Flush                                        
EINCSRL_FLUSH__SHIFT      EQU 003H ; FIFO Flush                                        
EINCSRL_FLUSH__NOT_SET    EQU 000H ; Do not flush the next packet.                     
EINCSRL_FLUSH__SET        EQU 008H ; Flush the next packet to be transmitted from the  
                                   ; IN Endpoint FIFO.                                 
                                                                                       
EINCSRL_SDSTL__BMASK      EQU 010H ; Send Stall                                        
EINCSRL_SDSTL__SHIFT      EQU 004H ; Send Stall                                        
EINCSRL_SDSTL__NOT_SET    EQU 000H ; Terminate the STALL.                              
EINCSRL_SDSTL__SET        EQU 010H ; Generate a STALL in response to an IN token.      
                                                                                       
EINCSRL_STSTL__BMASK      EQU 020H ; Sent Stall Flag                                   
EINCSRL_STSTL__SHIFT      EQU 005H ; Sent Stall Flag                                   
EINCSRL_STSTL__NOT_SET    EQU 000H ; A STALL handshake was not transmitted.            
EINCSRL_STSTL__SET        EQU 020H ; A STALL handshake was transmitted.                
                                                                                       
EINCSRL_CLRDT__BMASK      EQU 040H ; Clear Data Toggle                                 
EINCSRL_CLRDT__SHIFT      EQU 006H ; Clear Data Toggle                                 
EINCSRL_CLRDT__CLEAR      EQU 000H ; Clear the IN Endpoint data toggle.                
                                                                                       
;------------------------------------------------------------------------------
; EOUTCNTH Enums (USB0 OUT Endpoint Count High @ 0x17)
;------------------------------------------------------------------------------
EOUTCNTH_EOCH__FMASK EQU 003H ; OUT Endpoint Count High
EOUTCNTH_EOCH__SHIFT EQU 000H ; OUT Endpoint Count High
                                                       
;------------------------------------------------------------------------------
; EOUTCNTL Enums (USB0 OUT Endpoint Count Low @ 0x16)
;------------------------------------------------------------------------------
EOUTCNTL_EOCL__FMASK EQU 0FFH ; OUT Endpoint Count Low
EOUTCNTL_EOCL__SHIFT EQU 000H ; OUT Endpoint Count Low
                                                      
;------------------------------------------------------------------------------
; EOUTCSRH Enums (USB0 OUT Endpoint Control High @ 0x15)
;------------------------------------------------------------------------------
EOUTCSRH_ISO__BMASK      EQU 040H ; Isochronous Transfer Enable                      
EOUTCSRH_ISO__SHIFT      EQU 006H ; Isochronous Transfer Enable                      
EOUTCSRH_ISO__DISABLED   EQU 000H ; Endpoint configured for Bulk/Interrupt transfers.
EOUTCSRH_ISO__ENABLED    EQU 040H ; Endpoint configured for Isochronous transfers.   
                                                                                     
EOUTCSRH_DBOEN__BMASK    EQU 080H ; Double-Buffer Enable                             
EOUTCSRH_DBOEN__SHIFT    EQU 007H ; Double-Buffer Enable                             
EOUTCSRH_DBOEN__DISABLED EQU 000H ; Disable double-buffering for the selected OUT    
                                  ; endpoint.                                        
EOUTCSRH_DBOEN__ENABLED  EQU 080H ; Enable double-buffering for the selected OUT     
                                  ; endpoint.                                        
                                                                                     
;------------------------------------------------------------------------------
; EOUTCSRL Enums (USB0 OUT Endpoint Control Low @ 0x14)
;------------------------------------------------------------------------------
EOUTCSRL_OPRDY__BMASK      EQU 001H ; OUT Packet Ready                                  
EOUTCSRL_OPRDY__SHIFT      EQU 000H ; OUT Packet Ready                                  
EOUTCSRL_OPRDY__NOT_SET    EQU 000H ; A data packet is not available in the Endpoint OUT
                                    ; FIFO.                                             
EOUTCSRL_OPRDY__SET        EQU 001H ; A data packet is available in the Endpoint OUT    
                                    ; FIFO.                                             
                                                                                        
EOUTCSRL_FIFOFUL__BMASK    EQU 002H ; OUT FIFO Full                                     
EOUTCSRL_FIFOFUL__SHIFT    EQU 001H ; OUT FIFO Full                                     
EOUTCSRL_FIFOFUL__NOT_FULL EQU 000H ; OUT endpoint FIFO is not full.                    
EOUTCSRL_FIFOFUL__FULL     EQU 002H ; OUT endpoint FIFO is full.                        
                                                                                        
EOUTCSRL_OVRUN__BMASK      EQU 004H ; Data Overrun Flag                                 
EOUTCSRL_OVRUN__SHIFT      EQU 002H ; Data Overrun Flag                                 
EOUTCSRL_OVRUN__NOT_SET    EQU 000H ; No data overrun.                                  
EOUTCSRL_OVRUN__SET        EQU 004H ; A data packet was lost because of a full FIFO     
                                    ; since this flag was last cleared.                 
                                                                                        
EOUTCSRL_DATERR__BMASK     EQU 008H ; Data Error Flag                                   
EOUTCSRL_DATERR__SHIFT     EQU 003H ; Data Error Flag                                   
EOUTCSRL_DATERR__NOT_SET   EQU 000H ; A received packet does not have a CRC or bit-     
                                    ; stuffing error.                                   
EOUTCSRL_DATERR__SET       EQU 008H ; A received packet has a CRC or bit-stuffing error.
                                                                                        
EOUTCSRL_FLUSH__BMASK      EQU 010H ; FIFO Flush                                        
EOUTCSRL_FLUSH__SHIFT      EQU 004H ; FIFO Flush                                        
EOUTCSRL_FLUSH__NOT_SET    EQU 000H ; Do not flush the next packet.                     
EOUTCSRL_FLUSH__SET        EQU 010H ; Flush the next packet to be read from the OUT     
                                    ; endpoint FIFO.                                    
                                                                                        
EOUTCSRL_SDSTL__BMASK      EQU 020H ; Send Stall                                        
EOUTCSRL_SDSTL__SHIFT      EQU 005H ; Send Stall                                        
EOUTCSRL_SDSTL__NOT_SET    EQU 000H ; Terminate the STALL.                              
EOUTCSRL_SDSTL__SET        EQU 020H ; Generate a STALL handshake.                       
                                                                                        
EOUTCSRL_STSTL__BMASK      EQU 040H ; Sent Stall Flag                                   
EOUTCSRL_STSTL__SHIFT      EQU 006H ; Sent Stall Flag                                   
EOUTCSRL_STSTL__NOT_SET    EQU 000H ; A STALL handshake was not transmitted.            
EOUTCSRL_STSTL__SET        EQU 040H ; A STALL handshake was transmitted.                
                                                                                        
EOUTCSRL_CLRDT__BMASK      EQU 080H ; Clear Data Toggle                                 
EOUTCSRL_CLRDT__SHIFT      EQU 007H ; Clear Data Toggle                                 
EOUTCSRL_CLRDT__CLEAR      EQU 000H ; Clear the OUT Endpoint data toggle.               
                                                                                        
;------------------------------------------------------------------------------
; FADDR Enums (USB0 Function Address @ 0x00)
;------------------------------------------------------------------------------
FADDR_FADDR__FMASK    EQU 07FH ; Function Address                               
FADDR_FADDR__SHIFT    EQU 000H ; Function Address                               
                                                                                
FADDR_UPDATE__BMASK   EQU 080H ; Function Address Update                        
FADDR_UPDATE__SHIFT   EQU 007H ; Function Address Update                        
FADDR_UPDATE__NOT_SET EQU 000H ; The last address written to FADDR is in effect.
FADDR_UPDATE__SET     EQU 080H ; The last address written to FADDR is not yet in
                               ; effect.                                        
                                                                                
;------------------------------------------------------------------------------
; FIFO0 Enums (USB0 Endpoint 0 FIFO Access @ 0x20)
;------------------------------------------------------------------------------
FIFO0_FIFODATA__FMASK EQU 0FFH ; Endpoint 0 FIFO Access
FIFO0_FIFODATA__SHIFT EQU 000H ; Endpoint 0 FIFO Access
                                                       
;------------------------------------------------------------------------------
; FIFO1 Enums (USB0 Endpoint 1 FIFO Access @ 0x21)
;------------------------------------------------------------------------------
FIFO1_FIFODATA__FMASK EQU 0FFH ; Endpoint 1 FIFO Access
FIFO1_FIFODATA__SHIFT EQU 000H ; Endpoint 1 FIFO Access
                                                       
;------------------------------------------------------------------------------
; FIFO2 Enums (USB0 Endpoint 2 FIFO Access @ 0x22)
;------------------------------------------------------------------------------
FIFO2_FIFODATA__FMASK EQU 0FFH ; Endpoint 2 FIFO Access
FIFO2_FIFODATA__SHIFT EQU 000H ; Endpoint 2 FIFO Access
                                                       
;------------------------------------------------------------------------------
; FIFO3 Enums (USB0 Endpoint 3 FIFO Access @ 0x23)
;------------------------------------------------------------------------------
FIFO3_FIFODATA__FMASK EQU 0FFH ; Endpoint 3 FIFO Access
FIFO3_FIFODATA__SHIFT EQU 000H ; Endpoint 3 FIFO Access
                                                       
;------------------------------------------------------------------------------
; FRAMEH Enums (USB0 Frame Number High @ 0x0D)
;------------------------------------------------------------------------------
FRAMEH_FRMEH__FMASK EQU 007H ; Frame Number High
FRAMEH_FRMEH__SHIFT EQU 000H ; Frame Number High
                                                
;------------------------------------------------------------------------------
; FRAMEL Enums (USB0 Frame Number Low @ 0x0C)
;------------------------------------------------------------------------------
FRAMEL_FRMEL__FMASK EQU 0FFH ; Frame Number Low
FRAMEL_FRMEL__SHIFT EQU 000H ; Frame Number Low
                                               
;------------------------------------------------------------------------------
; IN1IE Enums (USB0 IN Endpoint Interrupt Enable @ 0x07)
;------------------------------------------------------------------------------
IN1IE_EP0E__BMASK    EQU 001H ; Endpoint 0 Interrupt Enable      
IN1IE_EP0E__SHIFT    EQU 000H ; Endpoint 0 Interrupt Enable      
IN1IE_EP0E__DISABLED EQU 000H ; Disable Endpoint 0 interrupts.   
IN1IE_EP0E__ENABLED  EQU 001H ; Enable Endpoint 0 interrupts.    
                                                                 
IN1IE_IN1E__BMASK    EQU 002H ; IN Endpoint 1 Interrupt Enable   
IN1IE_IN1E__SHIFT    EQU 001H ; IN Endpoint 1 Interrupt Enable   
IN1IE_IN1E__DISABLED EQU 000H ; Disable Endpoint 1 IN interrupts.
IN1IE_IN1E__ENABLED  EQU 002H ; Enable Endpoint 1 IN interrupts. 
                                                                 
IN1IE_IN2E__BMASK    EQU 004H ; IN Endpoint 2 Interrupt Enable   
IN1IE_IN2E__SHIFT    EQU 002H ; IN Endpoint 2 Interrupt Enable   
IN1IE_IN2E__DISABLED EQU 000H ; Disable Endpoint 2 IN interrupts.
IN1IE_IN2E__ENABLED  EQU 004H ; Enable Endpoint 2 IN interrupts. 
                                                                 
IN1IE_IN3E__BMASK    EQU 008H ; IN Endpoint 3 Interrupt Enable   
IN1IE_IN3E__SHIFT    EQU 003H ; IN Endpoint 3 Interrupt Enable   
IN1IE_IN3E__DISABLED EQU 000H ; Disable Endpoint 3 IN interrupts.
IN1IE_IN3E__ENABLED  EQU 008H ; Enable Endpoint 3 IN interrupts. 
                                                                 
;------------------------------------------------------------------------------
; IN1INT Enums (USB0 IN Endpoint Interrupt @ 0x02)
;------------------------------------------------------------------------------
IN1INT_EP0__BMASK   EQU 001H ; Endpoint 0 Interrupt Flag        
IN1INT_EP0__SHIFT   EQU 000H ; Endpoint 0 Interrupt Flag        
IN1INT_EP0__NOT_SET EQU 000H ; Endpoint 0 interrupt inactive.   
IN1INT_EP0__SET     EQU 001H ; Endpoint 0 interrupt active.     
                                                                
IN1INT_IN1__BMASK   EQU 002H ; IN Endpoint 1 Interrupt Flag     
IN1INT_IN1__SHIFT   EQU 001H ; IN Endpoint 1 Interrupt Flag     
IN1INT_IN1__NOT_SET EQU 000H ; IN Endpoint 1 interrupt inactive.
IN1INT_IN1__SET     EQU 002H ; IN Endpoint 1 interrupt active.  
                                                                
IN1INT_IN2__BMASK   EQU 004H ; IN Endpoint 2 Interrupt Flag     
IN1INT_IN2__SHIFT   EQU 002H ; IN Endpoint 2 Interrupt Flag     
IN1INT_IN2__NOT_SET EQU 000H ; IN Endpoint 2 interrupt inactive.
IN1INT_IN2__SET     EQU 004H ; IN Endpoint 2 interrupt active.  
                                                                
IN1INT_IN3__BMASK   EQU 008H ; IN Endpoint 3 Interrupt Flag     
IN1INT_IN3__SHIFT   EQU 003H ; IN Endpoint 3 Interrupt Flag     
IN1INT_IN3__NOT_SET EQU 000H ; IN Endpoint 3 interrupt inactive.
IN1INT_IN3__SET     EQU 008H ; IN Endpoint 3 interrupt active.  
                                                                
;------------------------------------------------------------------------------
; INDEX Enums (USB0 Endpoint Index @ 0x0E)
;------------------------------------------------------------------------------
INDEX_EPSEL__FMASK      EQU 00FH ; Endpoint Select Bits
INDEX_EPSEL__SHIFT      EQU 000H ; Endpoint Select Bits
INDEX_EPSEL__ENDPOINT_0 EQU 000H ; Endpoint 0.         
INDEX_EPSEL__ENDPOINT_1 EQU 001H ; Endpoint 1.         
INDEX_EPSEL__ENDPOINT_2 EQU 002H ; Endpoint 2.         
INDEX_EPSEL__ENDPOINT_3 EQU 003H ; Endpoint 3.         
                                                       
;------------------------------------------------------------------------------
; OUT1IE Enums (USB0 OUT Endpoint Interrupt Enable @ 0x09)
;------------------------------------------------------------------------------
OUT1IE_OUT1E__BMASK    EQU 002H ; OUT Endpoint 1 Interrupt Enable   
OUT1IE_OUT1E__SHIFT    EQU 001H ; OUT Endpoint 1 Interrupt Enable   
OUT1IE_OUT1E__DISABLED EQU 000H ; Disable Endpoint 1 OUT interrupts.
OUT1IE_OUT1E__ENABLED  EQU 002H ; Enable Endpoint 1 OUT interrupts. 
                                                                    
OUT1IE_OUT2E__BMASK    EQU 004H ; OUT Endpoint 2 Interrupt Enable   
OUT1IE_OUT2E__SHIFT    EQU 002H ; OUT Endpoint 2 Interrupt Enable   
OUT1IE_OUT2E__DISABLED EQU 000H ; Disable Endpoint 2 OUT interrupts.
OUT1IE_OUT2E__ENABLED  EQU 004H ; Enable Endpoint 2 OUT interrupts. 
                                                                    
OUT1IE_OUT3E__BMASK    EQU 008H ; OUT Endpoint 3 Interrupt Enable   
OUT1IE_OUT3E__SHIFT    EQU 003H ; OUT Endpoint 3 Interrupt Enable   
OUT1IE_OUT3E__DISABLED EQU 000H ; Disable Endpoint 3 OUT interrupts.
OUT1IE_OUT3E__ENABLED  EQU 008H ; Enable Endpoint 3 OUT interrupts. 
                                                                    
;------------------------------------------------------------------------------
; OUT1INT Enums (USB0 OUT Endpoint Interrupt @ 0x04)
;------------------------------------------------------------------------------
OUT1INT_OUT1__BMASK   EQU 002H ; OUT Endpoint 1 Interrupt Flag     
OUT1INT_OUT1__SHIFT   EQU 001H ; OUT Endpoint 1 Interrupt Flag     
OUT1INT_OUT1__NOT_SET EQU 000H ; OUT Endpoint 1 interrupt inactive.
OUT1INT_OUT1__SET     EQU 002H ; OUT Endpoint 1 interrupt active.  
                                                                   
OUT1INT_OUT2__BMASK   EQU 004H ; OUT Endpoint 2 Interrupt Flag     
OUT1INT_OUT2__SHIFT   EQU 002H ; OUT Endpoint 2 Interrupt Flag     
OUT1INT_OUT2__NOT_SET EQU 000H ; OUT Endpoint 2 interrupt inactive.
OUT1INT_OUT2__SET     EQU 004H ; OUT Endpoint 2 interrupt active.  
                                                                   
OUT1INT_OUT3__BMASK   EQU 008H ; OUT Endpoint 3 Interrupt Flag     
OUT1INT_OUT3__SHIFT   EQU 003H ; OUT Endpoint 3 Interrupt Flag     
OUT1INT_OUT3__NOT_SET EQU 000H ; OUT Endpoint 3 interrupt inactive.
OUT1INT_OUT3__SET     EQU 008H ; OUT Endpoint 3 interrupt active.  
                                                                   
;------------------------------------------------------------------------------
; POWER Enums (USB0 Power @ 0x01)
;------------------------------------------------------------------------------
POWER_SUSEN__BMASK         EQU 001H ; Suspend Detection Enable                          
POWER_SUSEN__SHIFT         EQU 000H ; Suspend Detection Enable                          
POWER_SUSEN__DISABLED      EQU 000H ; Disable suspend detection. USB0 will ignore       
                                    ; suspend signaling on the bus.                     
POWER_SUSEN__ENABLED       EQU 001H ; Enable suspend detection. USB0 will enter suspend 
                                    ; mode if it detects suspend signaling on the bus.  
                                                                                        
POWER_SUSMD__BMASK         EQU 002H ; Suspend Mode                                      
POWER_SUSMD__SHIFT         EQU 001H ; Suspend Mode                                      
POWER_SUSMD__NOT_SUSPENDED EQU 000H ; USB0 not in suspend mode.                         
POWER_SUSMD__SUSPENDED     EQU 002H ; USB0 in suspend mode.                             
                                                                                        
POWER_RESUME__BMASK        EQU 004H ; Force Resume                                      
POWER_RESUME__SHIFT        EQU 002H ; Force Resume                                      
POWER_RESUME__START        EQU 004H ; Generate resume signalling to create a remote     
                                    ; wakeup event.                                     
                                                                                        
POWER_USBRST__BMASK        EQU 008H ; Reset Detect                                      
POWER_USBRST__SHIFT        EQU 003H ; Reset Detect                                      
POWER_USBRST__NOT_SET      EQU 000H ; USB reset signalling not detected.                
POWER_USBRST__SET          EQU 008H ; USB reset signalling detected.                    
                                                                                        
POWER_USBINH__BMASK        EQU 010H ; USB0 Inhibit                                      
POWER_USBINH__SHIFT        EQU 004H ; USB0 Inhibit                                      
POWER_USBINH__ENABLED      EQU 000H ; USB0 enabled.                                     
POWER_USBINH__DISABLED     EQU 010H ; USB0 inhibited. All USB traffic is ignored.       
                                                                                        
POWER_ISOUD__BMASK         EQU 080H ; Isochronous Update Mode                           
POWER_ISOUD__SHIFT         EQU 007H ; Isochronous Update Mode                           
POWER_ISOUD__IN_TOKEN      EQU 000H ; When firmware writes INPRDY = 1, USB0 will send   
                                    ; the packet when the next IN token is received.    
POWER_ISOUD__SOF_TOKEN     EQU 080H ; When firmware writes INPRDY = 1, USB0 will wait   
                                    ; for a SOF token before sending the packet. If an  
                                    ; IN token is received before a SOF token, USB0 will
                                    ; send a zero-length data packet.                   
                                                                                        
;------------------------------------------------------------------------------
; USB0ADR Enums (USB0 Indirect Address @ 0x96)
;------------------------------------------------------------------------------
USB0ADR_USB0ADR__FMASK          EQU 03FH ; USB0 Indirect Register Address                    
USB0ADR_USB0ADR__SHIFT          EQU 000H ; USB0 Indirect Register Address                    
USB0ADR_USB0ADR__FADDR          EQU 000H ; Function Address.                                 
USB0ADR_USB0ADR__POWER          EQU 001H ; Power Management.                                 
USB0ADR_USB0ADR__IN1INT         EQU 002H ; Endpoint 0 and Endpoints 1-3 IN Interrupt Flags.  
USB0ADR_USB0ADR__OUT1INT        EQU 004H ; Endpoints 1-3 OUT Interrupt Flags.                
USB0ADR_USB0ADR__CMINT          EQU 006H ; Common USB Interrupt Flags.                       
USB0ADR_USB0ADR__IN1IE          EQU 007H ; Endpoint 0 and Endpoints 1-3 IN Interrupt Enables.
USB0ADR_USB0ADR__OUT1IE         EQU 009H ; Endpoints 1-3 OUT Interrupt Enables.              
USB0ADR_USB0ADR__CMIE           EQU 00BH ; Common USB Interrupt Enables.                     
USB0ADR_USB0ADR__FRAMEL         EQU 00CH ; Frame Number Low Byte.                            
USB0ADR_USB0ADR__FRAMEH         EQU 00DH ; Frame Number High Byte.                           
USB0ADR_USB0ADR__INDEX          EQU 00EH ; Endpoint Index Selection.                         
USB0ADR_USB0ADR__CLKREC         EQU 00FH ; Clock Recovery Control.                           
USB0ADR_USB0ADR__E0CSR_EINCSRL  EQU 011H ; Endpoint 0 Control / Status, Endpoint IN Control /
                                         ; Status Low Byte.                                  
USB0ADR_USB0ADR__EINCSRH        EQU 012H ; Endpoint IN Control / Status High Byte.           
USB0ADR_USB0ADR__EOUTCSRL       EQU 014H ; Endpoint OUT Control / Status Low Byte.           
USB0ADR_USB0ADR__EOUTCSRH       EQU 015H ; Endpoint OUT Control / Status High Byte.          
USB0ADR_USB0ADR__E0CNT_EOUTCNTL EQU 016H ; Number of Received Bytes in Endpoint 0 FIFO,      
                                         ; Endpoint OUT Packet Count Low Byte.               
USB0ADR_USB0ADR__EOUTCNTH       EQU 017H ; Endpoint OUT Packet Count High Byte.              
USB0ADR_USB0ADR__EENABLE        EQU 01EH ; Endpoint Enable.                                  
USB0ADR_USB0ADR__FIFO0          EQU 020H ; Endpoint 0 FIFO.                                  
USB0ADR_USB0ADR__FIFO1          EQU 021H ; Endpoint 1 FIFO.                                  
USB0ADR_USB0ADR__FIFO2          EQU 022H ; Endpoint 2 FIFO.                                  
USB0ADR_USB0ADR__FIFO3          EQU 023H ; Endpoint 3 FIFO.                                  
                                                                                             
USB0ADR_AUTORD__BMASK           EQU 040H ; USB0 Register Auto-Read Flag                      
USB0ADR_AUTORD__SHIFT           EQU 006H ; USB0 Register Auto-Read Flag                      
USB0ADR_AUTORD__DISABLED        EQU 000H ; BUSY must be written manually for each USB0       
                                         ; indirect register read.                           
USB0ADR_AUTORD__ENABLED         EQU 040H ; The next indirect register read will automatically
                                         ; be initiated when firmware reads USB0DAT (USBADDR 
                                         ; bits will not be changed).                        
                                                                                             
USB0ADR_BUSY__BMASK             EQU 080H ; USB0 Register Read Busy Flag                      
USB0ADR_BUSY__SHIFT             EQU 007H ; USB0 Register Read Busy Flag                      
USB0ADR_BUSY__NOT_SET           EQU 000H ; A read is not in progress.                        
USB0ADR_BUSY__SET               EQU 080H ; Initiate a read or a read is in progress.         
                                                                                             
;------------------------------------------------------------------------------
; USB0DAT Enums (USB0 Data @ 0x97)
;------------------------------------------------------------------------------
USB0DAT_USB0DAT__FMASK EQU 0FFH ; USB0 Data
USB0DAT_USB0DAT__SHIFT EQU 000H ; USB0 Data
                                           
;------------------------------------------------------------------------------
; USB0XCN Enums (USB0 Transceiver Control @ 0xD7)
;------------------------------------------------------------------------------
USB0XCN_Dn__BMASK                EQU 001H ; D- Signal Status                                 
USB0XCN_Dn__SHIFT                EQU 000H ; D- Signal Status                                 
USB0XCN_Dn__LOW                  EQU 000H ; D- signal currently at logic 0.                  
USB0XCN_Dn__HIGH                 EQU 001H ; D- signal currently at logic 1.                  
                                                                                             
USB0XCN_Dp__BMASK                EQU 002H ; D+ Signal Status                                 
USB0XCN_Dp__SHIFT                EQU 001H ; D+ Signal Status                                 
USB0XCN_Dp__LOW                  EQU 000H ; D+ signal currently at logic 0.                  
USB0XCN_Dp__HIGH                 EQU 002H ; D+ signal currently at logic 1.                  
                                                                                             
USB0XCN_DFREC__BMASK             EQU 004H ; Differential Receiver                            
USB0XCN_DFREC__SHIFT             EQU 002H ; Differential Receiver                            
USB0XCN_DFREC__DIFFERENTIAL_ZERO EQU 000H ; Differential 0 signalling on the bus.            
USB0XCN_DFREC__DIFFERENTIAL_ONE  EQU 004H ; Differential 1 signalling on the bus.            
                                                                                             
USB0XCN_PHYTST__FMASK            EQU 018H ; Physical Layer Test                              
USB0XCN_PHYTST__SHIFT            EQU 003H ; Physical Layer Test                              
USB0XCN_PHYTST__MODE0            EQU 000H ; Mode 0: Normal (non-test mode) (D+ = X, D- = X). 
USB0XCN_PHYTST__MODE1            EQU 008H ; Mode 1: Differential 1 forced (D+ = 1, D- = 0).  
USB0XCN_PHYTST__MODE2            EQU 010H ; Mode 2: Differential 0 forced (D+ = 0, D- = 1).  
USB0XCN_PHYTST__MODE3            EQU 018H ; Mode 3: Single-Ended 0 forced (D+ = 0, D- = 0).  
                                                                                             
USB0XCN_SPEED__BMASK             EQU 020H ; USB0 Speed Select                                
USB0XCN_SPEED__SHIFT             EQU 005H ; USB0 Speed Select                                
USB0XCN_SPEED__LOW_SPEED         EQU 000H ; USB0 operates as a Low Speed device. If enabled, 
                                          ; the internal pull-up resistor appears on the D-  
                                          ; line.                                            
USB0XCN_SPEED__FULL_SPEED        EQU 020H ; USB0 operates as a Full Speed device. If enabled,
                                          ; the internal pull-up resistor appears on the D+  
                                          ; line.                                            
                                                                                             
USB0XCN_PHYEN__BMASK             EQU 040H ; Physical Layer Enable                            
USB0XCN_PHYEN__SHIFT             EQU 006H ; Physical Layer Enable                            
USB0XCN_PHYEN__DISABLED          EQU 000H ; Disable the USB0 physical layer transceiver      
                                          ; (suspend).                                       
USB0XCN_PHYEN__ENABLED           EQU 040H ; Enable the USB0 physical layer transceiver       
                                          ; (normal).                                        
                                                                                             
USB0XCN_PREN__BMASK              EQU 080H ; Internal Pull-up Resistor Enable                 
USB0XCN_PREN__SHIFT              EQU 007H ; Internal Pull-up Resistor Enable                 
USB0XCN_PREN__PULL_UP_DISABLED   EQU 000H ; Internal pull-up resistor disabled (device       
                                          ; effectively detached from USB network).          
USB0XCN_PREN__PULL_UP_ENABLED    EQU 080H ; Internal pull-up resistor enabled when VBUS is   
                                          ; present (device attached to the USB network).    
                                                                                             
;------------------------------------------------------------------------------
; VDM0CN Enums (Supply Monitor Control @ 0xFF)
;------------------------------------------------------------------------------
VDM0CN_VDDSTAT__BMASK  EQU 040H ; Supply Status                                   
VDM0CN_VDDSTAT__SHIFT  EQU 006H ; Supply Status                                   
VDM0CN_VDDSTAT__BELOW  EQU 000H ; VDD is at or below the supply monitor threshold.
VDM0CN_VDDSTAT__ABOVE  EQU 040H ; VDD is above the supply monitor threshold.      
                                                                                  
VDM0CN_VDMEN__BMASK    EQU 080H ; Supply Monitor Enable                           
VDM0CN_VDMEN__SHIFT    EQU 007H ; Supply Monitor Enable                           
VDM0CN_VDMEN__DISABLED EQU 000H ; Supply Monitor Disabled.                        
VDM0CN_VDMEN__ENABLED  EQU 080H ; Supply Monitor Enabled.                         
                                                                                  
;------------------------------------------------------------------------------
; REF0CN Enums (Voltage Reference Control @ 0xD1)
;------------------------------------------------------------------------------
REF0CN_REFBE__BMASK    EQU 001H ; Internal Reference Buffer Enable                  
REF0CN_REFBE__SHIFT    EQU 000H ; Internal Reference Buffer Enable                  
REF0CN_REFBE__DISABLED EQU 000H ; Disable the internal reference buffer.            
REF0CN_REFBE__ENABLED  EQU 001H ; Enable the internal reference buffer. The internal
                                ; voltage reference is driven on the VREF pin.      
                                                                                    
REF0CN_TEMPE__BMASK    EQU 004H ; Temperature Sensor Enable                         
REF0CN_TEMPE__SHIFT    EQU 002H ; Temperature Sensor Enable                         
REF0CN_TEMPE__DISABLED EQU 000H ; Disable the internal Temperature Sensor.          
REF0CN_TEMPE__ENABLED  EQU 004H ; Enable the internal Temperature Sensor.           
                                                                                    
REF0CN_REFSL__BMASK    EQU 008H ; Voltage Reference Select                          
REF0CN_REFSL__SHIFT    EQU 003H ; Voltage Reference Select                          
REF0CN_REFSL__VREF     EQU 000H ; Use the VREF pin as the voltage reference.        
REF0CN_REFSL__VDD      EQU 008H ; Use VDD as the voltage reference.                 
                                                                                    
REF0CN_REGOVR__BMASK   EQU 010H ; Regulator Reference Override                      
REF0CN_REGOVR__SHIFT   EQU 004H ; Regulator Reference Override                      
REF0CN_REGOVR__REFSL   EQU 000H ; The REFSL bit selects the voltage reference       
                                ; source.                                           
REF0CN_REGOVR__VREG    EQU 010H ; Use the output of the internal regulator as the   
                                ; voltage reference source.                         
                                                                                    
REF0CN_REFBGS__BMASK   EQU 080H ; Reference Buffer Gain Select                      
REF0CN_REFBGS__SHIFT   EQU 007H ; Reference Buffer Gain Select                      
REF0CN_REFBGS__GAIN_2  EQU 000H ; The on-chip voltage reference buffer gain is 2.   
REF0CN_REFBGS__GAIN_1  EQU 080H ; The on-chip voltage reference buffer gain is 1.   
                                                                                    
;------------------------------------------------------------------------------
; REG01CN Enums (Voltage Regulator Control @ 0xC9)
;------------------------------------------------------------------------------
REG01CN_REG1MD__BMASK     EQU 002H ; VREG1 Voltage Regulator Mode                     
REG01CN_REG1MD__SHIFT     EQU 001H ; VREG1 Voltage Regulator Mode                     
REG01CN_REG1MD__NORMAL    EQU 000H ; VREG1 Voltage Regulator in normal mode.          
REG01CN_REG1MD__LOW_POWER EQU 002H ; VREG1 Voltage Regulator in low power mode.       
                                                                                      
REG01CN_STOPCF__BMASK     EQU 008H ; VREG1 Stop Mode Configuration                    
REG01CN_STOPCF__SHIFT     EQU 003H ; VREG1 Stop Mode Configuration                    
REG01CN_STOPCF__ACTIVE    EQU 000H ; VREG1 Regulator is still active in stop mode. Any
                                   ; enabled reset source will reset the device.      
REG01CN_STOPCF__SHUTDOWN  EQU 008H ; VREG1 Regulator is shut down in stop mode. Only  
                                   ; the RSTb pin or power cycle can reset the device.
                                                                                      
REG01CN_REG0MD__BMASK     EQU 010H ; VREG0 Voltage Regulator Mode                     
REG01CN_REG0MD__SHIFT     EQU 004H ; VREG0 Voltage Regulator Mode                     
REG01CN_REG0MD__NORMAL    EQU 000H ; VREG0 Voltage Regulator in normal mode.          
REG01CN_REG0MD__LOW_POWER EQU 010H ; VREG0 Voltage Regulator in low power mode.       
                                                                                      
REG01CN_VBSTAT__BMASK     EQU 040H ; VBUS Signal Status                               
REG01CN_VBSTAT__SHIFT     EQU 006H ; VBUS Signal Status                               
REG01CN_VBSTAT__NOT_SET   EQU 000H ; VBUS signal currently absent (device not attached
                                   ; to USB network).                                 
REG01CN_VBSTAT__SET       EQU 040H ; VBUS signal currently present (device attached to
                                   ; USB network).                                    
                                                                                      
REG01CN_REG0DIS__BMASK    EQU 080H ; Voltage Regulator (REG0) Disable                 
REG01CN_REG0DIS__SHIFT    EQU 007H ; Voltage Regulator (REG0) Disable                 
REG01CN_REG0DIS__ENABLED  EQU 000H ; Enable the VREG0 Voltage Regulator.              
REG01CN_REG0DIS__DISABLED EQU 080H ; Disable the VREG0 Voltage Regulator.             
                                                                                      
;------------------------------------------------------------------------------
; EMI0CF Enums (External Memory Configuration @ 0x85)
;------------------------------------------------------------------------------
EMI0CF_EALE__FMASK                    EQU 003H ; ALE Pulse-Width Select                            
EMI0CF_EALE__SHIFT                    EQU 000H ; ALE Pulse-Width Select                            
EMI0CF_EALE__1_CLOCK                  EQU 000H ; ALE high and ALE low pulse width = 1 SYSCLK cycle.
EMI0CF_EALE__2_CLOCKS                 EQU 001H ; ALE high and ALE low pulse width = 2 SYSCLK       
                                               ; cycles.                                           
EMI0CF_EALE__3_CLOCKS                 EQU 002H ; ALE high and ALE low pulse width = 3 SYSCLK       
                                               ; cycles.                                           
EMI0CF_EALE__4_CLOCKS                 EQU 003H ; ALE high and ALE low pulse width = 4 SYSCLK       
                                               ; cycles.                                           
                                                                                                   
EMI0CF_EMD__FMASK                     EQU 00CH ; EMIF Operating Mode Select                        
EMI0CF_EMD__SHIFT                     EQU 002H ; EMIF Operating Mode Select                        
EMI0CF_EMD__INTERNAL_ONLY             EQU 000H ; Internal Only: MOVX accesses on-chip XRAM only.   
                                               ; All effective addresses alias to on-chip memory   
                                               ; space.                                            
EMI0CF_EMD__SPLIT_WITHOUT_BANK_SELECT EQU 004H ; Split Mode without Bank Select: Accesses below the
                                               ; internal XRAM boundary are directed on-chip.      
                                               ; Accesses above the internal XRAM boundary are     
                                               ; directed off-chip. 8-bit off-chip MOVX operations 
                                               ; use the current contents of the Address high port 
                                               ; latches to resolve the upper address byte. To     
                                               ; access off chip space, EMI0CN must be set to a    
                                               ; page that is not contained in the on-chip address 
                                               ; space.                                            
EMI0CF_EMD__SPLIT_WITH_BANK_SELECT    EQU 008H ; Split Mode with Bank Select: Accesses below the   
                                               ; internal XRAM boundary are directed on-chip.      
                                               ; Accesses above the internal XRAM boundary are     
                                               ; directed off-chip. 8-bit off-chip MOVX operations 
                                               ; uses the contents of EMI0CN to determine the high-
                                               ; byte of the address.                              
EMI0CF_EMD__EXTERNAL_ONLY             EQU 00CH ; External Only: MOVX accesses off-chip XRAM only.  
                                               ; On-chip XRAM is not visible to the core.          
                                                                                                   
EMI0CF_MUXMD__BMASK                   EQU 010H ; EMIF Multiplex Mode Select                        
EMI0CF_MUXMD__SHIFT                   EQU 004H ; EMIF Multiplex Mode Select                        
EMI0CF_MUXMD__MULTIPLEXED             EQU 000H ; EMIF operates in multiplexed address/data mode.   
EMI0CF_MUXMD__NON_MULTIPLEXED         EQU 010H ; EMIF operates in non-multiplexed mode (separate   
                                               ; address and data pins).                           
                                                                                                   
EMI0CF_USBFAE__BMASK                  EQU 040H ; USB FIFO Access Enable                            
EMI0CF_USBFAE__SHIFT                  EQU 006H ; USB FIFO Access Enable                            
EMI0CF_USBFAE__FIFO_ACCESS_DISABLED   EQU 000H ; USB FIFO RAM not available through MOVX           
                                               ; instructions.                                     
EMI0CF_USBFAE__FIFO_ACCESS_ENABLED    EQU 040H ; USB FIFO RAM available using MOVX instructions.   
                                               ; The 1 kB of USB RAM will be mapped in XRAM space  
                                               ; at addresses 0x0400 to 0x07FF. The USB clock must 
                                               ; be active and greater than or equal to twice the  
                                               ; SYSCLK (USBCLK > 2 x SYSCLK) to access this area  
                                               ; with MOVX instructions.                           
                                                                                                   
;------------------------------------------------------------------------------
; EMI0CN Enums (External Memory Interface Control @ 0xAA)
;------------------------------------------------------------------------------
EMI0CN_PGSEL__FMASK EQU 0FFH ; XRAM Page Select
EMI0CN_PGSEL__SHIFT EQU 000H ; XRAM Page Select
                                               
;------------------------------------------------------------------------------
; EMI0TC Enums (External Memory Timing Control @ 0x84)
;------------------------------------------------------------------------------
EMI0TC_AHOLD__FMASK      EQU 003H ; EMIF Address Hold Time                      
EMI0TC_AHOLD__SHIFT      EQU 000H ; EMIF Address Hold Time                      
EMI0TC_AHOLD__0_CLOCKS   EQU 000H ; Address hold time = 0 SYSCLK cycles.        
EMI0TC_AHOLD__1_CLOCK    EQU 001H ; Address hold time = 1 SYSCLK cycle.         
EMI0TC_AHOLD__2_CLOCKS   EQU 002H ; Address hold time = 2 SYSCLK cycles.        
EMI0TC_AHOLD__3_CLOCKS   EQU 003H ; Address hold time = 3 SYSCLK cycles.        
                                                                                
EMI0TC_PWIDTH__FMASK     EQU 03CH ; EMIF /WR and /RD Pulse-Width Control        
EMI0TC_PWIDTH__SHIFT     EQU 002H ; EMIF /WR and /RD Pulse-Width Control        
EMI0TC_PWIDTH__1_CLOCK   EQU 000H ; /WR and /RD pulse width is 1 SYSCLK cycle.  
EMI0TC_PWIDTH__2_CLOCKS  EQU 004H ; /WR and /RD pulse width is 2 SYSCLK cycles. 
EMI0TC_PWIDTH__3_CLOCKS  EQU 008H ; /WR and /RD pulse width is 3 SYSCLK cycles. 
EMI0TC_PWIDTH__4_CLOCKS  EQU 00CH ; /WR and /RD pulse width is 4 SYSCLK cycles. 
EMI0TC_PWIDTH__5_CLOCKS  EQU 010H ; /WR and /RD pulse width is 5 SYSCLK cycles. 
EMI0TC_PWIDTH__6_CLOCKS  EQU 014H ; /WR and /RD pulse width is 6 SYSCLK cycles. 
EMI0TC_PWIDTH__7_CLOCKS  EQU 018H ; /WR and /RD pulse width is 7 SYSCLK cycles. 
EMI0TC_PWIDTH__8_CLOCKS  EQU 01CH ; /WR and /RD pulse width is 8 SYSCLK cycles. 
EMI0TC_PWIDTH__9_CLOCKS  EQU 020H ; /WR and /RD pulse width is 9 SYSCLK cycles. 
EMI0TC_PWIDTH__10_CLOCKS EQU 024H ; /WR and /RD pulse width is 10 SYSCLK cycles.
EMI0TC_PWIDTH__11_CLOCKS EQU 028H ; /WR and /RD pulse width is 11 SYSCLK cycles.
EMI0TC_PWIDTH__12_CLOCKS EQU 02CH ; /WR and /RD pulse width is 12 SYSCLK cycles.
EMI0TC_PWIDTH__13_CLOCKS EQU 030H ; /WR and /RD pulse width is 13 SYSCLK cycles.
EMI0TC_PWIDTH__14_CLOCKS EQU 034H ; /WR and /RD pulse width is 14 SYSCLK cycles.
EMI0TC_PWIDTH__15_CLOCKS EQU 038H ; /WR and /RD pulse width is 15 SYSCLK cycles.
EMI0TC_PWIDTH__16_CLOCKS EQU 03CH ; /WR and /RD pulse width is 16 SYSCLK cycles.
                                                                                
EMI0TC_ASETUP__FMASK     EQU 0C0H ; EMIF Address Setup Time                     
EMI0TC_ASETUP__SHIFT     EQU 006H ; EMIF Address Setup Time                     
EMI0TC_ASETUP__0_CLOCKS  EQU 000H ; Address setup time = 0 SYSCLK cycles.       
EMI0TC_ASETUP__1_CLOCK   EQU 040H ; Address setup time = 1 SYSCLK cycle.        
EMI0TC_ASETUP__2_CLOCKS  EQU 080H ; Address setup time = 2 SYSCLK cycles.       
EMI0TC_ASETUP__3_CLOCKS  EQU 0C0H ; Address setup time = 3 SYSCLK cycles.       
                                                                                
