static void F_1 ( struct V_1 * V_2 )\r\n{\r\nV_3 . V_4 ( 0 , 1 , V_2 -> V_5 , V_2 -> V_2 , 4 ,\r\n& V_2 -> V_6 . V_7 ) ;\r\n}\r\nstatic void F_2 ( struct V_1 * V_2 , T_1 * V_7 )\r\n{\r\n* V_7 = V_2 -> V_6 . V_7 ;\r\n}\r\nstatic void F_3 ( struct V_1 * V_2 , T_1 V_7 )\r\n{\r\nV_2 -> V_6 . V_7 = ( V_7 & V_2 -> V_6 . V_8 ) |\r\n( V_2 -> V_6 . V_7 & ~ V_2 -> V_6 . V_8 ) ;\r\n}\r\nstatic void F_4 ( struct V_1 * V_2 )\r\n{\r\nV_3 . V_4 ( 0 , 1 , F_5 ( 14 , 0 ) , 0x10 , 4 ,\r\n& V_2 -> V_6 . V_7 ) ;\r\nV_2 -> V_6 . V_7 += 0x400 ;\r\n}\r\nstatic void F_6 ( struct V_1 * V_2 , T_1 * V_7 )\r\n{\r\nF_2 ( V_2 , V_7 ) ;\r\nif ( * V_7 != V_2 -> V_6 . V_8 )\r\n* V_7 |= 0x100 ;\r\n}\r\nvoid F_7 ( struct V_1 * V_2 )\r\n{\r\nV_2 -> V_6 . V_7 = 0x01060100 ;\r\nV_2 -> V_6 . V_8 = 0 ;\r\n}\r\nstatic void F_8 ( struct V_1 * V_2 , T_1 * V_7 )\r\n{\r\nF_2 ( V_2 , V_7 ) ;\r\n}\r\nstatic void F_9 ( struct V_1 * V_2 , T_1 * V_7 )\r\n{\r\n* V_7 = V_2 -> V_6 . V_7 & 0xfff00ff ;\r\n}\r\nstatic void T_2 F_10 ( void )\r\n{\r\nint V_9 ;\r\nfor ( V_9 = 0 ; V_9 < F_11 ( V_10 ) ; V_9 ++ ) {\r\nif ( V_10 [ V_9 ] . V_11 )\r\nV_10 [ V_9 ] . V_11 ( & V_10 [ V_9 ] ) ;\r\n}\r\n}\r\nstatic inline void F_12 ( T_1 * V_7 , int V_2 , int V_12 )\r\n{\r\nT_3 V_8 ;\r\n* V_7 >>= ( ( V_2 & 3 ) * 8 ) ;\r\nV_8 = 0xFFFFFFFF >> ( ( 4 - V_12 ) * 8 ) ;\r\n* V_7 &= V_8 ;\r\n}\r\nint F_13 ( unsigned int V_13 , int V_2 , int V_12 , T_1 * V_7 )\r\n{\r\nT_1 V_14 , V_15 ;\r\nint V_16 = 0 ;\r\nswitch ( V_2 ) {\r\ncase V_17 :\r\ncase V_17 + 1 :\r\ncase V_17 + 2 :\r\ncase V_17 + 3 :\r\n* V_7 = 0 ;\r\nbreak;\r\ncase V_18 :\r\nif ( V_12 == 4 )\r\n* V_7 = 0x00010100 ;\r\nbreak;\r\ncase V_19 :\r\n* V_7 = 1 ;\r\nbreak;\r\ncase V_20 :\r\ncase V_21 :\r\nV_3 . V_4 ( 0 , 0 , V_13 ,\r\nV_17 , 4 , & V_14 ) ;\r\nV_15 = V_14 + ( 512 * V_22 - 1 ) ;\r\nV_15 >>= 16 ;\r\nV_15 &= 0xFFF0 ;\r\nV_14 >>= 16 ;\r\nV_14 &= 0xFFF0 ;\r\nif ( V_2 == V_21 )\r\n* V_7 = V_15 ;\r\nelse if ( V_12 == 2 )\r\n* V_7 = V_14 ;\r\nelse\r\n* V_7 = ( V_15 << 16 ) | V_14 ;\r\nbreak;\r\ncase V_23 :\r\n* V_7 = 0xFFF0 ;\r\nbreak;\r\ncase V_24 :\r\n* V_7 = 0x0 ;\r\nbreak;\r\ncase V_25 :\r\n* V_7 = 0xF0 ;\r\nbreak;\r\ncase V_26 :\r\n* V_7 = 0 ;\r\nbreak;\r\ndefault:\r\nV_16 = 1 ;\r\n}\r\nreturn V_16 ;\r\n}\r\nstatic int F_14 ( unsigned int V_13 , int V_2 , int V_12 , T_1 * V_7 )\r\n{\r\nunsigned long V_27 ;\r\nint V_9 ;\r\nfor ( V_9 = 0 ; V_9 < F_11 ( V_10 ) ; V_9 ++ ) {\r\nif ( V_10 [ V_9 ] . V_5 == V_13 &&\r\nV_10 [ V_9 ] . V_2 == ( V_2 & ~ 3 ) &&\r\nV_10 [ V_9 ] . V_4 ) {\r\nF_15 ( & V_28 , V_27 ) ;\r\nV_10 [ V_9 ] . V_4 ( & ( V_10 [ V_9 ] ) , V_7 ) ;\r\nF_16 ( & V_28 , V_27 ) ;\r\nF_12 ( V_7 , V_2 , V_12 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic int F_17 ( unsigned int V_29 , unsigned int V_30 ,\r\nunsigned int V_13 , int V_2 , int V_12 , T_1 * V_7 )\r\n{\r\nF_18 ( V_29 ) ;\r\nif ( V_30 == 1 && ! F_14 ( V_13 , V_2 , V_12 , V_7 ) )\r\nreturn 0 ;\r\nif ( V_30 == 0 && ( F_5 ( 1 , 0 ) == V_13 ) &&\r\n! F_13 ( V_13 , V_2 , V_12 , V_7 ) )\r\nreturn 0 ;\r\nreturn V_3 . V_4 ( V_29 , V_30 , V_13 , V_2 , V_12 , V_7 ) ;\r\n}\r\nstatic int F_19 ( unsigned int V_13 , int V_2 , int V_12 , T_1 V_7 )\r\n{\r\nunsigned long V_27 ;\r\nint V_9 ;\r\nfor ( V_9 = 0 ; V_9 < F_11 ( V_10 ) ; V_9 ++ ) {\r\nif ( V_10 [ V_9 ] . V_5 == V_13 &&\r\nV_10 [ V_9 ] . V_2 == ( V_2 & ~ 3 ) &&\r\nV_10 [ V_9 ] . V_31 ) {\r\nF_15 ( & V_28 , V_27 ) ;\r\nV_10 [ V_9 ] . V_31 ( & ( V_10 [ V_9 ] ) , V_7 ) ;\r\nF_16 ( & V_28 , V_27 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic int F_20 ( unsigned int V_29 , unsigned int V_30 ,\r\nunsigned int V_13 , int V_2 , int V_12 , T_1 V_7 )\r\n{\r\nF_18 ( V_29 ) ;\r\nif ( V_30 == 1 && ! F_19 ( V_13 , V_2 , V_12 , V_7 ) )\r\nreturn 0 ;\r\nif ( V_30 == 0 && F_5 ( 1 , 0 ) == V_13 &&\r\n( ( V_2 & ~ 3 ) == V_17 ) )\r\nreturn 0 ;\r\nreturn V_3 . V_31 ( V_29 , V_30 , V_13 , V_2 , V_12 , V_7 ) ;\r\n}\r\nint T_2 F_21 ( void )\r\n{\r\nF_10 () ;\r\nV_32 = & V_33 ;\r\nreturn 1 ;\r\n}
