Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Feb 15 21:32:05 2017
| Host         : linux-Inspiron-5565 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.735        0.000                      0                 2243        0.046        0.000                      0                 2243        4.020        0.000                       0                  1030  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 2.500}        5.000           200.000         
clk_fpga_2  {0.000 4.000}        8.000           125.000         
clk_fpga_3  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.735        0.000                      0                 2243        0.046        0.000                      0                 2243        4.020        0.000                       0                  1030  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 3.377ns (39.065%)  route 5.268ns (60.935%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.647     2.941    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X39Y86         FDRE                                         r  xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/Q
                         net (fo=21, routed)          1.161     4.558    xc7z020_i/bigint_math_0/inst/a_load_reg_425[2]
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.682 r  xc7z020_i/bigint_math_0/inst/tmp_1_fu_274_p2_carry_i_1/O
                         net (fo=4, routed)           0.511     5.193    xc7z020_i/bigint_math_0/inst/tmp_1_fu_274_p2_carry_i_1_n_4
    SLICE_X40Y92         LUT5 (Prop_lut5_I0_O)        0.124     5.317 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.317    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_i_2_n_4
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.718 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.718    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_n_4
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.052 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry__0/O[1]
                         net (fo=2, routed)           0.570     6.622    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry__0_n_10
    SLICE_X40Y95         LUT2 (Prop_lut2_I0_O)        0.299     6.921 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_1/O
                         net (fo=2, routed)           0.690     7.611    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_1_n_4
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.327     7.938 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_4/O
                         net (fo=1, routed)           0.000     7.938    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_4_n_4
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.339 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry/CO[3]
                         net (fo=1, routed)           0.000     8.339    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_n_4
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.574 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry__0/O[0]
                         net (fo=3, routed)           0.483     9.056    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/D[7]
    SLICE_X41Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.616 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_8_reg_447_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           1.207    10.823    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/CO[0]
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.116    10.939 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/c_addr_2_reg_451[7]_i_1/O
                         net (fo=8, routed)           0.647    11.586    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_4510
    SLICE_X43Y88         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.476    12.655    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X43Y88         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[0]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X43Y88         FDRE (Setup_fdre_C_CE)      -0.409    12.321    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[0]
  -------------------------------------------------------------------
                         required time                         12.321    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 3.377ns (39.065%)  route 5.268ns (60.935%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.647     2.941    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X39Y86         FDRE                                         r  xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/Q
                         net (fo=21, routed)          1.161     4.558    xc7z020_i/bigint_math_0/inst/a_load_reg_425[2]
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.682 r  xc7z020_i/bigint_math_0/inst/tmp_1_fu_274_p2_carry_i_1/O
                         net (fo=4, routed)           0.511     5.193    xc7z020_i/bigint_math_0/inst/tmp_1_fu_274_p2_carry_i_1_n_4
    SLICE_X40Y92         LUT5 (Prop_lut5_I0_O)        0.124     5.317 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.317    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_i_2_n_4
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.718 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.718    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_n_4
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.052 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry__0/O[1]
                         net (fo=2, routed)           0.570     6.622    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry__0_n_10
    SLICE_X40Y95         LUT2 (Prop_lut2_I0_O)        0.299     6.921 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_1/O
                         net (fo=2, routed)           0.690     7.611    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_1_n_4
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.327     7.938 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_4/O
                         net (fo=1, routed)           0.000     7.938    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_4_n_4
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.339 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry/CO[3]
                         net (fo=1, routed)           0.000     8.339    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_n_4
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.574 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry__0/O[0]
                         net (fo=3, routed)           0.483     9.056    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/D[7]
    SLICE_X41Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.616 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_8_reg_447_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           1.207    10.823    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/CO[0]
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.116    10.939 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/c_addr_2_reg_451[7]_i_1/O
                         net (fo=8, routed)           0.647    11.586    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_4510
    SLICE_X43Y88         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.476    12.655    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X43Y88         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[1]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X43Y88         FDRE (Setup_fdre_C_CE)      -0.409    12.321    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[1]
  -------------------------------------------------------------------
                         required time                         12.321    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 3.377ns (39.065%)  route 5.268ns (60.935%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.647     2.941    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X39Y86         FDRE                                         r  xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/Q
                         net (fo=21, routed)          1.161     4.558    xc7z020_i/bigint_math_0/inst/a_load_reg_425[2]
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.682 r  xc7z020_i/bigint_math_0/inst/tmp_1_fu_274_p2_carry_i_1/O
                         net (fo=4, routed)           0.511     5.193    xc7z020_i/bigint_math_0/inst/tmp_1_fu_274_p2_carry_i_1_n_4
    SLICE_X40Y92         LUT5 (Prop_lut5_I0_O)        0.124     5.317 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.317    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_i_2_n_4
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.718 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.718    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_n_4
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.052 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry__0/O[1]
                         net (fo=2, routed)           0.570     6.622    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry__0_n_10
    SLICE_X40Y95         LUT2 (Prop_lut2_I0_O)        0.299     6.921 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_1/O
                         net (fo=2, routed)           0.690     7.611    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_1_n_4
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.327     7.938 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_4/O
                         net (fo=1, routed)           0.000     7.938    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_4_n_4
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.339 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry/CO[3]
                         net (fo=1, routed)           0.000     8.339    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_n_4
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.574 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry__0/O[0]
                         net (fo=3, routed)           0.483     9.056    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/D[7]
    SLICE_X41Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.616 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_8_reg_447_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           1.207    10.823    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/CO[0]
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.116    10.939 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/c_addr_2_reg_451[7]_i_1/O
                         net (fo=8, routed)           0.647    11.586    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_4510
    SLICE_X43Y88         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.476    12.655    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X43Y88         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[3]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X43Y88         FDRE (Setup_fdre_C_CE)      -0.409    12.321    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[3]
  -------------------------------------------------------------------
                         required time                         12.321    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 3.377ns (39.065%)  route 5.268ns (60.935%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.647     2.941    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X39Y86         FDRE                                         r  xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/Q
                         net (fo=21, routed)          1.161     4.558    xc7z020_i/bigint_math_0/inst/a_load_reg_425[2]
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.682 r  xc7z020_i/bigint_math_0/inst/tmp_1_fu_274_p2_carry_i_1/O
                         net (fo=4, routed)           0.511     5.193    xc7z020_i/bigint_math_0/inst/tmp_1_fu_274_p2_carry_i_1_n_4
    SLICE_X40Y92         LUT5 (Prop_lut5_I0_O)        0.124     5.317 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.317    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_i_2_n_4
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.718 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.718    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_n_4
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.052 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry__0/O[1]
                         net (fo=2, routed)           0.570     6.622    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry__0_n_10
    SLICE_X40Y95         LUT2 (Prop_lut2_I0_O)        0.299     6.921 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_1/O
                         net (fo=2, routed)           0.690     7.611    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_1_n_4
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.327     7.938 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_4/O
                         net (fo=1, routed)           0.000     7.938    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_4_n_4
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.339 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry/CO[3]
                         net (fo=1, routed)           0.000     8.339    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_n_4
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.574 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry__0/O[0]
                         net (fo=3, routed)           0.483     9.056    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/D[7]
    SLICE_X41Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.616 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_8_reg_447_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           1.207    10.823    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/CO[0]
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.116    10.939 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/c_addr_2_reg_451[7]_i_1/O
                         net (fo=8, routed)           0.647    11.586    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_4510
    SLICE_X43Y88         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.476    12.655    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X43Y88         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[6]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X43Y88         FDRE (Setup_fdre_C_CE)      -0.409    12.321    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[6]
  -------------------------------------------------------------------
                         required time                         12.321    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 3.377ns (39.610%)  route 5.149ns (60.390%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.647     2.941    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X39Y86         FDRE                                         r  xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/Q
                         net (fo=21, routed)          1.161     4.558    xc7z020_i/bigint_math_0/inst/a_load_reg_425[2]
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.682 r  xc7z020_i/bigint_math_0/inst/tmp_1_fu_274_p2_carry_i_1/O
                         net (fo=4, routed)           0.511     5.193    xc7z020_i/bigint_math_0/inst/tmp_1_fu_274_p2_carry_i_1_n_4
    SLICE_X40Y92         LUT5 (Prop_lut5_I0_O)        0.124     5.317 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.317    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_i_2_n_4
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.718 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.718    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_n_4
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.052 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry__0/O[1]
                         net (fo=2, routed)           0.570     6.622    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry__0_n_10
    SLICE_X40Y95         LUT2 (Prop_lut2_I0_O)        0.299     6.921 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_1/O
                         net (fo=2, routed)           0.690     7.611    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_1_n_4
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.327     7.938 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_4/O
                         net (fo=1, routed)           0.000     7.938    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_4_n_4
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.339 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry/CO[3]
                         net (fo=1, routed)           0.000     8.339    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_n_4
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.574 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry__0/O[0]
                         net (fo=3, routed)           0.483     9.056    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/D[7]
    SLICE_X41Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.616 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_8_reg_447_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           1.207    10.823    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/CO[0]
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.116    10.939 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/c_addr_2_reg_451[7]_i_1/O
                         net (fo=8, routed)           0.528    11.467    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_4510
    SLICE_X44Y88         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.475    12.654    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X44Y88         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[7]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X44Y88         FDRE (Setup_fdre_C_CE)      -0.409    12.320    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[7]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 3.377ns (39.708%)  route 5.128ns (60.292%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.647     2.941    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X39Y86         FDRE                                         r  xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/Q
                         net (fo=21, routed)          1.161     4.558    xc7z020_i/bigint_math_0/inst/a_load_reg_425[2]
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.682 r  xc7z020_i/bigint_math_0/inst/tmp_1_fu_274_p2_carry_i_1/O
                         net (fo=4, routed)           0.511     5.193    xc7z020_i/bigint_math_0/inst/tmp_1_fu_274_p2_carry_i_1_n_4
    SLICE_X40Y92         LUT5 (Prop_lut5_I0_O)        0.124     5.317 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.317    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_i_2_n_4
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.718 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.718    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_n_4
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.052 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry__0/O[1]
                         net (fo=2, routed)           0.570     6.622    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry__0_n_10
    SLICE_X40Y95         LUT2 (Prop_lut2_I0_O)        0.299     6.921 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_1/O
                         net (fo=2, routed)           0.690     7.611    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_1_n_4
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.327     7.938 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_4/O
                         net (fo=1, routed)           0.000     7.938    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_4_n_4
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.339 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry/CO[3]
                         net (fo=1, routed)           0.000     8.339    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_n_4
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.574 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry__0/O[0]
                         net (fo=3, routed)           0.483     9.056    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/D[7]
    SLICE_X41Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.616 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_8_reg_447_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           1.207    10.823    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/CO[0]
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.116    10.939 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/c_addr_2_reg_451[7]_i_1/O
                         net (fo=8, routed)           0.507    11.446    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_4510
    SLICE_X42Y86         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.474    12.653    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X42Y86         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[2]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X42Y86         FDRE (Setup_fdre_C_CE)      -0.373    12.355    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[2]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 3.377ns (39.708%)  route 5.128ns (60.292%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.647     2.941    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X39Y86         FDRE                                         r  xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/Q
                         net (fo=21, routed)          1.161     4.558    xc7z020_i/bigint_math_0/inst/a_load_reg_425[2]
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.682 r  xc7z020_i/bigint_math_0/inst/tmp_1_fu_274_p2_carry_i_1/O
                         net (fo=4, routed)           0.511     5.193    xc7z020_i/bigint_math_0/inst/tmp_1_fu_274_p2_carry_i_1_n_4
    SLICE_X40Y92         LUT5 (Prop_lut5_I0_O)        0.124     5.317 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.317    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_i_2_n_4
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.718 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.718    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_n_4
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.052 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry__0/O[1]
                         net (fo=2, routed)           0.570     6.622    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry__0_n_10
    SLICE_X40Y95         LUT2 (Prop_lut2_I0_O)        0.299     6.921 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_1/O
                         net (fo=2, routed)           0.690     7.611    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_1_n_4
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.327     7.938 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_4/O
                         net (fo=1, routed)           0.000     7.938    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_4_n_4
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.339 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry/CO[3]
                         net (fo=1, routed)           0.000     8.339    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_n_4
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.574 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry__0/O[0]
                         net (fo=3, routed)           0.483     9.056    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/D[7]
    SLICE_X41Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.616 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_8_reg_447_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           1.207    10.823    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/CO[0]
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.116    10.939 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/c_addr_2_reg_451[7]_i_1/O
                         net (fo=8, routed)           0.507    11.446    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_4510
    SLICE_X42Y86         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.474    12.653    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X42Y86         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[4]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X42Y86         FDRE (Setup_fdre_C_CE)      -0.373    12.355    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[4]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 3.377ns (39.708%)  route 5.128ns (60.292%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.647     2.941    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X39Y86         FDRE                                         r  xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  xc7z020_i/bigint_math_0/inst/a_load_reg_425_reg[2]/Q
                         net (fo=21, routed)          1.161     4.558    xc7z020_i/bigint_math_0/inst/a_load_reg_425[2]
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.682 r  xc7z020_i/bigint_math_0/inst/tmp_1_fu_274_p2_carry_i_1/O
                         net (fo=4, routed)           0.511     5.193    xc7z020_i/bigint_math_0/inst/tmp_1_fu_274_p2_carry_i_1_n_4
    SLICE_X40Y92         LUT5 (Prop_lut5_I0_O)        0.124     5.317 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.317    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_i_2_n_4
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.718 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.718    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry_n_4
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.052 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry__0/O[1]
                         net (fo=2, routed)           0.570     6.622    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2_carry__0_n_10
    SLICE_X40Y95         LUT2 (Prop_lut2_I0_O)        0.299     6.921 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_1/O
                         net (fo=2, routed)           0.690     7.611    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_1_n_4
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.327     7.938 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_4/O
                         net (fo=1, routed)           0.000     7.938    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_i_4_n_4
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.339 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry/CO[3]
                         net (fo=1, routed)           0.000     8.339    xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry_n_4
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.574 r  xc7z020_i/bigint_math_0/inst/prod_fu_264_p2__24_carry__0/O[0]
                         net (fo=3, routed)           0.483     9.056    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/D[7]
    SLICE_X41Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     9.616 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_8_reg_447_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           1.207    10.823    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/CO[0]
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.116    10.939 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/c_addr_2_reg_451[7]_i_1/O
                         net (fo=8, routed)           0.507    11.446    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_4510
    SLICE_X42Y86         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.474    12.653    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X42Y86         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[5]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X42Y86         FDRE (Setup_fdre_C_CE)      -0.373    12.355    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_451_reg[5]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/c_addr_4_reg_475_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 3.711ns (45.958%)  route 4.364ns (54.042%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.695     2.989    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/ap_clk
    RAMB36_X2Y19         RAMB36E1                                     r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     5.443 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/DOADO[29]
                         net (fo=2, routed)           1.164     6.608    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/reg_186_reg[7]_i_8[29]
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.732 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/reg_186[5]_i_3/O
                         net (fo=1, routed)           0.826     7.557    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/reg_186[5]_i_3_n_4
    SLICE_X36Y98         LUT3 (Prop_lut3_I1_O)        0.148     7.705 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/reg_186[5]_i_1/O
                         net (fo=6, routed)           0.646     8.351    xc7z020_i/bigint_math_0/inst/C[5]
    SLICE_X42Y98         LUT2 (Prop_lut2_I1_O)        0.328     8.679 r  xc7z020_i/bigint_math_0/inst/c_addr_4_reg_475[7]_i_7/O
                         net (fo=1, routed)           0.000     8.679    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/carry_reg_441_reg[7]_0[1]
    SLICE_X42Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.212 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/c_addr_4_reg_475_reg[7]_i_3/CO[3]
                         net (fo=2, routed)           0.875    10.087    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_14_fu_352_p3
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.211 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/c_addr_4_reg_475[7]_i_1/O
                         net (fo=8, routed)           0.853    11.064    xc7z020_i/bigint_math_0/inst/c_addr_4_reg_4750
    SLICE_X43Y87         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_4_reg_475_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.475    12.654    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X43Y87         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_4_reg_475_reg[4]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X43Y87         FDRE (Setup_fdre_C_CE)      -0.205    12.524    xc7z020_i/bigint_math_0/inst/c_addr_4_reg_475_reg[4]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/c_addr_4_reg_475_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.932ns  (logic 3.711ns (46.787%)  route 4.221ns (53.213%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.695     2.989    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/ap_clk
    RAMB36_X2Y19         RAMB36E1                                     r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     5.443 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/DOADO[29]
                         net (fo=2, routed)           1.164     6.608    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/reg_186_reg[7]_i_8[29]
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.732 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/reg_186[5]_i_3/O
                         net (fo=1, routed)           0.826     7.557    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/reg_186[5]_i_3_n_4
    SLICE_X36Y98         LUT3 (Prop_lut3_I1_O)        0.148     7.705 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/reg_186[5]_i_1/O
                         net (fo=6, routed)           0.646     8.351    xc7z020_i/bigint_math_0/inst/C[5]
    SLICE_X42Y98         LUT2 (Prop_lut2_I1_O)        0.328     8.679 r  xc7z020_i/bigint_math_0/inst/c_addr_4_reg_475[7]_i_7/O
                         net (fo=1, routed)           0.000     8.679    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/carry_reg_441_reg[7]_0[1]
    SLICE_X42Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.212 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/c_addr_4_reg_475_reg[7]_i_3/CO[3]
                         net (fo=2, routed)           0.875    10.087    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_14_fu_352_p3
    SLICE_X43Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.211 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/c_addr_4_reg_475[7]_i_1/O
                         net (fo=8, routed)           0.710    10.921    xc7z020_i/bigint_math_0/inst/c_addr_4_reg_4750
    SLICE_X43Y89         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_4_reg_475_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        1.477    12.656    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X43Y89         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_4_reg_475_reg[0]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X43Y89         FDRE (Setup_fdre_C_CE)      -0.205    12.526    xc7z020_i/bigint_math_0/inst/c_addr_4_reg_475_reg[0]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  1.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.656     0.992    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.262    xc7z020_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.885     1.251    xc7z020_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    xc7z020_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.556     0.892    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X35Y89         FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[16]/Q
                         net (fo=1, routed)           0.056     1.088    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X34Y89         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.823     1.189    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.022    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.656     0.992    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    xc7z020_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.885     1.251    xc7z020_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    xc7z020_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.993%)  route 0.172ns (55.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.555     0.891    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X35Y87         FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[7]/Q
                         net (fo=1, routed)           0.172     1.204    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X32Y88         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.823     1.189    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y88         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.908%)  route 0.180ns (56.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.573     0.909    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y87         FDRE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.180     1.230    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y88         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.841     1.207    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.014%)  route 0.179ns (55.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.572     0.908    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y84         FDRE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.179     1.228    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y86         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.838     1.204    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.567     0.903    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X27Y82         FDRE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[35]/Q
                         net (fo=1, routed)           0.054     1.098    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg_n_4_[35]
    SLICE_X26Y82         LUT3 (Prop_lut3_I2_O)        0.045     1.143 r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[35]_i_1__0/O
                         net (fo=1, routed)           0.000     1.143    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[35]_i_1__0_n_4
    SLICE_X26Y82         FDRE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.835     1.201    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X26Y82         FDRE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[35]/C
                         clock pessimism             -0.285     0.916    
    SLICE_X26Y82         FDRE (Hold_fdre_C_D)         0.121     1.037    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.554     0.890    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X33Y85         FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[0]/Q
                         net (fo=1, routed)           0.114     1.145    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X34Y86         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.820     1.186    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y86         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.039    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.555     0.891    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X35Y87         FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[3]/Q
                         net (fo=1, routed)           0.170     1.202    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X34Y86         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.820     1.186    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y86         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.281     0.905    
    SLICE_X34Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.088    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.149%)  route 0.170ns (50.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.555     0.891    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X36Y90         FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[22]/Q
                         net (fo=1, routed)           0.170     1.224    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X34Y90         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1030, routed)        0.824     1.190    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_b/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_b/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_a/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_a/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y85    xc7z020_i/bigint_math_0/a_load_reg_425_reg[0]_i_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y85    xc7z020_i/bigint_math_0/a_load_reg_425_reg[0]_i_5/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y85    xc7z020_i/bigint_math_0/a_load_reg_425_reg[0]_i_6/C
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y101   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y101   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y101   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y101   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK



