

================================================================
== Vivado HLS Report for 'bypass'
================================================================
* Date:           Thu Jan 30 01:03:53 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        pynq_dsp_hls
* Solution:       bypass
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     7.000|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   23|   10|   23|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     98|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      -|     586|    684|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    192|    -|
|Register         |        -|      -|     211|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     797|    974|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-----+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------+---------------------------+---------+-------+-----+-----+-----+
    |bypass_AXILiteS_s_axi_U      |bypass_AXILiteS_s_axi      |        0|      0|   74|  104|    0|
    |bypass_physMemPtr_V_m_axi_U  |bypass_physMemPtr_V_m_axi  |        2|      0|  512|  580|    0|
    +-----------------------------+---------------------------+---------+-------+-----+-----+-----+
    |Total                        |                           |        2|      0|  586|  684|    0|
    +-----------------------------+---------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |ret_V_1_fu_157_p2    |     +    |      0|  0|  38|          31|           2|
    |ret_V_fu_126_p2      |     +    |      0|  0|  38|          31|           3|
    |ap_block_state10_io  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln23_fu_142_p2  |   icmp   |      0|  0|  18|          32|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  98|          96|           8|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  117|         25|    1|         25|
    |physMemPtr_V_ARADDR    |   15|          3|   32|         96|
    |physMemPtr_V_ARLEN     |   15|          3|   32|         96|
    |physMemPtr_V_blk_n_AR  |    9|          2|    1|          2|
    |physMemPtr_V_blk_n_AW  |    9|          2|    1|          2|
    |physMemPtr_V_blk_n_B   |    9|          2|    1|          2|
    |physMemPtr_V_blk_n_R   |    9|          2|    1|          2|
    |physMemPtr_V_blk_n_W   |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  192|         41|   70|        227|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  24|   0|   24|          0|
    |icmp_ln23_reg_198   |   1|   0|    1|          0|
    |r_V_reg_172         |  30|   0|   30|          0|
    |reg_106             |  32|   0|   32|          0|
    |ret_V_1_reg_208     |  31|   0|   31|          0|
    |ret_V_reg_182       |  31|   0|   31|          0|
    |status_V_reg_193    |  32|   0|   32|          0|
    |zext_ln215_reg_177  |  30|   0|   31|          1|
    +--------------------+----+----+-----+-----------+
    |Total               | 211|   0|  212|          1|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID       |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY       | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR        |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID        |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY        | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA         |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB         |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID       |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY       | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR        |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID        | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY        |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA         | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP         | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID        | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY        |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP         | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                       |  in |    1| ap_ctrl_hs |    bypass    | return value |
|ap_rst_n                     |  in |    1| ap_ctrl_hs |    bypass    | return value |
|interrupt                    | out |    1| ap_ctrl_hs |    bypass    | return value |
|m_axi_physMemPtr_V_AWVALID   | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWREADY   |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWADDR    | out |   32|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWID      | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWLEN     | out |    8|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWSIZE    | out |    3|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWBURST   | out |    2|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWLOCK    | out |    2|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWCACHE   | out |    4|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWPROT    | out |    3|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWQOS     | out |    4|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWREGION  | out |    4|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWUSER    | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_WVALID    | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_WREADY    |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_WDATA     | out |   32|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_WSTRB     | out |    4|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_WLAST     | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_WID       | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_WUSER     | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARVALID   | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARREADY   |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARADDR    | out |   32|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARID      | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARLEN     | out |    8|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARSIZE    | out |    3|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARBURST   | out |    2|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARLOCK    | out |    2|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARCACHE   | out |    4|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARPROT    | out |    3|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARQOS     | out |    4|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARREGION  | out |    4|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARUSER    | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_RVALID    |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_RREADY    | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_RDATA     |  in |   32|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_RLAST     |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_RID       |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_RUSER     |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_RRESP     |  in |    2|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_BVALID    |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_BREADY    | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_BRESP     |  in |    2|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_BID       |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_BUSER     |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
+-----------------------------+-----+-----+------------+--------------+--------------+

