Observational Determinism (Verilog)
======================

Description of the Case Study
-----------------------------


Property to Verify
----------
