//
// Tests to make sure that we'll signal an error if we don't explicitly allow
// unimplemented instructions and we do not have default_instruction in any
// class.
//
define (core powerpc) {

  define (resources) {

    define (fetchunit Fetcher) {
      fetch_memory = L1i;
      entries = 1;
      entry_size = 4;
      fetch_size = (4);
    }

    define (pipestage=(mID, mEX, mMM, mWB)) {}

    define (memory Mem) {
      data_width = 32;
    }

  }

  define (machine normal) {
    init_state = S_INIT;
    states = ( S_ID, S_EX, S_MM, S_WB );

    define (mapping) {
      mID = S_ID;
      mEX = S_EX;
      mMM = S_MM;
      mWB = S_WB;
    };
  }


  define (instr_class a) {
    instructions = ( addi );

    machine = normal;
    
    define (operands) {
      Src = sources;
      Trg = targets;
    };

    action = {
		S_INIT: { 
			change_state(S_ID); 
		};
		S_ID: {
				change_state(S_EX);
			}
    S_EX: {
        change_state(S_MM);
      }
		S_MM: {
        change_state(S_WB);
      }
		S_WB: {
      change_state(S_INIT);
    }
    };
  }

  define (instr_class b) {
    instructions = ( add );

    machine = normal;
    
    define (operands) {
      Src = sources;
      Trg = targets;
    };

    action = {
		S_INIT: { 
			change_state(S_ID); 
		};
		S_ID: {
				change_state(S_EX);
			}
    S_EX: {
        change_state(S_MM);
      }
		S_MM: {
        change_state(S_WB);
      }
		S_WB: {
      change_state(S_INIT);
    }
    };
  }

}
