

================================================================
== Vitis HLS Report for 'loadBitStreamLL'
================================================================
* Date:           Tue Oct  8 21:19:27 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.479 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.47>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%done_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %done_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:52]   --->   Operation 4 'read' 'done_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%done_read_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %done_read_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:52]   --->   Operation 5 'read' 'done_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bits_cntr_read_1 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:52]   --->   Operation 6 'read' 'bits_cntr_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bits_cntr_read_3 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_read_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:52]   --->   Operation 7 'read' 'bits_cntr_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bitbuffer_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bitbuffer_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:52]   --->   Operation 8 'read' 'bitbuffer_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %bits_cntr_read_1, i32 4, i32 5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57]   --->   Operation 9 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.62ns)   --->   "%icmp_ln57 = icmp_ne  i2 %tmp, i2 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57]   --->   Operation 10 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.14ns)   --->   "%or_ln57 = or i1 %done_read_1, i1 %icmp_ln57" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57]   --->   Operation 11 'or' 'or_ln57' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%br_ln57 = br i1 %or_ln57, void %loadBitStream, void %if.end" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57]   --->   Operation 12 'br' 'br_ln57' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (2.10ns)   --->   "%tmp_dt = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:59]   --->   Operation 13 'read' 'tmp_dt' <Predicate = (!or_ln57)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i16 %tmp_dt" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60]   --->   Operation 14 'zext' 'zext_ln60' <Predicate = (!or_ln57)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i6 %bits_cntr_read_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60]   --->   Operation 15 'zext' 'zext_ln60_1' <Predicate = (!or_ln57)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%shl_ln60 = shl i31 %zext_ln60, i31 %zext_ln60_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60]   --->   Operation 16 'shl' 'shl_ln60' <Predicate = (!or_ln57)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i31 %shl_ln60" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60]   --->   Operation 17 'zext' 'zext_ln60_2' <Predicate = (!or_ln57)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.14ns)   --->   "%add_ln60 = add i32 %zext_ln60_2, i32 %bitbuffer_read_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60]   --->   Operation 18 'add' 'add_ln60' <Predicate = (!or_ln57)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.10ns)   --->   "%huffman_eos_stream_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:61]   --->   Operation 19 'read' 'huffman_eos_stream_read' <Predicate = (!or_ln57)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.84ns)   --->   "%add_ln62 = add i6 %bits_cntr_read_1, i6 16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:62]   --->   Operation 20 'add' 'add_ln62' <Predicate = (!or_ln57)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%br_ln63 = br void %if.end" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:63]   --->   Operation 21 'br' 'br_ln63' <Predicate = (!or_ln57)> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%phi_ln64 = phi i6 %add_ln62, void %loadBitStream, i6 %bits_cntr_read_3, void %entry" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:64]   --->   Operation 22 'phi' 'phi_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%phi_ln64_1 = phi i1 %huffman_eos_stream_read, void %loadBitStream, i1 %done_read_3, void %entry" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:64]   --->   Operation 23 'phi' 'phi_ln64_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bitbuffer_0 = phi i32 %add_ln60, void %loadBitStream, i32 %bitbuffer_read_1, void %entry" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60]   --->   Operation 24 'phi' 'bitbuffer_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mrv = insertvalue i39 <undef>, i32 %bitbuffer_0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:64]   --->   Operation 25 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i39 %mrv, i6 %phi_ln64" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:64]   --->   Operation 26 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i39 %mrv_1, i1 %phi_ln64_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:64]   --->   Operation 27 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln64 = ret i39 %mrv_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:64]   --->   Operation 28 'ret' 'ret_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.479ns
The critical path consists of the following:
	wire read operation ('bits_cntr', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:52) on port 'bits_cntr_read' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:52) [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln57', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57) [16]  (0.621 ns)
	'or' operation 1 bit ('or_ln57', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57) [17]  (0.148 ns)
	fifo read operation ('tmp_dt', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:59) on port 'huffman_input_stream' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:59) [20]  (2.102 ns)
	'shl' operation 31 bit ('shl_ln60', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60) [23]  (1.006 ns)
	'add' operation 32 bit ('add_ln60', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60) [25]  (1.142 ns)
	multiplexor before 'phi' operation 6 bit ('bits_cntr', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:64) with incoming values : ('bits_cntr', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:52) ('add_ln62', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:62) [30]  (0.460 ns)
	'phi' operation 6 bit ('bits_cntr', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:64) with incoming values : ('bits_cntr', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:52) ('add_ln62', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:62) [30]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
