The aim of this project is to design a RISCV processor capable of supporting the integer, multiplication, atomic, floating point and bit-wise instruction sets. 
