{
"SSD": {
    "name"                     : "SSD",
    "description"              : "Pure SSD storage",
    "source_paper"             : "11.4 95%-Lower-BER 43%-Lower-Power Intelligent SolidState Drive (SSD) with Asymmetric Coding and Stripe Pattern Elimination Algorithm, ISSCC2011",
	"device_type"              : "SSD",
    "support_operator_list"    : [ "load_from_disk", "store_to_disk" ],
    "performance"              : [                0,               0 ],
    "performance_opt_support"  : [             "no",            "no" ],
    "Power_mW"                 : [             5000,            5000 ],
    "Power_idle_mW"            : 100,
    "Capacity_Gb"              : 4096,
    "area_mm2"                 : 200,
    "out_bandwidth_Mbps"       : 1200,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 1200,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "none",
    "note"                     : "Power is not provided. use commercial SSD power instead"
},
"HDD": {
    "name"                     : "HDD",
    "description"              : "Pure HDD storage",
    "source_paper"             : "from the commercial western digital 1T blue 3.5' disk ",
	"device_type"              : "HDD",
    "support_operator_list"    : [ "load_from_disk", "store_to_disk" ],
    "performance"              : [                0,               0 ],
    "performance_opt_support"  : [             "no",            "no" ],
    "Power_mW"                 : [                3,               3 ],
    "Power_idle_mW"            : 900,
    "Capacity_Gb"              : 8000,
    "area_mm2"                 : 15582,
    "out_bandwidth_Mbps"       : 800,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 800,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "none",
    "note"                     : "power from website evaluation"
},
"Flash_NAND": {
    "name"                     : "Flash_NAND",
    "description"              : "Pure Flash storage",
    "source_paper"             : "19.5 Three-Dimensional 128Gb MLC Vertical NAND FlashMemory with 24-WL Stacked Layers and 50MB/s High-Speed Programming ISSCC2014",
	"device_type"              : "Flash_NAND",
    "support_operator_list"    : [ "load_from_disk", "store_to_disk" ],
    "performance"              : [                0,               0 ],
    "performance_opt_support"  : [             "no",            "no" ],
    "Power_mW"                 : [             1000,            1000 ],
    "Power_idle_mW"            : 10,
    "Capacity_Gb"              : 128,
    "area_mm2"                 : 133,
    "out_bandwidth_Mbps"       : 533,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 400,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "none",
    "note"                     : "Power is not provided. use evaluated power instead"
},
"SSD_NMC": {
    "name"                     : "SSD_NMC",
    "source_paper"             : "",
    "description"              : "SSD with NMC controller",
	"device_type"              : "SSD",
    "support_operator_list"  : [ "load_from_disk", "store_to_disk", "scalar_add", "scalar_mul" ],
    "performance"              : [            0,           0,           0,             0 ],
    "performance_opt_support"  : [         "no",        "no",        "no",           "no"],
    "Power_mW"                 : [           10,          10,          10,            10 ],
    "Power_idle_mW"            : 100,
    "Capacity_Gb"              : 64,
    "area_mm2"                 : 5.5,
    "out_bandwidth_Mbps"       : 10000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 10000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "none",
    "note"                     : ""
},
"DDR4": {
    "name"                     : "DDR4",
    "source_paper"             : "A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM With Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme",
    "description"              : "from a commercial kingston 8GB DDR4 DRAM",
	"device_type"              : "DRAM",
    "support_operator_list"    : [ "DRAM_store",      "DRAM_store" ],   
    "performance"              : [            0,           0       ],
    "performance_opt_support"  : [         "no",        "no"       ],
    "Power_mW"                 : [          138,         138       ],
    "Power_idle_mW"            : 50,
    "Capacity_Gb"              : 4,
    "area_mm2"                 : 76,
    "out_bandwidth_Mbps"       : 204800,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 204800,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "idle power not provided"
},
"IGZO-DDR4": {
    "name"                     : "IGZO-DDR4",
    "source_paper"             : "",
    "description"              : "transfer from 1T1C DRAM to IGZO DRAM",
	"device_type"              : "DRAM",
    "support_operator_list"    : [ "DRAM_store",      "DRAM_store" ],    
    "performance"              : [            0,           0       ],
    "performance_opt_support"  : [         "no",        "no"       ],
    "Power_mW"                 : [           70,          70       ],
    "Power_idle_mW"            : 2,
    "Capacity_Gb"              : 4,
    "area_mm2"                 : 38,
    "out_bandwidth_Mbps"       : 2048000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 2048000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"           : "none",
    "scaling"                  : "linear",
    "note"                     : "all parameters assumed based on cell-level simulation"
},

"SRAM_CIM_1": {
    "name"                     : "SRAM_CIM_1",
    "source_paper"             : "",
    "description"              : "from an ISSCC paper",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     409.6,  409.6,       409.6],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [        80,     80,          80],
    "Power_idle_mW"            : 10,
    "Capacity_Gb"              : 0.004096,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 4.096,
    "area_mm2"                 : 4.86,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : ""
},
"SRAM_CIM_CAM": {
    "name"                     : "SRAM_CIM_CAM",
    "source_paper"             : "",
    "description"              : "sram CIM with cam support",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     409.6,  409.6,       409.6],
    "performance_opt_support"  : [      "no",   "no",       "yes"],
    "Power_mW"                 : [        85,     85,          85],
    "Power_idle_mW"            : 15,
    "Capacity_Gb"              : 0.004096,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 4.096,
    "area_mm2"                 : 4.86,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : ""
},
"SRAM_CIM_CAM_non_linear": {
    "name"                     : "SRAM_CIM_CAM_non_linear",
    "source_paper"             : "",
    "description"              : "sram CIM with CAM support, with non-linear layer",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding", "non_linear_act"],
    "performance_GOPS"         : [     409.6,  409.6,       409.6,              6.4],
    "performance_opt_support"  : [      "no",   "no",       "yes",             "no"],
    "Power_mW"                 : [        90,     90,          90,               30],
    "Power_idle_mW"            : 20,
    "Capacity_Gb"              : 0.004096,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 4.096,
    "area_mm2"                 : 4.86,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : ""
},
"pure_non_linear": {
    "name"                     : "pure_non_linear",
    "source_paper"             : "",
    "description"              : "pure_non_linear function",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "non_linear_act"],
    "performance_GOPS"         : [              6.4],
    "performance_opt_support"  : [             "no"],
    "Power_mW"                 : [               15],
    "Power_idle_mW"            : 5,
    "Capacity_Gb"              : 0.004096,
    "Weight_capacity_Mb"       : 2.048,
    "Activation_capacity_Mb"   : 2.048,
    "area_mm2"                 : 2,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : ""
},
"SRAM_CIM_2": {
    "name"                     : "SRAM_CIM_2",
    "source_paper"             : "A 5 nm 254 TOPS/W and 221 TOPS/mm2Fully Digital Computing-in-Memory Macro Supporting Wide Range Dynamic-Voltage-Frequency Scaling and Simultaneous MAC and Write Operations",
    "description"              : "ISSCC 2022 TSMC SRAM",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [    491.52, 491.52,      491.52],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [      1.94,   1.94,        1.94],
    "Power_idle_mW"            : 0.1,
    "Capacity_Gb"              : 0.000576,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 0.1233,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (64KB) with 0.11mm2"
},
"SRAM_CIM_3": {
    "name"                     : "SRAM_CIM_3",
    "source_paper"             : "A 1.041Mb/mm2 27.38TOPS/W Signed-INT8 Dynamic-Logic-Based ADC-Less SRAM Compute-In-Memory Macro in 28nm with Reconfigurable Bitwise Operation for AI and Embedded Applications",
    "description"              : "ISSCC 2022 SRAM",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding", "scalar_add", "scalar_mul"],
    "performance_GOPS"         : [    21.312, 21.312,      21.312,       21.312,       21.312],
    "performance_opt_support"  : [      "no",   "no",        "no",         "no",         "no"],
    "Power_mW"                 : [      0.78,   0.78,        0.78,         0.78,         0.78],
    "Power_idle_mW"            : 0.1,
    "Capacity_Gb"              : 0.000160,
    "Weight_capacity_Mb"       : 0.032,
    "Activation_capacity_Mb"   : 0.128,
    "area_mm2"                 : 0.06,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.128Mb (64KB) with 0.03mm2"
},
"RRAM_CIM_1": {
    "name"                     : "RRAM_CIM_1",
    "source_paper"             : "A 22nm 4Mb 8b-Precision ReRAM Computing-in-Memory Macro with 11.91-195.7 TOPS/W for Tiny AI Edge Devices",
    "description"              : "ISSCC2021 RRAM",
	"device_type"              : "RRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     35.59,  35.59,       35.59],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [      2.99,   2.99,        2.99],
    "Power_idle_mW"            : 0.1,
    "Capacity_Gb"              : 0.004512,
    "Weight_capacity_Mb"       : 4,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 2.588,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 1000000,
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (64KB)"
},
"RRAM-DDR4": {
    "name"                     : "RRAM-DDR4",
    "source_paper"             : "",
    "description"              : "revised from DDR4 DRAM",
	"device_type"              : "DRAM",
    "support_operator_list"    : [ "DRAM_store",      "DRAM_store" ],   
    "performance"              : [            0,           0       ],
    "performance_opt_support"  : [         "no",        "no"       ],
    "Power_mW"                 : [         20.5,        20.5       ],
    "Power_idle_mW"            : 2,
    "Capacity_Gb"              : 2,
    "area_mm2"                 : 138,
    "out_bandwidth_Mbps"       : 2048000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 2048000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 100000000,
    "scaling"                  : "linear",
    "note"                     : "32MB RRAM, 12.5fJ/bit --> 2Gb RRAM, 100fJ/bit, RRAM density 14.8Mb/mm2 at 28nm"
},
"RRAM-DDR4-2": {
    "name"                     : "RRAM-DDR4-2",
    "source_paper"             : "",
    "description"              : "revised from DDR4 DRAM, 3D stack",
	"device_type"              : "DRAM",
    "support_operator_list"    : [ "DRAM_store",      "DRAM_store" ],   
    "performance"              : [            0,           0       ],
    "performance_opt_support"  : [         "no",        "no"       ],
    "Power_mW"                 : [         20.5,        20.5       ],
    "Power_idle_mW"            : 2,
    "Capacity_Gb"              : 2,
    "area_mm2"                 : 34.5,
    "out_bandwidth_Mbps"       : 2048000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 2048000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 100000000,
    "scaling"                  : "linear",
    "note"                     : "32MB RRAM, 12.5fJ/bit --> 2Gb RRAM, 100fJ/bit, RRAM density 14.8Mb/mm2 at 28nm"
},
"IGZO-DDR4-2": {
    "name"                     : "IGZO-DDR4-2",
    "source_paper"             : "",
    "description"              : "transfer from 1T1C DRAM to IGZO DRAM",
	"device_type"              : "DRAM",
    "support_operator_list"    : [ "DRAM_store",      "DRAM_store" ],    
    "performance"              : [            0,           0       ],
    "performance_opt_support"  : [         "no",        "no"       ],
    "Power_mW"                 : [           18,          18       ],
    "Power_idle_mW"            : 0.5,
    "Capacity_Gb"              : 1,
    "area_mm2"                 : 9.5,
    "out_bandwidth_Mbps"       : 2048000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 2048000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"           : "none",
    "scaling"                  : "linear",
    "note"                     : "shrink capacity from IGZO-DDR4"
},

"RRAM_CIM_2": {
    "name"                     : "RRAM_CIM_2",
    "source_paper"             : "An 8Mb DC-Current-Free Binary-to-8b Precision ReRAM Nonvolatile Computing-in-Memory Macro using Time-Space-Readout with 1286.4 TOPS/W - 21.6 TOPS/W for AI Edge Devices",
    "description"              : "ISSCC2022 RRAM",
	"device_type"              : "RRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     142.2,  142.2,       142.2],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [      6.58,   6.58,        6.58],
    "Power_idle_mW"            : 0.1,
    "Capacity_Gb"              : 0.008512,
    "Weight_capacity_Mb"       : 8,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 12,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 1000000,
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (64KB), area approximately estimated from layout"
},
"eDRAM_CIM_1": {
    "name"                     : "eDRAM_CIM_1",
    "source_paper"             : "eDRAM-CIM: Compute-In-Memory Design with Reconfigurable Embedded Dynamic Memory Array Realizing Adaptive Data Converters and Charge Domain Computing",
    "description"              : "ISSCC2021 eDRAM",
	"device_type"              : "DRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding", "scalar_add", "scalar_mul"],
    "performance_GOPS"         : [      4.71,   4.71,        4.71,         4.71,         4.71],
    "performance_opt_support"  : [      "no",   "no",        "no",         "no",         "no"],
    "Power_mW"                 : [      0.99,   0.99,        0.99,         0.99,         0.99],
    "Power_idle_mW"            : 0.2,
    "Capacity_Gb"              : 0.000016,
    "Weight_capacity_Mb"       : 0.000016,
    "Activation_capacity_Mb"   : 0.000016,
    "area_mm2"                 : 0.57,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; idle power assumed, bandwidth assumed"
},
"DRAM_CIM_2": {
    "name"                     : "DRAM_CIM_2",
    "source_paper"             : "A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep Learning Applications",
    "description"              : "ISSCC2022 DRAM",
	"device_type"              : "DRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding", "scalar_add", "scalar_mul"],
    "performance_GOPS"         : [      1000,   1000,        1000,         1000,         1000],
    "performance_opt_support"  : [      "no",   "no",        "no",         "no",         "no"],
    "Power_mW"                 : [       200,    200,         200,          200,          200],
    "Power_idle_mW"            : 10,
    "Capacity_Gb"              : 8,
    "Weight_capacity_Mb"       : 8000,
    "Activation_capacity_Mb"   : 8000,
    "area_mm2"                 : 35.3,
    "out_bandwidth_Mbps"       : 10240000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 10240000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power assumed; idle power assumed"
},
"IGZO_CIM_1": {
    "name"                     : "IGZO_CIM_1",
    "source_paper"             : "",
    "description"              : "transfer from 1T1C DRAM to IGZO DRAM",
	"device_type"              : "DRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding", "scalar_add", "scalar_mul"],
    "performance_GOPS"         : [      1000,   1000,        1000,         1000,         1000],
    "performance_opt_support"  : [      "no",   "no",        "no",         "no",         "no"],
    "Power_mW"                 : [        50,     50,          50,           50,           50],
    "Power_idle_mW"            : 1,
    "Capacity_Gb"              : 8,
    "Weight_capacity_Mb"       : 8000,
    "Activation_capacity_Mb"   : 8000,
    "area_mm2"                 : 20,
    "out_bandwidth_Mbps"       : 10240000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 10240000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "all parameters assumed based on cell-level simulation"
},

"MRAM_CIM_1": {
    "name"                     : "MRAM_CIM_1",
    "source_paper"             : "A 22nm 4Mb STT-MRAM Data-Encrypted Near Memory Computation Macro with a 192GB/s Read-and-Decryption Bandwidth and 25.1-55.1TOPS/W 8b MAC for AI Operations",
    "description"              : "ISSCC2022 MRAM",
	"device_type"              : "MRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding", "scalar_add", "scalar_mul"],
    "performance_GOPS"         : [       260,    260,         260,          260,          260],
    "performance_opt_support"  : [      "no",   "no",        "no",         "no",         "no"],
    "Power_mW"                 : [       7.2,    7.2,         7.2,          7.2,          7.2],
    "Power_idle_mW"            : 0.1,
    "Capacity_Gb"              : 0.004512,
    "Weight_capacity_Mb"       : 4,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 9,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 1000000,
    "scaling"                  : "linear",
    "note"                     : "power assumed; idle power assumed; area approxiamately estimated from layout; activation capacity =0 but assumes 0.512Mb (64KB)"
}
}