Release 12.2 Map M.63c (nt64)
Xilinx Map Application Log File for Design 'Atomic_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s200a-vq100-5 -cm area -ir off -pr off
-c 100 -o Atomic_top_map.ncd Atomic_top.ngd Atomic_top.pcf 
Target Device  : xc3s200a
Target Package : vq100
Target Speed   : -5
Mapper Version : spartan3a -- $Revision: 1.52 $
Mapped Date    : Sat Apr 06 15:44:36 2013

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s200a' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Running directed packing...
WARNING:Pack:266 - The function generator cpu/mux1811 failed to merge with F5
   multiplexer cpu_din<6>147_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator cpu/mux1811 failed to merge with F5
   multiplexer cpu_din<7>147_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator cpu/mux1811 failed to merge with F5
   multiplexer cpu_din<0>147_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator cpu/Set_Addr_To_r_mux0001<1>109 failed
   to merge with F5 multiplexer cpu/Set_Addr_To_r_mux0001<0>174_f5.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator VDG/active_v_count_mux0002<0>2 failed
   to merge with F5 multiplexer VDG/active_v_count_mux0003<0>_f5.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator VDG/active_v_count_mux0002<1>1 failed
   to merge with F5 multiplexer VDG/active_v_count_mux0003<1>_f5.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator cpu/mux1811 failed to merge with F5
   multiplexer cpu_din<4>147_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator cpu/mcode/Mmux_Jump_mux0008_3 failed
   to merge with F5 multiplexer cpu/mcode/Mmux_Jump_mux0015_2_f5.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator cpu/mux1811 failed to merge with F5
   multiplexer cpu_din<5>147_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
Running delay-based LUT packing...
Running related packing...
Updating timing models...
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<romc000/Mrom_DATA_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<romc000/Mrom_DATA_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<romc000/Mrom_DATA_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<romc000/Mrom_DATA_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<romc000/Mrom_DATA_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<romc000/Mrom_DATA_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<romc000/Mrom_DATA_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<romc000/Mrom_DATA_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA5> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA6> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA7> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA9> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA11> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA17> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA18> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA19> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA20> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA21> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA22> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA23> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA24> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA25> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA26> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA27> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA28> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA29> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA30> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA31> on
   block:<VDG/charrom_inst/Mrom_rom_addr_7_0_rom0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<roma000/Mrom_DATA_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<roma000/Mrom_DATA_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<roma000/Mrom_DATA_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<roma000/Mrom_DATA_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<roma000/Mrom_DATA_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<roma000/Mrom_DATA_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<roma000/Mrom_DATA_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<roma000/Mrom_DATA_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<romf000/Mrom_DATA_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<romf000/Mrom_DATA_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<romf000/Mrom_DATA_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<romf000/Mrom_DATA_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<romf000/Mrom_DATA_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<romf000/Mrom_DATA_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<romf000/Mrom_DATA_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<romf000/Mrom_DATA_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<romd000/Mrom_DATA_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<romd000/Mrom_DATA_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<romd000/Mrom_DATA_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<romd000/Mrom_DATA_mux00011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<romd000/Mrom_DATA_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<romd000/Mrom_DATA_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<romd000/Mrom_DATA_mux00012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<romd000/Mrom_DATA_mux00012>:<RAMB16BWE_RAMB16BWE>.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   73
Logic Utilization:
  Number of Slice Flip Flops:           637 out of   3,584   17%
  Number of 4 input LUTs:             1,768 out of   3,584   49%
Logic Distribution:
  Number of occupied Slices:          1,144 out of   1,792   63%
    Number of Slices containing only related logic:   1,144 out of   1,144 100%
    Number of Slices containing unrelated logic:          0 out of   1,144   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,888 out of   3,584   52%
    Number used as logic:             1,759
    Number used as a route-thru:        120
    Number used as Shift registers:       9

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 56 out of      68   82%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         2 out of       4   50%
  Number of RAMB16BWEs:                  14 out of      16   87%

Average Fanout of Non-Clock Nets:                3.83

Peak Memory Usage:  269 MB
Total REAL time to MAP completion:  12 secs 
Total CPU time to MAP completion:   5 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "Atomic_top_map.mrp" for details.
