--------------------Configuration: motor control - RC200E--------------------

¬motor_control.hcc
Handel-C Compiler "-c" "-g" "-W" "-N+piperam" "-S-parfunc" "-S-parchan" "-S-parmem" "-O+rewrite" "-O+high" "-O+cse" "-O+pcse" "-O+rcse" "-O+cr" "-O-rcr" "-b" "-edif" "-DNDEBUG" "-D__EDIF__" "-DUSE_RC200E" "-lutpack" "-retime" "-I" "c:\program files\celoxica\pdk\hardware\include" "-o" "C:\Documents and Settings\hwong\My Documents\My Projects\Laboratory III\motor control\RC200E\motor_control.hco" "-xc" "C:\Documents and Settings\hwong\My Documents\My Projects\Laboratory III\motor control\motor_control.hcc"
      0 errors, 0 warnings

¬motor control
Linker "-g" "-W" "-N+piperam" "-S-parfunc" "-S-parchan" "-S-parmem" "-O+rewrite" "-O+high" "-O+cse" "-O+pcse" "-O+rcse" "-O+cr" "-O-rcr" "-b" "-edif" "-syn" "ActiveHDL" "-N+speed" "-N-alumap" "stdlib.hcl" "pal_rc200e.hcl" "rc200e.hcl" "-p" "XC2V1000-4FG456" "-f" "XilinxVirtexII" "-lutpack" "-retime" "-L" "c:\program files\celoxica\pdk\hardware\lib" "-o" "C:\Documents and Settings\hwong\My Documents\My Projects\Laboratory III\motor control\RC200E\motor control.edf" "RC200E\motor_control.hco"
  NAND gates after compilation  : 10787 (440 FFs, 33 memory bits)
  NAND gates after optimisation : 10444 (408 FFs, 33 memory bits)
  NAND gates after expansion    : 12400 (421 FFs, 528 memory bits)
  NAND gates after optimisation : 1992 (110 FFs, 0 memory bits)
  LUTs after mapping : 146 (110 FFs, 0 memory bits)
  Warning: Specified part name 'XC2V1000-4FG456' not found in XilinxVirtexII device family
  Warning: Retiming does not support part 'XC2V1000-4FG456'
  LUTs after post-optimisation : 147 (109 FFs, 0 memory bits)
      0 errors, 2 warnings

¬motor control
Custom build steps:
cd RC200E
call edifmake_rc200 motor_control
beep

Custom build output:
------------------------------- NGDBUILD ---------------------------------
Command Line: ngdbuild -intstyle xflow -sd .. -sd
C:\PROGRA~1\Celoxica\PDK/Lib/EDIF -dd . motor_control.edf motor_control.ngd 
Launcher: "motor_control.ngo" is up to date.
Reading NGO file "C:/Documents and Settings/hwong/My Documents/My
Projects/Laboratory III/Motor Control/RC200E/motor_control.ngo" ...
ERROR:NgdBuild:15 - Missing "-p" option and no target architecture available!  A
   target architecture/device must be specified either on the NGDBUILD command
   line or in the source netlist. 
---------------------------------- MAP -----------------------------------
Using target part "2v1000fg456-4".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         109 out of  10,240    1%
  Number of 4 input LUTs:             154 out of  10,240    1%
Logic Distribution:
  Number of occupied Slices:          131 out of   5,120    2%
  Number of Slices containing only related logic:     131 out of     131  100%
  Number of Slices containing unrelated logic:          0 out of     131    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            231 out of  10,240    2%
  Number used as logic:               154
  Number used as a route-thru:         77
  Number of bonded IOBs:                8 out of     324    2%
    IOB Flip Flops:                     2
  Number of GCLKs:                      1 out of      16    6%
Total equivalent gate count for design:  2,292
Additional JTAG gate count for IOBs:  384
Peak Memory Usage:  82 MB
NOTES:
   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.
   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.
   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.
Mapping completed.
See MAP report file "motor_control.mrp" for details.
---------------------------------- PAR -----------------------------------
Constraints file: motor_control.pcf
Loading device database for application Par from file "motor_control.ncd".
   "pipeline" is an NCD, version 2.38, device xc2v1000, package fg456, speed -4
Loading device for application Par from file '2v1000.nph' in environment
C:/Xilinx.
The STEPPING level for this design is 0.
Device speed data version:  PRODUCTION 1.116 2003-11-04.
Resolving physical constraints.
Finished resolving physical constraints.
Device utilization summary:
   Number of External IOBs             8 out of 324     2%
      Number of LOCed External IOBs    8 out of 8     100%
   Number of SLICEs                  131 out of 5120    2%
   Number of BUFGMUXs                  1 out of 16      6%
Overall effort level (-ol):   Standard (default)
Placer effort level (-pl):    Standard (default)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (default)
Starting initial Timing Analysis.  REAL time: 0 secs 
WARNING:Timing:2666 - Constraint ignored:
   TS_FFS_OUT_TG_rc200e_main_2_CS4202BitClkBus_Param0 = MAXDELAY FROM TIMEGRP
   "FFS"
    TO TIMEGRP "TG_rc200e_main_2_CS4202BitClkBus_Param0" 20 nS ;
WARNING:Timing:2666 - Constraint ignored:
   TS_PADS_OUT_TG_rc200e_main_2_CS4202BitClkBus_Param0 = MAXDELAY FROM TIMEGRP 
   "PADS" TO TIMEGRP "TG_rc200e_main_2_CS4202BitClkBus_Param0" 20 nS ;
WARNING:Timing:2666 - Constraint ignored:
   TS_FFS_OUT_TG_rc200e_main_2_CS4202NotResetBus_Param0 = MAXDELAY FROM TIMEGRP 
   "FFS" TO TIMEGRP "TG_rc200e_main_2_CS4202NotResetBus_Param0" 40 nS ;
WARNING:Timing:2666 - Constraint ignored:
   TS_PADS_OUT_TG_rc200e_main_2_CS4202NotResetBus_Param0 = MAXDELAY FROM TIMEGRP
   "PADS" TO TIMEGRP "TG_rc200e_main_2_CS4202NotResetBus_Param0" 40 nS ;
WARNING:Timing:2666 - Constraint ignored:
   TS_FFS_OUT_TG_rc200e_main_2_CS4202SDataOutBus_Param0 = MAXDELAY FROM TIMEGRP 
   "FFS" TO TIMEGRP "TG_rc200e_main_2_CS4202SDataOutBus_Param0" 40 nS ;
WARNING:Timing:2666 - Constraint ignored:
   TS_PADS_OUT_TG_rc200e_main_2_CS4202SDataOutBus_Param0 = MAXDELAY FROM TIMEGRP
   "PADS" TO TIMEGRP "TG_rc200e_main_2_CS4202SDataOutBus_Param0" 40 nS ;
WARNING:Timing:2666 - Constraint ignored:
   TS_FFS_OUT_TG_rc200e_main_2_CS4202SyncBus_Param0 = MAXDELAY FROM TIMEGRP
   "FFS" 
   TO TIMEGRP "TG_rc200e_main_2_CS4202SyncBus_Param0" 40 nS ;
WARNING:Timing:2666 - Constraint ignored:
   TS_PADS_OUT_TG_rc200e_main_2_CS4202SyncBus_Param0 = MAXDELAY FROM TIMEGRP
   "PADS"
    TO TIMEGRP "TG_rc200e_main_2_CS4202SyncBus_Param0" 40 nS ;
Finished initial Timing Analysis.  REAL time: 0 secs 
Phase 1.1
Phase 1.1 (Checksum:989882) REAL time: 0 secs 
Phase 2.2
......
Phase 2.2 (Checksum:1312cfe) REAL time: 7 secs 
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 7 secs 
Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 7 secs 
Phase 5.8
.....................
..
Phase 5.8 (Checksum:9b11a7) REAL time: 7 secs 
Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 7 secs 
Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 8 secs 
Phase 8.24
Phase 8.24 (Checksum:4c4b3f8) REAL time: 8 secs 
Phase 9.27
Phase 9.27 (Checksum:55d4a77) REAL time: 8 secs 
Writing design to file motor_control.ncd.
Total REAL time to Placer completion: 8 secs 
Total CPU time to Placer completion: 7 secs 
Phase 1: 911 unrouted;       REAL time: 8 secs 
Phase 2: 832 unrouted;       REAL time: 10 secs 
Phase 3: 190 unrouted;       REAL time: 10 secs 
Phase 4: 190 unrouted; (0)      REAL time: 10 secs 
Phase 5: 190 unrouted; (0)      REAL time: 10 secs 
Phase 6: 190 unrouted; (0)      REAL time: 10 secs 
Phase 7: 0 unrouted; (0)      REAL time: 11 secs 
Total REAL time to Router completion: 11 secs 
Total CPU time to Router completion: 10 secs 
Generating "par" statistics.
**************************
Generating Clock Report
**************************
+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       WG17_rc200e       | BUFGMUX1P| No   |   67 |  0.161     |  1.176      |
+-------------------------+----------+------+------+------------+-------------+
Timing Score: 0
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.
--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "WG17_rc200e" PERIOD =  20 nS   HIGH  | 20.000ns   | 9.652ns    | 5    
  50.000000 %                               |            |            |      
--------------------------------------------------------------------------------
  TS_FFS_OUT_TG_rc200e_main_2_CS4202BitClkB | N/A        | N/A        | N/A  
  us_Param0 = MAXDELAY FROM TIMEGRP "FFS"   |            |            |      
  TO TIMEGRP "TG_rc200e_main_2_CS4202BitClk |            |            |      
  Bus_Param0" 20 nS                         |            |            |      
--------------------------------------------------------------------------------
  TS_PADS_OUT_TG_rc200e_main_2_CS4202BitClk | N/A        | N/A        | N/A  
  Bus_Param0 = MAXDELAY FROM TIMEGRP  "PADS |            |            |      
  " TO TIMEGRP "TG_rc200e_main_2_CS4202BitC |            |            |      
  lkBus_Param0" 20 nS                       |            |            |      
--------------------------------------------------------------------------------
  TS_FFS_OUT_TG_rc200e_main_2_CS4202NotRese | N/A        | N/A        | N/A  
  tBus_Param0 = MAXDELAY FROM TIMEGRP  "FFS |            |            |      
  " TO TIMEGRP "TG_rc200e_main_2_CS4202NotR |            |            |      
  esetBus_Param0" 40 nS                     |            |            |      
--------------------------------------------------------------------------------
  TS_PADS_OUT_TG_rc200e_main_2_CS4202NotRes | N/A        | N/A        | N/A  
  etBus_Param0 = MAXDELAY FROM TIMEGRP  "PA |            |            |      
  DS" TO TIMEGRP "TG_rc200e_main_2_CS4202No |            |            |      
  tResetBus_Param0" 40 nS                   |            |            |      
--------------------------------------------------------------------------------
  TS_FFS_OUT_TG_rc200e_main_2_CS4202SDataOu | N/A        | N/A        | N/A  
  tBus_Param0 = MAXDELAY FROM TIMEGRP  "FFS |            |            |      
  " TO TIMEGRP "TG_rc200e_main_2_CS4202SDat |            |            |      
  aOutBus_Param0" 40 nS                     |            |            |      
--------------------------------------------------------------------------------
  TS_PADS_OUT_TG_rc200e_main_2_CS4202SDataO | N/A        | N/A        | N/A  
  utBus_Param0 = MAXDELAY FROM TIMEGRP  "PA |            |            |      
  DS" TO TIMEGRP "TG_rc200e_main_2_CS4202SD |            |            |      
  ataOutBus_Param0" 40 nS                   |            |            |      
--------------------------------------------------------------------------------
  TS_FFS_OUT_TG_rc200e_main_2_CS4202SyncBus | N/A        | N/A        | N/A  
  _Param0 = MAXDELAY FROM TIMEGRP "FFS"  TO |            |            |      
   TIMEGRP "TG_rc200e_main_2_CS4202SyncBus_ |            |            |      
  Param0" 40 nS                             |            |            |      
--------------------------------------------------------------------------------
  TS_PADS_OUT_TG_rc200e_main_2_CS4202SyncBu | N/A        | N/A        | N/A  
  s_Param0 = MAXDELAY FROM TIMEGRP "PADS"   |            |            |      
  TO TIMEGRP "TG_rc200e_main_2_CS4202SyncBu |            |            |      
  s_Param0" 40 nS                           |            |            |      
--------------------------------------------------------------------------------
All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
All signals are completely routed.
Total REAL time to PAR completion: 11 secs 
Total CPU time to PAR completion: 10 secs 
Peak Memory Usage:  107 MB
Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.
Writing design to file motor_control.ncd.
PAR done.
--------------------------------- BITGEN ---------------------------------
Release 6.1.03i - Bitgen G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Loading device database for application Bitgen from file "motor_control.ncd".
   "pipeline" is an NCD, version 2.38, device xc2v1000, package fg456, speed -4
Loading device for application Bitgen from file '2v1000.nph' in environment
C:/Xilinx.
The STEPPING level for this design is 0.
Opened constraints file motor_control.pcf.
Thu Oct 14 20:01:58 2004
Creating bit map...
Saving bit stream in "motor_control.bit".
Bitstream generation is complete.
---------------------------------- DONE ----------------------------------

Custom build stage complete

