<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>ERR&lt;n>ADDR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ERR&lt;n>ADDR, Error Record Address Register, n =
      0 - 65534</h1><p>The ERR&lt;n>ADDR characteristics are:</p><h2>Purpose</h2><p><del>Software might have to reconstruct the actual physical addresses using the identity of the node and knowledge of the system.</del></p><p>If an <ins>address</ins><del>error</del> <ins>is</ins><del>has</del> <del>an </del>associated <ins>with a detected error</ins><del>address</del>, then this must be written to the address register when the error is recorded. It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> how the recorded addresses map to the software-visible physical addresses.<ins> Software might have to reconstruct the actual physical addresses using the identity of the node and knowledge of the system.</ins></p><h2>Configuration</h2><p><del>This register is present only
    when RAS is implemented.
      
    Otherwise, direct accesses to ERR&lt;n>ADDR are </del><span class="arm-defined-word"><del>UNDEFINED</del></span><del>.</del></p><p><del>The number of error records that are implemented is </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del>.</del></p><p><del>If error record &lt;n> is not implemented, ERR&lt;n>ADDR is </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><p><ins>This</ins><del>Some</del> <ins>register</ins><del>or</del> <ins>is</ins><del>all</del> <ins>present</ins><del>RW</del> <ins>only
    when</ins><del>fields</del> <ins>error</ins><del>of</del> <ins>record</ins><del>this</del> <ins>&lt;n></ins><del>register</del> <ins>is</ins><del>have</del> <ins>implemented</ins><del>defined</del> <ins>and</ins><del>reset</del> <ins>the error record includes an address associated with an error.
      
    Otherwise, direct accesses to ERR&lt;n>ADDR are</ins><del>values.</del> <span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><p><a href="ext-errnfr.html">ERR&lt;q>FR</a> describes the features implemented by the node that owns error record &lt;n>. &lt;q> is the index of the first error record owned by the same node as error record &lt;n>. If the node owns a single record, then q = n.</p><p><del class="nocount">If the error record does not record the fault address, this register is </del><span class="arm-defined-word"><del class="nocount">RES0</del></span><del class="nocount">.</del></p><h2>Attributes</h2><p>ERR&lt;n>ADDR is a 64-bit register.</p><h2>Field descriptions</h2><p>The ERR&lt;n>ADDR bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#NS_63">NS</a></td><td class="lr" colspan="1"><a href="#SI_62">SI</a></td><td class="lr" colspan="1"><a href="#AI_61">AI</a></td><td class="lr" colspan="1"><a href="#VA_60">VA</a></td><td class="lr" colspan="4"><a href="#0_59">RES0</a></td><td class="lr" colspan="24"><a href="#PADDR_55">PADDR</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#PADDR_55">PADDR</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="NS_63">NS, bit [63]
              </h4><p>Non-secure attribute.</p><table class="valuetable"><tr><th>NS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The address is Secure.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The address is Non-secure.</p></td></tr></table><p>The following resets apply:</p><ul><li><p><ins>On</ins><del>This</del> <ins>an</ins><del>bit</del> <ins>Error</ins><del>is</del> <ins>recovery</ins><del>preserved</del> <ins>reset,</ins><del>on</del> <ins>the</ins><del>an</del> <ins>value</ins><del>Error</del> <ins>of</ins><del>Recovery</del> <ins>this field is unchanged.</ins><del>reset.</del></p></li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><h4 id="SI_62">SI, bit [62]
              </h4><p><del>Indicates whether the NS bit is valid.</del></p><p>Secure Incorrect.<ins> Indicates whether the NS bit is valid.</ins></p><table class="valuetable"><tr><th>SI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The NS bit is correct. That is, it matches the programmers' view of the Non-secure attribute for this recorded location.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The NS bit might not be correct, and might not match the programmers' view of the Non-secure attribute for the recorded location.</p></td></tr></table><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this bit is read-only or read/write.</p><p>The following resets apply:</p><ul><li><p><ins>On</ins><del>This</del> <ins>an</ins><del>bit</del> <ins>Error</ins><del>is</del> <ins>recovery</ins><del>preserved</del> <ins>reset,</ins><del>on</del> <ins>the</ins><del>an</del> <ins>value</ins><del>Error</del> <ins>of</ins><del>Recovery</del> <ins>this field is unchanged.</ins><del>reset.</del></p></li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><h4 id="AI_61">AI, bit [61]
              </h4><p><del>Indicates whether the PADDR field is a valid physical address that is known to match the programmers' view of the physical address for the recorded location.</del></p><p>Address Incorrect.<ins> Indicates whether the PADDR field is a valid physical address that is known to match the programmers' view of the physical address for the recorded location.</ins></p><table class="valuetable"><tr><th>AI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The PADDR field is a valid physical address. That is, it matches the programmers' view of the physical address for the recorded location.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The PADDR field might not be a valid physical address, and might not match the programmers' view of the physical address for the recorded location.</p></td></tr></table><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this bit is read-only or read/write.</p><p>The following resets apply:</p><ul><li><p><ins>On</ins><del>This</del> <ins>an</ins><del>bit</del> <ins>Error</ins><del>is</del> <ins>recovery</ins><del>preserved</del> <ins>reset,</ins><del>on</del> <ins>the</ins><del>an</del> <ins>value</ins><del>Error</del> <ins>of</ins><del>Recovery</del> <ins>this field is unchanged.</ins><del>reset.</del></p></li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><h4 id="VA_60">VA, bit [60]
              </h4><p><del>Indicates whether the PADDR field is a virtual address.</del></p><p>Virtual Address.<ins> Indicates whether the PADDR field is a virtual address.</ins></p><table class="valuetable"><tr><th>VA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The PADDR field is not a virtual address.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The PADDR field is a virtual address.</p></td></tr></table><p>No context information is provided for the virtual address. When <del>this bit is set to 1, </del>ERR&lt;n><ins>ADDR.VA</ins><del>ADDR.{NS,SI,AI}</del> <ins>==</ins><del>must read as {0,1,1}.</del> <span class="binarynumber"><ins>0b1</ins></span><ins>, ERR&lt;n>ADDR.{NS,SI,AI} must read as {0,1,1}.</ins></p><p>Support for this bit is optional. If this bit is not implemented and the PADDR field is a virtual address, then ERR&lt;n>ADDR.{NS,SI,AI} must read as {0,1,1}.</p><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this bit is read-only or read/write.</p><p>The following resets apply:</p><ul><li><p><ins>On</ins><del>This</del> <ins>an</ins><del>bit</del> <ins>Error</ins><del>is</del> <ins>recovery</ins><del>preserved</del> <ins>reset,</ins><del>on</del> <ins>the</ins><del>an</del> <ins>value</ins><del>Error</del> <ins>of</ins><del>Recovery</del> <ins>this field is unchanged.</ins><del>reset.</del></p></li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><h4 id="0_59">
                Bits [59:56]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PADDR_55">PADDR, bits [55:0]
                  </h4><p><del>If the physical address size implemented by this component is smaller than the size of this field, then high-order bits are unimplemented and either </del><span class="arm-defined-word"><del>RES0</del></span><del> or have a fixed read-only </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> value.</del></p><p><del>Low-order address bits might also be unimplemented and </del><span class="arm-defined-word"><del>RES0</del></span><del>, for example, if the physical address is always aligned to the size of a protection granule.</del></p><p>Physical Address. Address of the recorded location.<ins> If the physical address size implemented by this component is smaller than the size of this field, then high-order bits are unimplemented and either</ins> <span class="arm-defined-word"><ins>RES0</ins></span><ins> or have a fixed read-only </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> value. Low-order address bits might also be unimplemented and </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>, for example, if the physical address is always aligned to the size of a protection granule.</ins></p><p>The following resets apply:</p><ul><li><p><ins>On</ins><del>This</del> <ins>an</ins><del>field</del> <ins>Error</ins><del>is</del> <ins>recovery</ins><del>preserved</del> <ins>reset,</ins><del>on</del> <ins>the</ins><del>an</del> <ins>value</ins><del>Error</del> <ins>of</ins><del>Recovery</del> <ins>this field is unchanged.</ins><del>reset.</del></p></li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><div class="text_after_fields"></div><h2>Accessing the ERR&lt;n>ADDR</h2><p>ERR&lt;n>ADDR ignores writes if<del> ERR&lt;n>STATUS.AV is set to 1.</del> <a href="ext-errnstatus.html"><ins>ERR&lt;n>STATUS</ins></a><ins>.AV == </ins><span class="binarynumber"><ins>0b1</ins></span><ins>.</ins></p><h4>ERR&lt;n>ADDR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>RAS</td><td><span class="hexnumber">0x018</span> + 64n</td><td>ERR&lt;n>ADDR</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>