
firmware.elf:     file format elf32-littleriscv
firmware.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000000

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x000009c3 memsz 0x00001470 flags rwx

Sections:
Idx Name           Size      VMA       LMA       File off  Algn  Flags
  0 .text          0000096c  00000000  00000000  00001000  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ctors         00000000  0000096c  0000096c  000019c4  2**2  CONTENTS
  2 .rodata        00000057  0000096c  0000096c  0000196c  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data          00000000  000009c4  000009c4  000019c4  2**2  CONTENTS, ALLOC, LOAD, DATA
  4 .bss           000000a8  000009c4  000009c4  000019c3  2**2  ALLOC
  5 .heap          00000000  00000a6c  00000a6c  000019c4  2**2  CONTENTS
  6 .stack         00000a00  00000a70  00000a70  000019c3  2**3  ALLOC
  7 .debug_info    00001342  00000000  00000000  000019c4  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_abbrev  0000077b  00000000  00000000  00002d06  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_aranges 00000198  00000000  00000000  00003488  2**3  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_ranges  00000130  00000000  00000000  00003620  2**3  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_macro   000025c9  00000000  00000000  00003750  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_line    000020d7  00000000  00000000  00005d19  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_str     00007a8f  00000000  00000000  00007df0  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .comment       00000034  00000000  00000000  0000f87f  2**0  CONTENTS, READONLY
 15 .debug_frame   00000478  00000000  00000000  0000f8b4  2**2  CONTENTS, READONLY, DEBUGGING, OCTETS
SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
0000096c l    d  .ctors	00000000 .ctors
0000096c l    d  .rodata	00000000 .rodata
000009c4 l    d  .data	00000000 .data
000009c4 l    d  .bss	00000000 .bss
00000a6c l    d  .heap	00000000 .heap
00000a70 l    d  .stack	00000000 .stack
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 ./src/bsp/driver/riscv_mc/crt0.o
000000f4 l       .text	00000000 crtInit
0000006a l       .text	00000000 __handle_isr
0000005c l       .text	00000000 __handle_esr
0000006c l       .text	00000000 __handle_exit
00000110 l       .text	00000000 bss_init
0000011c l       .text	00000000 bss_loop
00000128 l       .text	00000000 bss_done
0000012a l       .text	00000000 infinitLoop
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 interrupt.c
00000000 l    df *ABS*	00000000 pic.c
00000000 l    df *ABS*	00000000 stdlib.c
000003de l     F .text	0000001c printf_c
000003fa l     F .text	00000038 printf_s
00000432 l     F .text	000000b0 printf_d
000004e2 l     F .text	000000ca printf_x
00000000 l    df *ABS*	00000000 main.c
000009c9 l     O .bss	00000001 idx.0
00000000 l    df *ABS*	00000000 utils.c
000003b4  w    F .text	0000002a putchar
000005ac  w    F .text	0000014c printf
000011c4 g       .data	00000000 __global_pointer$
0000096c g       .text	00000000 _etext
00000310 g     F .text	0000003a pic_int_pending
0000096c g       .ctors	00000000 _ctors_end
00000132 g     F .text	000000be irq_callback
000001f0 g     F .text	00000040 esr_callback
000008c0 g     F .text	00000048 .hidden __udivsi3
000007e0 g     F .text	00000036 uartPutC
000009c4 g       .bss	00000000 _bss_start
000009c4 g     O .bss	00000004 pic_dev
00000a6c g       .bss	00000000 _bss_end
00000908 g     F .text	00000010 .hidden __umodsi3
000006f8 g     F .text	0000002c gpio_interrupt_handler
00000a14 g     O .bss	00000058 uart_core_uart
00000000 g       .text	00000000 _ftext
00000000 g       .text	00000000 _start
0000096c g       .ctors	00000000 _ctors_start
000002b4 g     F .text	00000034 pic_int_enable
00000a00 g       *ABS*	00000000 _STACK_SIZE
00000852 g     F .text	00000066 delayMS
00000724 g     F .text	000000bc main
00000012 g       .text	00000000 trap_entry
00000000 g       *ABS*	00000000 _HEAP_SIZE
00000092 g     F .text	00000062 uart_putc
000002e8 g     F .text	00000028 pic_int_clear
000008b8 g     F .text	00000084 .hidden __divsi3
00001470 g       .stack	00000000 _stack_start
00000230 g     F .text	00000084 pic_init
0000034a g     F .text	0000006a pic_isr_register
000009c8 g     O .bss	00000001 interrupt
000009cc g     O .bss	00000048 int_table
0000093c g     F .text	00000030 .hidden __modsi3
00000816 g     F .text	0000003c uartPutS
0000096c g       .ctors	00000000 _dtors_start



Disassembly of section .text:

00000000 <_ftext>:
_ftext():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:8
.global main
.weak   irq_callback
.weak   esr_callback

_start:
  j crtInit
   0:	0f40006f          	j	f4 <crtInit>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:9
  nop
   4:	0001                	nop
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:10
  nop
   6:	0001                	nop
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:11
  nop
   8:	0001                	nop
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:12
  nop
   a:	0001                	nop
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:13
  nop
   c:	0001                	nop
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:14
  nop
   e:	0001                	nop
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:15
  nop
  10:	0001                	nop

00000012 <trap_entry>:
trap_entry():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:19

.global  trap_entry
trap_entry:
  sw x1,  - 1*4(sp)
  12:	fe112e23          	sw	ra,-4(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:20
  sw x5,  - 2*4(sp)
  16:	fe512c23          	sw	t0,-8(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:21
  sw x6,  - 3*4(sp)
  1a:	fe612a23          	sw	t1,-12(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:22
  sw x7,  - 4*4(sp)
  1e:	fe712823          	sw	t2,-16(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:23
  sw x10, - 5*4(sp)
  22:	fea12623          	sw	a0,-20(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:24
  sw x11, - 6*4(sp)
  26:	feb12423          	sw	a1,-24(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:25
  sw x12, - 7*4(sp)
  2a:	fec12223          	sw	a2,-28(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:26
  sw x13, - 8*4(sp)
  2e:	fed12023          	sw	a3,-32(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:27
  sw x14, - 9*4(sp)
  32:	fce12e23          	sw	a4,-36(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:28
  sw x15, -10*4(sp)
  36:	fcf12c23          	sw	a5,-40(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:29
  sw x16, -11*4(sp)
  3a:	fd012a23          	sw	a6,-44(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:30
  sw x17, -12*4(sp)
  3e:	fd112823          	sw	a7,-48(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:31
  sw x28, -13*4(sp)
  42:	fdc12623          	sw	t3,-52(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:32
  sw x29, -14*4(sp)
  46:	fdd12423          	sw	t4,-56(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:33
  sw x30, -15*4(sp)
  4a:	fde12223          	sw	t5,-60(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:34
  sw x31, -16*4(sp)
  4e:	fdf12023          	sw	t6,-64(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:35
  addi sp,sp,-16*4
  52:	7139                	addi	sp,sp,-64
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:36
  csrr a0, mcause    // load mcause value as parameter
  54:	34202573          	csrr	a0,mcause
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:37
  bltz a0, __handle_isr
  58:	00054963          	bltz	a0,6a <__handle_isr>

0000005c <__handle_esr>:
__handle_esr():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:39
__handle_esr:
  csrr a1, mepc
  5c:	341025f3          	csrr	a1,mepc
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:40
  mv   a2, sp
  60:	860a                	mv	a2,sp
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:41
  call esr_callback
  62:	2279                	jal	1f0 <esr_callback>
  64:	34151073          	csrw	mepc,a0
  68:	a011                	j	6c <__handle_exit>

0000006a <__handle_isr>:
__handle_isr():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:42
  csrw mepc, a0
  6a:	20e1                	jal	132 <irq_callback>

0000006c <__handle_exit>:
__handle_exit():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:42
  6c:	50f2                	lw	ra,60(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:43
  j    __handle_exit
  6e:	52e2                	lw	t0,56(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:45
__handle_isr:
  call irq_callback
  70:	5352                	lw	t1,52(sp)
  72:	53c2                	lw	t2,48(sp)
  74:	5532                	lw	a0,44(sp)
  76:	55a2                	lw	a1,40(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:47
__handle_exit:
  lw x1 , 15*4(sp)
  78:	5612                	lw	a2,36(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:48
  lw x5,  14*4(sp)
  7a:	5682                	lw	a3,32(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:49
  lw x6,  13*4(sp)
  7c:	4772                	lw	a4,28(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:50
  lw x7,  12*4(sp)
  7e:	47e2                	lw	a5,24(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:51
  lw x10, 11*4(sp)
  80:	4852                	lw	a6,20(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:52
  lw x11, 10*4(sp)
  82:	48c2                	lw	a7,16(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:53
  lw x12,  9*4(sp)
  84:	4e32                	lw	t3,12(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:54
  lw x13,  8*4(sp)
  86:	4ea2                	lw	t4,8(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:55
  lw x14,  7*4(sp)
  88:	4f12                	lw	t5,4(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:56
  lw x15,  6*4(sp)
  8a:	4f82                	lw	t6,0(sp)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:57
  lw x16,  5*4(sp)
  8c:	6121                	addi	sp,sp,64
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:58
  lw x17,  4*4(sp)
  8e:	30200073          	mret

00000092 <uart_putc>:
uart_putc():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/uart/uart.c:291
 * Returns 0 if no error
 ***************************************************************
*/
unsigned char uart_putc(struct uart_instance *this_uart,
			unsigned char ucChar)
{
  92:	7179                	addi	sp,sp,-48
  94:	d622                	sw	s0,44(sp)
  96:	1800                	addi	s0,sp,48
  98:	fca42e23          	sw	a0,-36(s0)
  9c:	87ae                	mv	a5,a1
  9e:	fcf40da3          	sb	a5,-37(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/uart/uart.c:294
	volatile unsigned char uiValue;
	volatile struct uart_dev *dev;
	if (NULL == this_uart) {
  a2:	fdc42783          	lw	a5,-36(s0)
  a6:	e399                	bnez	a5,ac <uart_putc+0x1a>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/uart/uart.c:295
		return 1;
  a8:	4785                	li	a5,1
  aa:	a089                	j	ec <uart_putc+0x5a>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/uart/uart.c:297
	}
	dev = (volatile struct uart_dev *) (this_uart->base);
  ac:	fdc42783          	lw	a5,-36(s0)
  b0:	43dc                	lw	a5,4(a5)
  b2:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/uart/uart.c:329
	} else
#endif
	{
		do {
			/* if uart's ready to accept character, send immediately */
			uiValue = dev->lsr;
  b6:	fec42783          	lw	a5,-20(s0)
  ba:	4bdc                	lw	a5,20(a5)
  bc:	0ff7f793          	andi	a5,a5,255
  c0:	fef405a3          	sb	a5,-21(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/uart/uart.c:330
			if (uiValue & UART_LSR_TX_RDY_MASK) {
  c4:	feb44783          	lbu	a5,-21(s0)
  c8:	0ff7f793          	andi	a5,a5,255
  cc:	0207f793          	andi	a5,a5,32
  d0:	cb81                	beqz	a5,e0 <uart_putc+0x4e>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/uart/uart.c:331
				dev->rxtx = ucChar;
  d2:	fdb44703          	lbu	a4,-37(s0)
  d6:	fec42783          	lw	a5,-20(s0)
  da:	c398                	sw	a4,0(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/uart/uart.c:332
				return (0);
  dc:	4781                	li	a5,0
  de:	a039                	j	ec <uart_putc+0x5a>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/uart/uart.c:336
			}

			/* if non-blocking tx, return immediately */
			if (this_uart->blockingTx == 0)
  e0:	fdc42783          	lw	a5,-36(s0)
  e4:	01e7c783          	lbu	a5,30(a5)
  e8:	f7f9                	bnez	a5,b6 <uart_putc+0x24>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/uart/uart.c:337
				return (UART_ERR_WOULD_BLOCK);
  ea:	4785                	li	a5,1
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/uart/uart.c:344
		} while (1);
	}

	/* all done */
	return 0;
}
  ec:	853e                	mv	a0,a5
  ee:	5432                	lw	s0,44(sp)
  f0:	6145                	addi	sp,sp,48
  f2:	8082                	ret

000000f4 <crtInit>:
crtInit():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:69
  mret
  .text


crtInit:
  la t0, trap_entry
  f4:	01200293          	li	t0,18
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:70
  csrw mtvec, t0
  f8:	30529073          	csrw	mtvec,t0
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:71
  csrwi mstatus, 0
  fc:	30005073          	csrwi	mstatus,0
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:72
  csrwi mie, 0
 100:	30405073          	csrwi	mie,0
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:76

  .option push
  .option norelax
  la gp, __global_pointer$
 104:	00001197          	auipc	gp,0x1
 108:	0c018193          	addi	gp,gp,192 # 11c4 <__global_pointer$>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:78
  .option pop
  la sp, _stack_start
 10c:	2ac18113          	addi	sp,gp,684 # 1470 <_stack_start>

00000110 <bss_init>:
bss_init():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:81

bss_init:
  la a0, _bss_start
 110:	00001517          	auipc	a0,0x1
 114:	8b450513          	addi	a0,a0,-1868 # 9c4 <pic_dev>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:82
  la a1, _bss_end
 118:	8a818593          	addi	a1,gp,-1880 # a6c <_bss_end>

0000011c <bss_loop>:
bss_loop():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:84
bss_loop:
  beq a0,a1,bss_done
 11c:	00b50663          	beq	a0,a1,128 <bss_done>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:85
  sw zero,0(a0)
 120:	00052023          	sw	zero,0(a0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:86
  add a0,a0,4
 124:	0511                	addi	a0,a0,4
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:87
  j bss_loop
 126:	bfdd                	j	11c <bss_loop>

00000128 <bss_done>:
bss_done():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:111
//  li a0, 0x880     //880 enable timer + external interrupts
//  csrw mie,a0
//  li a0, 0x1808     //1808 enable interrupts
//  csrw mstatus,a0

  call main
 128:	2bf5                	jal	724 <main>

0000012a <infinitLoop>:
infinitLoop():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:113
infinitLoop:
  j infinitLoop
 12a:	a001                	j	12a <infinitLoop>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:116

irq_callback:
  ret
 12c:	8082                	ret
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:119

esr_callback:
  j esr_callback
 12e:	0c20006f          	j	1f0 <esr_callback>

00000132 <irq_callback>:
irq_callback():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:57
#include "interrupt.h"

extern struct interrupt_entry int_table[S_INT_NUM];

void irq_callback(unsigned int mcause)
{
 132:	7179                	addi	sp,sp,-48
 134:	d606                	sw	ra,44(sp)
 136:	d422                	sw	s0,40(sp)
 138:	1800                	addi	s0,sp,48
 13a:	fca42e23          	sw	a0,-36(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:59

	if ((mcause & MCAUSE_VAL_MASK) == MCAUSE_VAL_MTIP) {
 13e:	fdc42783          	lw	a5,-36(s0)
 142:	00f7f713          	andi	a4,a5,15
 146:	479d                	li	a5,7
 148:	02f71263          	bne	a4,a5,16c <irq_callback+0x3a>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:60
		if (int_table[S_INT_TIMER].isr) {
 14c:	6785                	lui	a5,0x1
 14e:	9cc78793          	addi	a5,a5,-1588 # 9cc <int_table>
 152:	43bc                	lw	a5,64(a5)
 154:	cbc9                	beqz	a5,1e6 <irq_callback+0xb4>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:61
			int_table[S_INT_TIMER].isr(int_table[S_INT_TIMER].
 156:	6785                	lui	a5,0x1
 158:	9cc78793          	addi	a5,a5,-1588 # 9cc <int_table>
 15c:	43b8                	lw	a4,64(a5)
 15e:	6785                	lui	a5,0x1
 160:	9cc78793          	addi	a5,a5,-1588 # 9cc <int_table>
 164:	43fc                	lw	a5,68(a5)
 166:	853e                	mv	a0,a5
 168:	9702                	jalr	a4
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:76
				}
				pic_int_clear(idx);
			}
		}
	}
}
 16a:	a8b5                	j	1e6 <irq_callback+0xb4>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:64
	} else if ((mcause & MCAUSE_VAL_MASK) == MCASUE_VAL_MEIP) {
 16c:	fdc42783          	lw	a5,-36(s0)
 170:	00f7f713          	andi	a4,a5,15
 174:	47ad                	li	a5,11
 176:	06f71863          	bne	a4,a5,1e6 <irq_callback+0xb4>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:66
		for (idx = S_INT_PIC0; idx < S_INT_NUM; idx++) {
 17a:	fe042623          	sw	zero,-20(s0)
 17e:	a8b9                	j	1dc <irq_callback+0xaa>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:67
			if (pic_int_pending(idx)) {
 180:	fec42783          	lw	a5,-20(s0)
 184:	0ff7f793          	andi	a5,a5,255
 188:	853e                	mv	a0,a5
 18a:	2259                	jal	310 <pic_int_pending>
 18c:	87aa                	mv	a5,a0
 18e:	c3b1                	beqz	a5,1d2 <irq_callback+0xa0>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:68
				if (int_table[idx].isr) {
 190:	6785                	lui	a5,0x1
 192:	9cc78713          	addi	a4,a5,-1588 # 9cc <int_table>
 196:	fec42783          	lw	a5,-20(s0)
 19a:	078e                	slli	a5,a5,0x3
 19c:	97ba                	add	a5,a5,a4
 19e:	439c                	lw	a5,0(a5)
 1a0:	c39d                	beqz	a5,1c6 <irq_callback+0x94>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:69
					int_table[idx].isr(int_table[idx].
 1a2:	6785                	lui	a5,0x1
 1a4:	9cc78713          	addi	a4,a5,-1588 # 9cc <int_table>
 1a8:	fec42783          	lw	a5,-20(s0)
 1ac:	078e                	slli	a5,a5,0x3
 1ae:	97ba                	add	a5,a5,a4
 1b0:	4394                	lw	a3,0(a5)
 1b2:	6785                	lui	a5,0x1
 1b4:	9cc78713          	addi	a4,a5,-1588 # 9cc <int_table>
 1b8:	fec42783          	lw	a5,-20(s0)
 1bc:	078e                	slli	a5,a5,0x3
 1be:	97ba                	add	a5,a5,a4
 1c0:	43dc                	lw	a5,4(a5)
 1c2:	853e                	mv	a0,a5
 1c4:	9682                	jalr	a3
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:72
				pic_int_clear(idx);
 1c6:	fec42783          	lw	a5,-20(s0)
 1ca:	0ff7f793          	andi	a5,a5,255
 1ce:	853e                	mv	a0,a5
 1d0:	2a21                	jal	2e8 <pic_int_clear>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:66 (discriminator 2)
		for (idx = S_INT_PIC0; idx < S_INT_NUM; idx++) {
 1d2:	fec42783          	lw	a5,-20(s0)
 1d6:	0785                	addi	a5,a5,1
 1d8:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:66 (discriminator 1)
 1dc:	fec42703          	lw	a4,-20(s0)
 1e0:	47a1                	li	a5,8
 1e2:	f8e7dfe3          	bge	a5,a4,180 <irq_callback+0x4e>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:76
}
 1e6:	0001                	nop
 1e8:	50b2                	lw	ra,44(sp)
 1ea:	5422                	lw	s0,40(sp)
 1ec:	6145                	addi	sp,sp,48
 1ee:	8082                	ret

000001f0 <esr_callback>:
esr_callback():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:80

unsigned int esr_callback(unsigned int mcause, unsigned int mepc,
			  unsigned int sp)
{
 1f0:	1101                	addi	sp,sp,-32
 1f2:	ce06                	sw	ra,28(sp)
 1f4:	cc22                	sw	s0,24(sp)
 1f6:	1000                	addi	s0,sp,32
 1f8:	fea42623          	sw	a0,-20(s0)
 1fc:	feb42423          	sw	a1,-24(s0)
 200:	fec42223          	sw	a2,-28(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:82

	printf("Exception caught: mcause=%d ,", mcause);
 204:	fec42583          	lw	a1,-20(s0)
 208:	6785                	lui	a5,0x1
 20a:	96c78513          	addi	a0,a5,-1684 # 96c <_etext>
 20e:	2e79                	jal	5ac <printf>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:83
	printf("mepc=%x, sp=%x \r\n", mepc, sp);
 210:	fe442603          	lw	a2,-28(s0)
 214:	fe842583          	lw	a1,-24(s0)
 218:	6785                	lui	a5,0x1
 21a:	98c78513          	addi	a0,a5,-1652 # 98c <_etext+0x20>
 21e:	2679                	jal	5ac <printf>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:107
		break;
	}

	printf("\r\n");
#endif
	return mepc + 4;
 220:	fe842783          	lw	a5,-24(s0)
 224:	0791                	addi	a5,a5,4
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:108
}
 226:	853e                	mv	a0,a5
 228:	40f2                	lw	ra,28(sp)
 22a:	4462                	lw	s0,24(sp)
 22c:	6105                	addi	sp,sp,32
 22e:	8082                	ret

00000230 <pic_init>:
pic_init():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:59

volatile struct pic_reg *pic_dev;
struct interrupt_entry int_table[S_INT_NUM];

unsigned char pic_init(unsigned int base)
{
 230:	7179                	addi	sp,sp,-48
 232:	d622                	sw	s0,44(sp)
 234:	1800                	addi	s0,sp,48
 236:	fca42e23          	sw	a0,-36(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:61
	unsigned int idx, a;
	pic_dev = (struct pic_reg *) base;
 23a:	fdc42703          	lw	a4,-36(s0)
 23e:	6785                	lui	a5,0x1
 240:	9ce7a223          	sw	a4,-1596(a5) # 9c4 <pic_dev>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:64

	/* init interrupt table */
	for (idx = 0; idx < S_INT_NUM; idx++) {
 244:	fe042623          	sw	zero,-20(s0)
 248:	a805                	j	278 <pic_init+0x48>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:65 (discriminator 3)
		int_table[idx].context = NULL;
 24a:	6785                	lui	a5,0x1
 24c:	9cc78713          	addi	a4,a5,-1588 # 9cc <int_table>
 250:	fec42783          	lw	a5,-20(s0)
 254:	078e                	slli	a5,a5,0x3
 256:	97ba                	add	a5,a5,a4
 258:	0007a223          	sw	zero,4(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:66 (discriminator 3)
		int_table[idx].isr = NULL;
 25c:	6785                	lui	a5,0x1
 25e:	9cc78713          	addi	a4,a5,-1588 # 9cc <int_table>
 262:	fec42783          	lw	a5,-20(s0)
 266:	078e                	slli	a5,a5,0x3
 268:	97ba                	add	a5,a5,a4
 26a:	0007a023          	sw	zero,0(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:64 (discriminator 3)
	for (idx = 0; idx < S_INT_NUM; idx++) {
 26e:	fec42783          	lw	a5,-20(s0)
 272:	0785                	addi	a5,a5,1
 274:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:64 (discriminator 1)
 278:	fec42703          	lw	a4,-20(s0)
 27c:	47a1                	li	a5,8
 27e:	fce7f6e3          	bgeu	a5,a4,24a <pic_init+0x1a>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:70
	}

	/*disable/clear all of the external interrupts */
	pic_dev->pic_status = 0xffffffff;
 282:	6785                	lui	a5,0x1
 284:	9c47a783          	lw	a5,-1596(a5) # 9c4 <pic_dev>
 288:	577d                	li	a4,-1
 28a:	c398                	sw	a4,0(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:71
	pic_dev->pic_en = 0;
 28c:	6785                	lui	a5,0x1
 28e:	9c47a783          	lw	a5,-1596(a5) # 9c4 <pic_dev>
 292:	0007a223          	sw	zero,4(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:74

	/* enable external interrupt */
	__asm__ __volatile__("csrw mie, %0"::"r"(0x800));
 296:	6785                	lui	a5,0x1
 298:	80078793          	addi	a5,a5,-2048 # 800 <uartPutC+0x20>
 29c:	30479073          	csrw	mie,a5
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:77

	/* enable interrupts */
	__asm__ __volatile__("csrw mstatus, %0"::"r"(0x1808));
 2a0:	6789                	lui	a5,0x2
 2a2:	80878793          	addi	a5,a5,-2040 # 1808 <_stack_start+0x398>
 2a6:	30079073          	csrw	mstatus,a5
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:78
	return 0;
 2aa:	4781                	li	a5,0
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:79
}
 2ac:	853e                	mv	a0,a5
 2ae:	5432                	lw	s0,44(sp)
 2b0:	6145                	addi	sp,sp,48
 2b2:	8082                	ret

000002b4 <pic_int_enable>:
pic_int_enable():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:82

unsigned char pic_int_enable(unsigned char src)
{
 2b4:	1101                	addi	sp,sp,-32
 2b6:	ce22                	sw	s0,28(sp)
 2b8:	1000                	addi	s0,sp,32
 2ba:	87aa                	mv	a5,a0
 2bc:	fef407a3          	sb	a5,-17(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:83
	pic_dev->pic_en |= 1 << (src);
 2c0:	6785                	lui	a5,0x1
 2c2:	9c47a783          	lw	a5,-1596(a5) # 9c4 <pic_dev>
 2c6:	43d8                	lw	a4,4(a5)
 2c8:	fef44783          	lbu	a5,-17(s0)
 2cc:	4685                	li	a3,1
 2ce:	00f697b3          	sll	a5,a3,a5
 2d2:	86be                	mv	a3,a5
 2d4:	6785                	lui	a5,0x1
 2d6:	9c47a783          	lw	a5,-1596(a5) # 9c4 <pic_dev>
 2da:	8f55                	or	a4,a4,a3
 2dc:	c3d8                	sw	a4,4(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:84
	return 0;
 2de:	4781                	li	a5,0
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:85
}
 2e0:	853e                	mv	a0,a5
 2e2:	4472                	lw	s0,28(sp)
 2e4:	6105                	addi	sp,sp,32
 2e6:	8082                	ret

000002e8 <pic_int_clear>:
pic_int_clear():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:94
	pic_dev->pic_en &= (~(1 << src));
	return 0;
}

unsigned char pic_int_clear(unsigned char src)
{
 2e8:	1101                	addi	sp,sp,-32
 2ea:	ce22                	sw	s0,28(sp)
 2ec:	1000                	addi	s0,sp,32
 2ee:	87aa                	mv	a5,a0
 2f0:	fef407a3          	sb	a5,-17(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:95
	pic_dev->pic_status = 1 << (src);
 2f4:	fef44783          	lbu	a5,-17(s0)
 2f8:	4705                	li	a4,1
 2fa:	00f71733          	sll	a4,a4,a5
 2fe:	6785                	lui	a5,0x1
 300:	9c47a783          	lw	a5,-1596(a5) # 9c4 <pic_dev>
 304:	c398                	sw	a4,0(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:96
	return 0;
 306:	4781                	li	a5,0
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:97
}
 308:	853e                	mv	a0,a5
 30a:	4472                	lw	s0,28(sp)
 30c:	6105                	addi	sp,sp,32
 30e:	8082                	ret

00000310 <pic_int_pending>:
pic_int_pending():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:100

unsigned char pic_int_pending(unsigned char src)
{
 310:	7179                	addi	sp,sp,-48
 312:	d622                	sw	s0,44(sp)
 314:	1800                	addi	s0,sp,48
 316:	87aa                	mv	a5,a0
 318:	fcf40fa3          	sb	a5,-33(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:101
	unsigned int ifr = pic_dev->pic_status;
 31c:	6785                	lui	a5,0x1
 31e:	9c47a783          	lw	a5,-1596(a5) # 9c4 <pic_dev>
 322:	439c                	lw	a5,0(a5)
 324:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:103

	if (ifr & (1 << src)) {
 328:	fdf44783          	lbu	a5,-33(s0)
 32c:	4705                	li	a4,1
 32e:	00f717b3          	sll	a5,a4,a5
 332:	873e                	mv	a4,a5
 334:	fec42783          	lw	a5,-20(s0)
 338:	8ff9                	and	a5,a5,a4
 33a:	c399                	beqz	a5,340 <pic_int_pending+0x30>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:104
		return 1;
 33c:	4785                	li	a5,1
 33e:	a011                	j	342 <pic_int_pending+0x32>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:107
	}

	return 0;
 340:	4781                	li	a5,0
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:108
}
 342:	853e                	mv	a0,a5
 344:	5432                	lw	s0,44(sp)
 346:	6145                	addi	sp,sp,48
 348:	8082                	ret

0000034a <pic_isr_register>:
pic_isr_register():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:136
	return 0;
}

unsigned char pic_isr_register(unsigned char src, void (*isr) (void *),
			       void *context)
{
 34a:	1101                	addi	sp,sp,-32
 34c:	ce06                	sw	ra,28(sp)
 34e:	cc22                	sw	s0,24(sp)
 350:	1000                	addi	s0,sp,32
 352:	87aa                	mv	a5,a0
 354:	feb42423          	sw	a1,-24(s0)
 358:	fec42223          	sw	a2,-28(s0)
 35c:	fef407a3          	sb	a5,-17(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:137
	if (src > S_INT_NUM) {
 360:	fef44703          	lbu	a4,-17(s0)
 364:	47a5                	li	a5,9
 366:	00e7f463          	bgeu	a5,a4,36e <pic_isr_register+0x24>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:138
		return 1;
 36a:	4785                	li	a5,1
 36c:	a83d                	j	3aa <pic_isr_register+0x60>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:140
	}
	if (NULL == context) {
 36e:	fe442783          	lw	a5,-28(s0)
 372:	e399                	bnez	a5,378 <pic_isr_register+0x2e>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:141
		return 1;
 374:	4785                	li	a5,1
 376:	a815                	j	3aa <pic_isr_register+0x60>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:145
	}

	/* register on the isr */
	int_table[src].isr = isr;
 378:	fef44783          	lbu	a5,-17(s0)
 37c:	6705                	lui	a4,0x1
 37e:	9cc70713          	addi	a4,a4,-1588 # 9cc <int_table>
 382:	078e                	slli	a5,a5,0x3
 384:	97ba                	add	a5,a5,a4
 386:	fe842703          	lw	a4,-24(s0)
 38a:	c398                	sw	a4,0(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:146
	int_table[src].context = context;
 38c:	fef44783          	lbu	a5,-17(s0)
 390:	6705                	lui	a4,0x1
 392:	9cc70713          	addi	a4,a4,-1588 # 9cc <int_table>
 396:	078e                	slli	a5,a5,0x3
 398:	97ba                	add	a5,a5,a4
 39a:	fe442703          	lw	a4,-28(s0)
 39e:	c3d8                	sw	a4,4(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:149

	/* mask on the interrupt source */
	pic_int_enable(src);
 3a0:	fef44783          	lbu	a5,-17(s0)
 3a4:	853e                	mv	a0,a5
 3a6:	3739                	jal	2b4 <pic_int_enable>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:151

	return 0;
 3a8:	4781                	li	a5,0
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:152
}
 3aa:	853e                	mv	a0,a5
 3ac:	40f2                	lw	ra,28(sp)
 3ae:	4462                	lw	s0,24(sp)
 3b0:	6105                	addi	sp,sp,32
 3b2:	8082                	ret

000003b4 <putchar>:
putchar():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:78
//struct uart_instance *g_stdio_uart = NULL;
extern struct uart_instance uart_core_uart;
#endif

int __attribute__((weak)) putchar(int c)
{
 3b4:	1101                	addi	sp,sp,-32
 3b6:	ce06                	sw	ra,28(sp)
 3b8:	cc22                	sw	s0,24(sp)
 3ba:	1000                	addi	s0,sp,32
 3bc:	fea42623          	sw	a0,-20(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:81
#ifdef LSCC_STDIO_UART_APB
	//Initialize the uart driver if it is the first time this function is called
	uart_putc(&uart_core_uart, c);
 3c0:	fec42783          	lw	a5,-20(s0)
 3c4:	0ff7f793          	andi	a5,a5,255
 3c8:	85be                	mv	a1,a5
 3ca:	6785                	lui	a5,0x1
 3cc:	a1478513          	addi	a0,a5,-1516 # a14 <uart_core_uart>
 3d0:	31c9                	jal	92 <uart_putc>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:83
#endif
	return 0;
 3d2:	4781                	li	a5,0
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:84
}
 3d4:	853e                	mv	a0,a5
 3d6:	40f2                	lw	ra,28(sp)
 3d8:	4462                	lw	s0,24(sp)
 3da:	6105                	addi	sp,sp,32
 3dc:	8082                	ret

000003de <printf_c>:
printf_c():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:87

static void printf_c(int c)
{
 3de:	1101                	addi	sp,sp,-32
 3e0:	ce06                	sw	ra,28(sp)
 3e2:	cc22                	sw	s0,24(sp)
 3e4:	1000                	addi	s0,sp,32
 3e6:	fea42623          	sw	a0,-20(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:88
	putchar(c);
 3ea:	fec42503          	lw	a0,-20(s0)
 3ee:	37d9                	jal	3b4 <putchar>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:89
}
 3f0:	0001                	nop
 3f2:	40f2                	lw	ra,28(sp)
 3f4:	4462                	lw	s0,24(sp)
 3f6:	6105                	addi	sp,sp,32
 3f8:	8082                	ret

000003fa <printf_s>:
printf_s():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:92

static void printf_s(char *p)
{
 3fa:	1101                	addi	sp,sp,-32
 3fc:	ce06                	sw	ra,28(sp)
 3fe:	cc22                	sw	s0,24(sp)
 400:	1000                	addi	s0,sp,32
 402:	fea42623          	sw	a0,-20(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:93
	while (*p)
 406:	a819                	j	41c <printf_s+0x22>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:94
		putchar(*(p++));
 408:	fec42783          	lw	a5,-20(s0)
 40c:	00178713          	addi	a4,a5,1
 410:	fee42623          	sw	a4,-20(s0)
 414:	00078783          	lb	a5,0(a5)
 418:	853e                	mv	a0,a5
 41a:	3f69                	jal	3b4 <putchar>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:93
	while (*p)
 41c:	fec42783          	lw	a5,-20(s0)
 420:	00078783          	lb	a5,0(a5)
 424:	f3f5                	bnez	a5,408 <printf_s+0xe>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:95
}
 426:	0001                	nop
 428:	0001                	nop
 42a:	40f2                	lw	ra,28(sp)
 42c:	4462                	lw	s0,24(sp)
 42e:	6105                	addi	sp,sp,32
 430:	8082                	ret

00000432 <printf_d>:
printf_d():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:98

static void printf_d(int val)
{
 432:	715d                	addi	sp,sp,-80
 434:	c686                	sw	ra,76(sp)
 436:	c4a2                	sw	s0,72(sp)
 438:	0880                	addi	s0,sp,80
 43a:	faa42e23          	sw	a0,-68(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:100
	char buffer[32];
	char *p = buffer;
 43e:	fcc40793          	addi	a5,s0,-52
 442:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:101
	if (val < 0) {
 446:	fbc42783          	lw	a5,-68(s0)
 44a:	0407db63          	bgez	a5,4a0 <printf_d+0x6e>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:102
		printf_c('-');
 44e:	02d00513          	li	a0,45
 452:	3771                	jal	3de <printf_c>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:103
		val = -val;
 454:	fbc42783          	lw	a5,-68(s0)
 458:	40f007b3          	neg	a5,a5
 45c:	faf42e23          	sw	a5,-68(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:105
	}
	while (val || p == buffer) {
 460:	a081                	j	4a0 <printf_d+0x6e>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:106
		*(p++) = '0' + val % 10;
 462:	fbc42783          	lw	a5,-68(s0)
 466:	45a9                	li	a1,10
 468:	853e                	mv	a0,a5
 46a:	29c9                	jal	93c <__modsi3>
 46c:	87aa                	mv	a5,a0
 46e:	0ff7f793          	andi	a5,a5,255
 472:	03078793          	addi	a5,a5,48
 476:	0ff7f693          	andi	a3,a5,255
 47a:	fec42783          	lw	a5,-20(s0)
 47e:	00178713          	addi	a4,a5,1
 482:	fee42623          	sw	a4,-20(s0)
 486:	01869713          	slli	a4,a3,0x18
 48a:	8761                	srai	a4,a4,0x18
 48c:	00e78023          	sb	a4,0(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:107
		val = val / 10;
 490:	fbc42783          	lw	a5,-68(s0)
 494:	45a9                	li	a1,10
 496:	853e                	mv	a0,a5
 498:	2105                	jal	8b8 <__divsi3>
 49a:	87aa                	mv	a5,a0
 49c:	faf42e23          	sw	a5,-68(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:105
	while (val || p == buffer) {
 4a0:	fbc42783          	lw	a5,-68(s0)
 4a4:	ffdd                	bnez	a5,462 <printf_d+0x30>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:105 (discriminator 1)
 4a6:	fcc40793          	addi	a5,s0,-52
 4aa:	fec42703          	lw	a4,-20(s0)
 4ae:	faf70ae3          	beq	a4,a5,462 <printf_d+0x30>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:109
	}
	while (p != buffer)
 4b2:	a821                	j	4ca <printf_d+0x98>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:110
		printf_c(*(--p));
 4b4:	fec42783          	lw	a5,-20(s0)
 4b8:	17fd                	addi	a5,a5,-1
 4ba:	fef42623          	sw	a5,-20(s0)
 4be:	fec42783          	lw	a5,-20(s0)
 4c2:	00078783          	lb	a5,0(a5)
 4c6:	853e                	mv	a0,a5
 4c8:	3f19                	jal	3de <printf_c>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:109
	while (p != buffer)
 4ca:	fcc40793          	addi	a5,s0,-52
 4ce:	fec42703          	lw	a4,-20(s0)
 4d2:	fef711e3          	bne	a4,a5,4b4 <printf_d+0x82>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:111
}
 4d6:	0001                	nop
 4d8:	0001                	nop
 4da:	40b6                	lw	ra,76(sp)
 4dc:	4426                	lw	s0,72(sp)
 4de:	6161                	addi	sp,sp,80
 4e0:	8082                	ret

000004e2 <printf_x>:
printf_x():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:114

static void printf_x(unsigned int val)
{
 4e2:	715d                	addi	sp,sp,-80
 4e4:	c686                	sw	ra,76(sp)
 4e6:	c4a2                	sw	s0,72(sp)
 4e8:	0880                	addi	s0,sp,80
 4ea:	faa42e23          	sw	a0,-68(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:116
	char buffer[32];
	char *p = buffer;
 4ee:	fcc40793          	addi	a5,s0,-52
 4f2:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:118

	while (val || p == buffer) {
 4f6:	a895                	j	56a <printf_x+0x88>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:119
		if ((val % 16) > 9) {
 4f8:	fbc42783          	lw	a5,-68(s0)
 4fc:	00f7f713          	andi	a4,a5,15
 500:	47a5                	li	a5,9
 502:	02e7f963          	bgeu	a5,a4,534 <printf_x+0x52>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:120
			*(p++) = 'a' + val % 16 - 10;
 506:	fbc42783          	lw	a5,-68(s0)
 50a:	0ff7f793          	andi	a5,a5,255
 50e:	8bbd                	andi	a5,a5,15
 510:	0ff7f793          	andi	a5,a5,255
 514:	05778793          	addi	a5,a5,87
 518:	0ff7f693          	andi	a3,a5,255
 51c:	fec42783          	lw	a5,-20(s0)
 520:	00178713          	addi	a4,a5,1
 524:	fee42623          	sw	a4,-20(s0)
 528:	01869713          	slli	a4,a3,0x18
 52c:	8761                	srai	a4,a4,0x18
 52e:	00e78023          	sb	a4,0(a5)
 532:	a03d                	j	560 <printf_x+0x7e>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:122
		} else {
			*(p++) = '0' + val % 16;
 534:	fbc42783          	lw	a5,-68(s0)
 538:	0ff7f793          	andi	a5,a5,255
 53c:	8bbd                	andi	a5,a5,15
 53e:	0ff7f793          	andi	a5,a5,255
 542:	03078793          	addi	a5,a5,48
 546:	0ff7f693          	andi	a3,a5,255
 54a:	fec42783          	lw	a5,-20(s0)
 54e:	00178713          	addi	a4,a5,1
 552:	fee42623          	sw	a4,-20(s0)
 556:	01869713          	slli	a4,a3,0x18
 55a:	8761                	srai	a4,a4,0x18
 55c:	00e78023          	sb	a4,0(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:124
		}
		val = val / 16;
 560:	fbc42783          	lw	a5,-68(s0)
 564:	8391                	srli	a5,a5,0x4
 566:	faf42e23          	sw	a5,-68(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:118
	while (val || p == buffer) {
 56a:	fbc42783          	lw	a5,-68(s0)
 56e:	f7c9                	bnez	a5,4f8 <printf_x+0x16>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:118 (discriminator 1)
 570:	fcc40793          	addi	a5,s0,-52
 574:	fec42703          	lw	a4,-20(s0)
 578:	f8f700e3          	beq	a4,a5,4f8 <printf_x+0x16>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:126
	}
	while (p != buffer)
 57c:	a821                	j	594 <printf_x+0xb2>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:127
		printf_c(*(--p));
 57e:	fec42783          	lw	a5,-20(s0)
 582:	17fd                	addi	a5,a5,-1
 584:	fef42623          	sw	a5,-20(s0)
 588:	fec42783          	lw	a5,-20(s0)
 58c:	00078783          	lb	a5,0(a5)
 590:	853e                	mv	a0,a5
 592:	35b1                	jal	3de <printf_c>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:126
	while (p != buffer)
 594:	fcc40793          	addi	a5,s0,-52
 598:	fec42703          	lw	a4,-20(s0)
 59c:	fef711e3          	bne	a4,a5,57e <printf_x+0x9c>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:128
}
 5a0:	0001                	nop
 5a2:	0001                	nop
 5a4:	40b6                	lw	ra,76(sp)
 5a6:	4426                	lw	s0,72(sp)
 5a8:	6161                	addi	sp,sp,80
 5aa:	8082                	ret

000005ac <printf>:
printf():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:131

int __attribute__((weak)) printf(const char *format, ...)
{
 5ac:	715d                	addi	sp,sp,-80
 5ae:	d606                	sw	ra,44(sp)
 5b0:	d422                	sw	s0,40(sp)
 5b2:	1800                	addi	s0,sp,48
 5b4:	fca42e23          	sw	a0,-36(s0)
 5b8:	c04c                	sw	a1,4(s0)
 5ba:	c410                	sw	a2,8(s0)
 5bc:	c454                	sw	a3,12(s0)
 5be:	c818                	sw	a4,16(s0)
 5c0:	c85c                	sw	a5,20(s0)
 5c2:	01042c23          	sw	a6,24(s0)
 5c6:	01142e23          	sw	a7,28(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:135
	int i;
	va_list ap;		// @suppress("Type cannot be resolved")

	va_start(ap, format);
 5ca:	02040793          	addi	a5,s0,32
 5ce:	fcf42c23          	sw	a5,-40(s0)
 5d2:	fd842783          	lw	a5,-40(s0)
 5d6:	1791                	addi	a5,a5,-28
 5d8:	fef42423          	sw	a5,-24(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:137

	for (i = 0; format[i]; i++)
 5dc:	fe042623          	sw	zero,-20(s0)
 5e0:	a8ed                	j	6da <printf+0x12e>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:138
		if (format[i] == '%') {
 5e2:	fec42783          	lw	a5,-20(s0)
 5e6:	fdc42703          	lw	a4,-36(s0)
 5ea:	97ba                	add	a5,a5,a4
 5ec:	00078703          	lb	a4,0(a5)
 5f0:	02500793          	li	a5,37
 5f4:	0cf71563          	bne	a4,a5,6be <printf+0x112>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:139
			while (format[++i]) {
 5f8:	a06d                	j	6a2 <printf+0xf6>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:140
				if (format[i] == 'c') {
 5fa:	fec42783          	lw	a5,-20(s0)
 5fe:	fdc42703          	lw	a4,-36(s0)
 602:	97ba                	add	a5,a5,a4
 604:	00078703          	lb	a4,0(a5)
 608:	06300793          	li	a5,99
 60c:	00f71c63          	bne	a4,a5,624 <printf+0x78>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:141
					printf_c(va_arg(ap, int));
 610:	fe842783          	lw	a5,-24(s0)
 614:	00478713          	addi	a4,a5,4
 618:	fee42423          	sw	a4,-24(s0)
 61c:	439c                	lw	a5,0(a5)
 61e:	853e                	mv	a0,a5
 620:	3b7d                	jal	3de <printf_c>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:142
					break;
 622:	a07d                	j	6d0 <printf+0x124>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:144
				}
				if (format[i] == 's') {
 624:	fec42783          	lw	a5,-20(s0)
 628:	fdc42703          	lw	a4,-36(s0)
 62c:	97ba                	add	a5,a5,a4
 62e:	00078703          	lb	a4,0(a5)
 632:	07300793          	li	a5,115
 636:	00f71c63          	bne	a4,a5,64e <printf+0xa2>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:145
					printf_s(va_arg(ap, char *));
 63a:	fe842783          	lw	a5,-24(s0)
 63e:	00478713          	addi	a4,a5,4
 642:	fee42423          	sw	a4,-24(s0)
 646:	439c                	lw	a5,0(a5)
 648:	853e                	mv	a0,a5
 64a:	3b45                	jal	3fa <printf_s>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:146
					break;
 64c:	a051                	j	6d0 <printf+0x124>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:148
				}
				if (format[i] == 'd') {
 64e:	fec42783          	lw	a5,-20(s0)
 652:	fdc42703          	lw	a4,-36(s0)
 656:	97ba                	add	a5,a5,a4
 658:	00078703          	lb	a4,0(a5)
 65c:	06400793          	li	a5,100
 660:	00f71c63          	bne	a4,a5,678 <printf+0xcc>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:149
					printf_d(va_arg(ap, int));
 664:	fe842783          	lw	a5,-24(s0)
 668:	00478713          	addi	a4,a5,4
 66c:	fee42423          	sw	a4,-24(s0)
 670:	439c                	lw	a5,0(a5)
 672:	853e                	mv	a0,a5
 674:	3b7d                	jal	432 <printf_d>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:150
					break;
 676:	a8a9                	j	6d0 <printf+0x124>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:152
				}
				if (format[i] == 'x') {
 678:	fec42783          	lw	a5,-20(s0)
 67c:	fdc42703          	lw	a4,-36(s0)
 680:	97ba                	add	a5,a5,a4
 682:	00078703          	lb	a4,0(a5)
 686:	07800793          	li	a5,120
 68a:	00f71c63          	bne	a4,a5,6a2 <printf+0xf6>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:153
					printf_x(va_arg(ap, int));
 68e:	fe842783          	lw	a5,-24(s0)
 692:	00478713          	addi	a4,a5,4
 696:	fee42423          	sw	a4,-24(s0)
 69a:	439c                	lw	a5,0(a5)
 69c:	853e                	mv	a0,a5
 69e:	3591                	jal	4e2 <printf_x>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:154
					break;
 6a0:	a805                	j	6d0 <printf+0x124>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:139
			while (format[++i]) {
 6a2:	fec42783          	lw	a5,-20(s0)
 6a6:	0785                	addi	a5,a5,1
 6a8:	fef42623          	sw	a5,-20(s0)
 6ac:	fec42783          	lw	a5,-20(s0)
 6b0:	fdc42703          	lw	a4,-36(s0)
 6b4:	97ba                	add	a5,a5,a4
 6b6:	00078783          	lb	a5,0(a5)
 6ba:	f3a1                	bnez	a5,5fa <printf+0x4e>
 6bc:	a811                	j	6d0 <printf+0x124>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:158
				}
			}
		} else
			printf_c(format[i]);
 6be:	fec42783          	lw	a5,-20(s0)
 6c2:	fdc42703          	lw	a4,-36(s0)
 6c6:	97ba                	add	a5,a5,a4
 6c8:	00078783          	lb	a5,0(a5)
 6cc:	853e                	mv	a0,a5
 6ce:	3b01                	jal	3de <printf_c>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:137 (discriminator 2)
	for (i = 0; format[i]; i++)
 6d0:	fec42783          	lw	a5,-20(s0)
 6d4:	0785                	addi	a5,a5,1
 6d6:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:137 (discriminator 1)
 6da:	fec42783          	lw	a5,-20(s0)
 6de:	fdc42703          	lw	a4,-36(s0)
 6e2:	97ba                	add	a5,a5,a4
 6e4:	00078783          	lb	a5,0(a5)
 6e8:	ee079de3          	bnez	a5,5e2 <printf+0x36>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:162

	va_end(ap);

	return 0;
 6ec:	4781                	li	a5,0
D:\docs\FPGA\propel_soc\firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:163
}
 6ee:	853e                	mv	a0,a5
 6f0:	50b2                	lw	ra,44(sp)
 6f2:	5422                	lw	s0,40(sp)
 6f4:	6161                	addi	sp,sp,80
 6f6:	8082                	ret

000006f8 <gpio_interrupt_handler>:
gpio_interrupt_handler():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:63
} GPIO_TypeDef;
#define GPIO0                ((GPIO_TypeDef *) GPIO0_INST_BASE_ADDR)

uint8_t interrupt;

void gpio_interrupt_handler(void* context) {
 6f8:	1101                	addi	sp,sp,-32
 6fa:	ce22                	sw	s0,28(sp)
 6fc:	1000                	addi	s0,sp,32
 6fe:	fea42623          	sw	a0,-20(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:64
	interrupt++;
 702:	6785                	lui	a5,0x1
 704:	9c87c783          	lbu	a5,-1592(a5) # 9c8 <interrupt>
 708:	0785                	addi	a5,a5,1
 70a:	0ff7f713          	andi	a4,a5,255
 70e:	6785                	lui	a5,0x1
 710:	9ce78423          	sb	a4,-1592(a5) # 9c8 <interrupt>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:65
	GPIO0->INT_STATUS = 0x80;		// Clear the interrupt on the GPIO peripheral
 714:	67a1                	lui	a5,0x8
 716:	08000713          	li	a4,128
 71a:	cfd8                	sw	a4,28(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:66
}
 71c:	0001                	nop
 71e:	4472                	lw	s0,28(sp)
 720:	6105                	addi	sp,sp,32
 722:	8082                	ret

00000724 <main>:
main():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:68

int main(void) {
 724:	1101                	addi	sp,sp,-32
 726:	ce06                	sw	ra,28(sp)
 728:	cc22                	sw	s0,24(sp)
 72a:	1000                	addi	s0,sp,32
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:69
	uint8_t result = pic_init(CPU0_INST_PICTIMER_START_ADDR);
 72c:	7541                	lui	a0,0xffff0
 72e:	3609                	jal	230 <pic_init>
 730:	87aa                	mv	a5,a0
 732:	fef407a3          	sb	a5,-17(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:72
	//result = pic_int_enable(GPIO0_INST_IRQ);
	// Register IRQ handler for GPIO interrupts (this also enables the interrupt)
	pic_isr_register(GPIO0_INST_IRQ, gpio_interrupt_handler, GPIO0);
 736:	6621                	lui	a2,0x8
 738:	6f800593          	li	a1,1784
 73c:	4505                	li	a0,1
 73e:	3131                	jal	34a <pic_isr_register>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:75

	static uint8_t idx = 0;
	uint8_t input = 0;
 740:	fe040723          	sb	zero,-18(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:76
	interrupt = 0;
 744:	6785                	lui	a5,0x1
 746:	9c078423          	sb	zero,-1592(a5) # 9c8 <interrupt>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:78

	DEBUG_PRINTF("Hello RISC-V world!\r\n");
 74a:	6785                	lui	a5,0x1
 74c:	9a078513          	addi	a0,a5,-1632 # 9a0 <_etext+0x34>
 750:	20d9                	jal	816 <uartPutS>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:81

	// set direction of LEDs to all out except for last one which is in
	GPIO0->DIRECTION = 0x7F;
 752:	67a1                	lui	a5,0x8
 754:	07f00713          	li	a4,127
 758:	cb98                	sw	a4,16(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:84

	// Interrupt on GPIO 7 high
	GPIO0->INT_ENABLE = 0x80;
 75a:	67a1                	lui	a5,0x8
 75c:	08000713          	li	a4,128
 760:	d398                	sw	a4,32(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:85
	GPIO0->INT_TYPE = 0x00;			// 0 = Edge, 1 = Level
 762:	67a1                	lui	a5,0x8
 764:	0007aa23          	sw	zero,20(a5) # 8014 <_stack_start+0x6ba4>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:86
	GPIO0->INT_METHOD = 0x80;		// 1 = Rising edge
 768:	67a1                	lui	a5,0x8
 76a:	08000713          	li	a4,128
 76e:	cf98                	sw	a4,24(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:89


	LED_SET(ALL_OFF);
 770:	67a1                	lui	a5,0x8
 772:	0791                	addi	a5,a5,4
 774:	0ff00713          	li	a4,255
 778:	c398                	sw	a4,0(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:92

	while (true) {
		input = GPIO0->RD_DATA & (1 << 7);
 77a:	67a1                	lui	a5,0x8
 77c:	439c                	lw	a5,0(a5)
 77e:	0ff7f793          	andi	a5,a5,255
 782:	f807f793          	andi	a5,a5,-128
 786:	fef40723          	sb	a5,-18(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:100
//		if (GPIO0->INT_STATUS & (1 << 7)) {
//			interrupt++;
//			GPIO0->INT_STATUS = 0x80;
//		}

		if (idx == 0) {
 78a:	6785                	lui	a5,0x1
 78c:	9c97c783          	lbu	a5,-1591(a5) # 9c9 <idx.0>
 790:	e789                	bnez	a5,79a <main+0x76>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:101
			uartPutS("Blinking\n\r");
 792:	6785                	lui	a5,0x1
 794:	9b878513          	addi	a0,a5,-1608 # 9b8 <_etext+0x4c>
 798:	28bd                	jal	816 <uartPutS>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:103
		}
		LED_SET(LED_ON(idx));
 79a:	6785                	lui	a5,0x1
 79c:	9c97c783          	lbu	a5,-1591(a5) # 9c9 <idx.0>
 7a0:	873e                	mv	a4,a5
 7a2:	4785                	li	a5,1
 7a4:	00e797b3          	sll	a5,a5,a4
 7a8:	0ff00713          	li	a4,255
 7ac:	8f1d                	sub	a4,a4,a5
 7ae:	67a1                	lui	a5,0x8
 7b0:	0791                	addi	a5,a5,4
 7b2:	c398                	sw	a4,0(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:105

		if (++idx == 7) {
 7b4:	6785                	lui	a5,0x1
 7b6:	9c97c783          	lbu	a5,-1591(a5) # 9c9 <idx.0>
 7ba:	0785                	addi	a5,a5,1
 7bc:	0ff7f713          	andi	a4,a5,255
 7c0:	6785                	lui	a5,0x1
 7c2:	9ce784a3          	sb	a4,-1591(a5) # 9c9 <idx.0>
 7c6:	6785                	lui	a5,0x1
 7c8:	9c97c703          	lbu	a4,-1591(a5) # 9c9 <idx.0>
 7cc:	479d                	li	a5,7
 7ce:	00f71563          	bne	a4,a5,7d8 <main+0xb4>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:106
			idx = 0;
 7d2:	6785                	lui	a5,0x1
 7d4:	9c0784a3          	sb	zero,-1591(a5) # 9c9 <idx.0>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:112
		}

		if (RTL_SIM) {
			delayMS(1);
		} else {
			delayMS(100);
 7d8:	06400513          	li	a0,100
 7dc:	289d                	jal	852 <delayMS>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/main.c:92
		input = GPIO0->RD_DATA & (1 << 7);
 7de:	bf71                	j	77a <main+0x56>

000007e0 <uartPutC>:
uartPutC():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:48
#include "uart.h"
#include "sys_platform.h"

struct uart_instance uart_core_uart;

void uartPutC(uint8_t ch) {
 7e0:	7179                	addi	sp,sp,-48
 7e2:	d622                	sw	s0,44(sp)
 7e4:	1800                	addi	s0,sp,48
 7e6:	87aa                	mv	a5,a0
 7e8:	fcf40fa3          	sb	a5,-33(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:49
	uart_p base = (uart_p) UART0_INST_BASE_ADDR;
 7ec:	67a1                	lui	a5,0x8
 7ee:	40078793          	addi	a5,a5,1024 # 8400 <_stack_start+0x6f90>
 7f2:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:52

	do {
		if (base->lsr & UART_LSR_TX_RDY_MASK) {
 7f6:	fec42783          	lw	a5,-20(s0)
 7fa:	4bdc                	lw	a5,20(a5)
 7fc:	0207f793          	andi	a5,a5,32
 800:	dbfd                	beqz	a5,7f6 <uartPutC+0x16>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:53
			base->rxtx = ch;
 802:	fdf44703          	lbu	a4,-33(s0)
 806:	fec42783          	lw	a5,-20(s0)
 80a:	c398                	sw	a4,0(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:54
			break;
 80c:	0001                	nop
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:57
		}
	} while (true);
}
 80e:	0001                	nop
 810:	5432                	lw	s0,44(sp)
 812:	6145                	addi	sp,sp,48
 814:	8082                	ret

00000816 <uartPutS>:
uartPutS():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:59

void uartPutS(char *s) {
 816:	1101                	addi	sp,sp,-32
 818:	ce06                	sw	ra,28(sp)
 81a:	cc22                	sw	s0,24(sp)
 81c:	1000                	addi	s0,sp,32
 81e:	fea42623          	sw	a0,-20(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:60
	while(*s != '\0') {
 822:	a829                	j	83c <uartPutS+0x26>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:61
		uartPutC(*s++);
 824:	fec42783          	lw	a5,-20(s0)
 828:	00178713          	addi	a4,a5,1
 82c:	fee42623          	sw	a4,-20(s0)
 830:	00078783          	lb	a5,0(a5)
 834:	0ff7f793          	andi	a5,a5,255
 838:	853e                	mv	a0,a5
 83a:	375d                	jal	7e0 <uartPutC>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:60
	while(*s != '\0') {
 83c:	fec42783          	lw	a5,-20(s0)
 840:	00078783          	lb	a5,0(a5)
 844:	f3e5                	bnez	a5,824 <uartPutS+0xe>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:63
	}
}
 846:	0001                	nop
 848:	0001                	nop
 84a:	40f2                	lw	ra,28(sp)
 84c:	4462                	lw	s0,24(sp)
 84e:	6105                	addi	sp,sp,32
 850:	8082                	ret

00000852 <delayMS>:
delayMS():
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:65

void delayMS(uint32_t ms) {
 852:	7179                	addi	sp,sp,-48
 854:	d622                	sw	s0,44(sp)
 856:	1800                	addi	s0,sp,48
 858:	fca42e23          	sw	a0,-36(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:67
	uint32_t val, count;
	timer_p base = (timer_p) TIMER0_INST_BASE_ADDR;
 85c:	77c1                	lui	a5,0xffff0
 85e:	40078793          	addi	a5,a5,1024 # ffff0400 <_stack_start+0xfffeef90>
 862:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:69

	count = 1 + ms * SYSCLK_KHZ;	// to avoid overflow, dont allow delay too long time
 866:	fdc42703          	lw	a4,-36(s0)
 86a:	87ba                	mv	a5,a4
 86c:	078a                	slli	a5,a5,0x2
 86e:	97ba                	add	a5,a5,a4
 870:	00479693          	slli	a3,a5,0x4
 874:	97b6                	add	a5,a5,a3
 876:	078a                	slli	a5,a5,0x2
 878:	97ba                	add	a5,a5,a4
 87a:	00679713          	slli	a4,a5,0x6
 87e:	97ba                	add	a5,a5,a4
 880:	0786                	slli	a5,a5,0x1
 882:	0785                	addi	a5,a5,1
 884:	fef42423          	sw	a5,-24(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:71

	base->cnt_l = 1;
 888:	fec42783          	lw	a5,-20(s0)
 88c:	4705                	li	a4,1
 88e:	c398                	sw	a4,0(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:72
	base->cnt_h = 0;
 890:	fec42783          	lw	a5,-20(s0)
 894:	0007a223          	sw	zero,4(a5)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:77 (discriminator 1)
//	base->cmp_l = count + 1;
//	base->cmp_h = 0;

	do {
		val = base->cnt_l;
 898:	fec42783          	lw	a5,-20(s0)
 89c:	439c                	lw	a5,0(a5)
 89e:	fef42223          	sw	a5,-28(s0)
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:78 (discriminator 1)
	} while (val < count);
 8a2:	fe442703          	lw	a4,-28(s0)
 8a6:	fe842783          	lw	a5,-24(s0)
 8aa:	fef767e3          	bltu	a4,a5,898 <delayMS+0x46>
D:\docs\FPGA\propel_soc\firmware\Debug/../src/utils.c:79
}
 8ae:	0001                	nop
 8b0:	0001                	nop
 8b2:	5432                	lw	s0,44(sp)
 8b4:	6145                	addi	sp,sp,48
 8b6:	8082                	ret

000008b8 <__divsi3>:
__divsi3():
 8b8:	06054063          	bltz	a0,918 <__umodsi3+0x10>
 8bc:	0605c663          	bltz	a1,928 <__umodsi3+0x20>

000008c0 <__udivsi3>:
 8c0:	00058613          	mv	a2,a1
 8c4:	00050593          	mv	a1,a0
 8c8:	fff00513          	li	a0,-1
 8cc:	02060c63          	beqz	a2,904 <__udivsi3+0x44>
 8d0:	00100693          	li	a3,1
 8d4:	00b67a63          	bgeu	a2,a1,8e8 <__udivsi3+0x28>
 8d8:	00c05863          	blez	a2,8e8 <__udivsi3+0x28>
 8dc:	00161613          	slli	a2,a2,0x1
 8e0:	00169693          	slli	a3,a3,0x1
 8e4:	feb66ae3          	bltu	a2,a1,8d8 <__udivsi3+0x18>
 8e8:	00000513          	li	a0,0
 8ec:	00c5e663          	bltu	a1,a2,8f8 <__udivsi3+0x38>
 8f0:	40c585b3          	sub	a1,a1,a2
 8f4:	00d56533          	or	a0,a0,a3
 8f8:	0016d693          	srli	a3,a3,0x1
 8fc:	00165613          	srli	a2,a2,0x1
 900:	fe0696e3          	bnez	a3,8ec <__udivsi3+0x2c>
 904:	00008067          	ret

00000908 <__umodsi3>:
 908:	00008293          	mv	t0,ra
 90c:	fb5ff0ef          	jal	ra,8c0 <__udivsi3>
 910:	00058513          	mv	a0,a1
 914:	00028067          	jr	t0
 918:	40a00533          	neg	a0,a0
 91c:	00b04863          	bgtz	a1,92c <__umodsi3+0x24>
 920:	40b005b3          	neg	a1,a1
 924:	f9dff06f          	j	8c0 <__udivsi3>
 928:	40b005b3          	neg	a1,a1
 92c:	00008293          	mv	t0,ra
 930:	f91ff0ef          	jal	ra,8c0 <__udivsi3>
 934:	40a00533          	neg	a0,a0
 938:	00028067          	jr	t0

0000093c <__modsi3>:
__modsi3():
 93c:	00008293          	mv	t0,ra
 940:	0005ca63          	bltz	a1,954 <__modsi3+0x18>
 944:	00054c63          	bltz	a0,95c <__modsi3+0x20>
 948:	f79ff0ef          	jal	ra,8c0 <__udivsi3>
 94c:	00058513          	mv	a0,a1
 950:	00028067          	jr	t0
 954:	40b005b3          	neg	a1,a1
 958:	fe0558e3          	bgez	a0,948 <__modsi3+0xc>
 95c:	40a00533          	neg	a0,a0
 960:	f61ff0ef          	jal	ra,8c0 <__udivsi3>
 964:	40b00533          	neg	a0,a1
 968:	00028067          	jr	t0
