// Seed: 486010295
module module_0;
  wire id_2, id_3;
  wire id_4;
  wire id_5 = id_4;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6 = id_6;
  or primCall (id_2, id_3, id_4, id_6);
  module_0 modCall_1 ();
  wire id_7;
endmodule
module module_2 (
    input supply1 id_0,
    output supply1 id_1,
    output wor id_2
);
  always @(posedge 1) begin : LABEL_0
    id_2 = 1;
  end
  module_0 modCall_1 ();
endmodule
