-- File: uart.vhdl
-- Classe:
-- Autore: Emanuele Aina <em@nerd.ocracy.org>
-- Licenza: LGPL

library std;
library ieee;

use std.textio.all;
use ieee.std_logic_1164.all;
use ieee.std_logic_textio.all; -- synopsys only

entity uart is
    port (CLK, RST:     in  std_logic;
          RxData:       out std_logic_vector(7 downto 0);
          TxData:       in  std_logic_vector(7 downto 0);
          RxAv:         out std_logic;
          TxBusy:       out std_logic;
          ReadA:        in  std_logic;
          LoadA:        in  std_logic);
end uart;

architecture behavioral of uart is
    signal Data: std_logic_vector(7 downto 0);
  begin

  load: process
    variable loadedData: std_logic_vector(7 downto 0);
    file test_file: text is in "hardware/serial.input";

    variable l: line;
    variable t: time;
    variable i: integer;
    variable good: boolean;
    variable space: character;
  begin
    while not endfile(test_file) loop
        readline(test_file, l);

        -- read the time from the beginning of the line
        -- skip the line if it doesn't start with an integer
        read(l, i, good => good);
        next when not good;

        read(l, space);
        read(l, loadedData);

        t := i * 1 ns;  -- convert an integer to time
        if (now < t) then
            wait for t - now + 1 us; -- desynchronize a bit the transitions
        end if;

        Data <= loadedData;
    end loop;
    wait;
  end process;

  process
  begin
    wait on LoadA;
    if rising_edge(LoadA) then
        TxBusy <= '1';
        wait for 125 us;
        TxBusy <= '0';
    end if;
  end process;

  process(Data, ReadA)
  begin
    if Data'event then
        RxAv <= '1';
        RxData <= Data;
    elsif rising_edge(ReadA) then
        RxAv <= '0';
    end if;
  end process;
end behavioral;
