/*
 * Copyright 2014 Christian Hemp, Phytec Messtechnik GmbH
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include "imx6qdl.dtsi"
#include <dt-bindings/gpio/gpio.h>

/ {
	model = "Phytec phyCORE-i.MX6";
	compatible = "phytec,imx6qdl-pcm058", "fsl,imx6qdl";

	memory {
		reg = <0x0 0x0>; /* will be filled by bootloader */
	};

	gpio_leds_som: somleds {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpioleds_som>;
		compatible = "gpio-leds";

		som_green {
			label = "phycore:green";
			gpios = <&gpio1 4 0>;
			linux,default-trigger = "heartbeat";
		};
	};
};

&cpu0 {
	fsl,tol = <5000>;
	arm-supply = <&vddcore_reg>;
	soc-supply = <&vddsoc_reg>;
};

&ecspi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio3 19 0>;
	status = "okay";

	flash: m25p80@0 {
		compatible = "m25p80";
		spi-max-frequency = <20000000>;
		reg = <0>;
	};
};


&gpmi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpmi_nand>;
	nand-on-flash-bbt;
	status = "disabled";
};

&i2c3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	clock-frequency = <400000>;
	status = "okay";

	eeprom@50 {
		compatible = "cat,24c32";
		reg = <0x50>;
	};

	pmic@58 {
		compatible = "dlg,da9063";
		reg = <0x58>;
		interrupt-parent = <&gpio1>;
		interrupts = <2 0x8>;

		regulators {
			vddcore_reg: bcore1 {
				regulator-min-microvolt = <730000>;
				regulator-max-microvolt = <1380000>;
				regulator-always-on;
			};

			vddsoc_reg: bcore2 {
				regulator-min-microvolt = <730000>;
				regulator-max-microvolt = <1380000>;
				regulator-always-on;
			};

			vdd_ddr3_reg: bpro {
				regulator-min-microvolt = <1500000>;
				regulator-max-microvolt = <1500000>;
				regulator-always-on;
			};

			vdd_eth_reg: bio {
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <1200000>;
				regulator-always-on;
			};

			vdd_eth_io_reg: ldo4 {
				regulator-min-microvolt = <2500000>;
				regulator-max-microvolt = <2500000>;
				regulator-always-on;
			};

			vdd_mx6_snvs_reg: ldo5 {
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3000000>;
				regulator-always-on;
			};

			vdd_emmc_reg: ldo9 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
			};

			vdd_mx6_high_reg: ldo11 {
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3000000>;
				regulator-always-on;
			};
		};
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6q-phytec-phycore-som {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_2__GPIO1_IO02		0x80000000
			>;
		};

                pinctrl_enet: enetgrp {
                        fsl,pins = <
                                MX6QDL_PAD_ENET_MDIO__ENET_MDIO         0x1b0b0
                                MX6QDL_PAD_ENET_MDC__ENET_MDC           0x1b0b0
                                MX6QDL_PAD_RGMII_TXC__RGMII_TXC         0x1b0b0
                                MX6QDL_PAD_RGMII_TD0__RGMII_TD0         0x1b0b0
                                MX6QDL_PAD_RGMII_TD1__RGMII_TD1         0x1b0b0
                                MX6QDL_PAD_RGMII_TD2__RGMII_TD2         0x1b0b0
                                MX6QDL_PAD_RGMII_TD3__RGMII_TD3         0x1b0b0
                                MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL   0x1b0b0
                                MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK    0x1b0b0
                                MX6QDL_PAD_RGMII_RXC__RGMII_RXC         0x1b0b0
                                MX6QDL_PAD_RGMII_RD0__RGMII_RD0         0x1b0b0
                                MX6QDL_PAD_RGMII_RD1__RGMII_RD1         0x1b0b0
                                MX6QDL_PAD_RGMII_RD2__RGMII_RD2         0x1b0b0
                                MX6QDL_PAD_RGMII_RD3__RGMII_RD3         0x1b0b0
                                MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL   0x1b0b0
                                MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN       0x1b0b0
                                MX6QDL_PAD_SD2_DAT1__GPIO1_IO14         0x80000000
                        >;
                };

		pinctrl_gpioleds_som: gpioleds-somgrp {
			fsl,pins = <MX6QDL_PAD_GPIO_4__GPIO1_IO04	0x80000000>;
		};

		pinctrl_gpmi_nand: gpmigrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CLE__NAND_CLE          0xb0b1
				MX6QDL_PAD_NANDF_ALE__NAND_ALE          0xb0b1
				MX6QDL_PAD_NANDF_WP_B__NAND_WP_B        0xb0b1
				MX6QDL_PAD_NANDF_RB0__NAND_READY_B      0xb000
				MX6QDL_PAD_NANDF_CS0__NAND_CE0_B        0xb0b1
				MX6QDL_PAD_NANDF_CS1__NAND_CE1_B        0xb0b1
				MX6QDL_PAD_NANDF_CS2__NAND_CE2_B	0xb0b1
				MX6QDL_PAD_NANDF_CS3__NAND_CE3_B	0xb0b1
				MX6QDL_PAD_SD4_CMD__NAND_RE_B           0xb0b1
				MX6QDL_PAD_SD4_CLK__NAND_WE_B           0xb0b1
				MX6QDL_PAD_NANDF_D0__NAND_DATA00        0xb0b1
				MX6QDL_PAD_NANDF_D1__NAND_DATA01        0xb0b1
				MX6QDL_PAD_NANDF_D2__NAND_DATA02        0xb0b1
				MX6QDL_PAD_NANDF_D3__NAND_DATA03        0xb0b1
				MX6QDL_PAD_NANDF_D4__NAND_DATA04        0xb0b1
				MX6QDL_PAD_NANDF_D5__NAND_DATA05        0xb0b1
				MX6QDL_PAD_NANDF_D6__NAND_DATA06        0xb0b1
				MX6QDL_PAD_NANDF_D7__NAND_DATA07        0xb0b1
				MX6QDL_PAD_SD4_DAT0__NAND_DQS           0x00b1
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_6__I2C3_SDA		0x4001b8b1
				MX6QDL_PAD_GPIO_5__I2C3_SCL		0x4001b8b1
			>;
		};

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK		0x100b1
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO		0x100b1
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI		0x100b1
				MX6QDL_PAD_EIM_D19__GPIO3_IO19		0x80000000
			>;
		};

	};
};

&reg_arm {
	regulator-allow-bypass;
};

&reg_pu {
	regulator-allow-bypass;
};

&reg_soc {
	regulator-allow-bypass;
};
