Fitter report for ov7725_hdmi
Tue May 21 16:32:54 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. |my_top|Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|altsyncram_ubc2:altsyncram1|ALTSYNCRAM
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue May 21 16:32:54 2024       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ov7725_hdmi                                 ;
; Top-level Entity Name              ; my_top                                      ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,251 / 10,320 ( 41 % )                     ;
;     Total combinational functions  ; 4,042 / 10,320 ( 39 % )                     ;
;     Dedicated logic registers      ; 1,147 / 10,320 ( 11 % )                     ;
; Total registers                    ; 1163                                        ;
; Total pins                         ; 87 / 180 ( 48 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 37,376 / 423,936 ( 9 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 2 / 2 ( 100 % )                             ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;  10.0%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; cam_rst_n         ; Missing drive strength and slew rate ;
; cam_pwdn          ; Missing drive strength and slew rate ;
; cam_scl           ; Missing drive strength and slew rate ;
; sdram_clk         ; Missing drive strength and slew rate ;
; sdram_cke         ; Missing drive strength and slew rate ;
; sdram_cs_n        ; Missing drive strength and slew rate ;
; sdram_ras_n       ; Missing drive strength and slew rate ;
; sdram_cas_n       ; Missing drive strength and slew rate ;
; sdram_we_n        ; Missing drive strength and slew rate ;
; sdram_ba[0]       ; Missing drive strength and slew rate ;
; sdram_ba[1]       ; Missing drive strength and slew rate ;
; sdram_dqm[0]      ; Missing drive strength and slew rate ;
; sdram_dqm[1]      ; Missing drive strength and slew rate ;
; sdram_addr[0]     ; Missing drive strength and slew rate ;
; sdram_addr[1]     ; Missing drive strength and slew rate ;
; sdram_addr[2]     ; Missing drive strength and slew rate ;
; sdram_addr[3]     ; Missing drive strength and slew rate ;
; sdram_addr[4]     ; Missing drive strength and slew rate ;
; sdram_addr[5]     ; Missing drive strength and slew rate ;
; sdram_addr[6]     ; Missing drive strength and slew rate ;
; sdram_addr[7]     ; Missing drive strength and slew rate ;
; sdram_addr[8]     ; Missing drive strength and slew rate ;
; sdram_addr[9]     ; Missing drive strength and slew rate ;
; sdram_addr[10]    ; Missing drive strength and slew rate ;
; sdram_addr[11]    ; Missing drive strength and slew rate ;
; sdram_addr[12]    ; Missing drive strength and slew rate ;
; tmds_clk_p        ; Missing drive strength and slew rate ;
; tmds_clk_n        ; Missing drive strength and slew rate ;
; tmds_data_p[0]    ; Missing drive strength and slew rate ;
; tmds_data_p[1]    ; Missing drive strength and slew rate ;
; tmds_data_p[2]    ; Missing drive strength and slew rate ;
; tmds_data_n[0]    ; Missing drive strength and slew rate ;
; tmds_data_n[1]    ; Missing drive strength and slew rate ;
; tmds_data_n[2]    ; Missing drive strength and slew rate ;
; o_hmbld1_uart_txd ; Missing drive strength and slew rate ;
; o_hmbld2_uart_txd ; Missing drive strength and slew rate ;
; o_bj_led1         ; Missing drive strength and slew rate ;
; o_bj_led2         ; Missing drive strength and slew rate ;
; o_sel[0]          ; Missing drive strength and slew rate ;
; o_sel[1]          ; Missing drive strength and slew rate ;
; o_sel[2]          ; Missing drive strength and slew rate ;
; o_sel[3]          ; Missing drive strength and slew rate ;
; o_sel[4]          ; Missing drive strength and slew rate ;
; o_sel[5]          ; Missing drive strength and slew rate ;
; o_seg[0]          ; Missing drive strength and slew rate ;
; o_seg[1]          ; Missing drive strength and slew rate ;
; o_seg[2]          ; Missing drive strength and slew rate ;
; o_seg[3]          ; Missing drive strength and slew rate ;
; o_seg[4]          ; Missing drive strength and slew rate ;
; o_seg[5]          ; Missing drive strength and slew rate ;
; o_seg[6]          ; Missing drive strength and slew rate ;
; o_seg[7]          ; Missing drive strength and slew rate ;
; cam_sda           ; Missing drive strength and slew rate ;
; sdram_data[0]     ; Missing drive strength and slew rate ;
; sdram_data[1]     ; Missing drive strength and slew rate ;
; sdram_data[2]     ; Missing drive strength and slew rate ;
; sdram_data[3]     ; Missing drive strength and slew rate ;
; sdram_data[4]     ; Missing drive strength and slew rate ;
; sdram_data[5]     ; Missing drive strength and slew rate ;
; sdram_data[6]     ; Missing drive strength and slew rate ;
; sdram_data[7]     ; Missing drive strength and slew rate ;
; sdram_data[8]     ; Missing drive strength and slew rate ;
; sdram_data[9]     ; Missing drive strength and slew rate ;
; sdram_data[10]    ; Missing drive strength and slew rate ;
; sdram_data[11]    ; Missing drive strength and slew rate ;
; sdram_data[12]    ; Missing drive strength and slew rate ;
; sdram_data[13]    ; Missing drive strength and slew rate ;
; sdram_data[14]    ; Missing drive strength and slew rate ;
; sdram_data[15]    ; Missing drive strength and slew rate ;
+-------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5445 ) ; 0.00 % ( 0 / 5445 )        ; 0.00 % ( 0 / 5445 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5445 ) ; 0.00 % ( 0 / 5445 )        ; 0.00 % ( 0 / 5445 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5243 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 195 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 7 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/a/Desktop/bishe/OK/my_hmbld_ov5640_beep/par/output_files/ov7725_hdmi.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 4,251 / 10,320 ( 41 % )   ;
;     -- Combinational with no register       ; 3104                      ;
;     -- Register only                        ; 209                       ;
;     -- Combinational with a register        ; 938                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1360                      ;
;     -- 3 input functions                    ; 996                       ;
;     -- <=2 input functions                  ; 1686                      ;
;     -- Register only                        ; 209                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 3058                      ;
;     -- arithmetic mode                      ; 984                       ;
;                                             ;                           ;
; Total registers*                            ; 1,163 / 11,172 ( 10 % )   ;
;     -- Dedicated logic registers            ; 1,147 / 10,320 ( 11 % )   ;
;     -- I/O registers                        ; 16 / 852 ( 2 % )          ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 325 / 645 ( 50 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 87 / 180 ( 48 % )         ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )           ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; Global signals                              ; 10                        ;
; M9Ks                                        ; 5 / 46 ( 11 % )           ;
; Total block memory bits                     ; 37,376 / 423,936 ( 9 % )  ;
; Total block memory implementation bits      ; 46,080 / 423,936 ( 11 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )            ;
; PLLs                                        ; 2 / 2 ( 100 % )           ;
; Global clocks                               ; 10 / 10 ( 100 % )         ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 6% / 6% / 7%              ;
; Peak interconnect usage (total/H/V)         ; 12% / 11% / 13%           ;
; Maximum fan-out                             ; 447                       ;
; Highest non-global fan-out                  ; 447                       ;
; Total fan-out                               ; 15921                     ;
; Average fan-out                             ; 2.86                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                 ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                  ; Low                            ;
;                                             ;                       ;                      ;                                ;
; Total logic elements                        ; 4118 / 10320 ( 40 % ) ; 133 / 10320 ( 1 % )  ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 3051                  ; 53                   ; 0                              ;
;     -- Register only                        ; 191                   ; 18                   ; 0                              ;
;     -- Combinational with a register        ; 876                   ; 62                   ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                      ;                                ;
;     -- 4 input functions                    ; 1313                  ; 47                   ; 0                              ;
;     -- 3 input functions                    ; 966                   ; 30                   ; 0                              ;
;     -- <=2 input functions                  ; 1648                  ; 38                   ; 0                              ;
;     -- Register only                        ; 191                   ; 18                   ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Logic elements by mode                      ;                       ;                      ;                                ;
;     -- normal mode                          ; 2951                  ; 107                  ; 0                              ;
;     -- arithmetic mode                      ; 976                   ; 8                    ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Total registers                             ; 1083                  ; 80                   ; 0                              ;
;     -- Dedicated logic registers            ; 1067 / 10320 ( 10 % ) ; 80 / 10320 ( < 1 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 32                    ; 0                    ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used   ; 312 / 645 ( 48 % )    ; 16 / 645 ( 2 % )     ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;
; Virtual pins                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                    ; 87                    ; 0                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 37376                 ; 0                    ; 0                              ;
; Total RAM block bits                        ; 46080                 ; 0                    ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 2 / 2 ( 100 % )                ;
; M9K                                         ; 5 / 46 ( 10 % )       ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 5 / 12 ( 41 % )       ; 0 / 12 ( 0 % )       ; 5 / 12 ( 41 % )                ;
; Double Data Rate I/O output circuitry       ; 8 / 185 ( 4 % )       ; 0 / 185 ( 0 % )      ; 0 / 185 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;
; Connections                                 ;                       ;                      ;                                ;
;     -- Input Connections                    ; 641                   ; 118                  ; 4                              ;
;     -- Registered Input Connections         ; 543                   ; 90                   ; 0                              ;
;     -- Output Connections                   ; 181                   ; 64                   ; 518                            ;
;     -- Registered Output Connections        ; 5                     ; 63                   ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Internal Connections                        ;                       ;                      ;                                ;
;     -- Total Connections                    ; 15440                 ; 694                  ; 529                            ;
;     -- Registered Connections               ; 5366                  ; 467                  ; 0                              ;
;                                             ;                       ;                      ;                                ;
; External Connections                        ;                       ;                      ;                                ;
;     -- Top                                  ; 118                   ; 182                  ; 522                            ;
;     -- sld_hub:auto_hub                     ; 182                   ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 522                   ; 0                    ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Partition Interface                         ;                       ;                      ;                                ;
;     -- Input Ports                          ; 36                    ; 16                   ; 4                              ;
;     -- Output Ports                         ; 59                    ; 34                   ; 7                              ;
;     -- Bidir Ports                          ; 17                    ; 0                    ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Registered Ports                            ;                       ;                      ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                    ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 23                   ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Port Connectivity                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                    ; 2                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 19                   ; 0                              ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; cam_data[0]       ; K9    ; 4        ; 18           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[1]       ; P8    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[2]       ; N8    ; 3        ; 16           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[3]       ; M8    ; 3        ; 13           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[4]       ; P6    ; 3        ; 7            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[5]       ; N6    ; 3        ; 7            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[6]       ; R14   ; 4        ; 30           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[7]       ; T14   ; 4        ; 30           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_href          ; M9    ; 4        ; 21           ; 0            ; 21           ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_pclk          ; R13   ; 4        ; 28           ; 0            ; 14           ; 74                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_vsync         ; P9    ; 4        ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; i_hmbld1_uart_rxd ; E6    ; 8        ; 7            ; 24           ; 7            ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; i_hmbld2_uart_rxd ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_ctrl[0]       ; E15   ; 6        ; 34           ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_ctrl[1]       ; M15   ; 5        ; 34           ; 12           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_hmjld         ; E16   ; 6        ; 34           ; 12           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk           ; M2    ; 2        ; 0            ; 11           ; 14           ; 365                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n         ; M1    ; 2        ; 0            ; 11           ; 21           ; 339                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cam_pwdn          ; R12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam_rst_n         ; L9    ; 4        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam_scl           ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_bj_led1         ; D12   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_bj_led2         ; D11   ; 7        ; 32           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_hmbld1_uart_txd ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_hmbld2_uart_txd ; L3    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_seg[0]          ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_seg[1]          ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_seg[2]          ; C9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_seg[3]          ; N13   ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_seg[4]          ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_seg[5]          ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_seg[6]          ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_seg[7]          ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_sel[0]          ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_sel[1]          ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_sel[2]          ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_sel[3]          ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_sel[4]          ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_sel[5]          ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]     ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10]    ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11]    ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12]    ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]     ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]     ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]     ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]     ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]     ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]     ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]     ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]     ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]     ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]       ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]       ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n       ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke         ; F16   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk         ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n        ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]      ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]      ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n       ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n        ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_clk_n        ; A12   ; 7        ; 25           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_clk_p        ; B12   ; 7        ; 25           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_n[0]    ; A11   ; 7        ; 25           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_n[1]    ; A10   ; 7        ; 21           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_n[2]    ; A9    ; 7        ; 16           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_p[0]    ; B11   ; 7        ; 25           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_p[1]    ; B10   ; 7        ; 21           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_p[2]    ; B9    ; 7        ; 16           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                                              ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+
; cam_sda        ; L10   ; 4        ; 25           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|sda_dir                                                                                  ; -                   ;
; sdram_data[0]  ; P14   ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[10] ; J16   ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[11] ; J15   ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[12] ; K16   ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[13] ; K15   ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[14] ; L16   ; 5        ; 34           ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[15] ; L15   ; 5        ; 34           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[1]  ; M12   ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[2]  ; N14   ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[3]  ; L12   ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[4]  ; L13   ; 5        ; 34           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[5]  ; L14   ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[6]  ; L11   ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[7]  ; K12   ; 5        ; 34           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[8]  ; G16   ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[9]  ; J11   ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                             ;
+----------+-----------------------+------------------------+---------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------+------------------------+---------------------+---------------------------+
; F4       ; nSTATUS               ; -                      ; -                   ; Dedicated Programming Pin ;
; H5       ; nCONFIG               ; -                      ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                   ; -                      ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                   ; -                      ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                   ; -                      ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                   ; -                      ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                   ; -                      ; -                   ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE    ; Use as regular IO      ; sdram_data[10]      ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn  ; Use as regular IO      ; sdram_data[11]      ; Dual Purpose Pin          ;
; H14      ; CONF_DONE             ; -                      ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0                 ; -                      ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1                 ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2                 ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3                 ; -                      ; -                   ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE ; Use as regular IO      ; sdram_data[8]       ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR ; Use as regular IO      ; sdram_dqm[1]        ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO      ; Use as programming pin ; sdram_cke           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR    ; Use as regular IO      ; sdram_addr[12]      ; Dual Purpose Pin          ;
; E6       ; DATA6                 ; Use as regular IO      ; i_hmbld1_uart_rxd   ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+---------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 0 / 17 ( 0 % )    ; 2.5V          ; --           ;
; 2        ; 3 / 19 ( 16 % )   ; 2.5V          ; --           ;
; 3        ; 6 / 26 ( 23 % )   ; 2.5V          ; --           ;
; 4        ; 19 / 27 ( 70 % )  ; 2.5V          ; --           ;
; 5        ; 24 / 25 ( 96 % )  ; 2.5V          ; --           ;
; 6        ; 14 / 14 ( 100 % ) ; 2.5V          ; --           ;
; 7        ; 19 / 26 ( 73 % )  ; 2.5V          ; --           ;
; 8        ; 2 / 26 ( 8 % )    ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; o_hmbld1_uart_txd               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; tmds_data_n[2]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; tmds_data_n[1]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; tmds_data_n[0]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; tmds_clk_n                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; sdram_addr[4]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; sdram_addr[5]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; tmds_data_p[2]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; tmds_data_p[1]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; tmds_data_p[0]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; tmds_clk_p                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; sdram_clk                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; sdram_addr[6]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; o_seg[2]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; sdram_addr[3]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; sdram_addr[7]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; sdram_addr[8]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; o_seg[7]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; o_bj_led2                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 152        ; 7        ; o_bj_led1                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; sdram_addr[2]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; sdram_addr[9]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; sdram_addr[11]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; i_hmbld1_uart_rxd               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; sdram_addr[1]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; key_ctrl[0]                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 127        ; 6        ; key_hmjld                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; sdram_addr[0]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; sdram_ba[1]                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; sdram_addr[10]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; sdram_addr[12]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; sdram_cke                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; sdram_ba[0]                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; sdram_dqm[1]                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; sdram_data[8]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck             ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi             ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo             ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms             ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; sdram_data[9]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; sdram_cas_n                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; sdram_we_n                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; sdram_dqm[0]                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; sdram_data[11]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; sdram_data[10]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; cam_data[0]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ; 87         ; 4        ; sdram_cs_n                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; sdram_ras_n                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; sdram_data[7]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; sdram_data[13]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; sdram_data[12]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; o_hmbld2_uart_txd               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; cam_rst_n                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 88         ; 4        ; cam_sda                         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 99         ; 4        ; sdram_data[6]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; sdram_data[3]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; sdram_data[4]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; sdram_data[5]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; sdram_data[15]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; sdram_data[14]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; sys_rst_n                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; sys_clk                         ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; cam_data[3]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 78         ; 4        ; cam_href                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 93         ; 4        ; o_seg[4]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 100        ; 4        ; o_seg[0]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 103        ; 5        ; sdram_data[1]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; key_ctrl[1]                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; i_hmbld2_uart_rxd               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; cam_data[5]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; cam_data[2]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 79         ; 4        ; cam_scl                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; o_seg[5]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 101        ; 4        ; o_seg[1]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; o_seg[3]                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; sdram_data[2]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; o_sel[4]                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; o_sel[5]                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; cam_data[4]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; cam_data[1]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 89         ; 4        ; cam_vsync                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; o_seg[6]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; sdram_data[0]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; o_sel[2]                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; o_sel[3]                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; cam_pwdn                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; cam_pclk                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; cam_data[6]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; o_sel[1]                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; cam_data[7]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; o_sel[0]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                   ;
+-------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Name                          ; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 ; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; ov5640_hdmi|u_pll|altpll_component|auto_generated|pll1                                           ; ov5640_hdmi|pll_hdmi_inst|altpll_component|auto_generated|pll1                                             ;
; PLL mode                      ; Normal                                                                                           ; Normal                                                                                                     ;
; Compensate clock              ; clock0                                                                                           ; clock0                                                                                                     ;
; Compensated input/output pins ; --                                                                                               ; --                                                                                                         ;
; Switchover type               ; --                                                                                               ; --                                                                                                         ;
; Input frequency 0             ; 50.0 MHz                                                                                         ; 50.0 MHz                                                                                                   ;
; Input frequency 1             ; --                                                                                               ; --                                                                                                         ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                         ; 10.0 MHz                                                                                                   ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                        ; 710.0 MHz                                                                                                  ;
; VCO post scale K counter      ; 2                                                                                                ; --                                                                                                         ;
; VCO frequency control         ; Auto                                                                                             ; Auto                                                                                                       ;
; VCO phase shift step          ; 208 ps                                                                                           ; 176 ps                                                                                                     ;
; VCO multiply                  ; --                                                                                               ; --                                                                                                         ;
; VCO divide                    ; --                                                                                               ; --                                                                                                         ;
; Freq min lock                 ; 25.0 MHz                                                                                         ; 49.0 MHz                                                                                                   ;
; Freq max lock                 ; 54.18 MHz                                                                                        ; 91.58 MHz                                                                                                  ;
; M VCO Tap                     ; 2                                                                                                ; 0                                                                                                          ;
; M Initial                     ; 2                                                                                                ; 1                                                                                                          ;
; M value                       ; 12                                                                                               ; 71                                                                                                         ;
; N value                       ; 1                                                                                                ; 5                                                                                                          ;
; Charge pump current           ; setting 1                                                                                        ; setting 1                                                                                                  ;
; Loop filter resistance        ; setting 27                                                                                       ; setting 24                                                                                                 ;
; Loop filter capacitance       ; setting 0                                                                                        ; setting 0                                                                                                  ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                               ; 450 kHz to 980 kHz                                                                                         ;
; Bandwidth type                ; Medium                                                                                           ; Medium                                                                                                     ;
; Real time reconfigurable      ; Off                                                                                              ; Off                                                                                                        ;
; Scan chain MIF file           ; --                                                                                               ; --                                                                                                         ;
; Preserve PLL counter order    ; Off                                                                                              ; Off                                                                                                        ;
; PLL location                  ; PLL_1                                                                                            ; PLL_2                                                                                                      ;
; Inclk0 signal                 ; sys_clk                                                                                          ; sys_clk                                                                                                    ;
; Inclk1 signal                 ; --                                                                                               ; --                                                                                                         ;
; Inclk0 signal type            ; Dedicated Pin                                                                                    ; Global Clock                                                                                               ;
; Inclk1 signal type            ; --                                                                                               ; --                                                                                                         ;
+-------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+
; Name                                                                                                                   ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                          ;
+------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0]           ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 2       ; 2       ; ov5640_hdmi|u_pll|altpll_component|auto_generated|pll1|clk[0]         ;
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1]           ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -75 (-2083 ps) ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; ov5640_hdmi|u_pll|altpll_component|auto_generated|pll1|clk[1]         ;
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2]           ; clock2       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 3.75 (208 ps)    ; 50/50      ; C1      ; 12            ; 6/6 Even   ; --            ; 2       ; 2       ; ov5640_hdmi|u_pll|altpll_component|auto_generated|pll1|clk[2]         ;
; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 71   ; 50  ; 71.0 MHz         ; 0 (0 ps)       ; 4.50 (176 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; ov5640_hdmi|pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 71   ; 10  ; 355.0 MHz        ; 0 (0 ps)       ; 22.50 (176 ps)   ; 50/50      ; C1      ; 2             ; 1/1 Even   ; --            ; 1       ; 0       ; ov5640_hdmi|pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |my_top                                                                   ; 4251 (49)   ; 1147 (36)                 ; 16 (16)       ; 37376       ; 5    ; 0            ; 0       ; 0         ; 87   ; 0            ; 3104 (22)    ; 209 (6)           ; 938 (3)          ; |my_top                                                                                                                                                                                                     ; work         ;
;    |Kalman:Kalman|                                                        ; 93 (0)      ; 54 (0)                    ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 4 (0)             ; 50 (0)           ; |my_top|Kalman:Kalman                                                                                                                                                                                       ; work         ;
;       |Kalman_forecastOne:Kalman_forecastOne1|                            ; 14 (14)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (8)            ; |my_top|Kalman:Kalman|Kalman_forecastOne:Kalman_forecastOne1                                                                                                                                                ; work         ;
;       |ROM_drive:ROM_drive1|                                              ; 79 (12)     ; 46 (9)                    ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (3)       ; 4 (0)             ; 42 (9)           ; |my_top|Kalman:Kalman|ROM_drive:ROM_drive1                                                                                                                                                                  ; work         ;
;          |ROM:ROM1|                                                       ; 67 (0)      ; 37 (0)                    ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 4 (0)             ; 33 (0)           ; |my_top|Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1                                                                                                                                                         ; work         ;
;             |altsyncram:altsyncram_component|                             ; 67 (0)      ; 37 (0)                    ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 4 (0)             ; 33 (0)           ; |my_top|Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component                                                                                                                         ; work         ;
;                |altsyncram_3sa1:auto_generated|                           ; 67 (0)      ; 37 (0)                    ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 4 (0)             ; 33 (0)           ; |my_top|Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated                                                                                          ; work         ;
;                   |altsyncram_ubc2:altsyncram1|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|altsyncram_ubc2:altsyncram1                                                              ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                             ; 67 (44)     ; 37 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (16)      ; 4 (4)             ; 33 (24)          ; |my_top|Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |my_top|Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr             ; work         ;
;    |hmj_ld_top:hmj_ld1_top|                                               ; 2423 (0)    ; 269 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2133 (0)     ; 89 (0)            ; 201 (0)          ; |my_top|hmj_ld_top:hmj_ld1_top                                                                                                                                                                              ; work         ;
;       |Controller:Controller|                                             ; 39 (39)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 30 (30)          ; |my_top|hmj_ld_top:hmj_ld1_top|Controller:Controller                                                                                                                                                        ; work         ;
;       |RecDecode:RecDecode|                                               ; 71 (71)     ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 16 (16)           ; 53 (53)          ; |my_top|hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode                                                                                                                                                          ; work         ;
;       |UartRx:comb_3|                                                     ; 134 (134)   ; 106 (106)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 72 (72)           ; 34 (34)          ; |my_top|hmj_ld_top:hmj_ld1_top|UartRx:comb_3                                                                                                                                                                ; work         ;
;       |UartTx:UartTx|                                                     ; 82 (82)     ; 63 (63)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 64 (64)          ; |my_top|hmj_ld_top:hmj_ld1_top|UartTx:UartTx                                                                                                                                                                ; work         ;
;       |lpm_divide:Div0|                                                   ; 82 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 10 (0)           ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div0                                                                                                                                                              ; work         ;
;          |lpm_divide_jkm:auto_generated|                                  ; 82 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 10 (0)           ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div0|lpm_divide_jkm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_bnh:divider|                                 ; 82 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 10 (0)           ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                                                                                                    ; work         ;
;                |alt_u_div_aaf:divider|                                    ; 82 (82)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (72)      ; 0 (0)             ; 10 (10)          ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider                                                                              ; work         ;
;       |lpm_divide:Div1|                                                   ; 185 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 183 (0)      ; 0 (0)             ; 2 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div1                                                                                                                                                              ; work         ;
;          |lpm_divide_fkm:auto_generated|                                  ; 185 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 183 (0)      ; 0 (0)             ; 2 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_7nh:divider|                                 ; 185 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 183 (0)      ; 0 (0)             ; 2 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                                                                                                    ; work         ;
;                |alt_u_div_2af:divider|                                    ; 185 (185)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 183 (183)    ; 0 (0)             ; 2 (2)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                                                                              ; work         ;
;       |lpm_divide:Div2|                                                   ; 201 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (0)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div2                                                                                                                                                              ; work         ;
;          |lpm_divide_5jm:auto_generated|                                  ; 201 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (0)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_tlh:divider|                                 ; 201 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (0)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                                                                                    ; work         ;
;                |alt_u_div_e7f:divider|                                    ; 201 (201)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (201)    ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                                                                              ; work         ;
;       |lpm_divide:Div3|                                                   ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 157 (0)      ; 0 (0)             ; 3 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div3                                                                                                                                                              ; work         ;
;          |lpm_divide_2jm:auto_generated|                                  ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 157 (0)      ; 0 (0)             ; 3 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_qlh:divider|                                 ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 157 (0)      ; 0 (0)             ; 3 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                                                                                    ; work         ;
;                |alt_u_div_87f:divider|                                    ; 160 (160)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 157 (157)    ; 0 (0)             ; 3 (3)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                              ; work         ;
;       |lpm_divide:Div4|                                                   ; 82 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div4                                                                                                                                                              ; work         ;
;          |lpm_divide_jkm:auto_generated|                                  ; 82 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div4|lpm_divide_jkm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_bnh:divider|                                 ; 82 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div4|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                                                                                                    ; work         ;
;                |alt_u_div_aaf:divider|                                    ; 82 (82)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (82)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div4|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider                                                                              ; work         ;
;       |lpm_divide:Div5|                                                   ; 185 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (0)      ; 0 (0)             ; 13 (0)           ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div5                                                                                                                                                              ; work         ;
;          |lpm_divide_fkm:auto_generated|                                  ; 185 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (0)      ; 0 (0)             ; 13 (0)           ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_7nh:divider|                                 ; 185 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (0)      ; 0 (0)             ; 13 (0)           ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                                                                                                    ; work         ;
;                |alt_u_div_2af:divider|                                    ; 185 (185)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (172)    ; 0 (0)             ; 13 (13)          ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                                                                              ; work         ;
;       |lpm_divide:Div6|                                                   ; 201 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (0)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div6                                                                                                                                                              ; work         ;
;          |lpm_divide_5jm:auto_generated|                                  ; 201 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (0)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_tlh:divider|                                 ; 201 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (0)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                                                                                    ; work         ;
;                |alt_u_div_e7f:divider|                                    ; 201 (201)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (201)    ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                                                                              ; work         ;
;       |lpm_divide:Div7|                                                   ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (0)      ; 0 (0)             ; 2 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div7                                                                                                                                                              ; work         ;
;          |lpm_divide_2jm:auto_generated|                                  ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (0)      ; 0 (0)             ; 2 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_qlh:divider|                                 ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (0)      ; 0 (0)             ; 2 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                                                                                    ; work         ;
;                |alt_u_div_87f:divider|                                    ; 160 (160)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (158)    ; 0 (0)             ; 2 (2)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                              ; work         ;
;       |lpm_divide:Mod0|                                                   ; 48 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0                                                                                                                                                              ; work         ;
;          |lpm_divide_5bm:auto_generated|                                  ; 48 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_qlh:divider|                                 ; 48 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                    ; work         ;
;                |alt_u_div_87f:divider|                                    ; 48 (48)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                              ; work         ;
;       |lpm_divide:Mod1|                                                   ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 0 (0)             ; 4 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1                                                                                                                                                              ; work         ;
;          |lpm_divide_5bm:auto_generated|                                  ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 0 (0)             ; 4 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_qlh:divider|                                 ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 0 (0)             ; 4 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                    ; work         ;
;                |alt_u_div_87f:divider|                                    ; 94 (94)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (90)      ; 0 (0)             ; 4 (4)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                              ; work         ;
;       |lpm_divide:Mod2|                                                   ; 126 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 123 (0)      ; 0 (0)             ; 3 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2                                                                                                                                                              ; work         ;
;          |lpm_divide_5bm:auto_generated|                                  ; 126 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 123 (0)      ; 0 (0)             ; 3 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_qlh:divider|                                 ; 126 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 123 (0)      ; 0 (0)             ; 3 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                    ; work         ;
;                |alt_u_div_87f:divider|                                    ; 126 (126)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 123 (123)    ; 0 (0)             ; 3 (3)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                              ; work         ;
;       |lpm_divide:Mod3|                                                   ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 3 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3                                                                                                                                                              ; work         ;
;          |lpm_divide_5bm:auto_generated|                                  ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 3 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_qlh:divider|                                 ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 3 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                    ; work         ;
;                |alt_u_div_87f:divider|                                    ; 163 (163)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (160)    ; 0 (0)             ; 3 (3)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                              ; work         ;
;       |lpm_divide:Mod4|                                                   ; 48 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod4                                                                                                                                                              ; work         ;
;          |lpm_divide_5bm:auto_generated|                                  ; 48 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod4|lpm_divide_5bm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_qlh:divider|                                 ; 48 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                    ; work         ;
;                |alt_u_div_87f:divider|                                    ; 48 (48)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                              ; work         ;
;       |lpm_divide:Mod5|                                                   ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 0 (0)             ; 4 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5                                                                                                                                                              ; work         ;
;          |lpm_divide_5bm:auto_generated|                                  ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 0 (0)             ; 4 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_qlh:divider|                                 ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 0 (0)             ; 4 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                    ; work         ;
;                |alt_u_div_87f:divider|                                    ; 94 (94)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (90)      ; 0 (0)             ; 4 (4)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                              ; work         ;
;       |lpm_divide:Mod6|                                                   ; 136 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 132 (0)      ; 0 (0)             ; 4 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6                                                                                                                                                              ; work         ;
;          |lpm_divide_5bm:auto_generated|                                  ; 136 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 132 (0)      ; 0 (0)             ; 4 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_qlh:divider|                                 ; 136 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 132 (0)      ; 0 (0)             ; 4 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                    ; work         ;
;                |alt_u_div_87f:divider|                                    ; 136 (136)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 132 (132)    ; 0 (0)             ; 4 (4)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                              ; work         ;
;       |lpm_divide:Mod7|                                                   ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 3 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7                                                                                                                                                              ; work         ;
;          |lpm_divide_5bm:auto_generated|                                  ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 3 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated                                                                                                                                ; work         ;
;             |sign_div_unsign_qlh:divider|                                 ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 3 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                    ; work         ;
;                |alt_u_div_87f:divider|                                    ; 163 (163)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (160)    ; 0 (0)             ; 3 (3)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                              ; work         ;
;    |ld_rec_en_unit:ld_rec_en_unit|                                        ; 37 (37)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 24 (24)          ; |my_top|ld_rec_en_unit:ld_rec_en_unit                                                                                                                                                                       ; work         ;
;    |ov5640_hdmi:ov5640_hdmi|                                              ; 1482 (3)    ; 645 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 837 (3)      ; 89 (0)            ; 556 (0)          ; |my_top|ov5640_hdmi:ov5640_hdmi                                                                                                                                                                             ; work         ;
;       |cmos_capture_data:u_cmos_capture_data|                             ; 36 (36)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 33 (33)          ; |my_top|ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data                                                                                                                                       ; work         ;
;       |hdmi_top:u_hdmi_top|                                               ; 376 (0)     ; 172 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 204 (0)      ; 8 (0)             ; 164 (0)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top                                                                                                                                                         ; work         ;
;          |dvi_transmitter_top:u_rgb2dvi_0|                                ; 331 (0)     ; 150 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 181 (0)      ; 8 (0)             ; 142 (0)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0                                                                                                                         ; work         ;
;             |asyn_rst_syn:reset_syn|                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn                                                                                                  ; work         ;
;             |dvi_encoder:encoder_b|                                       ; 94 (94)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 1 (1)             ; 36 (36)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b                                                                                                   ; work         ;
;             |dvi_encoder:encoder_g|                                       ; 101 (101)   ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 4 (4)             ; 33 (33)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g                                                                                                   ; work         ;
;             |dvi_encoder:encoder_r|                                       ; 93 (93)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (60)      ; 2 (2)             ; 31 (31)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r                                                                                                   ; work         ;
;             |serializer_10_to_1:serializer_b|                             ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b                                                                                         ; work         ;
;                |ddio_out:u_ddio_out_n|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n                                                                   ; work         ;
;                   |altddio_out:ALTDDIO_OUT_component|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                 ; work         ;
;                      |ddio_out_p9j:auto_generated|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated     ; work         ;
;                |ddio_out:u_ddio_out_p|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p                                                                   ; work         ;
;                   |altddio_out:ALTDDIO_OUT_component|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                 ; work         ;
;                      |ddio_out_p9j:auto_generated|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated     ; work         ;
;             |serializer_10_to_1:serializer_clk|                           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk                                                                                       ; work         ;
;                |ddio_out:u_ddio_out_n|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n                                                                 ; work         ;
;                   |altddio_out:ALTDDIO_OUT_component|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                               ; work         ;
;                      |ddio_out_p9j:auto_generated|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated   ; work         ;
;                |ddio_out:u_ddio_out_p|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p                                                                 ; work         ;
;                   |altddio_out:ALTDDIO_OUT_component|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                               ; work         ;
;                      |ddio_out_p9j:auto_generated|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated   ; work         ;
;             |serializer_10_to_1:serializer_g|                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g                                                                                         ; work         ;
;                |ddio_out:u_ddio_out_n|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n                                                                   ; work         ;
;                   |altddio_out:ALTDDIO_OUT_component|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                 ; work         ;
;                      |ddio_out_p9j:auto_generated|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated     ; work         ;
;                |ddio_out:u_ddio_out_p|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p                                                                   ; work         ;
;                   |altddio_out:ALTDDIO_OUT_component|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                 ; work         ;
;                      |ddio_out_p9j:auto_generated|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated     ; work         ;
;             |serializer_10_to_1:serializer_r|                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r                                                                                         ; work         ;
;                |ddio_out:u_ddio_out_n|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n                                                                   ; work         ;
;                   |altddio_out:ALTDDIO_OUT_component|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                 ; work         ;
;                      |ddio_out_p9j:auto_generated|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated     ; work         ;
;                |ddio_out:u_ddio_out_p|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p                                                                   ; work         ;
;                   |altddio_out:ALTDDIO_OUT_component|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                 ; work         ;
;                      |ddio_out_p9j:auto_generated|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated     ; work         ;
;          |video_driver:u_video_driver|                                    ; 64 (64)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 41 (41)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver                                                                                                                             ; work         ;
;       |i2c_dri:u_i2c_dr|                                                  ; 115 (115)   ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 10 (10)           ; 44 (44)          ; |my_top|ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr                                                                                                                                                            ; work         ;
;       |i2c_ov5640_rgb565_cfg:u_i2c_cfg|                                   ; 408 (408)   ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 362 (362)    ; 0 (0)             ; 46 (46)          ; |my_top|ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg                                                                                                                                             ; work         ;
;       |pll_clk:u_pll|                                                     ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll                                                                                                                                                               ; work         ;
;          |altpll:altpll_component|                                        ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component                                                                                                                                       ; work         ;
;             |pll_clk_altpll:auto_generated|                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |my_top|ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                         ; work         ;
;       |pll_hdmi:pll_hdmi_inst|                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst                                                                                                                                                      ; work         ;
;          |altpll:altpll_component|                                        ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component                                                                                                                              ; work         ;
;             |pll_hdmi_altpll:auto_generated|                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |my_top|ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated                                                                                               ; work         ;
;       |sdram_top:u_sdram_top|                                             ; 543 (0)     ; 338 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 204 (0)      ; 71 (0)            ; 268 (0)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top                                                                                                                                                       ; work         ;
;          |sdram_controller:u_sdram_controller|                            ; 202 (0)     ; 102 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 98 (0)       ; 32 (0)            ; 72 (0)           ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                   ; work         ;
;             |sdram_cmd:u_sdram_cmd|                                       ; 66 (66)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 20 (20)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                             ; work         ;
;             |sdram_ctrl:u_sdram_ctrl|                                     ; 101 (101)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 0 (0)             ; 51 (51)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                           ; work         ;
;             |sdram_data:u_sdram_data|                                     ; 35 (35)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 32 (32)           ; 1 (1)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                           ; work         ;
;          |sdram_fifo_ctrl:u_sdram_fifo_ctrl|                              ; 343 (80)    ; 236 (40)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (40)     ; 39 (1)            ; 198 (39)         ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                     ; work         ;
;             |rdfifo:u_rdfifo|                                             ; 131 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 19 (0)            ; 79 (0)           ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                     ; work         ;
;                |dcfifo:dcfifo_component|                                  ; 131 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 19 (0)            ; 79 (0)           ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                   |dcfifo_aol1:auto_generated|                            ; 131 (52)    ; 98 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (15)      ; 19 (8)            ; 79 (2)           ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                  ; work         ;
;                      |a_gray2bin_7ib:wrptr_g_gray2bin|                    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                  ; work         ;
;                      |a_gray2bin_7ib:ws_dgrp_gray2bin|                    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                  ; work         ;
;                      |a_graycounter_2lc:wrptr_g1p|                        ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; work         ;
;                      |a_graycounter_677:rdptr_g1p|                        ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 15 (15)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p                      ; work         ;
;                      |alt_synch_pipe_0e8:ws_dgrp|                         ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                       ; work         ;
;                         |dffpipe_re9:dffpipe4|                            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4  ; work         ;
;                      |altsyncram_em31:fifo_ram|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram                         ; work         ;
;                      |dffpipe_pe9:ws_brp|                                 ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp                               ; work         ;
;                      |dffpipe_pe9:ws_bwp|                                 ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp                               ; work         ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|                      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|                     ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;             |wrfifo:u_wrfifo|                                             ; 132 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 19 (0)            ; 80 (0)           ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                     ; work         ;
;                |dcfifo:dcfifo_component|                                  ; 132 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 19 (0)            ; 80 (0)           ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                   |dcfifo_nnl1:auto_generated|                            ; 132 (51)    ; 98 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (13)      ; 19 (8)            ; 80 (3)           ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated                                                  ; work         ;
;                      |a_gray2bin_7ib:rdptr_g_gray2bin|                    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ; work         ;
;                      |a_gray2bin_7ib:rs_dgwp_gray2bin|                    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ; work         ;
;                      |a_graycounter_2lc:wrptr_g1p|                        ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 15 (15)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; work         ;
;                      |a_graycounter_677:rdptr_g1p|                        ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 15 (15)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p                      ; work         ;
;                      |alt_synch_pipe_vd8:rs_dgwp|                         ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                       ; work         ;
;                         |dffpipe_qe9:dffpipe11|                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11 ; work         ;
;                      |altsyncram_em31:fifo_ram|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram                         ; work         ;
;                      |cmpr_c66:wrfull_eq_comp_lsb|                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ; work         ;
;                      |dffpipe_pe9:rs_brp|                                 ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp                               ; work         ;
;                      |dffpipe_pe9:rs_bwp|                                 ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp                               ; work         ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|                      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|                     ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|                     ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;    |seg_show:seg_show|                                                    ; 54 (0)      ; 39 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 3 (0)             ; 44 (0)           ; |my_top|seg_show:seg_show                                                                                                                                                                                   ; work         ;
;       |freq1:freq_dut|                                                    ; 21 (21)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 16 (16)          ; |my_top|seg_show:seg_show|freq1:freq_dut                                                                                                                                                                    ; work         ;
;       |sel_seg_code:sel_seg_code_dut|                                     ; 33 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 3 (0)             ; 28 (0)           ; |my_top|seg_show:seg_show|sel_seg_code:sel_seg_code_dut                                                                                                                                                     ; work         ;
;          |seg_encode:seg_encode_dut|                                      ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |my_top|seg_show:seg_show|sel_seg_code:sel_seg_code_dut|seg_encode:seg_encode_dut                                                                                                                           ; work         ;
;          |sel_code:sel_code_dut|                                          ; 26 (26)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (3)             ; 21 (21)          ; |my_top|seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                     ; 133 (1)     ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (1)       ; 18 (0)            ; 62 (0)           ; |my_top|sld_hub:auto_hub                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                      ; 132 (92)    ; 80 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (40)      ; 18 (18)           ; 62 (37)          ; |my_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                        ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |my_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                      ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |my_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                             ; work         ;
+---------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+-------------------+----------+---------------+---------------+-----------------------+----------+------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+-------------------+----------+---------------+---------------+-----------------------+----------+------+
; key_hmjld         ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; key_ctrl[0]       ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; key_ctrl[1]       ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; cam_rst_n         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; cam_pwdn          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; cam_scl           ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_clk         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_cke         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_cs_n        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_ras_n       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_cas_n       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_we_n        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_ba[0]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_ba[1]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_dqm[0]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_dqm[1]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[0]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[1]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[2]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[3]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[4]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[5]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[6]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[7]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[8]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[9]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[10]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[11]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[12]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; tmds_clk_p        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_clk_n        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_p[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_p[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_p[2]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_n[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_n[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_n[2]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; o_hmbld1_uart_txd ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; i_hmbld2_uart_rxd ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; o_hmbld2_uart_txd ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_bj_led1         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_bj_led2         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_sel[0]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_sel[1]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_sel[2]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_sel[3]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_sel[4]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_sel[5]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_seg[0]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_seg[1]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_seg[2]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_seg[3]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_seg[4]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_seg[5]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_seg[6]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_seg[7]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; cam_sda           ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; sdram_data[0]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[1]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[2]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[3]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[4]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[5]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[6]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[7]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[8]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[9]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[10]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[11]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[12]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[13]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[14]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[15]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sys_rst_n         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; sys_clk           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; i_hmbld1_uart_rxd ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam_pclk          ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --       ; --   ;
; cam_data[0]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; cam_href          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam_data[1]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam_data[2]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam_data[3]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam_data[4]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam_data[5]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; cam_data[6]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; cam_data[7]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; cam_vsync         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
+-------------------+----------+---------------+---------------+-----------------------+----------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                   ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; key_hmjld                                                                                                                                                                                             ;                   ;         ;
; key_ctrl[0]                                                                                                                                                                                           ;                   ;         ;
; key_ctrl[1]                                                                                                                                                                                           ;                   ;         ;
; i_hmbld2_uart_rxd                                                                                                                                                                                     ;                   ;         ;
; cam_sda                                                                                                                                                                                               ;                   ;         ;
; sdram_data[0]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]~feeder                                                               ; 0                 ; 6       ;
; sdram_data[1]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]~feeder                                                               ; 0                 ; 6       ;
; sdram_data[2]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                      ; 1                 ; 6       ;
; sdram_data[3]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[4]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                      ; 1                 ; 6       ;
; sdram_data[5]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[6]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                      ; 1                 ; 6       ;
; sdram_data[7]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[8]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                      ; 1                 ; 6       ;
; sdram_data[9]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                      ; 1                 ; 6       ;
; sdram_data[10]                                                                                                                                                                                        ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]~feeder                                                              ; 1                 ; 6       ;
; sdram_data[11]                                                                                                                                                                                        ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                     ; 1                 ; 6       ;
; sdram_data[12]                                                                                                                                                                                        ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]~feeder                                                              ; 1                 ; 6       ;
; sdram_data[13]                                                                                                                                                                                        ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]~feeder                                                              ; 0                 ; 6       ;
; sdram_data[14]                                                                                                                                                                                        ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]~feeder                                                              ; 0                 ; 6       ;
; sdram_data[15]                                                                                                                                                                                        ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]~feeder                                                              ; 0                 ; 6       ;
; sys_rst_n                                                                                                                                                                                             ;                   ;         ;
; sys_clk                                                                                                                                                                                               ;                   ;         ;
; i_hmbld1_uart_rxd                                                                                                                                                                                     ;                   ;         ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|BitCnt[0]~0                                                                                                                                               ; 0                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|Selector5~1                                                                                                                                               ; 0                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxBit[3]~0                                                                                                                                                ; 0                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxBit[0]~2                                                                                                                                                ; 0                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|Selector4~0                                                                                                                                               ; 0                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|CurrByte[7]~0                                                                                                                                             ; 0                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|CurrByte[6]~1                                                                                                                                             ; 0                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|CurrByte[5]~2                                                                                                                                             ; 0                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|CurrByte[4]~3                                                                                                                                             ; 0                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|CurrByte[3]~4                                                                                                                                             ; 0                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|CurrByte[2]~5                                                                                                                                             ; 0                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|CurrByte[0]~6                                                                                                                                             ; 0                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|CurrByte[1]~7                                                                                                                                             ; 0                 ; 6       ;
; cam_pclk                                                                                                                                                                                              ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                     ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0       ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9       ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                        ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                     ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                     ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; 1                 ; 0       ;
; cam_data[0]                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                   ; 1                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~0                                                                                                                    ; 1                 ; 6       ;
; cam_href                                                                                                                                                                                              ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                                                                 ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|byte_flag~0                                                                                                                      ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~0                                                                                                                    ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~1                                                                                                                    ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~2                                                                                                                    ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~3                                                                                                                    ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~4                                                                                                                    ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~5                                                                                                                    ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~6                                                                                                                    ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~7                                                                                                                    ; 0                 ; 6       ;
; cam_data[1]                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                   ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~1                                                                                                                    ; 0                 ; 6       ;
; cam_data[2]                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                   ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~2                                                                                                                    ; 0                 ; 6       ;
; cam_data[3]                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                   ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~3                                                                                                                    ; 0                 ; 6       ;
; cam_data[4]                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                   ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~4                                                                                                                    ; 0                 ; 6       ;
; cam_data[5]                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                   ; 1                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~5                                                                                                                    ; 1                 ; 6       ;
; cam_data[6]                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                   ; 1                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~6                                                                                                                    ; 1                 ; 6       ;
; cam_data[7]                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                   ; 1                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~7                                                                                                                    ; 1                 ; 6       ;
; cam_vsync                                                                                                                                                                                             ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                     ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                       ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Kalman:Kalman|ROM_drive:ROM_drive1|Equal0~2                                                                                                                                                                ; LCCOMB_X16_Y7_N30  ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; LCCOMB_X14_Y8_N30  ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; LCCOMB_X13_Y9_N24  ; 4       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; LCCOMB_X14_Y8_N20  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                           ; LCCOMB_X14_Y8_N28  ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~11                                                ; LCCOMB_X14_Y8_N22  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~11                                                ; LCCOMB_X13_Y8_N4   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4       ; LCCOMB_X13_Y6_N28  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ; LCCOMB_X13_Y6_N6   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 ; LCCOMB_X12_Y6_N30  ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; LessThan2~12                                                                                                                                                                                               ; LCCOMB_X22_Y15_N30 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                               ; JTAG_X1_Y12_N0     ; 118     ; Clock                                 ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                               ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; cam_pclk                                                                                                                                                                                                   ; PIN_R13            ; 74      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt~68                                                                                                                                                     ; LCCOMB_X33_Y13_N18 ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|DataOut[0]~0                                                                                                                                                  ; LCCOMB_X33_Y13_N14 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|LessThan0~5                                                                                                                                                   ; LCCOMB_X32_Y12_N30 ; 29      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|OutEn                                                                                                                                                           ; FF_X13_Y17_N21     ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data[15]~0                                                                                                                                                   ; LCCOMB_X18_Y16_N4  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data_r[15]~0                                                                                                                                                 ; LCCOMB_X18_Y16_N12 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|BitCnt[3]~1                                                                                                                                                           ; LCCOMB_X8_Y18_N22  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|DataBuff[71]~3                                                                                                                                                        ; LCCOMB_X7_Y18_N22  ; 72      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxBit[3]~0                                                                                                                                                            ; LCCOMB_X8_Y17_N28  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxFull~0                                                                                                                                                              ; LCCOMB_X8_Y18_N2   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|always1~0                                                                                                                                                             ; LCCOMB_X8_Y18_N24  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|LessThan2~2                                                                                                                                                           ; LCCOMB_X31_Y15_N30 ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|STATE.SEND                                                                                                                                                            ; FF_X31_Y16_N25     ; 26      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|Selector2~0                                                                                                                                                           ; LCCOMB_X33_Y16_N4  ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|SendCnt[0]~0                                                                                                                                                          ; LCCOMB_X31_Y16_N26 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|TxData[4]~1                                                                                                                                                           ; LCCOMB_X33_Y16_N22 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                                                                             ; LCCOMB_X16_Y9_N6   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|comb~0                                                                                                                                                                             ; LCCOMB_X19_Y7_N16  ; 33      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                 ; FF_X29_Y15_N25     ; 44      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                                   ; FF_X26_Y14_N17     ; 44      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]~23                                                                                                                        ; LCCOMB_X14_Y11_N6  ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]~29                                                                                                                        ; LCCOMB_X14_Y12_N6  ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]~30                                                                                                                        ; LCCOMB_X14_Y12_N0  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Selector1~1                                                                                                                                                       ; LCCOMB_X14_Y3_N28  ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[6]~20                                                                                                                                                         ; LCCOMB_X11_Y3_N0   ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|dri_clk                                                                                                                                                           ; FF_X30_Y12_N17     ; 89      ; Clock                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|sda_dir                                                                                                                                                           ; FF_X14_Y3_N15      ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|st_done                                                                                                                                                           ; FF_X11_Y3_N3       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                                                                        ; LCCOMB_X17_Y3_N30  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                                                                           ; FF_X16_Y3_N9       ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0]                                                                                               ; PLL_1              ; 275     ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2]                                                                                               ; PLL_1              ; 11      ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_locked                                                                                               ; PLL_1              ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0]                                                                                     ; PLL_2              ; 161     ; Clock                                 ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1]                                                                                     ; PLL_2              ; 49      ; Clock                                 ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_locked                                                                                     ; PLL_2              ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|rst_n                                                                                                                                                                              ; LCCOMB_X19_Y7_N22  ; 447     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]~0                                                                                    ; LCCOMB_X30_Y7_N16  ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                                                      ; LCCOMB_X29_Y3_N2   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                                                      ; LCCOMB_X28_Y6_N0   ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~2                                                                                      ; LCCOMB_X30_Y3_N18  ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]~2                                                                                 ; LCCOMB_X30_Y5_N14  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                                                                         ; LCCOMB_X30_Y7_N22  ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                                        ; LCCOMB_X30_Y7_N4   ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                     ; FF_X30_Y7_N5       ; 16      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_rdreq~1                                           ; LCCOMB_X25_Y9_N16  ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_wrreq~0                                           ; LCCOMB_X25_Y8_N28  ; 20      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_done_flag                                                                                                             ; LCCOMB_X29_Y7_N4   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~0                                                                                                        ; LCCOMB_X31_Y18_N26 ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_rdreq~0                                           ; LCCOMB_X18_Y11_N4  ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_wrreq~0                                           ; LCCOMB_X16_Y9_N0   ; 27      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; seg_show:seg_show|freq1:freq_dut|LessThan0~4                                                                                                                                                               ; LCCOMB_X11_Y12_N0  ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; seg_show:seg_show|freq1:freq_dut|clk_1k                                                                                                                                                                    ; FF_X11_Y12_N25     ; 23      ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                      ; FF_X11_Y9_N5       ; 17      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                           ; LCCOMB_X8_Y9_N10   ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                             ; LCCOMB_X8_Y9_N26   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                           ; LCCOMB_X12_Y9_N26  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                              ; LCCOMB_X9_Y9_N10   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                             ; LCCOMB_X9_Y9_N12   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; FF_X13_Y9_N3       ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                              ; LCCOMB_X13_Y9_N10  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                ; FF_X13_Y9_N9       ; 8       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                                                ; LCCOMB_X12_Y9_N28  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11                                                                                                                         ; LCCOMB_X7_Y9_N0    ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12                                                                                                                         ; LCCOMB_X8_Y9_N6    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                                                        ; LCCOMB_X8_Y9_N8    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                                                   ; LCCOMB_X8_Y7_N4    ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                                                   ; LCCOMB_X8_Y7_N6    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                           ; FF_X11_Y9_N31      ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                          ; FF_X10_Y9_N29      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; FF_X11_Y9_N11      ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                           ; FF_X10_Y9_N21      ; 11      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                    ; LCCOMB_X10_Y9_N2   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; FF_X11_Y8_N1       ; 18      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                    ; PIN_M2             ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                    ; PIN_M2             ; 364     ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sys_rst_n                                                                                                                                                                                                  ; PIN_M1             ; 320     ; Async. clear                          ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; sys_rst_n                                                                                                                                                                                                  ; PIN_M1             ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                   ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                           ; JTAG_X1_Y12_N0 ; 118     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|dri_clk                                                                       ; FF_X30_Y12_N17 ; 89      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0]           ; PLL_1          ; 275     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1]           ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2]           ; PLL_1          ; 11      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2          ; 161     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] ; PLL_2          ; 49      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; seg_show:seg_show|freq1:freq_dut|clk_1k                                                                                ; FF_X11_Y12_N25 ; 23      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; sys_clk                                                                                                                ; PIN_M2         ; 364     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; sys_rst_n                                                                                                              ; PIN_M1         ; 320     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                            ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ov5640_hdmi:ov5640_hdmi|rst_n                                                                                                                                                                                   ; 447     ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                                                                                         ; 172     ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                                                                                         ; 166     ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                                                                                         ; 161     ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                                                                                         ; 144     ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                                                                                         ; 133     ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                                                                                         ; 128     ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                                                                                         ; 118     ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                                                                                         ; 86      ;
; cam_pclk~input                                                                                                                                                                                                  ; 74      ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|DataBuff[71]~3                                                                                                                                                             ; 72      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                                        ; 44      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                      ; 44      ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|STATE.LOAD                                                                                                                                                                 ; 38      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_13_result_int[14]~20                                                             ; 34      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div4|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_13_result_int[14]~20                                                             ; 34      ;
; ov5640_hdmi:ov5640_hdmi|comb~0                                                                                                                                                                                  ; 33      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                ; 31      ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|Selector2~0                                                                                                                                                                ; 31      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_12_result_int[11]~16                                                             ; 31      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_11_result_int[11]~16                                                             ; 31      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_10_result_int[11]~16                                                             ; 31      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_12_result_int[11]~16                                                             ; 31      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_11_result_int[11]~16                                                             ; 31      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_10_result_int[11]~16                                                             ; 31      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_wrreq~0                                                ; 29      ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|LessThan0~5                                                                                                                                                        ; 29      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_13_result_int[11]~16                                                             ; 29      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_13_result_int[11]~16                                                             ; 29      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; 28      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_9_result_int[10]~14                                                              ; 28      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_9_result_int[10]~14                                                              ; 28      ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt~68                                                                                                                                                          ; 26      ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|STATE.SEND                                                                                                                                                                 ; 26      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Equal0~0                                                                                          ; 25      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; 25      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; 25      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[4]                                                                                                                                                                 ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                    ; 23      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|decision2                                                                                                     ; 23      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|decision2                                                                                                     ; 23      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Selector1~1                                                                                                                                                            ; 23      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_14_result_int[15]~22                                                             ; 23      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div4|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_14_result_int[15]~22                                                             ; 23      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_rdreq~1                                                ; 22      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_wrreq~0                                                ; 22      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_rdreq~0                                                ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[8]~12                                                              ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[8]~12                                                              ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_11_result_int[8]~12                                                              ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_10_result_int[8]~12                                                              ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_9_result_int[8]~12                                                               ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_8_result_int[8]~12                                                               ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_7_result_int[8]~12                                                               ; 22      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[5]                                                                                                                                                                 ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[8]~12                                                              ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[8]~12                                                              ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_11_result_int[8]~12                                                              ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_10_result_int[8]~12                                                              ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_9_result_int[8]~12                                                               ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_8_result_int[8]~12                                                               ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_7_result_int[8]~12                                                               ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                ; 21      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en~2                                                                                                                              ; 21      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[3]                                                                                                                                                                 ; 21      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_de~0                                                                                                                              ; 20      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|STATE.READ                                                                                                                                                           ; 20      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ; 20      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ; 20      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_6_result_int[7]~10                                                               ; 20      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_6_result_int[7]~10                                                               ; 20      ;
; sys_rst_n~input                                                                                                                                                                                                 ; 19      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data[4]                                                                                                                                                           ; 19      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data[5]                                                                                                                                                           ; 19      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data[6]                                                                                                                                                           ; 19      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data[7]                                                                                                                                                           ; 19      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data[8]                                                                                                                                                           ; 19      ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|DataEn                                                                                                                                                             ; 19      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                       ; 19      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; 19      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[4]                                                                                                                                                           ; 19      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[5]                                                                                                                                                           ; 19      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[6]                                                                                                                                                           ; 19      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[7]                                                                                                                                                           ; 19      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[8]                                                                                                                                                           ; 19      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_14_result_int[11]~16                                                             ; 19      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[2]                                                                                                                                                                 ; 19      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_14_result_int[11]~16                                                             ; 19      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                               ; 18      ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                    ; 18      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data[9]                                                                                                                                                           ; 18      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data[10]                                                                                                                                                          ; 18      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                       ; 18      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[9]                                                                                                                                                           ; 18      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[10]                                                                                                                                                          ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                           ; 17      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data[11]                                                                                                                                                          ; 17      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data[12]                                                                                                                                                          ; 17      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                                             ; 17      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|decision2                                                                                                     ; 17      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                                                                              ; 17      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                          ; 17      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                          ; 17      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|OutEn                                                                                                                                                                ; 17      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; 17      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; 17      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[11]                                                                                                                                                          ; 17      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[12]                                                                                                                                                          ; 17      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data_r[15]~0                                                                                                                                                      ; 16      ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                                                                                  ; 16      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data[15]~0                                                                                                                                                        ; 16      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data[3]                                                                                                                                                           ; 16      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                          ; 16      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|DistOut~2                                                                                                                                                            ; 16      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                          ; 16      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[3]                                                                                                                                                           ; 16      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]~0                                                                                                     ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                ; 15      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data[13]                                                                                                                                                          ; 15      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data[14]                                                                                                                                                          ; 15      ;
; seg_show:seg_show|freq1:freq_dut|LessThan0~4                                                                                                                                                                    ; 15      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                                                           ; 15      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~0                                                                                                             ; 15      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_done_flag                                                                                                                  ; 15      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan2~4                                                                                                                     ; 15      ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|LessThan2~2                                                                                                                                                                ; 15      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]~0                                                                                         ; 15      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[13]                                                                                                                                                          ; 15      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[14]                                                                                                                                                          ; 15      ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxBit[0]                                                                                                                                                                   ; 14      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                                                                                                    ; 14      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[1]                                                                                                    ; 14      ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|STATE.RETU                                                                                                                                                                 ; 14      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8                                                               ; 14      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8                                                               ; 14      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8                                                               ; 14      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8                                                                ; 14      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8                                                                ; 14      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8                                                                ; 14      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[5]~8                                                                ; 14      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~12                                                              ; 14      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~12                                                              ; 14      ;
; i_hmbld1_uart_rxd~input                                                                                                                                                                                         ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                       ; 13      ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                                                                             ; 13      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]~3                                                                                         ; 13      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8                                                               ; 13      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_5_result_int[5]~8                                                                ; 13      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_4_result_int[5]~8                                                                ; 13      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8                                                               ; 13      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8                                                               ; 13      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8                                                               ; 13      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8                                                               ; 13      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8                                                                ; 13      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8                                                                ; 13      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8                                                                ; 13      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[5]~8                                                                ; 13      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_5_result_int[5]~8                                                                ; 13      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_4_result_int[5]~8                                                                ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                     ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                               ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                    ; 12      ;
; LessThan2~12                                                                                                                                                                                                    ; 12      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|sda_out                                                                                                                                                                ; 12      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]~1                                                                                        ; 12      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_3_result_int[4]~6                                                                ; 12      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_3_result_int[4]~6                                                                ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                 ; 11      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]~30                                                                                                                             ; 11      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]~29                                                                                                                             ; 11      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]~23                                                                                                                             ; 11      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                                                           ; 11      ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxBit[1]                                                                                                                                                                   ; 11      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|decision3~2                                                                                                   ; 11      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|decision3~2                                                                                                   ; 11      ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                                                                                ; 11      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state.st_stop                                                                                                                                                      ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8                                                               ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8                                                               ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8                                                               ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8                                                               ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8                                                               ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8                                                               ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8                                                                ; 11      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[0]                                                                                                                                                                 ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8                                                               ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8                                                               ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8                                                               ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8                                                               ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8                                                               ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8                                                               ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8                                                                ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8                                                                ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8                                                                ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[5]~8                                                                ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8                                                               ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8                                                               ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8                                                               ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8                                                               ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8                                                                ; 11      ;
; cam_href~input                                                                                                                                                                                                  ; 10      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; 10      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; 10      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; 10      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; 10      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data[15]                                                                                                                                                          ; 10      ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxBit[2]                                                                                                                                                                   ; 10      ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|LessThan0~0                                                                                                                                                                ; 10      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~2                                                                                           ; 10      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[15]                                                                                                                                                          ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8                                                               ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8                                                               ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8                                                               ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8                                                               ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8                                                               ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[5]~8                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_5_result_int[5]~8                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_4_result_int[5]~8                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_3_result_int[4]~6                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8                                                               ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8                                                               ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8                                                               ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8                                                               ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8                                                               ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[5]~8                                                                ; 10      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[1]                                                                                                                                                                 ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8                                                               ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8                                                               ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8                                                               ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8                                                               ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[5]~8                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_5_result_int[5]~8                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_4_result_int[5]~8                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_3_result_int[4]~6                                                                ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8                                                               ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                 ; 9       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~11                                                     ; 9       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; 9       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; 9       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; 9       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; 9       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; 9       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; 9       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; 9       ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data[2]                                                                                                                                                           ; 9       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout~2                                                                                                        ; 9       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]                                                                                                        ; 9       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout~2                                                                                                        ; 9       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Selector12~0                                                                                                                                                           ; 9       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|Equal0~2                                                                                                                                                                     ; 9       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                        ; 9       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~11                                                     ; 9       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                ; 9       ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[2]                                                                                                                                                           ; 9       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8                                                               ; 9       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ; 9       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                            ; 9       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                            ; 9       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[6]                                                                                                                                                                 ; 9       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8                                                               ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                              ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                     ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                 ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; 8       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5]                                                                                                      ; 8       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                                      ; 8       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|Equal2~0                                                                                                                                                                   ; 8       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|DataOut[12]                                                                                                                                                        ; 8       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|st_done                                                                                                                                                                ; 8       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8                                                               ; 8       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8                                                               ; 8       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                                        ; 8       ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|SendCnt[1]                                                                                                                                                                 ; 8       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8                                                               ; 8       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8                                                               ; 8       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8                                                               ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                               ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                  ; 7       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|Decoder0~0                                                                                                                                                                 ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1d[2]                                                                                                        ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]                                                                                                        ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[3]                                                                                                      ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                                                                                                      ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[2]                                                                                                      ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[2]                                                                                                      ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                                                                      ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[3]                                                                                                      ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[3]                                                                                                      ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[1]                                                                                                    ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[3]                                                                                                      ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                                                                      ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                                      ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                                      ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                                                                      ; 7       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[6]~20                                                                                                                                                              ; 7       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|seg_data[3]                                                                                                                               ; 7       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|seg_data[2]                                                                                                                               ; 7       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|seg_data[1]                                                                                                                               ; 7       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|seg_data[0]                                                                                                                               ; 7       ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|SendCnt[0]                                                                                                                                                                 ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Selector12~0                                                                                            ; 7       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state.st_sladdr                                                                                                                                                    ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                                               ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                                                ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                                                        ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                                        ; 7       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]         ; 7       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]         ; 7       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]         ; 7       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]         ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                            ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                           ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                           ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; 6       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~2                                                                                                                                               ; 6       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_de~1                                                                                                                              ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; 6       ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|sd_data[1]                                                                                                                                                           ; 6       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|State.IDLE                                                                                                                                                                 ; 6       ;
; ld_rec_en_unit:ld_rec_en_unit|Equal0~6                                                                                                                                                                          ; 6       ;
; ld_rec_en_unit:ld_rec_en_unit|Equal0~5                                                                                                                                                                          ; 6       ;
; ld_rec_en_unit:ld_rec_en_unit|Equal0~4                                                                                                                                                                          ; 6       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                                      ; 6       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                                      ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; 6       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|State.READ                                                                                                                                                                 ; 6       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|always1~0                                                                                                                                                                  ; 6       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RecClk                                                                                                                                                                     ; 6       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[1]                                                                                                      ; 6       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                                                                      ; 6       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                                                                      ; 6       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                      ; 6       ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|TxData[4]~1                                                                                                                                                                ; 6       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                   ; 6       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                             ; 6       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal            ; 6       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|state.101                                                                                                                                 ; 6       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|state.100                                                                                                                                 ; 6       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|state.011                                                                                                                                 ; 6       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|state.010                                                                                                                                 ; 6       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|state.001                                                                                                                                 ; 6       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|state.000                                                                                                                                 ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr~2                                                                                            ; 6       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state.st_addr_rd                                                                                                                                                   ; 6       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state.st_addr8                                                                                                                                                     ; 6       ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[1]                                                                                                                                                           ; 6       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                                                ; 6       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]         ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                       ; 5       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                    ; 5       ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                    ; 5       ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~0                                                                                                                                               ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxFull~0                                                                                                                                                                   ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RecCnt[2]                                                                                                                                                                  ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RecCnt[3]                                                                                                                                                                  ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|Equal0~1                                                                                                                                                                   ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|Equal0~0                                                                                                                                                                   ; 5       ;
; ld_rec_en_unit:ld_rec_en_unit|count[0]                                                                                                                                                                          ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout~3                                                                                                        ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                   ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                   ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|DataBuff[71]~2                                                                                                                                                             ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|BitCnt[0]                                                                                                                                                                  ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|BitCnt[3]                                                                                                                                                                  ; 5       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|STATE.IDLE                                                                                                                                                         ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_wr_ack~2                                                                                        ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_ack~0                                                                                        ; 5       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12      ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|ByteCnt[0]                                                                                                                                                                 ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ; 5       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state.st_idle                                                                                                                                                      ; 5       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                ; 5       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                             ; 5       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                             ; 5       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Selector22~4                                                                                                                                                           ; 5       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state.st_data_wr                                                                                                                                                   ; 5       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state.st_addr16                                                                                                                                                    ; 5       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state.st_data_rd                                                                                                                                                   ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                                                ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                                                ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                                                ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                                                ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                                                        ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                                                        ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                                                        ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                                                        ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                                                        ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                                                                        ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                                        ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                                        ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                                        ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|SendCnt[3]                                                                                                                                                                 ; 5       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~8                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                           ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~1                              ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~5                              ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_rdreq~0                                                ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|LessThan7~0                                                                                                                             ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~1                              ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~4                              ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; 4       ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                    ; 4       ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~0                                                                                                                                                  ; 4       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr8~15                                                                                                                                              ; 4       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RecCnt[0]                                                                                                                                                                  ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                                  ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                   ; 4       ;
; Kalman:Kalman|Kalman_forecastOne:Kalman_forecastOne1|Count[5]                                                                                                                                                   ; 4       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|BitCnt[3]~1                                                                                                                                                                ; 4       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|BitCnt[0]~0                                                                                                                                                                ; 4       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|LessThan0~0                                                                                                                                                                ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|Add12~2                                                                                                       ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|Add12~0                                                                                                       ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m[6]~0                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Add13~3                                                                                                       ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Add11~3                                                                                                       ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Add13~2                                                                                                       ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m[6]~0                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|Add12~2                                                                                                       ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|Add12~0                                                                                                       ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m[6]~0                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor4                         ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor4                         ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor7                         ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor7                         ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor4                         ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor4                         ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor7                         ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor7                         ; 4       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Selector23~0                                                                                                                                                           ; 4       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|Equal1~0                                                                                                                                                                   ; 4       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|BitCnt[1]                                                                                                                                                                  ; 4       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|ClkFlag                                                                                                                                                                    ; 4       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|STATE.RETU                                                                                                                                                         ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Equal1~1                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|decision3~2                                                                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]~2                                                                                      ; 4       ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|ByteCnt[1]                                                                                                                                                                 ; 4       ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|SendCnt[0]~0                                                                                                                                                               ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal14~0                                                                                             ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~2                                                                                             ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~2                                                                                             ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~1                                                                                             ; 4       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Equal0~2                                                                                                                                                               ; 4       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                             ; 4       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4            ; 4       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                ; 4       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]~0                                                                                        ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~2                                                                                                ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                                               ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                                                ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                                                ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~8                                                               ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~8                                                               ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~10                                                              ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]                                                                                                        ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]                                                                                                        ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                                                                        ; 4       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                        ; 4       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                        ; 4       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                        ; 4       ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|SendCnt[2]                                                                                                                                                                 ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                            ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                            ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~8                                                               ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~10                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~10                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Decoder0~2                                                                                                                                                             ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|always1~0                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|Equal0~0                                                                                                                                ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|int_wrfull                                                   ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~2                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                    ; 3       ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~3                                                                                                                                               ; 3       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RecCnt[1]                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|LessThan9~0                                                                                                                             ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                          ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                   ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; 3       ;
; Kalman:Kalman|Kalman_forecastOne:Kalman_forecastOne1|Count[1]                                                                                                                                                   ; 3       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxBit[3]~0                                                                                                                                                                 ; 3       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|State.RETU                                                                                                                                                                 ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|Add12~3                                                                                                       ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m[5]~2                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m[7]~1                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[6]                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[0]                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m[7]~1                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Add13~0                                                                                                       ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Equal2~1                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[0]                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|Add12~3                                                                                                       ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m[5]~2                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m[7]~1                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor9                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Selector14~0                                                                                                                                                           ; 3       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxFull                                                                                                                                                                     ; 3       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxBit[3]                                                                                                                                                                   ; 3       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|BitCnt[2]                                                                                                                                                                  ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|STATE.KEYA                                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|always4~1                                                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|i2c_done                                                                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                                                                                       ; 3       ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|STATE.SEND                                                                                                                                                           ; 3       ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|STATE.IDLE                                                                                                                                                                 ; 3       ;
; hmj_ld_top:hmj_ld1_top|UartTx:UartTx|ByteCnt[2]                                                                                                                                                                 ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                    ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan0~4                                                                                                                     ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~10                                                                                                 ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal13~0                                                                                             ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~1                                                                                             ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0                                                        ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                                                ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                                ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~1                                                                                                ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Selector22~5                                                                                                                                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|scl                                                                                                                                                                    ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                             ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                             ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                             ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                             ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                                                ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                                                                                ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                                                                                                                                ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                                                ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[23]                                                                                                                                                         ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[18]                                                                                                                                                         ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[17]                                                                                                                                                         ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[16]                                                                                                                                                         ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[11]                                                                                                                                                         ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[10]                                                                                                                                                         ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[9]                                                                                                                                                          ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[8]                                                                                                                                                          ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[7]                                                                                                                                                          ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[15]                                                                                                                                                         ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[14]                                                                                                                                                         ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[13]                                                                                                                                                         ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[12]                                                                                                                                                         ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[24]                                                                                                                                                         ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[22]                                                                                                                                                         ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[21]                                                                                                                                                         ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[20]                                                                                                                                                         ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:Controller|ClkCnt[19]                                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                       ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                        ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                        ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                        ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                        ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                        ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                        ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                                                                                       ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                                                                                       ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                                                                                       ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                        ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                        ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                        ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                        ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[8]                                                                                                                                                                  ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[7]                                                                                                                                                                  ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[6]                                                                                                                                                                  ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[5]                                                                                                                                                                  ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[4]                                                                                                                                                                  ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[3]                                                                                                                                                                  ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[2]                                                                                                                                                                  ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[1]                                                                                                                                                                  ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[0]                                                                                                                                                                  ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                        ; 3       ;
; seg_show:seg_show|freq1:freq_dut|cnt[14]                                                                                                                                                                        ; 3       ;
; seg_show:seg_show|freq1:freq_dut|cnt[13]                                                                                                                                                                        ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                          ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                          ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                          ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                          ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                          ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                        ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                            ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                            ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                            ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                            ; 3       ;
; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_locked                                                                                          ; 3       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~8                                                               ; 3       ;
; cam_data[7]~input                                                                                                                                                                                               ; 2       ;
; cam_data[6]~input                                                                                                                                                                                               ; 2       ;
; cam_data[5]~input                                                                                                                                                                                               ; 2       ;
; cam_data[4]~input                                                                                                                                                                                               ; 2       ;
; cam_data[3]~input                                                                                                                                                                                               ; 2       ;
; cam_data[2]~input                                                                                                                                                                                               ; 2       ;
; cam_data[1]~input                                                                                                                                                                                               ; 2       ;
; cam_data[0]~input                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                ; 2       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0~_wirecell             ; 2       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0~_wirecell             ; 2       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg~_wirecell                                                                                              ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~196                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~195                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~194                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~193                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~192                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~191                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~59                                                                          ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[145]~260                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[134]~259                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~58                                                                          ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~57                                                                          ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[123]~258                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[124]~257                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[125]~256                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[114]~255                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[115]~254                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[116]~253                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[117]~252                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[118]~251                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~214                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~213                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~212                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~211                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~210                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~209                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~208                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[37]~207                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[32]~206                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[27]~205                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[22]~204                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~210                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~190                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~209                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~189                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~208                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~207                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~206                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~205                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[37]~204                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[32]~203                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[37]~182                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[27]~202                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[22]~201                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~123                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~122                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[61]~121                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[56]~120                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[51]~119                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~118                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[106]~272                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[98]~271                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[90]~270                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[82]~269                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[74]~268                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[66]~267                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[67]~266                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[59]~265                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[60]~264                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[61]~263                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~59                                                                          ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[145]~260                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~58                                                                          ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~56                                                                          ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[134]~259                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[123]~258                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[124]~257                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[125]~256                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[114]~255                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[115]~254                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[116]~253                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[117]~252                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[118]~251                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~214                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~213                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~212                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~211                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~210                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~209                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~208                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[37]~207                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[32]~206                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[27]~205                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[22]~204                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~183                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~210                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~209                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~182                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~208                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[61]~181                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~207                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[56]~180                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~206                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[51]~179                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~205                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[46]~178                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[37]~204                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[41]~177                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[32]~203                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[36]~176                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[37]~175                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[27]~202                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[22]~201                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[71]~123                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[66]~122                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[61]~121                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[56]~120                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[51]~119                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~118                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[106]~272                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[98]~271                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[90]~270                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[82]~269                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[74]~268                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[66]~267                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[67]~266                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[59]~265                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[60]~264                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[61]~263                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~54                                                                          ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[146]~242                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[147]~241                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[148]~240                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[149]~239                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[150]~238                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[151]~237                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[135]~235                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[136]~234                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[137]~233                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[138]~232                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[139]~231                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[140]~230                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[126]~228                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[127]~227                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[128]~226                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[129]~225                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~116                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~114                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~112                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~110                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[107]~257                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[108]~256                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[109]~255                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[99]~253                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[100]~252                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[101]~251                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[91]~249                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[92]~248                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[93]~247                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[83]~245                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[84]~244                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[85]~243                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[75]~241                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[76]~240                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[77]~239                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[68]~237                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|StageOut[69]~236                                                                         ; 2       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Selector22~14                                                                                                                                                          ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~55                                                                          ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[146]~242                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[147]~241                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[148]~240                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[149]~239                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[150]~238                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[151]~237                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[135]~235                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[136]~234                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[137]~233                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[138]~232                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[139]~231                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[140]~230                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[126]~228                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[127]~227                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[128]~226                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|StageOut[129]~225                                                                        ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~173                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~171                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~169                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[57]~167                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[52]~165                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[47]~163                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[42]~161                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[72]~116                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[67]~114                                                                         ; 2       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[62]~112                                                                         ; 2       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+-------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                   ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF     ; Location                      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+-------------------------------+----------------------+-----------------+-----------------+---------------+
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|altsyncram_ubc2:altsyncram1|ALTSYNCRAM                                      ; AUTO ; True Dual Port   ; Dual Clocks ; 512          ; 9            ; 512          ; 9            ; yes                    ; yes                     ; yes                    ; no                      ; 4608  ; 512                         ; 9                           ; 512                         ; 9                           ; 4608                ; 1    ; ROM.mif ; M9K_X15_Y7_N0                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None    ; M9K_X27_Y8_N0, M9K_X27_Y9_N0  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None    ; M9K_X15_Y10_N0, M9K_X15_Y9_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+-------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |my_top|Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|altsyncram_ubc2:altsyncram1|ALTSYNCRAM                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(010111101) (275) (189) (BD)    ;(010110101) (265) (181) (B5)   ;(011000001) (301) (193) (C1)   ;(010111001) (271) (185) (B9)   ;(011000000) (300) (192) (C0)   ;(011001101) (315) (205) (CD)   ;(011010001) (321) (209) (D1)   ;(011001000) (310) (200) (C8)   ;
;8;(010110000) (260) (176) (B0)    ;(011001111) (317) (207) (CF)   ;(011001011) (313) (203) (CB)   ;(011000011) (303) (195) (C3)   ;(011011000) (330) (216) (D8)   ;(010111011) (273) (187) (BB)   ;(011010010) (322) (210) (D2)   ;(010110101) (265) (181) (B5)   ;
;16;(010111100) (274) (188) (BC)    ;(010110100) (264) (180) (B4)   ;(011000110) (306) (198) (C6)   ;(011000100) (304) (196) (C4)   ;(010111001) (271) (185) (B9)   ;(010110010) (262) (178) (B2)   ;(010100101) (245) (165) (A5)   ;(010110110) (266) (182) (B6)   ;
;24;(010110010) (262) (178) (B2)    ;(011000111) (307) (199) (C7)   ;(011001011) (313) (203) (CB)   ;(010101100) (254) (172) (AC)   ;(010101111) (257) (175) (AF)   ;(010111011) (273) (187) (BB)   ;(011001001) (311) (201) (C9)   ;(011001101) (315) (205) (CD)   ;
;32;(011001111) (317) (207) (CF)    ;(010111100) (274) (188) (BC)   ;(010111001) (271) (185) (B9)   ;(010110110) (266) (182) (B6)   ;(011000110) (306) (198) (C6)   ;(011001000) (310) (200) (C8)   ;(010110001) (261) (177) (B1)   ;(010111111) (277) (191) (BF)   ;
;40;(010111011) (273) (187) (BB)    ;(011000110) (306) (198) (C6)   ;(011001011) (313) (203) (CB)   ;(011001100) (314) (204) (CC)   ;(011000101) (305) (197) (C5)   ;(010111100) (274) (188) (BC)   ;(010111011) (273) (187) (BB)   ;(010110100) (264) (180) (B4)   ;
;48;(011001100) (314) (204) (CC)    ;(010110111) (267) (183) (B7)   ;(010101101) (255) (173) (AD)   ;(010111000) (270) (184) (B8)   ;(011001111) (317) (207) (CF)   ;(011000011) (303) (195) (C3)   ;(010111100) (274) (188) (BC)   ;(011000010) (302) (194) (C2)   ;
;56;(011000100) (304) (196) (C4)    ;(011000100) (304) (196) (C4)   ;(010111110) (276) (190) (BE)   ;(011010111) (327) (215) (D7)   ;(011001011) (313) (203) (CB)   ;(010100111) (247) (167) (A7)   ;(010110110) (266) (182) (B6)   ;(011000000) (300) (192) (C0)   ;
;64;(011000101) (305) (197) (C5)    ;(010111101) (275) (189) (BD)   ;(011000000) (300) (192) (C0)   ;(010111101) (275) (189) (BD)   ;(010110011) (263) (179) (B3)   ;(011010101) (325) (213) (D5)   ;(010111110) (276) (190) (BE)   ;(011010111) (327) (215) (D7)   ;
;72;(010110111) (267) (183) (B7)    ;(010111101) (275) (189) (BD)   ;(010110011) (263) (179) (B3)   ;(010110111) (267) (183) (B7)   ;(011001001) (311) (201) (C9)   ;(011001000) (310) (200) (C8)   ;(010110111) (267) (183) (B7)   ;(011000010) (302) (194) (C2)   ;
;80;(010111100) (274) (188) (BC)    ;(011001000) (310) (200) (C8)   ;(010111000) (270) (184) (B8)   ;(011010000) (320) (208) (D0)   ;(010110000) (260) (176) (B0)   ;(011000011) (303) (195) (C3)   ;(010110001) (261) (177) (B1)   ;(010111001) (271) (185) (B9)   ;
;88;(010110101) (265) (181) (B5)    ;(011001111) (317) (207) (CF)   ;(010111110) (276) (190) (BE)   ;(011000011) (303) (195) (C3)   ;(010110010) (262) (178) (B2)   ;(010110110) (266) (182) (B6)   ;(011000011) (303) (195) (C3)   ;(010111111) (277) (191) (BF)   ;
;96;(011000111) (307) (199) (C7)    ;(011001100) (314) (204) (CC)   ;(010110111) (267) (183) (B7)   ;(010110110) (266) (182) (B6)   ;(011000101) (305) (197) (C5)   ;(010111111) (277) (191) (BF)   ;(011000000) (300) (192) (C0)   ;(010110111) (267) (183) (B7)   ;
;104;(010110111) (267) (183) (B7)    ;(011000100) (304) (196) (C4)   ;(011010000) (320) (208) (D0)   ;(010111101) (275) (189) (BD)   ;(011001011) (313) (203) (CB)   ;(011001110) (316) (206) (CE)   ;(011001011) (313) (203) (CB)   ;(011001111) (317) (207) (CF)   ;
;112;(011000100) (304) (196) (C4)    ;(010110000) (260) (176) (B0)   ;(010111000) (270) (184) (B8)   ;(010111110) (276) (190) (BE)   ;(010110001) (261) (177) (B1)   ;(010111011) (273) (187) (BB)   ;(011001101) (315) (205) (CD)   ;(010111000) (270) (184) (B8)   ;
;120;(011000010) (302) (194) (C2)    ;(011000011) (303) (195) (C3)   ;(011010010) (322) (210) (D2)   ;(010111101) (275) (189) (BD)   ;(011000110) (306) (198) (C6)   ;(010110100) (264) (180) (B4)   ;(010110111) (267) (183) (B7)   ;(011000011) (303) (195) (C3)   ;
;128;(011000101) (305) (197) (C5)    ;(010111011) (273) (187) (BB)   ;(011000011) (303) (195) (C3)   ;(010111001) (271) (185) (B9)   ;(011000110) (306) (198) (C6)   ;(010111001) (271) (185) (B9)   ;(011000011) (303) (195) (C3)   ;(011000100) (304) (196) (C4)   ;
;136;(011001110) (316) (206) (CE)    ;(010110101) (265) (181) (B5)   ;(011000010) (302) (194) (C2)   ;(010101111) (257) (175) (AF)   ;(011000001) (301) (193) (C1)   ;(011001000) (310) (200) (C8)   ;(010110101) (265) (181) (B5)   ;(010111110) (276) (190) (BE)   ;
;144;(011001100) (314) (204) (CC)    ;(011010001) (321) (209) (D1)   ;(011000000) (300) (192) (C0)   ;(011001111) (317) (207) (CF)   ;(010111110) (276) (190) (BE)   ;(010110111) (267) (183) (B7)   ;(010111111) (277) (191) (BF)   ;(010101111) (257) (175) (AF)   ;
;152;(010111000) (270) (184) (B8)    ;(010111010) (272) (186) (BA)   ;(011001110) (316) (206) (CE)   ;(011000010) (302) (194) (C2)   ;(011010100) (324) (212) (D4)   ;(000100100) (44) (36) (24)   ;(000100100) (44) (36) (24)   ;(000011110) (36) (30) (1E)   ;
;160;(000010111) (27) (23) (17)    ;(000100010) (42) (34) (22)   ;(000011100) (34) (28) (1C)   ;(000010000) (20) (16) (10)   ;(000100101) (45) (37) (25)   ;(000011110) (36) (30) (1E)   ;(000100011) (43) (35) (23)   ;(000011011) (33) (27) (1B)   ;
;168;(000100111) (47) (39) (27)    ;(000011010) (32) (26) (1A)   ;(000100100) (44) (36) (24)   ;(000100111) (47) (39) (27)   ;(000011111) (37) (31) (1F)   ;(000010111) (27) (23) (17)   ;(000100010) (42) (34) (22)   ;(000101011) (53) (43) (2B)   ;
;176;(000001010) (12) (10) (0A)    ;(000100001) (41) (33) (21)   ;(000100001) (41) (33) (21)   ;(000100011) (43) (35) (23)   ;(000011100) (34) (28) (1C)   ;(000100011) (43) (35) (23)   ;(000011010) (32) (26) (1A)   ;(000100011) (43) (35) (23)   ;
;184;(000101011) (53) (43) (2B)    ;(000011111) (37) (31) (1F)   ;(000010101) (25) (21) (15)   ;(000011111) (37) (31) (1F)   ;(000100100) (44) (36) (24)   ;(000011101) (35) (29) (1D)   ;(000110001) (61) (49) (31)   ;(000011100) (34) (28) (1C)   ;
;192;(000011100) (34) (28) (1C)    ;(000110000) (60) (48) (30)   ;(000100011) (43) (35) (23)   ;(000100101) (45) (37) (25)   ;(000101101) (55) (45) (2D)   ;(000011001) (31) (25) (19)   ;(000011110) (36) (30) (1E)   ;(000101001) (51) (41) (29)   ;
;200;(000011000) (30) (24) (18)    ;(000100010) (42) (34) (22)   ;(000010100) (24) (20) (14)   ;(000100101) (45) (37) (25)   ;(000110110) (66) (54) (36)   ;(000011110) (36) (30) (1E)   ;(000011100) (34) (28) (1C)   ;(000110001) (61) (49) (31)   ;
;208;(000010111) (27) (23) (17)    ;(000011100) (34) (28) (1C)   ;(000100000) (40) (32) (20)   ;(000100110) (46) (38) (26)   ;(000010101) (25) (21) (15)   ;(000010110) (26) (22) (16)   ;(000100011) (43) (35) (23)   ;(000011110) (36) (30) (1E)   ;
;216;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000100000) (40) (32) (20)   ;(000100101) (45) (37) (25)   ;(000100111) (47) (39) (27)   ;(000010101) (25) (21) (15)   ;(000001100) (14) (12) (0C)   ;
;224;(000100110) (46) (38) (26)    ;(000011111) (37) (31) (1F)   ;(000100000) (40) (32) (20)   ;(000011100) (34) (28) (1C)   ;(000011101) (35) (29) (1D)   ;(000110011) (63) (51) (33)   ;(000011110) (36) (30) (1E)   ;(000100101) (45) (37) (25)   ;
;232;(000001010) (12) (10) (0A)    ;(000010001) (21) (17) (11)   ;(000011000) (30) (24) (18)   ;(000100001) (41) (33) (21)   ;(000100100) (44) (36) (24)   ;(000111001) (71) (57) (39)   ;(000001110) (16) (14) (0E)   ;(000001111) (17) (15) (0F)   ;
;240;(000011101) (35) (29) (1D)    ;(000010111) (27) (23) (17)   ;(000010110) (26) (22) (16)   ;(000101010) (52) (42) (2A)   ;(000011100) (34) (28) (1C)   ;(000100101) (45) (37) (25)   ;(000100010) (42) (34) (22)   ;(000010000) (20) (16) (10)   ;
;248;(000101000) (50) (40) (28)    ;(000011101) (35) (29) (1D)   ;(000011001) (31) (25) (19)   ;(000011110) (36) (30) (1E)   ;(000100100) (44) (36) (24)   ;(000101011) (53) (43) (2B)   ;(000100001) (41) (33) (21)   ;(000001111) (17) (15) (0F)   ;
;256;(000101000) (50) (40) (28)    ;(000011011) (33) (27) (1B)   ;(000110010) (62) (50) (32)   ;(000100110) (46) (38) (26)   ;(000100111) (47) (39) (27)   ;(000011101) (35) (29) (1D)   ;(000011000) (30) (24) (18)   ;(000011001) (31) (25) (19)   ;
;264;(000010011) (23) (19) (13)    ;(000011000) (30) (24) (18)   ;(000101100) (54) (44) (2C)   ;(000011010) (32) (26) (1A)   ;(000011111) (37) (31) (1F)   ;(000110000) (60) (48) (30)   ;(000011011) (33) (27) (1B)   ;(000011110) (36) (30) (1E)   ;
;272;(000100111) (47) (39) (27)    ;(000100010) (42) (34) (22)   ;(000100101) (45) (37) (25)   ;(000011100) (34) (28) (1C)   ;(000011110) (36) (30) (1E)   ;(000110000) (60) (48) (30)   ;(000110100) (64) (52) (34)   ;(000100000) (40) (32) (20)   ;
;280;(000011000) (30) (24) (18)    ;(000011111) (37) (31) (1F)   ;(000011010) (32) (26) (1A)   ;(000011001) (31) (25) (19)   ;(000001100) (14) (12) (0C)   ;(000010000) (20) (16) (10)   ;(000100000) (40) (32) (20)   ;(000011010) (32) (26) (1A)   ;
;288;(000101101) (55) (45) (2D)    ;(000001101) (15) (13) (0D)   ;(000010111) (27) (23) (17)   ;(000100101) (45) (37) (25)   ;(000100101) (45) (37) (25)   ;(000011100) (34) (28) (1C)   ;(000010110) (26) (22) (16)   ;(000001000) (10) (8) (08)   ;
;296;(000011011) (33) (27) (1B)    ;(000100101) (45) (37) (25)   ;(000011111) (37) (31) (1F)   ;(000010010) (22) (18) (12)   ;(000101010) (52) (42) (2A)   ;(000100111) (47) (39) (27)   ;(000011110) (36) (30) (1E)   ;(000100001) (41) (33) (21)   ;
;304;(000100001) (41) (33) (21)    ;(000100010) (42) (34) (22)   ;(000101000) (50) (40) (28)   ;(000011100) (34) (28) (1C)   ;(000110000) (60) (48) (30)   ;(000010101) (25) (21) (15)   ;(000011101) (35) (29) (1D)   ;(000011000) (30) (24) (18)   ;
;312;(000011001) (31) (25) (19)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;320;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;328;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;336;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;344;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;352;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;360;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;368;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;376;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;384;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;392;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;400;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;408;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;416;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;424;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;432;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;440;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;448;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;456;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;464;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;472;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;480;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;488;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;496;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;504;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 3,954 / 32,401 ( 12 % ) ;
; C16 interconnects     ; 42 / 1,326 ( 3 % )      ;
; C4 interconnects      ; 1,632 / 21,816 ( 7 % )  ;
; Direct links          ; 1,103 / 32,401 ( 3 % )  ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 2,293 / 10,320 ( 22 % ) ;
; R24 interconnects     ; 44 / 1,289 ( 3 % )      ;
; R4 interconnects      ; 1,767 / 28,186 ( 6 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.08) ; Number of LABs  (Total = 325) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 14                            ;
; 2                                           ; 8                             ;
; 3                                           ; 2                             ;
; 4                                           ; 10                            ;
; 5                                           ; 8                             ;
; 6                                           ; 3                             ;
; 7                                           ; 3                             ;
; 8                                           ; 4                             ;
; 9                                           ; 6                             ;
; 10                                          ; 5                             ;
; 11                                          ; 9                             ;
; 12                                          ; 8                             ;
; 13                                          ; 24                            ;
; 14                                          ; 22                            ;
; 15                                          ; 39                            ;
; 16                                          ; 160                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.07) ; Number of LABs  (Total = 325) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 118                           ;
; 1 Clock                            ; 136                           ;
; 1 Clock enable                     ; 56                            ;
; 1 Sync. clear                      ; 8                             ;
; 1 Sync. load                       ; 8                             ;
; 2 Clock enables                    ; 10                            ;
; 2 Clocks                           ; 13                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 15.83) ; Number of LABs  (Total = 325) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 7                             ;
; 2                                            ; 11                            ;
; 3                                            ; 2                             ;
; 4                                            ; 11                            ;
; 5                                            ; 3                             ;
; 6                                            ; 6                             ;
; 7                                            ; 4                             ;
; 8                                            ; 3                             ;
; 9                                            ; 3                             ;
; 10                                           ; 7                             ;
; 11                                           ; 4                             ;
; 12                                           ; 21                            ;
; 13                                           ; 18                            ;
; 14                                           ; 30                            ;
; 15                                           ; 54                            ;
; 16                                           ; 31                            ;
; 17                                           ; 6                             ;
; 18                                           ; 9                             ;
; 19                                           ; 6                             ;
; 20                                           ; 11                            ;
; 21                                           ; 9                             ;
; 22                                           ; 1                             ;
; 23                                           ; 4                             ;
; 24                                           ; 7                             ;
; 25                                           ; 6                             ;
; 26                                           ; 8                             ;
; 27                                           ; 12                            ;
; 28                                           ; 6                             ;
; 29                                           ; 6                             ;
; 30                                           ; 12                            ;
; 31                                           ; 2                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.63) ; Number of LABs  (Total = 325) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 31                            ;
; 2                                               ; 24                            ;
; 3                                               ; 21                            ;
; 4                                               ; 28                            ;
; 5                                               ; 23                            ;
; 6                                               ; 36                            ;
; 7                                               ; 39                            ;
; 8                                               ; 26                            ;
; 9                                               ; 23                            ;
; 10                                              ; 18                            ;
; 11                                              ; 18                            ;
; 12                                              ; 11                            ;
; 13                                              ; 6                             ;
; 14                                              ; 3                             ;
; 15                                              ; 6                             ;
; 16                                              ; 9                             ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 10.50) ; Number of LABs  (Total = 325) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 10                            ;
; 3                                            ; 23                            ;
; 4                                            ; 14                            ;
; 5                                            ; 9                             ;
; 6                                            ; 15                            ;
; 7                                            ; 15                            ;
; 8                                            ; 49                            ;
; 9                                            ; 21                            ;
; 10                                           ; 20                            ;
; 11                                           ; 14                            ;
; 12                                           ; 11                            ;
; 13                                           ; 26                            ;
; 14                                           ; 20                            ;
; 15                                           ; 12                            ;
; 16                                           ; 8                             ;
; 17                                           ; 16                            ;
; 18                                           ; 8                             ;
; 19                                           ; 11                            ;
; 20                                           ; 4                             ;
; 21                                           ; 1                             ;
; 22                                           ; 3                             ;
; 23                                           ; 7                             ;
; 24                                           ; 2                             ;
; 25                                           ; 0                             ;
; 26                                           ; 0                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 87           ; 8            ; 87           ; 0            ; 0            ; 91        ; 87           ; 0            ; 91        ; 91        ; 0            ; 69           ; 0            ; 0            ; 35           ; 0            ; 69           ; 35           ; 0            ; 0            ; 0            ; 69           ; 0            ; 0            ; 0            ; 0            ; 0            ; 91        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 83           ; 4            ; 91           ; 91           ; 0         ; 4            ; 91           ; 0         ; 0         ; 91           ; 22           ; 91           ; 91           ; 56           ; 91           ; 22           ; 56           ; 91           ; 91           ; 91           ; 22           ; 91           ; 91           ; 91           ; 91           ; 91           ; 0         ; 91           ; 91           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; key_hmjld           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_ctrl[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_ctrl[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_rst_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_pwdn            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_scl             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_clk_p          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_clk_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_p[0]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_p[1]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_p[2]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_n[0]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_n[1]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_n[2]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_hmbld1_uart_txd   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_hmbld2_uart_rxd   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_hmbld2_uart_txd   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_bj_led1           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_bj_led2           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_sel[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_sel[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_sel[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_sel[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_sel[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_sel[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_seg[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_seg[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_seg[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_seg[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_seg[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_seg[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_seg[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_seg[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_sda             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_hmbld1_uart_rxd   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_pclk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_href            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_vsync           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 1.9               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                          ; Destination Register                                                                                                                                                  ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8] ; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|altsyncram_ubc2:altsyncram1|ram_block3a8~portb_datain_reg0 ; 0.209             ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] ; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|altsyncram_ubc2:altsyncram1|ram_block3a7~portb_datain_reg0 ; 0.209             ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6] ; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|altsyncram_ubc2:altsyncram1|ram_block3a6~portb_datain_reg0 ; 0.209             ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5] ; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|altsyncram_ubc2:altsyncram1|ram_block3a5~portb_datain_reg0 ; 0.209             ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4] ; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|altsyncram_ubc2:altsyncram1|ram_block3a4~portb_datain_reg0 ; 0.209             ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3] ; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|altsyncram_ubc2:altsyncram1|ram_block3a3~portb_datain_reg0 ; 0.209             ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2] ; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|altsyncram_ubc2:altsyncram1|ram_block3a2~portb_datain_reg0 ; 0.209             ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1] ; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|altsyncram_ubc2:altsyncram1|ram_block3a1~portb_datain_reg0 ; 0.209             ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] ; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|altsyncram_ubc2:altsyncram1|ram_block3a0~portb_datain_reg0 ; 0.209             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 9 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "ov7725_hdmi"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2] port
Info (15535): Implemented PLL "ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 71, clock division of 50, and phase shift of 0 degrees (0 ps) for ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 71, clock division of 10, and phase shift of 0 degrees (0 ps) for ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176127): The parameters of the PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 and the PLL ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged
    Info (176120): The values of the parameter "M" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 12
        Info (176121): The value of the parameter "M" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 71
    Info (176120): The values of the parameter "M INITIAL" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M INITIAL" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 2
        Info (176121): The value of the parameter "M INITIAL" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 1
    Info (176120): The values of the parameter "N" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "N" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 1
        Info (176121): The value of the parameter "N" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 5
    Info (176120): The values of the parameter "LOOP FILTER R" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 4000
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 6000
    Info (176120): The values of the parameter "VCO POST SCALE" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "VCO POST SCALE" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 2
        Info (176121): The value of the parameter "VCO POST SCALE" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 1
    Info (176120): The values of the parameter "Min VCO Period" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min VCO Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 1538
        Info (176121): The value of the parameter "Min VCO Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 769
    Info (176120): The values of the parameter "Max VCO Period" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max VCO Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 3333
        Info (176121): The value of the parameter "Max VCO Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 1666
    Info (176120): The values of the parameter "Center VCO Period" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Center VCO Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 1538
        Info (176121): The value of the parameter "Center VCO Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 769
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 18456
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 10919
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 39996
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 20408
    Info (176120): The values of the parameter "M_PH" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M_PH" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 2
        Info (176121): The value of the parameter "M_PH" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 0
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ov7725_hdmi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: sys_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: cam_pclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: seg_show:seg_show|freq1:freq_dut|clk_1k was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: ov5640_hdmi|u_pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: ov5640_hdmi|u_pll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: ov5640_hdmi|u_pll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: ov5640_hdmi|pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: ov5640_hdmi|pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|dri_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|dri_clk~0
Info (176353): Automatically promoted node seg_show:seg_show|freq1:freq_dut|clk_1k 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|clk_1k~0
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[0]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[1]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[2]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[3]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[4]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[5]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[6]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[7]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[8]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[9]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15055): PLL "ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1" is driven by sys_clk~inputclkctrl which is OUTCLK output port of Clock control block type node sys_clk~inputclkctrl
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.78 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/Users/a/Desktop/bishe/OK/my_hmbld_ov5640_beep/par/output_files/ov7725_hdmi.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 5600 megabytes
    Info: Processing ended: Tue May 21 16:32:55 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/a/Desktop/bishe/OK/my_hmbld_ov5640_beep/par/output_files/ov7725_hdmi.fit.smsg.


