# MIPSpipeline
Pipelined MIPS Processor

In this project, I implemented a pipelined MIPS processor with full hazard handling using Verilog. I also implemented a single-level cache and out-of-order execution to address the data memory delay and improve the processor performance.
