# vsim -c work.full_adder_n_tb -do "vcd file report; vcd add -r /*; run; vcd flush; quit" -voptargs="+acc" 
# Start time: 11:26:38 on Jul 13,2022
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.5c_4 linux_x86_64 Nov 30 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.full_adder_n_tb(fast)
# Loading work.full_adder_nbits(fast)
# Loading work.full_adder(fast)
# Loading work.half_adder(fast)
# vcd file report
#  vcd add -r /*
#  run
# ** Note: $stop    : ./full_adder_n_tb.vh(36)
#    Time: 50 ns  Iteration: 0  Instance: /full_adder_n_tb
# Break in Module full_adder_n_tb at ./full_adder_n_tb.vh line 36
# Stopped at ./full_adder_n_tb.vh line 36
#  vcd flush
#  quit
# End time: 11:26:39 on Jul 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
