{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742667017679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742667017679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 23 01:10:16 2025 " "Processing started: Sun Mar 23 01:10:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742667017679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742667017679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog matching_stage -c matching_stage --vector_source=\"C:/Users/Duc/A PLACE HOLDER/University/Code Graduate/Compress/Stateg1_datapath/quartus/Waveform.vwf\" --testbench_file=\"C:/Users/Duc/A PLACE HOLDER/University/Code Graduate/Compress/Stateg1_datapath/simulation/modelsim/quartus/Waveform.vwf.vt\" " "Command: quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog matching_stage -c matching_stage --vector_source=\"C:/Users/Duc/A PLACE HOLDER/University/Code Graduate/Compress/Stateg1_datapath/quartus/Waveform.vwf\" --testbench_file=\"C:/Users/Duc/A PLACE HOLDER/University/Code Graduate/Compress/Stateg1_datapath/simulation/modelsim/quartus/Waveform.vwf.vt\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742667017679 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "matching_stage EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"matching_stage\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742667017839 ""}
{ "Error" "EQNETO_INVALID_TESTBENCH_OUTPUT_PATH" "C:/Users/Duc/A PLACE HOLDER/University/Code Graduate/Compress/Stateg1_datapath/simulation/modelsim/quartus/Waveform.vwf.vt " "HDL output file name \"C:/Users/Duc/A PLACE HOLDER/University/Code Graduate/Compress/Stateg1_datapath/simulation/modelsim/quartus/Waveform.vwf.vt\" used with --testbench_file option contains a non-existent directory path" {  } {  } 0 199013 "HDL output file name \"%1!s!\" used with --testbench_file option contains a non-existent directory path" 0 0 "Quartus II" 0 -1 1742667018028 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4528 " "Peak virtual memory: 4528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742667018054 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 23 01:10:18 2025 " "Processing ended: Sun Mar 23 01:10:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742667018054 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742667018054 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742667018054 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742667018054 ""}
