# Verilog-AutomatedTestBench
nefret dolu oldugum Vivado Test Bench'lerini otomatiklestirmek icin...

## Usage
```bash
java TestScript [Module Name] [Number of Inputs] [Number of Outputs] [Inputs Names]
[Outputs Names] [Inputs Bitsizes] [Outputs Bitsizes]
```
![usage](https://raw.githubusercontent.com/yusfux/Verilog-AutomatedTestBench/main/Screenshot%20from%202022-06-13%2017-43-46.png)
![usage](https://raw.githubusercontent.com/yusfux/Verilog-AutomatedTestBench/main/Screenshot%20from%202022-06-13%2017-40-47.png)
