INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:40:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 buffer138/fifo/Memory_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            buffer27/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 1.185ns (16.566%)  route 5.968ns (83.434%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2476, unset)         0.508     0.508    buffer138/fifo/clk
    SLICE_X2Y74          FDRE                                         r  buffer138/fifo/Memory_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer138/fifo/Memory_reg[0][0]/Q
                         net (fo=7, routed)           0.553     1.293    buffer115/control/Memory_reg[0][1]_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I3_O)        0.124     1.417 r  buffer115/control/Memory[0][4]_i_5__1/O
                         net (fo=5, routed)           0.431     1.848    buffer115/control/outs_reg[0]
    SLICE_X1Y76          LUT5 (Prop_lut5_I2_O)        0.129     1.977 r  buffer115/control/Memory[0][4]_i_2__9/O
                         net (fo=4, routed)           0.417     2.394    buffer115/control/D[3]
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.043     2.437 f  buffer115/control/Memory[3][0]_i_2__2/O
                         net (fo=42, routed)          0.640     3.077    buffer167/fifo/Memory_reg[0][0]_3
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.043     3.120 f  buffer167/fifo/memEnd_valid_i_4__1/O
                         net (fo=8, routed)           0.262     3.382    control_merge5/tehb/control/transmitValue_reg_11
    SLICE_X17Y84         LUT6 (Prop_lut6_I3_O)        0.043     3.425 f  control_merge5/tehb/control/fullReg_i_6__3/O
                         net (fo=10, routed)          0.385     3.810    control_merge5/tehb/control/dataReg_reg[0]
    SLICE_X17Y82         LUT4 (Prop_lut4_I2_O)        0.051     3.861 r  control_merge5/tehb/control/transmitValue_i_6__10/O
                         net (fo=3, routed)           0.439     4.300    fork30/control/generateBlocks[6].regblock/outputValid_i_2__2_0
    SLICE_X20Y85         LUT5 (Prop_lut5_I3_O)        0.129     4.429 r  fork30/control/generateBlocks[6].regblock/outputValid_i_5/O
                         net (fo=1, routed)           0.316     4.745    buffer72/control/outs_reg[5]
    SLICE_X20Y87         LUT6 (Prop_lut6_I2_O)        0.043     4.788 f  buffer72/control/outputValid_i_2__2/O
                         net (fo=5, routed)           0.316     5.104    control_merge1/tehb/control/transmitValue_i_3__11_0
    SLICE_X25Y88         LUT6 (Prop_lut6_I4_O)        0.043     5.147 r  control_merge1/tehb/control/transmitValue_i_4__9/O
                         net (fo=2, routed)           0.446     5.593    buffer65/fifo/Empty_i_3__9_0
    SLICE_X23Y90         LUT6 (Prop_lut6_I0_O)        0.043     5.636 f  buffer65/fifo/transmitValue_i_3__11/O
                         net (fo=4, routed)           0.333     5.969    buffer65/fifo/transmitValue_i_3__11_n_0
    SLICE_X22Y91         LUT3 (Prop_lut3_I0_O)        0.049     6.018 r  buffer65/fifo/transmitValue_i_2__94/O
                         net (fo=2, routed)           0.572     6.590    fork25/control/generateBlocks[7].regblock/Memory_reg[0][1]
    SLICE_X29Y89         LUT6 (Prop_lut6_I0_O)        0.127     6.717 r  fork25/control/generateBlocks[7].regblock/Memory[0][5]_i_2/O
                         net (fo=7, routed)           0.318     7.036    fork24/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X34Y89         LUT5 (Prop_lut5_I1_O)        0.043     7.079 f  fork24/control/generateBlocks[1].regblock/fullReg_i_5__3/O
                         net (fo=9, routed)           0.205     7.283    fork12/control/generateBlocks[0].regblock/dataReg_reg[4]_2
    SLICE_X36Y89         LUT6 (Prop_lut6_I4_O)        0.043     7.326 r  fork12/control/generateBlocks[0].regblock/dataReg[4]_i_1__12/O
                         net (fo=5, routed)           0.335     7.661    buffer27/E[0]
    SLICE_X37Y87         FDRE                                         r  buffer27/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=2476, unset)         0.483     9.183    buffer27/clk
    SLICE_X37Y87         FDRE                                         r  buffer27/dataReg_reg[1]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X37Y87         FDRE (Setup_fdre_C_CE)      -0.194     8.953    buffer27/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                  1.292    




