$date
	Sun Oct 23 08:21:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#919612
b11110 !
1"
#919614
b11110 &
b11110 %
1$
#919615
0"
#919618
b1111 &
b1111 %
#919622
b101110 &
b101110 %
#919626
b10111 &
b10111 %
#919630
b1000110 &
b1000110 %
#919634
b100011 &
b100011 %
#919638
b1101010 &
b1101010 %
#919642
b110101 &
b110101 %
#919646
b10100000 &
b10100000 %
#919650
b1010000 &
b1010000 %
#919654
b101000 &
b101000 %
#919658
b10100 &
b10100 %
#919662
b1010 &
b1010 %
#919666
b101 &
b101 %
#919670
b10000 &
b10000 %
#919674
b1000 &
b1000 %
#919678
b100 &
b100 %
#919682
b10 &
b10 %
#919686
b1 &
1#
b1 %
#919690
b0 &
b0 %
0#
0$
#1918019
b10100 !
1"
#1918022
b10100 &
b10100 %
1$
#1918023
0"
#1918026
b1010 &
b1010 %
#1918030
b101 &
b101 %
#1918034
b10000 &
b10000 %
#1918038
b1000 &
b1000 %
#1918042
b100 &
b100 %
#1918046
b10 &
b10 %
#1918050
b1 &
b1 %
1#
#1918054
b0 &
0#
b0 %
0$
#2923993
b1101 !
1"
#2923994
b1101 &
b1101 %
1$
#2923995
0"
#2923998
b101000 &
b101000 %
#2924002
b10100 &
b10100 %
#2924006
b1010 &
b1010 %
#2924010
b101 &
b101 %
#2924014
b10000 &
b10000 %
#2924018
b1000 &
b1000 %
#2924022
b100 &
b100 %
#2924026
b10 &
b10 %
#2924030
b1 &
1#
b1 %
#2924034
b0 &
b0 %
0#
0$
#4500012
