; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %10 = shl i32 %9, 3, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %.lobit1 = lshr i32 %11, 5, !dbg !12
  %12 = and i32 %.lobit1, 3, !dbg !12
  %13 = or disjoint i32 %12, 4, !dbg !12
  %14 = shl i32 %11, 2, !dbg !12
  %15 = or disjoint i32 %10, %12, !dbg !13
  %16 = or disjoint i32 %10, %13, !dbg !13
  %17 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !14
  %18 = shl i32 %17, 7, !dbg !15
  %19 = and i32 %14, 124, !dbg !16
  %20 = and i32 %11, 127, !dbg !16
  %21 = or disjoint i32 %18, %19, !dbg !17
  %22 = or disjoint i32 %18, %20, !dbg !17
  %23 = icmp slt i32 %21, 128, !dbg !18
  %24 = icmp slt i32 %22, 128, !dbg !18
  %25 = shl i32 %15, 7, !dbg !19
  %26 = shl i32 %16, 7, !dbg !19
  %27 = add i32 %21, %25, !dbg !20
  %28 = add i32 %21, %26, !dbg !20
  %29 = sext i32 %27 to i64, !dbg !21
  %30 = getelementptr float, ptr addrspace(1) %0, i64 %29, !dbg !21
  %31 = sext i32 %28 to i64, !dbg !21
  %32 = getelementptr float, ptr addrspace(1) %0, i64 %31, !dbg !21
  %33 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %30, i1 %23) #4, !dbg !22
  %34 = extractvalue { i32, i32, i32, i32 } %33, 0, !dbg !22
  %35 = extractvalue { i32, i32, i32, i32 } %33, 1, !dbg !22
  %36 = extractvalue { i32, i32, i32, i32 } %33, 2, !dbg !22
  %37 = extractvalue { i32, i32, i32, i32 } %33, 3, !dbg !22
  %38 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %32, i1 %23) #4, !dbg !22
  %39 = extractvalue { i32, i32, i32, i32 } %38, 0, !dbg !22
  %40 = extractvalue { i32, i32, i32, i32 } %38, 1, !dbg !22
  %41 = extractvalue { i32, i32, i32, i32 } %38, 2, !dbg !22
  %42 = extractvalue { i32, i32, i32, i32 } %38, 3, !dbg !22
  %43 = and i32 %14, 508, !dbg !22
  %44 = lshr i32 %43, 7, !dbg !22
  %45 = or disjoint i32 %44, %43, !dbg !22
  %46 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %45, !dbg !22
  %47 = insertelement <1 x i32> poison, i32 %34, i64 0, !dbg !22
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %46, <1 x i32> %47, i1 true) #4, !dbg !22
  %48 = or disjoint i32 %43, 1, !dbg !22
  %49 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %44, !dbg !22
  %50 = getelementptr inbounds float, ptr addrspace(3) %49, i32 %48, !dbg !22
  %51 = insertelement <1 x i32> poison, i32 %35, i64 0, !dbg !22
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %50, <1 x i32> %51, i1 true) #4, !dbg !22
  %52 = or disjoint i32 %43, 2, !dbg !22
  %53 = getelementptr inbounds float, ptr addrspace(3) %49, i32 %52, !dbg !22
  %54 = insertelement <1 x i32> poison, i32 %36, i64 0, !dbg !22
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %53, <1 x i32> %54, i1 true) #4, !dbg !22
  %55 = or disjoint i32 %43, 3, !dbg !22
  %56 = getelementptr inbounds float, ptr addrspace(3) %49, i32 %55, !dbg !22
  %57 = insertelement <1 x i32> poison, i32 %37, i64 0, !dbg !22
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %56, <1 x i32> %57, i1 true) #4, !dbg !22
  tail call void @llvm.nvvm.barrier0(), !dbg !22
  %58 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %20, !dbg !22
  %59 = load float, ptr addrspace(3) %58, align 4, !dbg !22
  %60 = getelementptr inbounds i8, ptr addrspace(3) %58, i32 516, !dbg !22
  %61 = load float, ptr addrspace(3) %60, align 4, !dbg !22
  %62 = getelementptr inbounds i8, ptr addrspace(3) %58, i32 1032, !dbg !22
  %63 = load float, ptr addrspace(3) %62, align 4, !dbg !22
  %64 = getelementptr inbounds i8, ptr addrspace(3) %58, i32 1548, !dbg !22
  %65 = load float, ptr addrspace(3) %64, align 4, !dbg !22
  tail call void @llvm.nvvm.barrier0(), !dbg !22
  %66 = insertelement <1 x i32> poison, i32 %39, i64 0, !dbg !22
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %46, <1 x i32> %66, i1 true) #4, !dbg !22
  %67 = insertelement <1 x i32> poison, i32 %40, i64 0, !dbg !22
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %50, <1 x i32> %67, i1 true) #4, !dbg !22
  %68 = insertelement <1 x i32> poison, i32 %41, i64 0, !dbg !22
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %53, <1 x i32> %68, i1 true) #4, !dbg !22
  %69 = insertelement <1 x i32> poison, i32 %42, i64 0, !dbg !22
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %56, <1 x i32> %69, i1 true) #4, !dbg !22
  tail call void @llvm.nvvm.barrier0(), !dbg !22
  %70 = load float, ptr addrspace(3) %58, align 4, !dbg !22
  %71 = load float, ptr addrspace(3) %60, align 4, !dbg !22
  %72 = load float, ptr addrspace(3) %62, align 4, !dbg !22
  %73 = load float, ptr addrspace(3) %64, align 4, !dbg !22
  %74 = sext i32 %22 to i64, !dbg !23
  %75 = getelementptr float, ptr addrspace(1) %1, i64 %74, !dbg !23
  %76 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %75, i1 %24) #4, !dbg !24
  %77 = getelementptr float, ptr addrspace(1) %2, i64 %74, !dbg !25
  %78 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %77, i1 %24) #4, !dbg !26
  %79 = bitcast i32 %78 to float, !dbg !26
  %80 = getelementptr float, ptr addrspace(1) %3, i64 %74, !dbg !27
  %81 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %80, i1 %24) #4, !dbg !28
  %82 = getelementptr float, ptr addrspace(1) %4, i64 %74, !dbg !29
  %83 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %82, i1 %24) #4, !dbg !30
  %84 = fadd float %79, 0x3EE4F8B580000000, !dbg !31
  %85 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not.i = icmp eq i32 %85, 0, !dbg !32
  %86 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !32
  %.not1.i = icmp eq i32 %86, 0, !dbg !32
  br i1 %.not.i, label %92, label %87, !dbg !32

87:                                               ; preds = %8
  br i1 %.not1.i, label %90, label %88, !dbg !32

88:                                               ; preds = %87
  %89 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %84) #4, !dbg !32
  br label %__nv_sqrtf.exit, !dbg !32

90:                                               ; preds = %87
  %91 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %84) #4, !dbg !32
  br label %__nv_sqrtf.exit, !dbg !32

92:                                               ; preds = %8
  br i1 %.not1.i, label %95, label %93, !dbg !32

93:                                               ; preds = %92
  %94 = tail call float @llvm.nvvm.sqrt.rn.f(float %84) #4, !dbg !32
  br label %__nv_sqrtf.exit, !dbg !32

95:                                               ; preds = %92
  %96 = tail call float @llvm.nvvm.sqrt.approx.f(float %84) #4, !dbg !32
  br label %__nv_sqrtf.exit, !dbg !32

__nv_sqrtf.exit:                                  ; preds = %88, %90, %93, %95
  %.0.i = phi float [ %89, %88 ], [ %91, %90 ], [ %94, %93 ], [ %96, %95 ], !dbg !32
  %97 = and i32 %14, 4, !dbg !12
  %98 = or disjoint i32 %10, %97, !dbg !13
  %.frozen = freeze i32 %98, !dbg !33
  %99 = sdiv i32 %.frozen, 256, !dbg !33
  %100 = mul i32 %99, 256, !dbg !34
  %.decomposed = sub i32 %.frozen, %100, !dbg !34
  %101 = lshr i32 %11, 1, !dbg !16
  %102 = and i32 %101, 63, !dbg !16
  %103 = or disjoint i32 %102, %18, !dbg !17
  %104 = or disjoint i32 %103, 64, !dbg !17
  %105 = icmp slt i32 %104, 128, !dbg !18
  %106 = icmp slt i32 %103, 128, !dbg !18
  %107 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !35
  %108 = insertelement <8 x float> poison, float %73, i64 0, !dbg !36
  %109 = insertelement <8 x float> %108, float %72, i64 1, !dbg !36
  %110 = insertelement <8 x float> %109, float %71, i64 2, !dbg !36
  %111 = insertelement <8 x float> %110, float %70, i64 3, !dbg !36
  %112 = insertelement <8 x float> %111, float %65, i64 4, !dbg !36
  %113 = insertelement <8 x float> %112, float %63, i64 5, !dbg !36
  %114 = insertelement <8 x float> %113, float %61, i64 6, !dbg !36
  %115 = insertelement <8 x float> %114, float %59, i64 7, !dbg !36
  %116 = insertelement <8 x i32> poison, i32 %76, i64 0, !dbg !36
  %117 = bitcast <8 x i32> %116 to <8 x float>, !dbg !36
  %118 = shufflevector <8 x float> %117, <8 x float> poison, <8 x i32> zeroinitializer, !dbg !36
  %119 = fsub <8 x float> %115, %118, !dbg !36
  %120 = insertelement <8 x float> poison, float %107, i64 0, !dbg !37
  %121 = shufflevector <8 x float> %120, <8 x float> poison, <8 x i32> zeroinitializer, !dbg !37
  %122 = fmul <8 x float> %119, %121, !dbg !37
  %123 = insertelement <8 x i32> poison, i32 %81, i64 0, !dbg !38
  %124 = bitcast <8 x i32> %123 to <8 x float>, !dbg !38
  %125 = shufflevector <8 x float> %124, <8 x float> poison, <8 x i32> zeroinitializer, !dbg !38
  %126 = fmul <8 x float> %122, %125, !dbg !38
  %127 = insertelement <8 x i32> poison, i32 %83, i64 0, !dbg !39
  %128 = bitcast <8 x i32> %127 to <8 x float>, !dbg !39
  %129 = shufflevector <8 x float> %128, <8 x float> poison, <8 x i32> zeroinitializer, !dbg !39
  %130 = fadd <8 x float> %126, %129, !dbg !39
  %131 = fcmp ogt <8 x float> %130, zeroinitializer, !dbg !40
  %132 = extractelement <8 x float> %130, i64 7, !dbg !41
  %133 = fmul float %132, 0x3FC99999A0000000, !dbg !42
  %134 = extractelement <8 x float> %130, i64 6, !dbg !41
  %135 = fmul float %134, 0x3FC99999A0000000, !dbg !42
  %136 = extractelement <8 x float> %130, i64 5, !dbg !41
  %137 = fmul float %136, 0x3FC99999A0000000, !dbg !42
  %138 = extractelement <8 x float> %130, i64 4, !dbg !41
  %139 = fmul float %138, 0x3FC99999A0000000, !dbg !42
  %140 = extractelement <8 x float> %130, i64 3, !dbg !41
  %141 = fmul float %140, 0x3FC99999A0000000, !dbg !42
  %142 = extractelement <8 x float> %130, i64 2, !dbg !41
  %143 = fmul float %142, 0x3FC99999A0000000, !dbg !42
  %144 = extractelement <8 x float> %130, i64 1, !dbg !41
  %145 = fmul float %144, 0x3FC99999A0000000, !dbg !42
  %146 = extractelement <8 x float> %130, i64 0, !dbg !41
  %147 = fmul float %146, 0x3FC99999A0000000, !dbg !42
  %148 = extractelement <8 x i1> %131, i64 7, !dbg !41
  %149 = select i1 %148, float %132, float %133, !dbg !41
  %150 = extractelement <8 x i1> %131, i64 6, !dbg !41
  %151 = select i1 %150, float %134, float %135, !dbg !41
  %152 = extractelement <8 x i1> %131, i64 5, !dbg !41
  %153 = select i1 %152, float %136, float %137, !dbg !41
  %154 = extractelement <8 x i1> %131, i64 4, !dbg !41
  %155 = select i1 %154, float %138, float %139, !dbg !41
  %156 = extractelement <8 x i1> %131, i64 3, !dbg !41
  %157 = select i1 %156, float %140, float %141, !dbg !41
  %158 = extractelement <8 x i1> %131, i64 2, !dbg !41
  %159 = select i1 %158, float %142, float %143, !dbg !41
  %160 = extractelement <8 x i1> %131, i64 1, !dbg !41
  %161 = select i1 %160, float %144, float %145, !dbg !41
  %162 = extractelement <8 x i1> %131, i64 0, !dbg !41
  %163 = select i1 %162, float %146, float %147, !dbg !41
  %164 = shl i32 %103, 8, !dbg !43
  %165 = shl i32 %104, 8, !dbg !43
  %166 = shl i32 %99, 15, !dbg !44
  %167 = add i32 %166, %.decomposed, !dbg !45
  %168 = add i32 %167, %164, !dbg !46
  %169 = add i32 %167, %165, !dbg !46
  %170 = sext i32 %168 to i64, !dbg !47
  %171 = getelementptr float, ptr addrspace(1) %5, i64 %170, !dbg !47
  %172 = sext i32 %169 to i64, !dbg !47
  %173 = getelementptr float, ptr addrspace(1) %5, i64 %172, !dbg !47
  tail call void @llvm.nvvm.barrier0(), !dbg !48
  %174 = shl i32 %11, 3, !dbg !48
  %175 = and i32 %174, 1016, !dbg !48
  %176 = lshr exact i32 %175, 1, !dbg !48
  %177 = getelementptr float, ptr addrspace(3) @global_smem, i32 %176, !dbg !48
  %178 = getelementptr inbounds float, ptr addrspace(3) %177, i32 %175, !dbg !48
  %179 = bitcast float %149 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %178, <1 x i32> %179, i1 true) #4, !dbg !48
  %180 = or disjoint i32 %175, 1, !dbg !48
  %181 = getelementptr float, ptr addrspace(3) %177, i32 %180, !dbg !48
  %182 = bitcast float %151 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %181, <1 x i32> %182, i1 true) #4, !dbg !48
  %183 = or disjoint i32 %175, 2, !dbg !48
  %184 = getelementptr float, ptr addrspace(3) %177, i32 %183, !dbg !48
  %185 = bitcast float %153 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %184, <1 x i32> %185, i1 true) #4, !dbg !48
  %186 = or disjoint i32 %175, 3, !dbg !48
  %187 = getelementptr float, ptr addrspace(3) %177, i32 %186, !dbg !48
  %188 = bitcast float %155 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %187, <1 x i32> %188, i1 true) #4, !dbg !48
  %189 = or disjoint i32 %175, 4, !dbg !48
  %190 = getelementptr float, ptr addrspace(3) %177, i32 %189, !dbg !48
  %191 = bitcast float %157 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %190, <1 x i32> %191, i1 true) #4, !dbg !48
  %192 = or disjoint i32 %175, 5, !dbg !48
  %193 = getelementptr float, ptr addrspace(3) %177, i32 %192, !dbg !48
  %194 = bitcast float %159 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %193, <1 x i32> %194, i1 true) #4, !dbg !48
  %195 = or disjoint i32 %175, 6, !dbg !48
  %196 = getelementptr float, ptr addrspace(3) %177, i32 %195, !dbg !48
  %197 = bitcast float %161 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %196, <1 x i32> %197, i1 true) #4, !dbg !48
  %198 = or disjoint i32 %175, 7, !dbg !48
  %199 = getelementptr float, ptr addrspace(3) %177, i32 %198, !dbg !48
  %200 = bitcast float %163 to <1 x i32>, !dbg !48
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %199, <1 x i32> %200, i1 true) #4, !dbg !48
  tail call void @llvm.nvvm.barrier0(), !dbg !48
  %201 = lshr exact i32 %14, 1, !dbg !48
  %202 = and i32 %201, 252, !dbg !48
  %203 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %202, !dbg !48
  %204 = getelementptr inbounds float, ptr addrspace(3) %203, i32 %43, !dbg !48
  %205 = or disjoint i32 %43, 512, !dbg !48
  %206 = lshr exact i32 %205, 1, !dbg !48
  %207 = and i32 %206, 508, !dbg !48
  %208 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %207, !dbg !48
  %209 = getelementptr inbounds float, ptr addrspace(3) %208, i32 %205, !dbg !48
  %210 = load <4 x i32>, ptr addrspace(3) %209, align 16, !dbg !48
  %.extract = load i32, ptr addrspace(3) %204, align 16, !dbg !48
  %211 = getelementptr inbounds i8, ptr addrspace(3) %204, i32 4, !dbg !48
  %.extract12 = load i32, ptr addrspace(3) %211, align 4, !dbg !48
  %212 = getelementptr inbounds i8, ptr addrspace(3) %204, i32 8, !dbg !48
  %.extract13 = load i32, ptr addrspace(3) %212, align 8, !dbg !48
  %213 = getelementptr inbounds i8, ptr addrspace(3) %204, i32 12, !dbg !48
  %.extract14 = load i32, ptr addrspace(3) %213, align 4, !dbg !48
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract12, i32 %.extract13, i32 %.extract14, ptr addrspace(1) %171, i1 %106) #4, !dbg !48
  %.extract15 = extractelement <4 x i32> %210, i64 0, !dbg !48
  %.extract16 = extractelement <4 x i32> %210, i64 1, !dbg !48
  %.extract17 = extractelement <4 x i32> %210, i64 2, !dbg !48
  %.extract18 = extractelement <4 x i32> %210, i64 3, !dbg !48
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract15, i32 %.extract16, i32 %.extract17, i32 %.extract18, ptr addrspace(1) %173, i1 %105) #4, !dbg !48
  ret void, !dbg !49
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py", directory: "inductor_cache/vu")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 44, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 27, column: 21, scope: !7)
!19 = !DILocation(line: 32, column: 39, scope: !7)
!20 = !DILocation(line: 32, column: 35, scope: !7)
!21 = !DILocation(line: 32, column: 30, scope: !7)
!22 = !DILocation(line: 32, column: 44, scope: !7)
!23 = !DILocation(line: 33, column: 30, scope: !7)
!24 = !DILocation(line: 33, column: 35, scope: !7)
!25 = !DILocation(line: 34, column: 30, scope: !7)
!26 = !DILocation(line: 34, column: 35, scope: !7)
!27 = !DILocation(line: 35, column: 31, scope: !7)
!28 = !DILocation(line: 35, column: 36, scope: !7)
!29 = !DILocation(line: 36, column: 31, scope: !7)
!30 = !DILocation(line: 36, column: 36, scope: !7)
!31 = !DILocation(line: 39, column: 18, scope: !7)
!32 = !DILocation(line: 40, column: 26, scope: !7)
!33 = !DILocation(line: 31, column: 19, scope: !7)
!34 = !DILocation(line: 30, column: 19, scope: !7)
!35 = !DILocation(line: 42, column: 18, scope: !7)
!36 = !DILocation(line: 37, column: 18, scope: !7)
!37 = !DILocation(line: 45, column: 19, scope: !7)
!38 = !DILocation(line: 46, column: 20, scope: !7)
!39 = !DILocation(line: 47, column: 20, scope: !7)
!40 = !DILocation(line: 49, column: 20, scope: !7)
!41 = !DILocation(line: 52, column: 35, scope: !7)
!42 = !DILocation(line: 51, column: 20, scope: !7)
!43 = !DILocation(line: 53, column: 34, scope: !7)
!44 = !DILocation(line: 53, column: 45, scope: !7)
!45 = !DILocation(line: 53, column: 30, scope: !7)
!46 = !DILocation(line: 53, column: 39, scope: !7)
!47 = !DILocation(line: 53, column: 25, scope: !7)
!48 = !DILocation(line: 53, column: 57, scope: !7)
!49 = !DILocation(line: 53, column: 4, scope: !7)
