/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [20:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [35:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_0z[4] | celloutsig_0_2z;
  assign celloutsig_1_3z = celloutsig_1_2z[1] | celloutsig_1_0z[3];
  assign celloutsig_0_5z = celloutsig_0_3z[8:4] === in_data[59:55];
  assign celloutsig_0_7z = { celloutsig_0_3z[9:1], celloutsig_0_2z } === celloutsig_0_0z[10:1];
  assign celloutsig_0_8z = celloutsig_0_6z === { celloutsig_0_3z[8:4], celloutsig_0_5z };
  assign celloutsig_1_5z = { celloutsig_1_4z[5:3], celloutsig_1_3z } === celloutsig_1_1z;
  assign celloutsig_0_9z = celloutsig_0_0z[10:1] || { celloutsig_0_1z[5:4], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_10z = celloutsig_1_7z[35:23] < celloutsig_1_7z[13:1];
  assign celloutsig_0_0z = in_data[73:59] % { 1'h1, in_data[39:26] };
  assign celloutsig_1_6z = celloutsig_1_0z[3:0] % { 1'h1, celloutsig_1_1z[2:1], celloutsig_1_5z };
  assign celloutsig_1_1z = celloutsig_1_0z[4:1] * celloutsig_1_0z[4:1];
  assign celloutsig_0_6z = celloutsig_0_3z[9] ? in_data[30:25] : celloutsig_0_1z[5:0];
  assign celloutsig_0_1z = in_data[77] ? in_data[39:33] : in_data[74:68];
  assign celloutsig_0_12z = { in_data[48:46], celloutsig_0_2z, celloutsig_0_7z } !== { celloutsig_0_1z[5:2], celloutsig_0_9z };
  assign celloutsig_1_11z = { celloutsig_1_7z[33:32], celloutsig_1_8z, celloutsig_1_8z } !== { celloutsig_1_4z[4:1], celloutsig_1_1z };
  assign celloutsig_0_2z = ~^ { in_data[38:32], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[139:135] >> in_data[125:121];
  assign celloutsig_1_4z = { celloutsig_1_1z[3:1], celloutsig_1_1z } >> in_data[128:122];
  assign celloutsig_1_8z = celloutsig_1_7z[2:0] <<< celloutsig_1_1z[3:1];
  assign celloutsig_1_19z = celloutsig_1_13z[14:8] - { celloutsig_1_13z[17:12], celloutsig_1_10z };
  assign celloutsig_0_13z = { celloutsig_0_1z[3], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_5z } - in_data[36:31];
  assign celloutsig_1_13z = { celloutsig_1_1z[2], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z } - { celloutsig_1_7z[25:9], celloutsig_1_6z };
  assign celloutsig_1_18z = celloutsig_1_1z - in_data[182:179];
  assign celloutsig_1_0z = in_data[144:140] ^ in_data[124:120];
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } ^ in_data[150:115];
  always_latch
    if (clkin_data[0]) celloutsig_0_3z = 11'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_3z = { celloutsig_0_0z[10:7], celloutsig_0_1z };
  assign { out_data[131:128], out_data[102:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
