// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "12/03/2024 11:00:38"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga_rom_pic (
	sys_clk,
	sys_rst_n,
	hsync,
	vsync,
	rgb);
input 	sys_clk;
input 	sys_rst_n;
output 	hsync;
output 	vsync;
output 	[15:0] rgb;

// Design Ports Information
// hsync	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[0]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[1]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[2]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[4]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[5]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[6]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[7]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[8]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[9]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[10]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[11]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[12]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[13]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[14]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[15]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_rst_n	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("vga_rom_pic_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \vga_ctrl_inst|Add1~0_combout ;
wire \vga_ctrl_inst|Add1~16_combout ;
wire \vga_ctrl_inst|Add2~10_combout ;
wire \vga_ctrl_inst|Add3~0_combout ;
wire \vga_ctrl_inst|Add3~2_combout ;
wire \vga_ctrl_inst|Add3~4_combout ;
wire \vga_ctrl_inst|Add3~6_combout ;
wire \vga_ctrl_inst|Add3~8_combout ;
wire \vga_ctrl_inst|Add3~15 ;
wire \vga_ctrl_inst|Add3~16_combout ;
wire \vga_pic_inst|Add0~0_combout ;
wire \vga_pic_inst|Add0~2_combout ;
wire \vga_pic_inst|Add0~6_combout ;
wire \vga_pic_inst|Add0~8_combout ;
wire \vga_pic_inst|Add0~10_combout ;
wire \vga_pic_inst|Add0~12_combout ;
wire \vga_pic_inst|Add0~14_combout ;
wire \vga_pic_inst|Add0~20_combout ;
wire \vga_pic_inst|Add0~24_combout ;
wire \vga_ctrl_inst|LessThan6~1_combout ;
wire \vga_ctrl_inst|Equal0~2_combout ;
wire \vga_ctrl_inst|cnt_v[0]~10_combout ;
wire \vga_pic_inst|rd_en~5_combout ;
wire \vga_pic_inst|rd_en~6_combout ;
wire \vga_pic_inst|rd_en~8_combout ;
wire \vga_pic_inst|rd_en~9_combout ;
wire \vga_pic_inst|rd_en~10_combout ;
wire \vga_pic_inst|pix_data~6_combout ;
wire \vga_pic_inst|LessThan18~0_combout ;
wire \vga_pic_inst|LessThan10~0_combout ;
wire \vga_pic_inst|pix_data~7_combout ;
wire \vga_pic_inst|pix_data~8_combout ;
wire \vga_pic_inst|pix_data~16_combout ;
wire \vga_pic_inst|pix_data~20_combout ;
wire \vga_pic_inst|Equal0~0_combout ;
wire \vga_ctrl_inst|Add0~0_combout ;
wire \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \sys_rst_n~input_o ;
wire \sys_rst_n~inputclkctrl_outclk ;
wire \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ;
wire \sys_clk~input_o ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \rst_n~0_combout ;
wire \rst_n~0clkctrl_outclk ;
wire \vga_ctrl_inst|Add0~1 ;
wire \vga_ctrl_inst|Add0~3 ;
wire \vga_ctrl_inst|Add0~4_combout ;
wire \vga_ctrl_inst|Add0~5 ;
wire \vga_ctrl_inst|Add0~6_combout ;
wire \vga_ctrl_inst|Add0~7 ;
wire \vga_ctrl_inst|Add0~8_combout ;
wire \vga_ctrl_inst|Add0~9 ;
wire \vga_ctrl_inst|Add0~10_combout ;
wire \vga_ctrl_inst|cnt_h~0_combout ;
wire \vga_ctrl_inst|Add0~11 ;
wire \vga_ctrl_inst|Add0~13 ;
wire \vga_ctrl_inst|Add0~14_combout ;
wire \vga_ctrl_inst|Add0~15 ;
wire \vga_ctrl_inst|Add0~16_combout ;
wire \vga_ctrl_inst|Equal0~1_combout ;
wire \vga_ctrl_inst|Equal0~3_combout ;
wire \vga_ctrl_inst|cnt_h~2_combout ;
wire \vga_ctrl_inst|Add0~17 ;
wire \vga_ctrl_inst|Add0~18_combout ;
wire \vga_ctrl_inst|cnt_h~1_combout ;
wire \vga_ctrl_inst|LessThan2~0_combout ;
wire \vga_ctrl_inst|Add0~12_combout ;
wire \vga_ctrl_inst|LessThan0~0_combout ;
wire \vga_ctrl_inst|Add1~1 ;
wire \vga_ctrl_inst|Add1~2_combout ;
wire \vga_ctrl_inst|cnt_v[1]~5_combout ;
wire \vga_ctrl_inst|Add1~3 ;
wire \vga_ctrl_inst|Add1~4_combout ;
wire \vga_ctrl_inst|cnt_v[2]~9_combout ;
wire \vga_ctrl_inst|Add1~5 ;
wire \vga_ctrl_inst|Add1~6_combout ;
wire \vga_ctrl_inst|cnt_v[3]~8_combout ;
wire \vga_ctrl_inst|Add1~7 ;
wire \vga_ctrl_inst|Add1~8_combout ;
wire \vga_ctrl_inst|cnt_v[4]~7_combout ;
wire \vga_ctrl_inst|always1~1_combout ;
wire \vga_ctrl_inst|cnt_v[9]~0_combout ;
wire \vga_ctrl_inst|Add1~9 ;
wire \vga_ctrl_inst|Add1~10_combout ;
wire \vga_ctrl_inst|cnt_v[5]~6_combout ;
wire \vga_ctrl_inst|Add1~11 ;
wire \vga_ctrl_inst|Add1~12_combout ;
wire \vga_ctrl_inst|cnt_v[6]~4_combout ;
wire \vga_ctrl_inst|Add1~13 ;
wire \vga_ctrl_inst|Add1~14_combout ;
wire \vga_ctrl_inst|cnt_v[7]~3_combout ;
wire \vga_ctrl_inst|cnt_v[8]~2_combout ;
wire \vga_ctrl_inst|pix_data_req~0_combout ;
wire \vga_ctrl_inst|always1~0_combout ;
wire \vga_ctrl_inst|LessThan6~0_combout ;
wire \vga_ctrl_inst|Add1~15 ;
wire \vga_ctrl_inst|Add1~17 ;
wire \vga_ctrl_inst|Add1~18_combout ;
wire \vga_ctrl_inst|cnt_v[9]~1_combout ;
wire \vga_ctrl_inst|LessThan1~0_combout ;
wire \vga_ctrl_inst|Add0~2_combout ;
wire \vga_ctrl_inst|Add2~1 ;
wire \vga_ctrl_inst|Add2~3 ;
wire \vga_ctrl_inst|Add2~5 ;
wire \vga_ctrl_inst|Add2~7 ;
wire \vga_ctrl_inst|Add2~9 ;
wire \vga_ctrl_inst|Add2~11 ;
wire \vga_ctrl_inst|Add2~13 ;
wire \vga_ctrl_inst|Add2~15 ;
wire \vga_ctrl_inst|Add2~16_combout ;
wire \vga_ctrl_inst|Equal0~0_combout ;
wire \vga_ctrl_inst|pix_data_req~2_combout ;
wire \vga_ctrl_inst|pix_data_req~3_combout ;
wire \vga_ctrl_inst|Add2~14_combout ;
wire \vga_pic_inst|pix_data[13]~5_combout ;
wire \vga_ctrl_inst|Add2~12_combout ;
wire \vga_pic_inst|pix_data~9_combout ;
wire \vga_pic_inst|LessThan21~0_combout ;
wire \vga_pic_inst|pix_data~10_combout ;
wire \vga_pic_inst|pix_data~11_combout ;
wire \vga_ctrl_inst|Add2~0_combout ;
wire \vga_ctrl_inst|Add2~8_combout ;
wire \vga_ctrl_inst|Add2~4_combout ;
wire \vga_ctrl_inst|Add2~6_combout ;
wire \vga_pic_inst|rd_en~2_combout ;
wire \vga_ctrl_inst|Add2~2_combout ;
wire \vga_pic_inst|rd_en~3_combout ;
wire \vga_pic_inst|rd_en~4_combout ;
wire \vga_pic_inst|rd_en~12_combout ;
wire \vga_ctrl_inst|Add3~1 ;
wire \vga_ctrl_inst|Add3~3 ;
wire \vga_ctrl_inst|Add3~5 ;
wire \vga_ctrl_inst|Add3~7 ;
wire \vga_ctrl_inst|Add3~9 ;
wire \vga_ctrl_inst|Add3~11 ;
wire \vga_ctrl_inst|Add3~13 ;
wire \vga_ctrl_inst|Add3~14_combout ;
wire \vga_ctrl_inst|Add3~10_combout ;
wire \vga_ctrl_inst|Add3~12_combout ;
wire \vga_pic_inst|rd_en~7_combout ;
wire \vga_pic_inst|rd_en~11_combout ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ;
wire \vga_pic_inst|rom_addr[6]~7_combout ;
wire \vga_pic_inst|rom_addr[3]~4_combout ;
wire \vga_pic_inst|rom_addr[4]~5_combout ;
wire \vga_pic_inst|Equal0~2_combout ;
wire \vga_pic_inst|rom_addr[1]~2_combout ;
wire \vga_pic_inst|Add0~1 ;
wire \vga_pic_inst|Add0~3 ;
wire \vga_pic_inst|Add0~4_combout ;
wire \vga_pic_inst|rom_addr[2]~3_combout ;
wire \vga_pic_inst|Equal0~3_combout ;
wire \vga_pic_inst|rom_addr[7]~8_combout ;
wire \vga_pic_inst|rom_addr[5]~6_combout ;
wire \vga_pic_inst|Add0~5 ;
wire \vga_pic_inst|Add0~7 ;
wire \vga_pic_inst|Add0~9 ;
wire \vga_pic_inst|Add0~11 ;
wire \vga_pic_inst|Add0~13 ;
wire \vga_pic_inst|Add0~15 ;
wire \vga_pic_inst|Add0~16_combout ;
wire \vga_pic_inst|rom_addr[8]~9_combout ;
wire \vga_pic_inst|rom_addr[10]~11_combout ;
wire \vga_pic_inst|Equal0~1_combout ;
wire \vga_pic_inst|Equal0~4_combout ;
wire \vga_pic_inst|rom_addr[0]~1_combout ;
wire \vga_pic_inst|Add0~17 ;
wire \vga_pic_inst|Add0~18_combout ;
wire \vga_pic_inst|rom_addr[9]~10_combout ;
wire \vga_pic_inst|Add0~19 ;
wire \vga_pic_inst|Add0~21 ;
wire \vga_pic_inst|Add0~22_combout ;
wire \vga_pic_inst|rom_addr[11]~12_combout ;
wire \vga_pic_inst|rom_addr[12]~13_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \vga_pic_inst|Add0~23 ;
wire \vga_pic_inst|Add0~25 ;
wire \vga_pic_inst|Add0~26_combout ;
wire \vga_pic_inst|rom_addr[13]~0_combout ;
wire \vga_ctrl_inst|rgb[0]~0_combout ;
wire \vga_ctrl_inst|pix_data_req~1_combout ;
wire \vga_ctrl_inst|LessThan2~1_combout ;
wire \vga_ctrl_inst|rgb_valid~0_combout ;
wire \vga_ctrl_inst|rgb_valid~1_combout ;
wire \vga_pic_inst|rd_en~11_wirecell_combout ;
wire \vga_pic_inst|pic_valid~q ;
wire \vga_ctrl_inst|rgb[0]~1_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \vga_ctrl_inst|rgb[1]~2_combout ;
wire \vga_ctrl_inst|Add2~17 ;
wire \vga_ctrl_inst|Add2~18_combout ;
wire \vga_pic_inst|pix_data[13]~3_combout ;
wire \vga_pic_inst|pix_data~13_combout ;
wire \vga_pic_inst|pix_data~14_combout ;
wire \vga_ctrl_inst|rgb[1]~3_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \vga_ctrl_inst|rgb[2]~4_combout ;
wire \vga_ctrl_inst|rgb[2]~5_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \vga_ctrl_inst|rgb[3]~6_combout ;
wire \vga_ctrl_inst|rgb[3]~7_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \vga_ctrl_inst|rgb[4]~8_combout ;
wire \vga_ctrl_inst|rgb[4]~9_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \vga_ctrl_inst|rgb[5]~10_combout ;
wire \vga_pic_inst|pix_data~15_combout ;
wire \vga_pic_inst|pix_data~24_combout ;
wire \vga_ctrl_inst|rgb[5]~11_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \vga_ctrl_inst|rgb[6]~12_combout ;
wire \vga_ctrl_inst|rgb[6]~13_combout ;
wire \vga_pic_inst|pix_data~2_combout ;
wire \vga_pic_inst|pix_data~4_combout ;
wire \vga_pic_inst|pix_data~12_combout ;
wire \vga_pic_inst|pix_data~17_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \vga_ctrl_inst|rgb[7]~14_combout ;
wire \vga_ctrl_inst|rgb[7]~15_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \vga_ctrl_inst|rgb[8]~16_combout ;
wire \vga_ctrl_inst|rgb[8]~17_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \vga_ctrl_inst|rgb[9]~18_combout ;
wire \vga_ctrl_inst|rgb[9]~19_combout ;
wire \vga_pic_inst|pix_data~18_combout ;
wire \vga_pic_inst|pix_data~19_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \vga_ctrl_inst|rgb[10]~20_combout ;
wire \vga_ctrl_inst|rgb[10]~21_combout ;
wire \vga_pic_inst|pix_data~21_combout ;
wire \vga_pic_inst|pix_data~22_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \vga_ctrl_inst|rgb[11]~22_combout ;
wire \vga_ctrl_inst|rgb[11]~23_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \vga_ctrl_inst|rgb[12]~24_combout ;
wire \vga_pic_inst|pix_data~23_combout ;
wire \vga_ctrl_inst|rgb[12]~25_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \vga_ctrl_inst|rgb[13]~26_combout ;
wire \vga_ctrl_inst|rgb[13]~27_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \vga_ctrl_inst|rgb[14]~28_combout ;
wire \vga_ctrl_inst|rgb[14]~29_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \vga_ctrl_inst|rgb[15]~30_combout ;
wire \vga_ctrl_inst|rgb[15]~31_combout ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [13:0] \vga_pic_inst|rom_addr ;
wire [9:0] \vga_ctrl_inst|cnt_v ;
wire [4:0] \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \vga_pic_inst|pix_data ;
wire [9:0] \vga_ctrl_inst|cnt_h ;

wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [4:0] \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFC7A7F0000FB9A0018F9DFFFFFB7BFF8094F8852D1C7CFEFF2FF22F9813CFF9AC7861D8FFEDF769FC7030F82983C317EA7ED9D21F7447C835F0DE3838B9EB10BFD2F83CA9E20A71E5FFFF5D8BB8FFC60AAC346387D7EFF7AAAFEBFC089EED023C3B1D79B222F97F918EFFF4B8E057D5B8169F07FDDDFD66D3C7035B4BE9697BFFEE98F64C9C38D117512EA707FF28A96258E1CB317F0DEAE8BFFFBC34C50F0F5207B87FBF6FFBE969991878737041EDD2E3FFF9F5DBC081C3950058FC6F7FFEB7F1D8800E19501F6FD4FFFFC363D898607171007CEC6FFFFC32F7F2B607873006BF7EFFFFC2CBFF61701E630018782FFFFCCABC798781E8380093E9FFFFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hE33FFEFE07A3E00EFC1FFFFFFFF8007FE07E3A002AFEFFFFFFFCC007FF03C3F0007BBFFFFFFFFC000FFC0A3F000FFFFFFFFFFFC0007FC0E3FC00CFFFFBFDFFFE8003FE0D3FE0027DFCEA8BFFFC005FF0B3FE0013CB9D526FFFC000FFCF3FE800BFFEB4B3BFFF0017FFD9FF80077D489B39FFE0003FF9CFFE0023E48C73BFFD2005FFFA7FD003AECA2B34FFF80017FDB3FE8005469F432BFFF0017F993FFC007C4A2DB9BFFF8003FBE0FFE005C4AABF9CF7F8001FBA0FFD000C482EF8A9FFD003FB8C7FE401CED2F78C25FC0006BFC0FFC03CC3EF79E0BFF80023FE0FFE03C048CD9F8FFFC000BFF03FF01C3B6C98F0FFFC00039FC3FF81D5F8FB8E0BFFE00038;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h3E1FFE1EF2F638F87FFF800381E1FFC1F19D6B8F1FFFF8007C0F0BFFDE0562F8F07FFF800780F81FE5C0B7C38F2FFFFE807AC7C2FFFE01F139F2FFFFF801CE1F0FFFA054639E1FFFFFC05AF0F0FFDA013B39E3FFFFFE0B6F8787FF8016738C3FFFFFE0DCFC3C3FF8004331A7FFFFFF27A7E1E07E800BB386FFFFFFFF3E0F0F07F9006B381FFFFFFFA6C0F8FC1FF808B39BFFFFFFFF4387C3C1FFC1EB37FFFFFFFFD4587E3E1FFD0CB217FFFFFFFF41E1F0F87FD16B1AFFFFFFFFF03F0F8785FFA2B7F9FFFFFFFFA5787C3C0FFA0AFFDFFFFFFFFC57C3E3E1FFA2BFB9FFFFFFFF473E1F0F83FE0B544FFFFFFFFA31F0F8783FE281CFDFFFFFFFD38F87C7C3FE22;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h0BFDFFFFFFF9587C3E1E1FE0E077FFFFFFFFD083E1F0F03E34017B3FFFFFF7AE1F0F8783C10009DBFFFFFF1CF0F87C3C0C00004FBFFFFFF7D787C3E1E0ED00027FFFFFFF3B7C3E3F1F0E640013FBFFFFF1F1E1F0FCFC2C6C01AFBFFFFFFD1F0F87C3C0678001EEFFFFF9A0F87C3E1E177C003FEFFFFFD887C3E1F1F017E002BEFFFFFFCC3E1F0F878D7F801BE7FFFF1FE1F0F8FC3C77FC004FAFFFF7FE0F87C3E1F77FE002FFFFFEB1F87C3E1F8FBFFE000DFFFFE06BC3E1E0F0FDFFE001C5FFFD807E078F0F87D9FC0208B5FFA60A9C77EFE3383F800E01DE4E4134A6D2A1AF7F995D2580001806A572B53B800B2CD25BFFFD003ED01F7FF200002FF8000040;
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000001FFFE080FF00000FE80000000DFFE66678EB8018C55B87F800C00F9999AFC7FF18F123FBE8380001FF03BF8001FF8F07EF470000000002FFFC07F03F00F8600000000023FFE01FC1F801C40000000000BFFFD8FE07C01CF0000000000A7FEB47E07E01EA000720000E0BFE587F81F006C00052000180BFE4A0387F80AC001640001063FA616D107C0A40001DC00C149FAFED4003E0A20001D9002001F63DF23E3E0A300001A04540176BEE9781F8A300004385A800F23FFCBE07CE3000013C7800072BECD7E07FE50000029180000EBD31E383F6500000BFA00002F7BF931C1F450;
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF8077FC0007FF83FFFC017FFFE01F9F800007F83FFFF01FFFFFFFFFFFFFFE000007FF81FFFFFFFFFFFFFFF8000000FC7FFFFFFFFFFFFFFFE0000003C3FFFFFFFFFF3FFFE70000001E7FFFFFFFFFF1FFF3F8000001E7FFFC7FFFFC1FFDEF8000000E7FFFE1FFFE007FFF3FC06000E7FFFC0FFFC05FFFCB81C0000E7FFFE1BFFC1FFFFFEE001000E5FFFF1FFF83FFFB7E0001000E5FFFFDFFF0FFFFB7C0800000E5FFFFEFFE3FFFFB7F3940000E5FFFFF77C7FFFFB7FF980000E1FFFFFFF0FFFFFB7EF9C000061FFFFFBB0FFFFFBFE000600061F;
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add1~0 (
// Equation(s):
// \vga_ctrl_inst|Add1~0_combout  = \vga_ctrl_inst|cnt_v [0] $ (VCC)
// \vga_ctrl_inst|Add1~1  = CARRY(\vga_ctrl_inst|cnt_v [0])

	.dataa(\vga_ctrl_inst|cnt_v [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add1~0_combout ),
	.cout(\vga_ctrl_inst|Add1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~0 .lut_mask = 16'h55AA;
defparam \vga_ctrl_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add1~16 (
// Equation(s):
// \vga_ctrl_inst|Add1~16_combout  = (\vga_ctrl_inst|cnt_v [8] & (\vga_ctrl_inst|Add1~15  $ (GND))) # (!\vga_ctrl_inst|cnt_v [8] & (!\vga_ctrl_inst|Add1~15  & VCC))
// \vga_ctrl_inst|Add1~17  = CARRY((\vga_ctrl_inst|cnt_v [8] & !\vga_ctrl_inst|Add1~15 ))

	.dataa(\vga_ctrl_inst|cnt_v [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~15 ),
	.combout(\vga_ctrl_inst|Add1~16_combout ),
	.cout(\vga_ctrl_inst|Add1~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~16 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add2~10 (
// Equation(s):
// \vga_ctrl_inst|Add2~10_combout  = (\vga_ctrl_inst|cnt_h [5] & (\vga_ctrl_inst|Add2~9  & VCC)) # (!\vga_ctrl_inst|cnt_h [5] & (!\vga_ctrl_inst|Add2~9 ))
// \vga_ctrl_inst|Add2~11  = CARRY((!\vga_ctrl_inst|cnt_h [5] & !\vga_ctrl_inst|Add2~9 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~9 ),
	.combout(\vga_ctrl_inst|Add2~10_combout ),
	.cout(\vga_ctrl_inst|Add2~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~10 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \vga_ctrl_inst|Add3~0 (
// Equation(s):
// \vga_ctrl_inst|Add3~0_combout  = (\vga_ctrl_inst|cnt_v [0] & (\vga_ctrl_inst|cnt_v [1] $ (VCC))) # (!\vga_ctrl_inst|cnt_v [0] & (\vga_ctrl_inst|cnt_v [1] & VCC))
// \vga_ctrl_inst|Add3~1  = CARRY((\vga_ctrl_inst|cnt_v [0] & \vga_ctrl_inst|cnt_v [1]))

	.dataa(\vga_ctrl_inst|cnt_v [0]),
	.datab(\vga_ctrl_inst|cnt_v [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add3~0_combout ),
	.cout(\vga_ctrl_inst|Add3~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~0 .lut_mask = 16'h6688;
defparam \vga_ctrl_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add3~2 (
// Equation(s):
// \vga_ctrl_inst|Add3~2_combout  = (\vga_ctrl_inst|cnt_v [2] & (\vga_ctrl_inst|Add3~1  & VCC)) # (!\vga_ctrl_inst|cnt_v [2] & (!\vga_ctrl_inst|Add3~1 ))
// \vga_ctrl_inst|Add3~3  = CARRY((!\vga_ctrl_inst|cnt_v [2] & !\vga_ctrl_inst|Add3~1 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~1 ),
	.combout(\vga_ctrl_inst|Add3~2_combout ),
	.cout(\vga_ctrl_inst|Add3~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~2 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add3~4 (
// Equation(s):
// \vga_ctrl_inst|Add3~4_combout  = (\vga_ctrl_inst|cnt_v [3] & ((GND) # (!\vga_ctrl_inst|Add3~3 ))) # (!\vga_ctrl_inst|cnt_v [3] & (\vga_ctrl_inst|Add3~3  $ (GND)))
// \vga_ctrl_inst|Add3~5  = CARRY((\vga_ctrl_inst|cnt_v [3]) # (!\vga_ctrl_inst|Add3~3 ))

	.dataa(\vga_ctrl_inst|cnt_v [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~3 ),
	.combout(\vga_ctrl_inst|Add3~4_combout ),
	.cout(\vga_ctrl_inst|Add3~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~4 .lut_mask = 16'h5AAF;
defparam \vga_ctrl_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add3~6 (
// Equation(s):
// \vga_ctrl_inst|Add3~6_combout  = (\vga_ctrl_inst|cnt_v [4] & (\vga_ctrl_inst|Add3~5  & VCC)) # (!\vga_ctrl_inst|cnt_v [4] & (!\vga_ctrl_inst|Add3~5 ))
// \vga_ctrl_inst|Add3~7  = CARRY((!\vga_ctrl_inst|cnt_v [4] & !\vga_ctrl_inst|Add3~5 ))

	.dataa(\vga_ctrl_inst|cnt_v [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~5 ),
	.combout(\vga_ctrl_inst|Add3~6_combout ),
	.cout(\vga_ctrl_inst|Add3~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~6 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add3~8 (
// Equation(s):
// \vga_ctrl_inst|Add3~8_combout  = (\vga_ctrl_inst|cnt_v [5] & (\vga_ctrl_inst|Add3~7  $ (GND))) # (!\vga_ctrl_inst|cnt_v [5] & (!\vga_ctrl_inst|Add3~7  & VCC))
// \vga_ctrl_inst|Add3~9  = CARRY((\vga_ctrl_inst|cnt_v [5] & !\vga_ctrl_inst|Add3~7 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~7 ),
	.combout(\vga_ctrl_inst|Add3~8_combout ),
	.cout(\vga_ctrl_inst|Add3~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~8 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add3~14 (
// Equation(s):
// \vga_ctrl_inst|Add3~14_combout  = (\vga_ctrl_inst|cnt_v [8] & (\vga_ctrl_inst|Add3~13  & VCC)) # (!\vga_ctrl_inst|cnt_v [8] & (!\vga_ctrl_inst|Add3~13 ))
// \vga_ctrl_inst|Add3~15  = CARRY((!\vga_ctrl_inst|cnt_v [8] & !\vga_ctrl_inst|Add3~13 ))

	.dataa(\vga_ctrl_inst|cnt_v [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~13 ),
	.combout(\vga_ctrl_inst|Add3~14_combout ),
	.cout(\vga_ctrl_inst|Add3~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~14 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add3~16 (
// Equation(s):
// \vga_ctrl_inst|Add3~16_combout  = \vga_ctrl_inst|Add3~15  $ (\vga_ctrl_inst|cnt_v [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt_v [9]),
	.cin(\vga_ctrl_inst|Add3~15 ),
	.combout(\vga_ctrl_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~16 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \vga_pic_inst|Add0~0 (
// Equation(s):
// \vga_pic_inst|Add0~0_combout  = \vga_pic_inst|rom_addr [0] $ (VCC)
// \vga_pic_inst|Add0~1  = CARRY(\vga_pic_inst|rom_addr [0])

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic_inst|Add0~0_combout ),
	.cout(\vga_pic_inst|Add0~1 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \vga_pic_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \vga_pic_inst|Add0~2 (
// Equation(s):
// \vga_pic_inst|Add0~2_combout  = (\vga_pic_inst|rom_addr [1] & (!\vga_pic_inst|Add0~1 )) # (!\vga_pic_inst|rom_addr [1] & ((\vga_pic_inst|Add0~1 ) # (GND)))
// \vga_pic_inst|Add0~3  = CARRY((!\vga_pic_inst|Add0~1 ) # (!\vga_pic_inst|rom_addr [1]))

	.dataa(\vga_pic_inst|rom_addr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~1 ),
	.combout(\vga_pic_inst|Add0~2_combout ),
	.cout(\vga_pic_inst|Add0~3 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \vga_pic_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \vga_pic_inst|Add0~6 (
// Equation(s):
// \vga_pic_inst|Add0~6_combout  = (\vga_pic_inst|rom_addr [3] & (!\vga_pic_inst|Add0~5 )) # (!\vga_pic_inst|rom_addr [3] & ((\vga_pic_inst|Add0~5 ) # (GND)))
// \vga_pic_inst|Add0~7  = CARRY((!\vga_pic_inst|Add0~5 ) # (!\vga_pic_inst|rom_addr [3]))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~5 ),
	.combout(\vga_pic_inst|Add0~6_combout ),
	.cout(\vga_pic_inst|Add0~7 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \vga_pic_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \vga_pic_inst|Add0~8 (
// Equation(s):
// \vga_pic_inst|Add0~8_combout  = (\vga_pic_inst|rom_addr [4] & (\vga_pic_inst|Add0~7  $ (GND))) # (!\vga_pic_inst|rom_addr [4] & (!\vga_pic_inst|Add0~7  & VCC))
// \vga_pic_inst|Add0~9  = CARRY((\vga_pic_inst|rom_addr [4] & !\vga_pic_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~7 ),
	.combout(\vga_pic_inst|Add0~8_combout ),
	.cout(\vga_pic_inst|Add0~9 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \vga_pic_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \vga_pic_inst|Add0~10 (
// Equation(s):
// \vga_pic_inst|Add0~10_combout  = (\vga_pic_inst|rom_addr [5] & (!\vga_pic_inst|Add0~9 )) # (!\vga_pic_inst|rom_addr [5] & ((\vga_pic_inst|Add0~9 ) # (GND)))
// \vga_pic_inst|Add0~11  = CARRY((!\vga_pic_inst|Add0~9 ) # (!\vga_pic_inst|rom_addr [5]))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~9 ),
	.combout(\vga_pic_inst|Add0~10_combout ),
	.cout(\vga_pic_inst|Add0~11 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \vga_pic_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \vga_pic_inst|Add0~12 (
// Equation(s):
// \vga_pic_inst|Add0~12_combout  = (\vga_pic_inst|rom_addr [6] & (\vga_pic_inst|Add0~11  $ (GND))) # (!\vga_pic_inst|rom_addr [6] & (!\vga_pic_inst|Add0~11  & VCC))
// \vga_pic_inst|Add0~13  = CARRY((\vga_pic_inst|rom_addr [6] & !\vga_pic_inst|Add0~11 ))

	.dataa(\vga_pic_inst|rom_addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~11 ),
	.combout(\vga_pic_inst|Add0~12_combout ),
	.cout(\vga_pic_inst|Add0~13 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~12 .lut_mask = 16'hA50A;
defparam \vga_pic_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \vga_pic_inst|Add0~14 (
// Equation(s):
// \vga_pic_inst|Add0~14_combout  = (\vga_pic_inst|rom_addr [7] & (!\vga_pic_inst|Add0~13 )) # (!\vga_pic_inst|rom_addr [7] & ((\vga_pic_inst|Add0~13 ) # (GND)))
// \vga_pic_inst|Add0~15  = CARRY((!\vga_pic_inst|Add0~13 ) # (!\vga_pic_inst|rom_addr [7]))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~13 ),
	.combout(\vga_pic_inst|Add0~14_combout ),
	.cout(\vga_pic_inst|Add0~15 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \vga_pic_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \vga_pic_inst|Add0~20 (
// Equation(s):
// \vga_pic_inst|Add0~20_combout  = (\vga_pic_inst|rom_addr [10] & (\vga_pic_inst|Add0~19  $ (GND))) # (!\vga_pic_inst|rom_addr [10] & (!\vga_pic_inst|Add0~19  & VCC))
// \vga_pic_inst|Add0~21  = CARRY((\vga_pic_inst|rom_addr [10] & !\vga_pic_inst|Add0~19 ))

	.dataa(\vga_pic_inst|rom_addr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~19 ),
	.combout(\vga_pic_inst|Add0~20_combout ),
	.cout(\vga_pic_inst|Add0~21 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~20 .lut_mask = 16'hA50A;
defparam \vga_pic_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \vga_pic_inst|Add0~24 (
// Equation(s):
// \vga_pic_inst|Add0~24_combout  = (\vga_pic_inst|rom_addr [12] & (\vga_pic_inst|Add0~23  $ (GND))) # (!\vga_pic_inst|rom_addr [12] & (!\vga_pic_inst|Add0~23  & VCC))
// \vga_pic_inst|Add0~25  = CARRY((\vga_pic_inst|rom_addr [12] & !\vga_pic_inst|Add0~23 ))

	.dataa(\vga_pic_inst|rom_addr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~23 ),
	.combout(\vga_pic_inst|Add0~24_combout ),
	.cout(\vga_pic_inst|Add0~25 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~24 .lut_mask = 16'hA50A;
defparam \vga_pic_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \vga_ctrl_inst|cnt_v[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~1 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~1_combout  = (\vga_ctrl_inst|LessThan6~0_combout  & ((!\vga_ctrl_inst|cnt_v [0]) # (!\vga_ctrl_inst|cnt_v [1])))

	.dataa(\vga_ctrl_inst|cnt_v [1]),
	.datab(\vga_ctrl_inst|cnt_v [0]),
	.datac(\vga_ctrl_inst|LessThan6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~1 .lut_mask = 16'h7070;
defparam \vga_ctrl_inst|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \vga_ctrl_inst|Equal0~2 (
// Equation(s):
// \vga_ctrl_inst|Equal0~2_combout  = (\vga_ctrl_inst|cnt_h [8] & (\vga_ctrl_inst|cnt_h [9] & (!\vga_ctrl_inst|cnt_h [5] & !\vga_ctrl_inst|cnt_h [6])))

	.dataa(\vga_ctrl_inst|cnt_h [8]),
	.datab(\vga_ctrl_inst|cnt_h [9]),
	.datac(\vga_ctrl_inst|cnt_h [5]),
	.datad(\vga_ctrl_inst|cnt_h [6]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal0~2 .lut_mask = 16'h0008;
defparam \vga_ctrl_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[0]~10 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[0]~10_combout  = (\vga_ctrl_inst|Add1~0_combout  & (((!\vga_ctrl_inst|Equal0~3_combout  & \vga_ctrl_inst|cnt_v [0])) # (!\vga_ctrl_inst|cnt_v[9]~0_combout ))) # (!\vga_ctrl_inst|Add1~0_combout  & (!\vga_ctrl_inst|Equal0~3_combout  & 
// (\vga_ctrl_inst|cnt_v [0])))

	.dataa(\vga_ctrl_inst|Add1~0_combout ),
	.datab(\vga_ctrl_inst|Equal0~3_combout ),
	.datac(\vga_ctrl_inst|cnt_v [0]),
	.datad(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[0]~10 .lut_mask = 16'h30BA;
defparam \vga_ctrl_inst|cnt_v[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \vga_pic_inst|rd_en~5 (
// Equation(s):
// \vga_pic_inst|rd_en~5_combout  = (\vga_ctrl_inst|Add3~6_combout ) # ((\vga_ctrl_inst|Add3~4_combout ) # ((\vga_ctrl_inst|Add3~0_combout ) # (\vga_ctrl_inst|Add3~2_combout )))

	.dataa(\vga_ctrl_inst|Add3~6_combout ),
	.datab(\vga_ctrl_inst|Add3~4_combout ),
	.datac(\vga_ctrl_inst|Add3~0_combout ),
	.datad(\vga_ctrl_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~5 .lut_mask = 16'hFFFE;
defparam \vga_pic_inst|rd_en~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \vga_pic_inst|rd_en~6 (
// Equation(s):
// \vga_pic_inst|rd_en~6_combout  = (\vga_ctrl_inst|Add3~12_combout ) # ((\vga_ctrl_inst|Add3~8_combout  & \vga_pic_inst|rd_en~5_combout ))

	.dataa(\vga_ctrl_inst|Add3~8_combout ),
	.datab(\vga_pic_inst|rd_en~5_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add3~12_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~6 .lut_mask = 16'hFF88;
defparam \vga_pic_inst|rd_en~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \vga_pic_inst|rd_en~8 (
// Equation(s):
// \vga_pic_inst|rd_en~8_combout  = (\vga_ctrl_inst|Add3~6_combout  & (((\vga_ctrl_inst|Add3~4_combout  & \vga_ctrl_inst|Add3~2_combout )) # (!\vga_ctrl_inst|Add3~0_combout ))) # (!\vga_ctrl_inst|Add3~6_combout  & (!\vga_ctrl_inst|Add3~0_combout  & 
// ((\vga_ctrl_inst|Add3~4_combout ) # (\vga_ctrl_inst|Add3~2_combout ))))

	.dataa(\vga_ctrl_inst|Add3~6_combout ),
	.datab(\vga_ctrl_inst|Add3~4_combout ),
	.datac(\vga_ctrl_inst|Add3~0_combout ),
	.datad(\vga_ctrl_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~8 .lut_mask = 16'h8F0E;
defparam \vga_pic_inst|rd_en~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \vga_pic_inst|rd_en~9 (
// Equation(s):
// \vga_pic_inst|rd_en~9_combout  = (\vga_ctrl_inst|Add3~8_combout  & ((\vga_pic_inst|rd_en~8_combout  & ((!\vga_ctrl_inst|Add3~0_combout ))) # (!\vga_pic_inst|rd_en~8_combout  & ((\vga_ctrl_inst|Add3~12_combout ) # (\vga_ctrl_inst|Add3~0_combout ))))) # 
// (!\vga_ctrl_inst|Add3~8_combout  & (((\vga_ctrl_inst|Add3~12_combout ))))

	.dataa(\vga_pic_inst|rd_en~8_combout ),
	.datab(\vga_ctrl_inst|Add3~12_combout ),
	.datac(\vga_ctrl_inst|Add3~0_combout ),
	.datad(\vga_ctrl_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~9 .lut_mask = 16'h5ECC;
defparam \vga_pic_inst|rd_en~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \vga_pic_inst|rd_en~10 (
// Equation(s):
// \vga_pic_inst|rd_en~10_combout  = ((\vga_ctrl_inst|Add3~16_combout ) # ((\vga_pic_inst|rd_en~9_combout  & !\vga_ctrl_inst|Add3~10_combout ))) # (!\vga_ctrl_inst|Add2~16_combout )

	.dataa(\vga_ctrl_inst|Add2~16_combout ),
	.datab(\vga_pic_inst|rd_en~9_combout ),
	.datac(\vga_ctrl_inst|Add3~10_combout ),
	.datad(\vga_ctrl_inst|Add3~16_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~10 .lut_mask = 16'hFF5D;
defparam \vga_pic_inst|rd_en~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \vga_pic_inst|pix_data~6 (
// Equation(s):
// \vga_pic_inst|pix_data~6_combout  = (!\vga_ctrl_inst|Add2~16_combout  & (\vga_ctrl_inst|pix_data_req~3_combout  & !\vga_ctrl_inst|Add2~14_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add2~16_combout ),
	.datac(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datad(\vga_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~6 .lut_mask = 16'h0030;
defparam \vga_pic_inst|pix_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \vga_pic_inst|LessThan18~0 (
// Equation(s):
// \vga_pic_inst|LessThan18~0_combout  = (\vga_ctrl_inst|Add2~14_combout  & \vga_ctrl_inst|Add2~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add2~14_combout ),
	.datad(\vga_ctrl_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|LessThan18~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|LessThan18~0 .lut_mask = 16'hF000;
defparam \vga_pic_inst|LessThan18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \vga_pic_inst|LessThan10~0 (
// Equation(s):
// \vga_pic_inst|LessThan10~0_combout  = (\vga_ctrl_inst|Add2~16_combout ) # ((\vga_ctrl_inst|Add2~18_combout ) # ((\vga_pic_inst|LessThan18~0_combout ) # (!\vga_ctrl_inst|pix_data_req~3_combout )))

	.dataa(\vga_ctrl_inst|Add2~16_combout ),
	.datab(\vga_ctrl_inst|Add2~18_combout ),
	.datac(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datad(\vga_pic_inst|LessThan18~0_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|LessThan10~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|LessThan10~0 .lut_mask = 16'hFFEF;
defparam \vga_pic_inst|LessThan10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \vga_pic_inst|pix_data~7 (
// Equation(s):
// \vga_pic_inst|pix_data~7_combout  = (\vga_pic_inst|LessThan10~0_combout  & ((\vga_ctrl_inst|Add2~16_combout ) # ((!\vga_ctrl_inst|Add2~12_combout ) # (!\vga_pic_inst|pix_data[13]~3_combout ))))

	.dataa(\vga_ctrl_inst|Add2~16_combout ),
	.datab(\vga_pic_inst|pix_data[13]~3_combout ),
	.datac(\vga_ctrl_inst|Add2~12_combout ),
	.datad(\vga_pic_inst|LessThan10~0_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~7 .lut_mask = 16'hBF00;
defparam \vga_pic_inst|pix_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \vga_pic_inst|pix_data~8 (
// Equation(s):
// \vga_pic_inst|pix_data~8_combout  = (\vga_pic_inst|pix_data~4_combout  & (\vga_pic_inst|pix_data[13]~5_combout  & ((\vga_pic_inst|pix_data~7_combout ) # (\vga_pic_inst|pix_data~6_combout ))))

	.dataa(\vga_pic_inst|pix_data~7_combout ),
	.datab(\vga_pic_inst|pix_data~4_combout ),
	.datac(\vga_pic_inst|pix_data[13]~5_combout ),
	.datad(\vga_pic_inst|pix_data~6_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~8 .lut_mask = 16'hC080;
defparam \vga_pic_inst|pix_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \vga_pic_inst|pix_data~16 (
// Equation(s):
// \vga_pic_inst|pix_data~16_combout  = (\vga_ctrl_inst|pix_data_req~3_combout  & ((\vga_ctrl_inst|Add2~14_combout  & (!\vga_ctrl_inst|Add2~16_combout )) # (!\vga_ctrl_inst|Add2~14_combout  & (\vga_ctrl_inst|Add2~16_combout  & !\vga_ctrl_inst|Add2~12_combout 
// ))))

	.dataa(\vga_ctrl_inst|Add2~14_combout ),
	.datab(\vga_ctrl_inst|Add2~16_combout ),
	.datac(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datad(\vga_ctrl_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~16 .lut_mask = 16'h2060;
defparam \vga_pic_inst|pix_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \vga_pic_inst|pix_data~20 (
// Equation(s):
// \vga_pic_inst|pix_data~20_combout  = ((\vga_pic_inst|pix_data~2_combout  & (!\vga_ctrl_inst|Add2~16_combout  & \vga_pic_inst|pix_data[13]~3_combout ))) # (!\vga_pic_inst|LessThan10~0_combout )

	.dataa(\vga_pic_inst|LessThan10~0_combout ),
	.datab(\vga_pic_inst|pix_data~2_combout ),
	.datac(\vga_ctrl_inst|Add2~16_combout ),
	.datad(\vga_pic_inst|pix_data[13]~3_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~20 .lut_mask = 16'h5D55;
defparam \vga_pic_inst|pix_data~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \vga_pic_inst|Equal0~0 (
// Equation(s):
// \vga_pic_inst|Equal0~0_combout  = (\vga_pic_inst|rom_addr [13] & (!\vga_pic_inst|rom_addr [11] & (!\vga_pic_inst|rom_addr [12] & \vga_pic_inst|rom_addr [0])))

	.dataa(\vga_pic_inst|rom_addr [13]),
	.datab(\vga_pic_inst|rom_addr [11]),
	.datac(\vga_pic_inst|rom_addr [12]),
	.datad(\vga_pic_inst|rom_addr [0]),
	.cin(gnd),
	.combout(\vga_pic_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|Equal0~0 .lut_mask = 16'h0200;
defparam \vga_pic_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \hsync~output (
	.i(!\vga_ctrl_inst|LessThan0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \vsync~output (
	.i(!\vga_ctrl_inst|LessThan1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N23
cycloneive_io_obuf \rgb[0]~output (
	.i(\vga_ctrl_inst|rgb[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[0]),
	.obar());
// synopsys translate_off
defparam \rgb[0]~output .bus_hold = "false";
defparam \rgb[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N2
cycloneive_io_obuf \rgb[1]~output (
	.i(\vga_ctrl_inst|rgb[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[1]),
	.obar());
// synopsys translate_off
defparam \rgb[1]~output .bus_hold = "false";
defparam \rgb[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \rgb[2]~output (
	.i(\vga_ctrl_inst|rgb[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[2]),
	.obar());
// synopsys translate_off
defparam \rgb[2]~output .bus_hold = "false";
defparam \rgb[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \rgb[3]~output (
	.i(\vga_ctrl_inst|rgb[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[3]),
	.obar());
// synopsys translate_off
defparam \rgb[3]~output .bus_hold = "false";
defparam \rgb[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N23
cycloneive_io_obuf \rgb[4]~output (
	.i(\vga_ctrl_inst|rgb[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[4]),
	.obar());
// synopsys translate_off
defparam \rgb[4]~output .bus_hold = "false";
defparam \rgb[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \rgb[5]~output (
	.i(\vga_ctrl_inst|rgb[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[5]),
	.obar());
// synopsys translate_off
defparam \rgb[5]~output .bus_hold = "false";
defparam \rgb[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneive_io_obuf \rgb[6]~output (
	.i(\vga_ctrl_inst|rgb[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[6]),
	.obar());
// synopsys translate_off
defparam \rgb[6]~output .bus_hold = "false";
defparam \rgb[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \rgb[7]~output (
	.i(\vga_ctrl_inst|rgb[7]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[7]),
	.obar());
// synopsys translate_off
defparam \rgb[7]~output .bus_hold = "false";
defparam \rgb[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \rgb[8]~output (
	.i(\vga_ctrl_inst|rgb[8]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[8]),
	.obar());
// synopsys translate_off
defparam \rgb[8]~output .bus_hold = "false";
defparam \rgb[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \rgb[9]~output (
	.i(\vga_ctrl_inst|rgb[9]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[9]),
	.obar());
// synopsys translate_off
defparam \rgb[9]~output .bus_hold = "false";
defparam \rgb[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \rgb[10]~output (
	.i(\vga_ctrl_inst|rgb[10]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[10]),
	.obar());
// synopsys translate_off
defparam \rgb[10]~output .bus_hold = "false";
defparam \rgb[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \rgb[11]~output (
	.i(\vga_ctrl_inst|rgb[11]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[11]),
	.obar());
// synopsys translate_off
defparam \rgb[11]~output .bus_hold = "false";
defparam \rgb[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \rgb[12]~output (
	.i(\vga_ctrl_inst|rgb[12]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[12]),
	.obar());
// synopsys translate_off
defparam \rgb[12]~output .bus_hold = "false";
defparam \rgb[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \rgb[13]~output (
	.i(\vga_ctrl_inst|rgb[13]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[13]),
	.obar());
// synopsys translate_off
defparam \rgb[13]~output .bus_hold = "false";
defparam \rgb[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \rgb[14]~output (
	.i(\vga_ctrl_inst|rgb[14]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[14]),
	.obar());
// synopsys translate_off
defparam \rgb[14]~output .bus_hold = "false";
defparam \rgb[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N16
cycloneive_io_obuf \rgb[15]~output (
	.i(\vga_ctrl_inst|rgb[15]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[15]),
	.obar());
// synopsys translate_off
defparam \rgb[15]~output .bus_hold = "false";
defparam \rgb[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add0~0 (
// Equation(s):
// \vga_ctrl_inst|Add0~0_combout  = \vga_ctrl_inst|cnt_h [0] $ (VCC)
// \vga_ctrl_inst|Add0~1  = CARRY(\vga_ctrl_inst|cnt_h [0])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add0~0_combout ),
	.cout(\vga_ctrl_inst|Add0~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N0
cycloneive_lcell_comb \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \sys_rst_n~input (
	.i(sys_rst_n),
	.ibar(gnd),
	.o(\sys_rst_n~input_o ));
// synopsys translate_off
defparam \sys_rst_n~input .bus_hold = "false";
defparam \sys_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \sys_rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_rst_n~inputclkctrl .clock_type = "global clock";
defparam \sys_rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X33_Y12_N1
dffeas \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \clk_gen_inst|altpll_component|auto_generated|pll1 (
	.areset(!\sys_rst_n~inputclkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\sys_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 3267;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cycloneive_lcell_comb \rst_n~0 (
// Equation(s):
// \rst_n~0_combout  = ((!\sys_rst_n~input_o ) # (!\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(gnd),
	.datab(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\sys_rst_n~input_o ),
	.cin(gnd),
	.combout(\rst_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_n~0 .lut_mask = 16'h3FFF;
defparam \rst_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \rst_n~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~0clkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~0clkctrl .clock_type = "global clock";
defparam \rst_n~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \vga_ctrl_inst|cnt_h[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add0~2 (
// Equation(s):
// \vga_ctrl_inst|Add0~2_combout  = (\vga_ctrl_inst|cnt_h [1] & (!\vga_ctrl_inst|Add0~1 )) # (!\vga_ctrl_inst|cnt_h [1] & ((\vga_ctrl_inst|Add0~1 ) # (GND)))
// \vga_ctrl_inst|Add0~3  = CARRY((!\vga_ctrl_inst|Add0~1 ) # (!\vga_ctrl_inst|cnt_h [1]))

	.dataa(\vga_ctrl_inst|cnt_h [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~1 ),
	.combout(\vga_ctrl_inst|Add0~2_combout ),
	.cout(\vga_ctrl_inst|Add0~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add0~4 (
// Equation(s):
// \vga_ctrl_inst|Add0~4_combout  = (\vga_ctrl_inst|cnt_h [2] & (\vga_ctrl_inst|Add0~3  $ (GND))) # (!\vga_ctrl_inst|cnt_h [2] & (!\vga_ctrl_inst|Add0~3  & VCC))
// \vga_ctrl_inst|Add0~5  = CARRY((\vga_ctrl_inst|cnt_h [2] & !\vga_ctrl_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~3 ),
	.combout(\vga_ctrl_inst|Add0~4_combout ),
	.cout(\vga_ctrl_inst|Add0~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \vga_ctrl_inst|cnt_h[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add0~6 (
// Equation(s):
// \vga_ctrl_inst|Add0~6_combout  = (\vga_ctrl_inst|cnt_h [3] & (!\vga_ctrl_inst|Add0~5 )) # (!\vga_ctrl_inst|cnt_h [3] & ((\vga_ctrl_inst|Add0~5 ) # (GND)))
// \vga_ctrl_inst|Add0~7  = CARRY((!\vga_ctrl_inst|Add0~5 ) # (!\vga_ctrl_inst|cnt_h [3]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~5 ),
	.combout(\vga_ctrl_inst|Add0~6_combout ),
	.cout(\vga_ctrl_inst|Add0~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \vga_ctrl_inst|cnt_h[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add0~8 (
// Equation(s):
// \vga_ctrl_inst|Add0~8_combout  = (\vga_ctrl_inst|cnt_h [4] & (\vga_ctrl_inst|Add0~7  $ (GND))) # (!\vga_ctrl_inst|cnt_h [4] & (!\vga_ctrl_inst|Add0~7  & VCC))
// \vga_ctrl_inst|Add0~9  = CARRY((\vga_ctrl_inst|cnt_h [4] & !\vga_ctrl_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~7 ),
	.combout(\vga_ctrl_inst|Add0~8_combout ),
	.cout(\vga_ctrl_inst|Add0~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \vga_ctrl_inst|cnt_h[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add0~10 (
// Equation(s):
// \vga_ctrl_inst|Add0~10_combout  = (\vga_ctrl_inst|cnt_h [5] & (!\vga_ctrl_inst|Add0~9 )) # (!\vga_ctrl_inst|cnt_h [5] & ((\vga_ctrl_inst|Add0~9 ) # (GND)))
// \vga_ctrl_inst|Add0~11  = CARRY((!\vga_ctrl_inst|Add0~9 ) # (!\vga_ctrl_inst|cnt_h [5]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~9 ),
	.combout(\vga_ctrl_inst|Add0~10_combout ),
	.cout(\vga_ctrl_inst|Add0~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \vga_ctrl_inst|cnt_h~0 (
// Equation(s):
// \vga_ctrl_inst|cnt_h~0_combout  = (!\vga_ctrl_inst|Equal0~3_combout  & \vga_ctrl_inst|Add0~10_combout )

	.dataa(\vga_ctrl_inst|Equal0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add0~10_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_h~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h~0 .lut_mask = 16'h5500;
defparam \vga_ctrl_inst|cnt_h~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \vga_ctrl_inst|cnt_h[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_h~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add0~12 (
// Equation(s):
// \vga_ctrl_inst|Add0~12_combout  = (\vga_ctrl_inst|cnt_h [6] & (\vga_ctrl_inst|Add0~11  $ (GND))) # (!\vga_ctrl_inst|cnt_h [6] & (!\vga_ctrl_inst|Add0~11  & VCC))
// \vga_ctrl_inst|Add0~13  = CARRY((\vga_ctrl_inst|cnt_h [6] & !\vga_ctrl_inst|Add0~11 ))

	.dataa(\vga_ctrl_inst|cnt_h [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~11 ),
	.combout(\vga_ctrl_inst|Add0~12_combout ),
	.cout(\vga_ctrl_inst|Add0~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~12 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add0~14 (
// Equation(s):
// \vga_ctrl_inst|Add0~14_combout  = (\vga_ctrl_inst|cnt_h [7] & (!\vga_ctrl_inst|Add0~13 )) # (!\vga_ctrl_inst|cnt_h [7] & ((\vga_ctrl_inst|Add0~13 ) # (GND)))
// \vga_ctrl_inst|Add0~15  = CARRY((!\vga_ctrl_inst|Add0~13 ) # (!\vga_ctrl_inst|cnt_h [7]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~13 ),
	.combout(\vga_ctrl_inst|Add0~14_combout ),
	.cout(\vga_ctrl_inst|Add0~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \vga_ctrl_inst|cnt_h[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \vga_ctrl_inst|Add0~16 (
// Equation(s):
// \vga_ctrl_inst|Add0~16_combout  = (\vga_ctrl_inst|cnt_h [8] & (\vga_ctrl_inst|Add0~15  $ (GND))) # (!\vga_ctrl_inst|cnt_h [8] & (!\vga_ctrl_inst|Add0~15  & VCC))
// \vga_ctrl_inst|Add0~17  = CARRY((\vga_ctrl_inst|cnt_h [8] & !\vga_ctrl_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~15 ),
	.combout(\vga_ctrl_inst|Add0~16_combout ),
	.cout(\vga_ctrl_inst|Add0~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \vga_ctrl_inst|Equal0~1 (
// Equation(s):
// \vga_ctrl_inst|Equal0~1_combout  = (\vga_ctrl_inst|cnt_h [1] & (\vga_ctrl_inst|cnt_h [0] & (\vga_ctrl_inst|cnt_h [2] & \vga_ctrl_inst|cnt_h [3])))

	.dataa(\vga_ctrl_inst|cnt_h [1]),
	.datab(\vga_ctrl_inst|cnt_h [0]),
	.datac(\vga_ctrl_inst|cnt_h [2]),
	.datad(\vga_ctrl_inst|cnt_h [3]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal0~1 .lut_mask = 16'h8000;
defparam \vga_ctrl_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \vga_ctrl_inst|Equal0~3 (
// Equation(s):
// \vga_ctrl_inst|Equal0~3_combout  = (\vga_ctrl_inst|Equal0~2_combout  & (\vga_ctrl_inst|Equal0~1_combout  & (!\vga_ctrl_inst|cnt_h [7] & \vga_ctrl_inst|cnt_h [4])))

	.dataa(\vga_ctrl_inst|Equal0~2_combout ),
	.datab(\vga_ctrl_inst|Equal0~1_combout ),
	.datac(\vga_ctrl_inst|cnt_h [7]),
	.datad(\vga_ctrl_inst|cnt_h [4]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal0~3 .lut_mask = 16'h0800;
defparam \vga_ctrl_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \vga_ctrl_inst|cnt_h~2 (
// Equation(s):
// \vga_ctrl_inst|cnt_h~2_combout  = (\vga_ctrl_inst|Add0~16_combout  & !\vga_ctrl_inst|Equal0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add0~16_combout ),
	.datad(\vga_ctrl_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_h~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h~2 .lut_mask = 16'h00F0;
defparam \vga_ctrl_inst|cnt_h~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N3
dffeas \vga_ctrl_inst|cnt_h[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_h~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[8] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \vga_ctrl_inst|Add0~18 (
// Equation(s):
// \vga_ctrl_inst|Add0~18_combout  = \vga_ctrl_inst|Add0~17  $ (\vga_ctrl_inst|cnt_h [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt_h [9]),
	.cin(\vga_ctrl_inst|Add0~17 ),
	.combout(\vga_ctrl_inst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~18 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \vga_ctrl_inst|cnt_h~1 (
// Equation(s):
// \vga_ctrl_inst|cnt_h~1_combout  = (!\vga_ctrl_inst|Equal0~3_combout  & \vga_ctrl_inst|Add0~18_combout )

	.dataa(\vga_ctrl_inst|Equal0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add0~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_h~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h~1 .lut_mask = 16'h5500;
defparam \vga_ctrl_inst|cnt_h~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \vga_ctrl_inst|cnt_h[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_h~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[9] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \vga_ctrl_inst|LessThan2~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan2~0_combout  = (!\vga_ctrl_inst|cnt_h [9] & !\vga_ctrl_inst|cnt_h [8])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [9]),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt_h [8]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan2~0 .lut_mask = 16'h0033;
defparam \vga_ctrl_inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \vga_ctrl_inst|cnt_h[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \vga_ctrl_inst|LessThan0~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan0~0_combout  = ((\vga_ctrl_inst|cnt_h [7]) # ((\vga_ctrl_inst|cnt_h [5] & \vga_ctrl_inst|cnt_h [6]))) # (!\vga_ctrl_inst|LessThan2~0_combout )

	.dataa(\vga_ctrl_inst|LessThan2~0_combout ),
	.datab(\vga_ctrl_inst|cnt_h [7]),
	.datac(\vga_ctrl_inst|cnt_h [5]),
	.datad(\vga_ctrl_inst|cnt_h [6]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan0~0 .lut_mask = 16'hFDDD;
defparam \vga_ctrl_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add1~2 (
// Equation(s):
// \vga_ctrl_inst|Add1~2_combout  = (\vga_ctrl_inst|cnt_v [1] & (!\vga_ctrl_inst|Add1~1 )) # (!\vga_ctrl_inst|cnt_v [1] & ((\vga_ctrl_inst|Add1~1 ) # (GND)))
// \vga_ctrl_inst|Add1~3  = CARRY((!\vga_ctrl_inst|Add1~1 ) # (!\vga_ctrl_inst|cnt_v [1]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~1 ),
	.combout(\vga_ctrl_inst|Add1~2_combout ),
	.cout(\vga_ctrl_inst|Add1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[1]~5 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[1]~5_combout  = (\vga_ctrl_inst|cnt_v[9]~0_combout  & (!\vga_ctrl_inst|Equal0~3_combout  & (\vga_ctrl_inst|cnt_v [1]))) # (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~2_combout ) # ((!\vga_ctrl_inst|Equal0~3_combout  & 
// \vga_ctrl_inst|cnt_v [1]))))

	.dataa(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datab(\vga_ctrl_inst|Equal0~3_combout ),
	.datac(\vga_ctrl_inst|cnt_v [1]),
	.datad(\vga_ctrl_inst|Add1~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[1]~5 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|cnt_v[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \vga_ctrl_inst|cnt_v[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add1~4 (
// Equation(s):
// \vga_ctrl_inst|Add1~4_combout  = (\vga_ctrl_inst|cnt_v [2] & (\vga_ctrl_inst|Add1~3  $ (GND))) # (!\vga_ctrl_inst|cnt_v [2] & (!\vga_ctrl_inst|Add1~3  & VCC))
// \vga_ctrl_inst|Add1~5  = CARRY((\vga_ctrl_inst|cnt_v [2] & !\vga_ctrl_inst|Add1~3 ))

	.dataa(\vga_ctrl_inst|cnt_v [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~3 ),
	.combout(\vga_ctrl_inst|Add1~4_combout ),
	.cout(\vga_ctrl_inst|Add1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~4 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[2]~9 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[2]~9_combout  = (\vga_ctrl_inst|Equal0~3_combout  & (\vga_ctrl_inst|Add1~4_combout  & ((!\vga_ctrl_inst|cnt_v[9]~0_combout )))) # (!\vga_ctrl_inst|Equal0~3_combout  & ((\vga_ctrl_inst|cnt_v [2]) # ((\vga_ctrl_inst|Add1~4_combout  & 
// !\vga_ctrl_inst|cnt_v[9]~0_combout ))))

	.dataa(\vga_ctrl_inst|Equal0~3_combout ),
	.datab(\vga_ctrl_inst|Add1~4_combout ),
	.datac(\vga_ctrl_inst|cnt_v [2]),
	.datad(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[2]~9 .lut_mask = 16'h50DC;
defparam \vga_ctrl_inst|cnt_v[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \vga_ctrl_inst|cnt_v[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add1~6 (
// Equation(s):
// \vga_ctrl_inst|Add1~6_combout  = (\vga_ctrl_inst|cnt_v [3] & (!\vga_ctrl_inst|Add1~5 )) # (!\vga_ctrl_inst|cnt_v [3] & ((\vga_ctrl_inst|Add1~5 ) # (GND)))
// \vga_ctrl_inst|Add1~7  = CARRY((!\vga_ctrl_inst|Add1~5 ) # (!\vga_ctrl_inst|cnt_v [3]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~5 ),
	.combout(\vga_ctrl_inst|Add1~6_combout ),
	.cout(\vga_ctrl_inst|Add1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[3]~8 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[3]~8_combout  = (\vga_ctrl_inst|Equal0~3_combout  & (\vga_ctrl_inst|Add1~6_combout  & ((!\vga_ctrl_inst|cnt_v[9]~0_combout )))) # (!\vga_ctrl_inst|Equal0~3_combout  & ((\vga_ctrl_inst|cnt_v [3]) # ((\vga_ctrl_inst|Add1~6_combout  & 
// !\vga_ctrl_inst|cnt_v[9]~0_combout ))))

	.dataa(\vga_ctrl_inst|Equal0~3_combout ),
	.datab(\vga_ctrl_inst|Add1~6_combout ),
	.datac(\vga_ctrl_inst|cnt_v [3]),
	.datad(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[3]~8 .lut_mask = 16'h50DC;
defparam \vga_ctrl_inst|cnt_v[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \vga_ctrl_inst|cnt_v[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add1~8 (
// Equation(s):
// \vga_ctrl_inst|Add1~8_combout  = (\vga_ctrl_inst|cnt_v [4] & (\vga_ctrl_inst|Add1~7  $ (GND))) # (!\vga_ctrl_inst|cnt_v [4] & (!\vga_ctrl_inst|Add1~7  & VCC))
// \vga_ctrl_inst|Add1~9  = CARRY((\vga_ctrl_inst|cnt_v [4] & !\vga_ctrl_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~7 ),
	.combout(\vga_ctrl_inst|Add1~8_combout ),
	.cout(\vga_ctrl_inst|Add1~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[4]~7 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[4]~7_combout  = (\vga_ctrl_inst|Equal0~3_combout  & (\vga_ctrl_inst|Add1~8_combout  & ((!\vga_ctrl_inst|cnt_v[9]~0_combout )))) # (!\vga_ctrl_inst|Equal0~3_combout  & ((\vga_ctrl_inst|cnt_v [4]) # ((\vga_ctrl_inst|Add1~8_combout  & 
// !\vga_ctrl_inst|cnt_v[9]~0_combout ))))

	.dataa(\vga_ctrl_inst|Equal0~3_combout ),
	.datab(\vga_ctrl_inst|Add1~8_combout ),
	.datac(\vga_ctrl_inst|cnt_v [4]),
	.datad(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[4]~7 .lut_mask = 16'h50DC;
defparam \vga_ctrl_inst|cnt_v[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \vga_ctrl_inst|cnt_v[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \vga_ctrl_inst|always1~1 (
// Equation(s):
// \vga_ctrl_inst|always1~1_combout  = (\vga_ctrl_inst|cnt_v [9] & (\vga_ctrl_inst|cnt_v [2] & (\vga_ctrl_inst|cnt_v [3] & !\vga_ctrl_inst|cnt_v [4])))

	.dataa(\vga_ctrl_inst|cnt_v [9]),
	.datab(\vga_ctrl_inst|cnt_v [2]),
	.datac(\vga_ctrl_inst|cnt_v [3]),
	.datad(\vga_ctrl_inst|cnt_v [4]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always1~1 .lut_mask = 16'h0080;
defparam \vga_ctrl_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[9]~0 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[9]~0_combout  = ((!\vga_ctrl_inst|cnt_v [0] & (\vga_ctrl_inst|always1~1_combout  & \vga_ctrl_inst|always1~0_combout ))) # (!\vga_ctrl_inst|Equal0~3_combout )

	.dataa(\vga_ctrl_inst|cnt_v [0]),
	.datab(\vga_ctrl_inst|always1~1_combout ),
	.datac(\vga_ctrl_inst|Equal0~3_combout ),
	.datad(\vga_ctrl_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[9]~0 .lut_mask = 16'h4F0F;
defparam \vga_ctrl_inst|cnt_v[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add1~10 (
// Equation(s):
// \vga_ctrl_inst|Add1~10_combout  = (\vga_ctrl_inst|cnt_v [5] & (!\vga_ctrl_inst|Add1~9 )) # (!\vga_ctrl_inst|cnt_v [5] & ((\vga_ctrl_inst|Add1~9 ) # (GND)))
// \vga_ctrl_inst|Add1~11  = CARRY((!\vga_ctrl_inst|Add1~9 ) # (!\vga_ctrl_inst|cnt_v [5]))

	.dataa(\vga_ctrl_inst|cnt_v [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~9 ),
	.combout(\vga_ctrl_inst|Add1~10_combout ),
	.cout(\vga_ctrl_inst|Add1~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[5]~6 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[5]~6_combout  = (\vga_ctrl_inst|Equal0~3_combout  & (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~10_combout )))) # (!\vga_ctrl_inst|Equal0~3_combout  & ((\vga_ctrl_inst|cnt_v [5]) # ((!\vga_ctrl_inst|cnt_v[9]~0_combout 
//  & \vga_ctrl_inst|Add1~10_combout ))))

	.dataa(\vga_ctrl_inst|Equal0~3_combout ),
	.datab(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datac(\vga_ctrl_inst|cnt_v [5]),
	.datad(\vga_ctrl_inst|Add1~10_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[5]~6 .lut_mask = 16'h7350;
defparam \vga_ctrl_inst|cnt_v[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N31
dffeas \vga_ctrl_inst|cnt_v[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add1~12 (
// Equation(s):
// \vga_ctrl_inst|Add1~12_combout  = (\vga_ctrl_inst|cnt_v [6] & (\vga_ctrl_inst|Add1~11  $ (GND))) # (!\vga_ctrl_inst|cnt_v [6] & (!\vga_ctrl_inst|Add1~11  & VCC))
// \vga_ctrl_inst|Add1~13  = CARRY((\vga_ctrl_inst|cnt_v [6] & !\vga_ctrl_inst|Add1~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~11 ),
	.combout(\vga_ctrl_inst|Add1~12_combout ),
	.cout(\vga_ctrl_inst|Add1~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[6]~4 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[6]~4_combout  = (\vga_ctrl_inst|Equal0~3_combout  & (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~12_combout )))) # (!\vga_ctrl_inst|Equal0~3_combout  & ((\vga_ctrl_inst|cnt_v [6]) # ((!\vga_ctrl_inst|cnt_v[9]~0_combout 
//  & \vga_ctrl_inst|Add1~12_combout ))))

	.dataa(\vga_ctrl_inst|Equal0~3_combout ),
	.datab(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datac(\vga_ctrl_inst|cnt_v [6]),
	.datad(\vga_ctrl_inst|Add1~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[6]~4 .lut_mask = 16'h7350;
defparam \vga_ctrl_inst|cnt_v[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \vga_ctrl_inst|cnt_v[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add1~14 (
// Equation(s):
// \vga_ctrl_inst|Add1~14_combout  = (\vga_ctrl_inst|cnt_v [7] & (!\vga_ctrl_inst|Add1~13 )) # (!\vga_ctrl_inst|cnt_v [7] & ((\vga_ctrl_inst|Add1~13 ) # (GND)))
// \vga_ctrl_inst|Add1~15  = CARRY((!\vga_ctrl_inst|Add1~13 ) # (!\vga_ctrl_inst|cnt_v [7]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~13 ),
	.combout(\vga_ctrl_inst|Add1~14_combout ),
	.cout(\vga_ctrl_inst|Add1~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~14 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[7]~3 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[7]~3_combout  = (\vga_ctrl_inst|Equal0~3_combout  & (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~14_combout )))) # (!\vga_ctrl_inst|Equal0~3_combout  & ((\vga_ctrl_inst|cnt_v [7]) # ((!\vga_ctrl_inst|cnt_v[9]~0_combout 
//  & \vga_ctrl_inst|Add1~14_combout ))))

	.dataa(\vga_ctrl_inst|Equal0~3_combout ),
	.datab(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datac(\vga_ctrl_inst|cnt_v [7]),
	.datad(\vga_ctrl_inst|Add1~14_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[7]~3 .lut_mask = 16'h7350;
defparam \vga_ctrl_inst|cnt_v[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \vga_ctrl_inst|cnt_v[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[7]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[8]~2 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[8]~2_combout  = (\vga_ctrl_inst|Add1~16_combout  & (((\vga_ctrl_inst|cnt_v [8] & !\vga_ctrl_inst|Equal0~3_combout )) # (!\vga_ctrl_inst|cnt_v[9]~0_combout ))) # (!\vga_ctrl_inst|Add1~16_combout  & (((\vga_ctrl_inst|cnt_v [8] & 
// !\vga_ctrl_inst|Equal0~3_combout ))))

	.dataa(\vga_ctrl_inst|Add1~16_combout ),
	.datab(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datac(\vga_ctrl_inst|cnt_v [8]),
	.datad(\vga_ctrl_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[8]~2 .lut_mask = 16'h22F2;
defparam \vga_ctrl_inst|cnt_v[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \vga_ctrl_inst|cnt_v[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[8]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[8] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \vga_ctrl_inst|pix_data_req~0 (
// Equation(s):
// \vga_ctrl_inst|pix_data_req~0_combout  = (!\vga_ctrl_inst|cnt_v [7] & (!\vga_ctrl_inst|cnt_v [8] & !\vga_ctrl_inst|cnt_v [6]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [7]),
	.datac(\vga_ctrl_inst|cnt_v [8]),
	.datad(\vga_ctrl_inst|cnt_v [6]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|pix_data_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|pix_data_req~0 .lut_mask = 16'h0003;
defparam \vga_ctrl_inst|pix_data_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \vga_ctrl_inst|always1~0 (
// Equation(s):
// \vga_ctrl_inst|always1~0_combout  = (!\vga_ctrl_inst|cnt_v [1] & (!\vga_ctrl_inst|cnt_v [5] & \vga_ctrl_inst|pix_data_req~0_combout ))

	.dataa(\vga_ctrl_inst|cnt_v [1]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|cnt_v [5]),
	.datad(\vga_ctrl_inst|pix_data_req~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always1~0 .lut_mask = 16'h0500;
defparam \vga_ctrl_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~0_combout  = (!\vga_ctrl_inst|cnt_v [2] & (!\vga_ctrl_inst|cnt_v [3] & !\vga_ctrl_inst|cnt_v [4]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [2]),
	.datac(\vga_ctrl_inst|cnt_v [3]),
	.datad(\vga_ctrl_inst|cnt_v [4]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~0 .lut_mask = 16'h0003;
defparam \vga_ctrl_inst|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add1~18 (
// Equation(s):
// \vga_ctrl_inst|Add1~18_combout  = \vga_ctrl_inst|Add1~17  $ (\vga_ctrl_inst|cnt_v [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt_v [9]),
	.cin(\vga_ctrl_inst|Add1~17 ),
	.combout(\vga_ctrl_inst|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~18 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[9]~1 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[9]~1_combout  = (\vga_ctrl_inst|Equal0~3_combout  & (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~18_combout )))) # (!\vga_ctrl_inst|Equal0~3_combout  & ((\vga_ctrl_inst|cnt_v [9]) # ((!\vga_ctrl_inst|cnt_v[9]~0_combout 
//  & \vga_ctrl_inst|Add1~18_combout ))))

	.dataa(\vga_ctrl_inst|Equal0~3_combout ),
	.datab(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datac(\vga_ctrl_inst|cnt_v [9]),
	.datad(\vga_ctrl_inst|Add1~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[9]~1 .lut_mask = 16'h7350;
defparam \vga_ctrl_inst|cnt_v[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \vga_ctrl_inst|cnt_v[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[9]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[9] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \vga_ctrl_inst|LessThan1~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan1~0_combout  = ((\vga_ctrl_inst|cnt_v [9]) # (!\vga_ctrl_inst|LessThan6~0_combout )) # (!\vga_ctrl_inst|always1~0_combout )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|always1~0_combout ),
	.datac(\vga_ctrl_inst|LessThan6~0_combout ),
	.datad(\vga_ctrl_inst|cnt_v [9]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan1~0 .lut_mask = 16'hFF3F;
defparam \vga_ctrl_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \vga_ctrl_inst|cnt_h[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \vga_ctrl_inst|Add2~0 (
// Equation(s):
// \vga_ctrl_inst|Add2~0_combout  = \vga_ctrl_inst|cnt_h [0] $ (VCC)
// \vga_ctrl_inst|Add2~1  = CARRY(\vga_ctrl_inst|cnt_h [0])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add2~0_combout ),
	.cout(\vga_ctrl_inst|Add2~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \vga_ctrl_inst|Add2~2 (
// Equation(s):
// \vga_ctrl_inst|Add2~2_combout  = (\vga_ctrl_inst|cnt_h [1] & (!\vga_ctrl_inst|Add2~1 )) # (!\vga_ctrl_inst|cnt_h [1] & ((\vga_ctrl_inst|Add2~1 ) # (GND)))
// \vga_ctrl_inst|Add2~3  = CARRY((!\vga_ctrl_inst|Add2~1 ) # (!\vga_ctrl_inst|cnt_h [1]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~1 ),
	.combout(\vga_ctrl_inst|Add2~2_combout ),
	.cout(\vga_ctrl_inst|Add2~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~2 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \vga_ctrl_inst|Add2~4 (
// Equation(s):
// \vga_ctrl_inst|Add2~4_combout  = (\vga_ctrl_inst|cnt_h [2] & (\vga_ctrl_inst|Add2~3  $ (GND))) # (!\vga_ctrl_inst|cnt_h [2] & (!\vga_ctrl_inst|Add2~3  & VCC))
// \vga_ctrl_inst|Add2~5  = CARRY((\vga_ctrl_inst|cnt_h [2] & !\vga_ctrl_inst|Add2~3 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~3 ),
	.combout(\vga_ctrl_inst|Add2~4_combout ),
	.cout(\vga_ctrl_inst|Add2~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~4 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add2~6 (
// Equation(s):
// \vga_ctrl_inst|Add2~6_combout  = (\vga_ctrl_inst|cnt_h [3] & (!\vga_ctrl_inst|Add2~5 )) # (!\vga_ctrl_inst|cnt_h [3] & ((\vga_ctrl_inst|Add2~5 ) # (GND)))
// \vga_ctrl_inst|Add2~7  = CARRY((!\vga_ctrl_inst|Add2~5 ) # (!\vga_ctrl_inst|cnt_h [3]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~5 ),
	.combout(\vga_ctrl_inst|Add2~6_combout ),
	.cout(\vga_ctrl_inst|Add2~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~6 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add2~8 (
// Equation(s):
// \vga_ctrl_inst|Add2~8_combout  = (\vga_ctrl_inst|cnt_h [4] & ((GND) # (!\vga_ctrl_inst|Add2~7 ))) # (!\vga_ctrl_inst|cnt_h [4] & (\vga_ctrl_inst|Add2~7  $ (GND)))
// \vga_ctrl_inst|Add2~9  = CARRY((\vga_ctrl_inst|cnt_h [4]) # (!\vga_ctrl_inst|Add2~7 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~7 ),
	.combout(\vga_ctrl_inst|Add2~8_combout ),
	.cout(\vga_ctrl_inst|Add2~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~8 .lut_mask = 16'h3CCF;
defparam \vga_ctrl_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add2~12 (
// Equation(s):
// \vga_ctrl_inst|Add2~12_combout  = (\vga_ctrl_inst|cnt_h [6] & ((GND) # (!\vga_ctrl_inst|Add2~11 ))) # (!\vga_ctrl_inst|cnt_h [6] & (\vga_ctrl_inst|Add2~11  $ (GND)))
// \vga_ctrl_inst|Add2~13  = CARRY((\vga_ctrl_inst|cnt_h [6]) # (!\vga_ctrl_inst|Add2~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~11 ),
	.combout(\vga_ctrl_inst|Add2~12_combout ),
	.cout(\vga_ctrl_inst|Add2~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~12 .lut_mask = 16'h3CCF;
defparam \vga_ctrl_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add2~14 (
// Equation(s):
// \vga_ctrl_inst|Add2~14_combout  = (\vga_ctrl_inst|cnt_h [7] & (!\vga_ctrl_inst|Add2~13 )) # (!\vga_ctrl_inst|cnt_h [7] & ((\vga_ctrl_inst|Add2~13 ) # (GND)))
// \vga_ctrl_inst|Add2~15  = CARRY((!\vga_ctrl_inst|Add2~13 ) # (!\vga_ctrl_inst|cnt_h [7]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~13 ),
	.combout(\vga_ctrl_inst|Add2~14_combout ),
	.cout(\vga_ctrl_inst|Add2~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~14 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add2~16 (
// Equation(s):
// \vga_ctrl_inst|Add2~16_combout  = (\vga_ctrl_inst|cnt_h [8] & ((GND) # (!\vga_ctrl_inst|Add2~15 ))) # (!\vga_ctrl_inst|cnt_h [8] & (\vga_ctrl_inst|Add2~15  $ (GND)))
// \vga_ctrl_inst|Add2~17  = CARRY((\vga_ctrl_inst|cnt_h [8]) # (!\vga_ctrl_inst|Add2~15 ))

	.dataa(\vga_ctrl_inst|cnt_h [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~15 ),
	.combout(\vga_ctrl_inst|Add2~16_combout ),
	.cout(\vga_ctrl_inst|Add2~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~16 .lut_mask = 16'h5AAF;
defparam \vga_ctrl_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \vga_ctrl_inst|Equal0~0 (
// Equation(s):
// \vga_ctrl_inst|Equal0~0_combout  = (\vga_ctrl_inst|cnt_h [9] & \vga_ctrl_inst|cnt_h [8])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [9]),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt_h [8]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal0~0 .lut_mask = 16'hCC00;
defparam \vga_ctrl_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \vga_ctrl_inst|pix_data_req~2 (
// Equation(s):
// \vga_ctrl_inst|pix_data_req~2_combout  = (\vga_ctrl_inst|cnt_h [7] & (!\vga_ctrl_inst|Equal0~0_combout  & ((\vga_ctrl_inst|Equal0~1_combout ) # (!\vga_ctrl_inst|LessThan2~1_combout )))) # (!\vga_ctrl_inst|cnt_h [7] & (\vga_ctrl_inst|LessThan2~1_combout  & 
// (!\vga_ctrl_inst|Equal0~1_combout  & \vga_ctrl_inst|Equal0~0_combout )))

	.dataa(\vga_ctrl_inst|LessThan2~1_combout ),
	.datab(\vga_ctrl_inst|Equal0~1_combout ),
	.datac(\vga_ctrl_inst|cnt_h [7]),
	.datad(\vga_ctrl_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|pix_data_req~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|pix_data_req~2 .lut_mask = 16'h02D0;
defparam \vga_ctrl_inst|pix_data_req~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \vga_ctrl_inst|pix_data_req~3 (
// Equation(s):
// \vga_ctrl_inst|pix_data_req~3_combout  = (!\vga_ctrl_inst|pix_data_req~1_combout  & ((\vga_ctrl_inst|pix_data_req~2_combout  & ((!\vga_ctrl_inst|Equal0~0_combout ) # (!\vga_ctrl_inst|LessThan2~0_combout ))) # (!\vga_ctrl_inst|pix_data_req~2_combout  & 
// (!\vga_ctrl_inst|LessThan2~0_combout  & !\vga_ctrl_inst|Equal0~0_combout ))))

	.dataa(\vga_ctrl_inst|pix_data_req~1_combout ),
	.datab(\vga_ctrl_inst|pix_data_req~2_combout ),
	.datac(\vga_ctrl_inst|LessThan2~0_combout ),
	.datad(\vga_ctrl_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|pix_data_req~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|pix_data_req~3 .lut_mask = 16'h0445;
defparam \vga_ctrl_inst|pix_data_req~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \vga_pic_inst|pix_data[13]~5 (
// Equation(s):
// \vga_pic_inst|pix_data[13]~5_combout  = (!\vga_ctrl_inst|Add2~18_combout  & (\vga_ctrl_inst|pix_data_req~3_combout  & ((!\vga_ctrl_inst|Add2~14_combout ) # (!\vga_ctrl_inst|Add2~16_combout ))))

	.dataa(\vga_ctrl_inst|Add2~18_combout ),
	.datab(\vga_ctrl_inst|Add2~16_combout ),
	.datac(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datad(\vga_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data[13]~5 .lut_mask = 16'h1050;
defparam \vga_pic_inst|pix_data[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \vga_pic_inst|pix_data~9 (
// Equation(s):
// \vga_pic_inst|pix_data~9_combout  = (\vga_ctrl_inst|Add2~14_combout  & (\vga_ctrl_inst|Add2~16_combout  & (\vga_ctrl_inst|pix_data_req~3_combout  & !\vga_ctrl_inst|Add2~12_combout )))

	.dataa(\vga_ctrl_inst|Add2~14_combout ),
	.datab(\vga_ctrl_inst|Add2~16_combout ),
	.datac(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datad(\vga_ctrl_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~9 .lut_mask = 16'h0080;
defparam \vga_pic_inst|pix_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \vga_pic_inst|LessThan21~0 (
// Equation(s):
// \vga_pic_inst|LessThan21~0_combout  = (\vga_ctrl_inst|Add2~14_combout ) # ((\vga_ctrl_inst|Add2~16_combout ) # ((\vga_ctrl_inst|Add2~12_combout ) # (!\vga_ctrl_inst|pix_data_req~3_combout )))

	.dataa(\vga_ctrl_inst|Add2~14_combout ),
	.datab(\vga_ctrl_inst|Add2~16_combout ),
	.datac(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datad(\vga_ctrl_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|LessThan21~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|LessThan21~0 .lut_mask = 16'hFFEF;
defparam \vga_pic_inst|LessThan21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \vga_pic_inst|pix_data~10 (
// Equation(s):
// \vga_pic_inst|pix_data~10_combout  = (\vga_pic_inst|pix_data[13]~5_combout ) # ((\vga_pic_inst|pix_data[13]~3_combout  & (!\vga_pic_inst|pix_data~9_combout )) # (!\vga_pic_inst|pix_data[13]~3_combout  & ((\vga_pic_inst|LessThan21~0_combout ))))

	.dataa(\vga_pic_inst|pix_data[13]~3_combout ),
	.datab(\vga_pic_inst|pix_data[13]~5_combout ),
	.datac(\vga_pic_inst|pix_data~9_combout ),
	.datad(\vga_pic_inst|LessThan21~0_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~10 .lut_mask = 16'hDFCE;
defparam \vga_pic_inst|pix_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \vga_pic_inst|pix_data~11 (
// Equation(s):
// \vga_pic_inst|pix_data~11_combout  = (\vga_pic_inst|pix_data~8_combout ) # (!\vga_pic_inst|pix_data~10_combout )

	.dataa(\vga_pic_inst|pix_data~8_combout ),
	.datab(gnd),
	.datac(\vga_pic_inst|pix_data~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~11 .lut_mask = 16'hAFAF;
defparam \vga_pic_inst|pix_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \vga_pic_inst|pix_data[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|pix_data~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|pix_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|pix_data[2] .is_wysiwyg = "true";
defparam \vga_pic_inst|pix_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \vga_pic_inst|rd_en~2 (
// Equation(s):
// \vga_pic_inst|rd_en~2_combout  = (\vga_ctrl_inst|Add2~8_combout  & ((\vga_ctrl_inst|Add2~4_combout ) # (\vga_ctrl_inst|Add2~6_combout ))) # (!\vga_ctrl_inst|Add2~8_combout  & (\vga_ctrl_inst|Add2~4_combout  & \vga_ctrl_inst|Add2~6_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add2~8_combout ),
	.datac(\vga_ctrl_inst|Add2~4_combout ),
	.datad(\vga_ctrl_inst|Add2~6_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~2 .lut_mask = 16'hFCC0;
defparam \vga_pic_inst|rd_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \vga_pic_inst|rd_en~3 (
// Equation(s):
// \vga_pic_inst|rd_en~3_combout  = (\vga_ctrl_inst|Add2~12_combout  & ((\vga_ctrl_inst|Add2~0_combout ) # ((\vga_pic_inst|rd_en~2_combout ) # (\vga_ctrl_inst|Add2~2_combout )))) # (!\vga_ctrl_inst|Add2~12_combout  & (\vga_pic_inst|rd_en~2_combout  & 
// ((\vga_ctrl_inst|Add2~0_combout ) # (\vga_ctrl_inst|Add2~2_combout ))))

	.dataa(\vga_ctrl_inst|Add2~12_combout ),
	.datab(\vga_ctrl_inst|Add2~0_combout ),
	.datac(\vga_pic_inst|rd_en~2_combout ),
	.datad(\vga_ctrl_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~3 .lut_mask = 16'hFAE8;
defparam \vga_pic_inst|rd_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \vga_pic_inst|rd_en~4 (
// Equation(s):
// \vga_pic_inst|rd_en~4_combout  = (\vga_ctrl_inst|Add2~10_combout  & (\vga_pic_inst|rd_en~3_combout  & (\vga_ctrl_inst|Add2~8_combout  & \vga_ctrl_inst|Add2~12_combout ))) # (!\vga_ctrl_inst|Add2~10_combout  & (!\vga_pic_inst|rd_en~3_combout  & 
// (!\vga_ctrl_inst|Add2~8_combout  & !\vga_ctrl_inst|Add2~12_combout )))

	.dataa(\vga_ctrl_inst|Add2~10_combout ),
	.datab(\vga_pic_inst|rd_en~3_combout ),
	.datac(\vga_ctrl_inst|Add2~8_combout ),
	.datad(\vga_ctrl_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~4 .lut_mask = 16'h8001;
defparam \vga_pic_inst|rd_en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \vga_pic_inst|rd_en~12 (
// Equation(s):
// \vga_pic_inst|rd_en~12_combout  = (\vga_ctrl_inst|Add2~18_combout ) # ((\vga_ctrl_inst|Add2~14_combout ) # (!\vga_ctrl_inst|pix_data_req~3_combout ))

	.dataa(\vga_ctrl_inst|Add2~18_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datad(\vga_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~12 .lut_mask = 16'hFFAF;
defparam \vga_pic_inst|rd_en~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add3~10 (
// Equation(s):
// \vga_ctrl_inst|Add3~10_combout  = (\vga_ctrl_inst|cnt_v [6] & (\vga_ctrl_inst|Add3~9  & VCC)) # (!\vga_ctrl_inst|cnt_v [6] & (!\vga_ctrl_inst|Add3~9 ))
// \vga_ctrl_inst|Add3~11  = CARRY((!\vga_ctrl_inst|cnt_v [6] & !\vga_ctrl_inst|Add3~9 ))

	.dataa(\vga_ctrl_inst|cnt_v [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~9 ),
	.combout(\vga_ctrl_inst|Add3~10_combout ),
	.cout(\vga_ctrl_inst|Add3~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~10 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add3~12 (
// Equation(s):
// \vga_ctrl_inst|Add3~12_combout  = (\vga_ctrl_inst|cnt_v [7] & ((GND) # (!\vga_ctrl_inst|Add3~11 ))) # (!\vga_ctrl_inst|cnt_v [7] & (\vga_ctrl_inst|Add3~11  $ (GND)))
// \vga_ctrl_inst|Add3~13  = CARRY((\vga_ctrl_inst|cnt_v [7]) # (!\vga_ctrl_inst|Add3~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~11 ),
	.combout(\vga_ctrl_inst|Add3~12_combout ),
	.cout(\vga_ctrl_inst|Add3~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~12 .lut_mask = 16'h3CCF;
defparam \vga_ctrl_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \vga_pic_inst|rd_en~7 (
// Equation(s):
// \vga_pic_inst|rd_en~7_combout  = (\vga_ctrl_inst|Add3~14_combout  & ((\vga_pic_inst|rd_en~6_combout ) # ((\vga_ctrl_inst|Add3~10_combout )))) # (!\vga_ctrl_inst|Add3~14_combout  & (((!\vga_ctrl_inst|Add3~12_combout ))))

	.dataa(\vga_pic_inst|rd_en~6_combout ),
	.datab(\vga_ctrl_inst|Add3~14_combout ),
	.datac(\vga_ctrl_inst|Add3~10_combout ),
	.datad(\vga_ctrl_inst|Add3~12_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~7 .lut_mask = 16'hC8FB;
defparam \vga_pic_inst|rd_en~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \vga_pic_inst|rd_en~11 (
// Equation(s):
// \vga_pic_inst|rd_en~11_combout  = (!\vga_pic_inst|rd_en~10_combout  & (!\vga_pic_inst|rd_en~4_combout  & (!\vga_pic_inst|rd_en~12_combout  & !\vga_pic_inst|rd_en~7_combout )))

	.dataa(\vga_pic_inst|rd_en~10_combout ),
	.datab(\vga_pic_inst|rd_en~4_combout ),
	.datac(\vga_pic_inst|rd_en~12_combout ),
	.datad(\vga_pic_inst|rd_en~7_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~11 .lut_mask = 16'h0001;
defparam \vga_pic_inst|rd_en~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X18_Y17_N27
dffeas \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rd_en~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1 (
// Equation(s):
// \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout  = (!\vga_pic_inst|rom_addr [13] & ((\vga_pic_inst|rd_en~11_combout ) # (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q )))

	.dataa(\vga_pic_inst|rom_addr [13]),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1 .lut_mask = 16'h5454;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \vga_pic_inst|rom_addr[6]~7 (
// Equation(s):
// \vga_pic_inst|rom_addr[6]~7_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~12_combout )) # (!\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [6])))))

	.dataa(\vga_pic_inst|Add0~12_combout ),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_addr [6]),
	.datad(\vga_pic_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[6]~7 .lut_mask = 16'h00B8;
defparam \vga_pic_inst|rom_addr[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \vga_pic_inst|rom_addr[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[6]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[6] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \vga_pic_inst|rom_addr[3]~4 (
// Equation(s):
// \vga_pic_inst|rom_addr[3]~4_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~6_combout )) # (!\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [3])))))

	.dataa(\vga_pic_inst|Add0~6_combout ),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_addr [3]),
	.datad(\vga_pic_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[3]~4 .lut_mask = 16'h00B8;
defparam \vga_pic_inst|rom_addr[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \vga_pic_inst|rom_addr[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[3] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \vga_pic_inst|rom_addr[4]~5 (
// Equation(s):
// \vga_pic_inst|rom_addr[4]~5_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~8_combout )) # (!\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [4])))))

	.dataa(\vga_pic_inst|Add0~8_combout ),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_addr [4]),
	.datad(\vga_pic_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[4]~5 .lut_mask = 16'h00B8;
defparam \vga_pic_inst|rom_addr[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \vga_pic_inst|rom_addr[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[4] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \vga_pic_inst|Equal0~2 (
// Equation(s):
// \vga_pic_inst|Equal0~2_combout  = (!\vga_pic_inst|rom_addr [5] & (!\vga_pic_inst|rom_addr [6] & (\vga_pic_inst|rom_addr [3] & !\vga_pic_inst|rom_addr [4])))

	.dataa(\vga_pic_inst|rom_addr [5]),
	.datab(\vga_pic_inst|rom_addr [6]),
	.datac(\vga_pic_inst|rom_addr [3]),
	.datad(\vga_pic_inst|rom_addr [4]),
	.cin(gnd),
	.combout(\vga_pic_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|Equal0~2 .lut_mask = 16'h0010;
defparam \vga_pic_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \vga_pic_inst|rom_addr[1]~2 (
// Equation(s):
// \vga_pic_inst|rom_addr[1]~2_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~2_combout )) # (!\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [1])))))

	.dataa(\vga_pic_inst|Add0~2_combout ),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_addr [1]),
	.datad(\vga_pic_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[1]~2 .lut_mask = 16'h00B8;
defparam \vga_pic_inst|rom_addr[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \vga_pic_inst|rom_addr[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[1] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \vga_pic_inst|Add0~4 (
// Equation(s):
// \vga_pic_inst|Add0~4_combout  = (\vga_pic_inst|rom_addr [2] & (\vga_pic_inst|Add0~3  $ (GND))) # (!\vga_pic_inst|rom_addr [2] & (!\vga_pic_inst|Add0~3  & VCC))
// \vga_pic_inst|Add0~5  = CARRY((\vga_pic_inst|rom_addr [2] & !\vga_pic_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~3 ),
	.combout(\vga_pic_inst|Add0~4_combout ),
	.cout(\vga_pic_inst|Add0~5 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_pic_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \vga_pic_inst|rom_addr[2]~3 (
// Equation(s):
// \vga_pic_inst|rom_addr[2]~3_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~4_combout )) # (!\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [2])))))

	.dataa(\vga_pic_inst|rd_en~11_combout ),
	.datab(\vga_pic_inst|Add0~4_combout ),
	.datac(\vga_pic_inst|rom_addr [2]),
	.datad(\vga_pic_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[2]~3 .lut_mask = 16'h00D8;
defparam \vga_pic_inst|rom_addr[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \vga_pic_inst|rom_addr[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[2] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \vga_pic_inst|Equal0~3 (
// Equation(s):
// \vga_pic_inst|Equal0~3_combout  = (\vga_pic_inst|rom_addr [1] & \vga_pic_inst|rom_addr [2])

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [1]),
	.datac(\vga_pic_inst|rom_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|Equal0~3 .lut_mask = 16'hC0C0;
defparam \vga_pic_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \vga_pic_inst|rom_addr[7]~8 (
// Equation(s):
// \vga_pic_inst|rom_addr[7]~8_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~14_combout )) # (!\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [7])))))

	.dataa(\vga_pic_inst|Add0~14_combout ),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_addr [7]),
	.datad(\vga_pic_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[7]~8 .lut_mask = 16'h00B8;
defparam \vga_pic_inst|rom_addr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \vga_pic_inst|rom_addr[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[7] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \vga_pic_inst|rom_addr[5]~6 (
// Equation(s):
// \vga_pic_inst|rom_addr[5]~6_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~10_combout )) # (!\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [5])))))

	.dataa(\vga_pic_inst|Add0~10_combout ),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_addr [5]),
	.datad(\vga_pic_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[5]~6 .lut_mask = 16'h00B8;
defparam \vga_pic_inst|rom_addr[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N29
dffeas \vga_pic_inst|rom_addr[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[5] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \vga_pic_inst|Add0~16 (
// Equation(s):
// \vga_pic_inst|Add0~16_combout  = (\vga_pic_inst|rom_addr [8] & (\vga_pic_inst|Add0~15  $ (GND))) # (!\vga_pic_inst|rom_addr [8] & (!\vga_pic_inst|Add0~15  & VCC))
// \vga_pic_inst|Add0~17  = CARRY((\vga_pic_inst|rom_addr [8] & !\vga_pic_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~15 ),
	.combout(\vga_pic_inst|Add0~16_combout ),
	.cout(\vga_pic_inst|Add0~17 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \vga_pic_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \vga_pic_inst|rom_addr[8]~9 (
// Equation(s):
// \vga_pic_inst|rom_addr[8]~9_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|Add0~16_combout ))) # (!\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|rom_addr [8]))))

	.dataa(\vga_pic_inst|Equal0~4_combout ),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_addr [8]),
	.datad(\vga_pic_inst|Add0~16_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[8]~9 .lut_mask = 16'h5410;
defparam \vga_pic_inst|rom_addr[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N27
dffeas \vga_pic_inst|rom_addr[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[8]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[8] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \vga_pic_inst|rom_addr[10]~11 (
// Equation(s):
// \vga_pic_inst|rom_addr[10]~11_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~20_combout )) # (!\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [10])))))

	.dataa(\vga_pic_inst|Add0~20_combout ),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_addr [10]),
	.datad(\vga_pic_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[10]~11 .lut_mask = 16'h00B8;
defparam \vga_pic_inst|rom_addr[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \vga_pic_inst|rom_addr[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[10]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[10] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \vga_pic_inst|Equal0~1 (
// Equation(s):
// \vga_pic_inst|Equal0~1_combout  = (\vga_pic_inst|rom_addr [9] & (\vga_pic_inst|rom_addr [8] & (\vga_pic_inst|rom_addr [10] & !\vga_pic_inst|rom_addr [7])))

	.dataa(\vga_pic_inst|rom_addr [9]),
	.datab(\vga_pic_inst|rom_addr [8]),
	.datac(\vga_pic_inst|rom_addr [10]),
	.datad(\vga_pic_inst|rom_addr [7]),
	.cin(gnd),
	.combout(\vga_pic_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|Equal0~1 .lut_mask = 16'h0080;
defparam \vga_pic_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \vga_pic_inst|Equal0~4 (
// Equation(s):
// \vga_pic_inst|Equal0~4_combout  = (\vga_pic_inst|Equal0~0_combout  & (\vga_pic_inst|Equal0~2_combout  & (\vga_pic_inst|Equal0~3_combout  & \vga_pic_inst|Equal0~1_combout )))

	.dataa(\vga_pic_inst|Equal0~0_combout ),
	.datab(\vga_pic_inst|Equal0~2_combout ),
	.datac(\vga_pic_inst|Equal0~3_combout ),
	.datad(\vga_pic_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \vga_pic_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \vga_pic_inst|rom_addr[0]~1 (
// Equation(s):
// \vga_pic_inst|rom_addr[0]~1_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~0_combout )) # (!\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [0])))))

	.dataa(\vga_pic_inst|Add0~0_combout ),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_addr [0]),
	.datad(\vga_pic_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[0]~1 .lut_mask = 16'h00B8;
defparam \vga_pic_inst|rom_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \vga_pic_inst|rom_addr[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[0] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \vga_pic_inst|Add0~18 (
// Equation(s):
// \vga_pic_inst|Add0~18_combout  = (\vga_pic_inst|rom_addr [9] & (!\vga_pic_inst|Add0~17 )) # (!\vga_pic_inst|rom_addr [9] & ((\vga_pic_inst|Add0~17 ) # (GND)))
// \vga_pic_inst|Add0~19  = CARRY((!\vga_pic_inst|Add0~17 ) # (!\vga_pic_inst|rom_addr [9]))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~17 ),
	.combout(\vga_pic_inst|Add0~18_combout ),
	.cout(\vga_pic_inst|Add0~19 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~18 .lut_mask = 16'h3C3F;
defparam \vga_pic_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \vga_pic_inst|rom_addr[9]~10 (
// Equation(s):
// \vga_pic_inst|rom_addr[9]~10_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~18_combout )) # (!\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [9])))))

	.dataa(\vga_pic_inst|rd_en~11_combout ),
	.datab(\vga_pic_inst|Add0~18_combout ),
	.datac(\vga_pic_inst|rom_addr [9]),
	.datad(\vga_pic_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[9]~10 .lut_mask = 16'h00D8;
defparam \vga_pic_inst|rom_addr[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \vga_pic_inst|rom_addr[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[9]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[9] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \vga_pic_inst|Add0~22 (
// Equation(s):
// \vga_pic_inst|Add0~22_combout  = (\vga_pic_inst|rom_addr [11] & (!\vga_pic_inst|Add0~21 )) # (!\vga_pic_inst|rom_addr [11] & ((\vga_pic_inst|Add0~21 ) # (GND)))
// \vga_pic_inst|Add0~23  = CARRY((!\vga_pic_inst|Add0~21 ) # (!\vga_pic_inst|rom_addr [11]))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|Add0~21 ),
	.combout(\vga_pic_inst|Add0~22_combout ),
	.cout(\vga_pic_inst|Add0~23 ));
// synopsys translate_off
defparam \vga_pic_inst|Add0~22 .lut_mask = 16'h3C3F;
defparam \vga_pic_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \vga_pic_inst|rom_addr[11]~12 (
// Equation(s):
// \vga_pic_inst|rom_addr[11]~12_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|Add0~22_combout ))) # (!\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|rom_addr [11]))))

	.dataa(\vga_pic_inst|Equal0~4_combout ),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_addr [11]),
	.datad(\vga_pic_inst|Add0~22_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[11]~12 .lut_mask = 16'h5410;
defparam \vga_pic_inst|rom_addr[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \vga_pic_inst|rom_addr[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[11]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[11] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \vga_pic_inst|rom_addr[12]~13 (
// Equation(s):
// \vga_pic_inst|rom_addr[12]~13_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|Add0~24_combout )) # (!\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|rom_addr [12])))))

	.dataa(\vga_pic_inst|Add0~24_combout ),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_addr [12]),
	.datad(\vga_pic_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[12]~13 .lut_mask = 16'h00B8;
defparam \vga_pic_inst|rom_addr[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \vga_pic_inst|rom_addr[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[12]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[12] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFC7278E785206105C71028FFFFA19D470A79D8420E38038FE27EACE33C918B4790E1C010FE63C2DEE3DD8E02D8478E8103EACD25D28A7973FDED1C7C505E9A02FE9A799CA42061E3650127413BAEA21B4701EB4F20700EA2C37DFEE5BAB6D8BE38CE0079A32F7BFE59949848E3CEEC18D8B8FB3F8FCE4E05678E8EC00BE7177BFA18EAA1D078F66F0690F07DFFF1B1B905C3E706F8067E064BFF193F80441F1A3B8477C2F73FFFBCAE1140F1C11C05FD2E17FEBBCF838F078214F0F7D3F4FFD006EB41703CA5C78D1DDFFFFA1E9E612781EC5E38154FFFFFE3B125763C0FC5F9C51CB7FFF619097393F07543CF805FFFFFF7652C6F0F83141C700FBFFFFCF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFC38C10FC1114E38063FFFFFFFC29EF0FC071C79C08FFFFFFFFAB8E389E073E3CF007FFFFFFFE1C71C2F81571C7803FFF3FFFE0F38F0F8705CF3801FF105FFF071C307E701C71C00FD1493FFC38E381F00CE38E007F16AEFFF1C71A1F54679E78016B0B27FF0E3861779F38F38035A9B2DFF871C7970739C71E04CA4333FBC38E383053CE38E0149393A7FF1C71C3600E71E7C8DB2A32BFF8E38E1628738E398EA31B9BFF871C7046839C31F44AD3108FF838E3844E1CE3CCC68AE70F9B61C71C45F0C71E3CC90F39C93F0E38F51FC738E183A8D39F0FF871C791FE39E7786B8E78F0FFC38E3813E1CE3EC00CCB9E8FFE1C70C21F0E718C008AF9F03FF0E38C0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0FC73CADC07138E87FF871D4207C39CE4D03438F17FFC38F4681F1CE6F6086F8F97FFE1C7C4E1E0E74A703739E0FFFF0E3C0E0FC73CC381939E6FFFF070A6F03E39D39C1E39E5FFFFC3826F83F1CA28F0B39E1FFFFE1E407C1E0E15E70338DBFFFFF0F02FE0F8732E3AB1197FFFFF87A67F83E30A73FB396FFFFFFC7601F83F1DF388B311FFFFFFC1121FC0F8ED1E4B313FFFFFFE01607E0F8E78E6B37FFFFFFFF8D403F07E39E7AB2AFFFFFFFFC5881F83E38E2EB1A7FFFFFFFF9AC1FC0F0E722B483FFFFFFFF7EE0FE0F473B08809FFFFFFFF9CF07F07C39EEB100FFFFFFFF5CF80F81F1CF2BE007FFFFFFE387C0FC0F8E66FF803FFFFFFE013E07F0F8702C;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h3C01FFFFFFE071F87F07C38215C00FFFFFFE070F83F81E1C3B0E007FFFFFE0103E1FC1F8D19E7003FFFFFE0083E0FE0F8751E3C01FFFFFE8683F03F03E38C71E00FFFFFE86C0F81F83E19E78E007FFFFEA0F07C0FE1F19B1E7003FFFFEC0F03F0FE07893CF3C01FFFFEC5F81F07F07C7BC71E00FFFFEAFFC0F83F83C30F3CE007FFFE837E07C1FC1FCEB1C7003FFFEC01F07E03E07AF39E3C01FFFE321F80F03F07939E79E00FFFDEA0FC0F81F83F9CE38E007FFC23C3F83E0FC5E0E71CF003FF3C5A1F83E1F217C631C7801FA0604707FFFC1C1FC7CE30FFFC1016D90B24837AC00CC993C71F006D9B2490E5C28FE36DBC196000107C08000C240910FFFFF00;
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0 (
// Equation(s):
// \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout  = (\vga_pic_inst|rom_addr [13] & ((\vga_pic_inst|rd_en~11_combout ) # (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q )))

	.dataa(\vga_pic_inst|rom_addr [13]),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0 .lut_mask = 16'hA8A8;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000001FB88000FF00001FAA000000014D924A0BE5801693CA8000002665B2C068A73669613C0000048FC0E71FF300DE009B9C20008778FF1E7381F078F1CF3F005CFFFFC1E79C1FC1C30C79FC063FFFFF0F7A51FE3E1C7187E087FFEFF8F19483D5B1C38E7E0AFFFC3FC3C6146F239F1CE3F0C7FF135D1FB14BFFDE18C39F077FDC3FF06CF6316C53909CF02FFF633F9FAA31979AB818C701FFFF32F35463DB78713A87304FFFFB3FB3679CBF56FB863105FFFFAF729738C1FFC21C33882FFFFEABF461C77BFC60E38E82FFFFFE60238F3FDC7FD218784FFFFE22F41C71BEAE2D90E784B;
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \vga_pic_inst|Add0~26 (
// Equation(s):
// \vga_pic_inst|Add0~26_combout  = \vga_pic_inst|rom_addr [13] $ (\vga_pic_inst|Add0~25 )

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_pic_inst|Add0~25 ),
	.combout(\vga_pic_inst|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|Add0~26 .lut_mask = 16'h3C3C;
defparam \vga_pic_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \vga_pic_inst|rom_addr[13]~0 (
// Equation(s):
// \vga_pic_inst|rom_addr[13]~0_combout  = (!\vga_pic_inst|Equal0~4_combout  & ((\vga_pic_inst|rd_en~11_combout  & ((\vga_pic_inst|Add0~26_combout ))) # (!\vga_pic_inst|rd_en~11_combout  & (\vga_pic_inst|rom_addr [13]))))

	.dataa(\vga_pic_inst|Equal0~4_combout ),
	.datab(\vga_pic_inst|rd_en~11_combout ),
	.datac(\vga_pic_inst|rom_addr [13]),
	.datad(\vga_pic_inst|Add0~26_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[13]~0 .lut_mask = 16'h5410;
defparam \vga_pic_inst|rom_addr[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \vga_pic_inst|rom_addr[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[13]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[13] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic_inst|rom_addr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic_inst|rd_en~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \vga_ctrl_inst|rgb[0]~0 (
// Equation(s):
// \vga_ctrl_inst|rgb[0]~0_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[0]~0 .lut_mask = 16'h5044;
defparam \vga_ctrl_inst|rgb[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \vga_ctrl_inst|pix_data_req~1 (
// Equation(s):
// \vga_ctrl_inst|pix_data_req~1_combout  = (\vga_ctrl_inst|cnt_v [9] & (((\vga_ctrl_inst|cnt_v [5]) # (!\vga_ctrl_inst|pix_data_req~0_combout )) # (!\vga_ctrl_inst|LessThan6~1_combout ))) # (!\vga_ctrl_inst|cnt_v [9] & (\vga_ctrl_inst|pix_data_req~0_combout 
//  & ((\vga_ctrl_inst|LessThan6~1_combout ) # (!\vga_ctrl_inst|cnt_v [5]))))

	.dataa(\vga_ctrl_inst|LessThan6~1_combout ),
	.datab(\vga_ctrl_inst|cnt_v [9]),
	.datac(\vga_ctrl_inst|cnt_v [5]),
	.datad(\vga_ctrl_inst|pix_data_req~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|pix_data_req~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|pix_data_req~1 .lut_mask = 16'hE7CC;
defparam \vga_ctrl_inst|pix_data_req~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \vga_ctrl_inst|LessThan2~1 (
// Equation(s):
// \vga_ctrl_inst|LessThan2~1_combout  = (!\vga_ctrl_inst|cnt_h [5] & (!\vga_ctrl_inst|cnt_h [6] & !\vga_ctrl_inst|cnt_h [4]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [5]),
	.datac(\vga_ctrl_inst|cnt_h [6]),
	.datad(\vga_ctrl_inst|cnt_h [4]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan2~1 .lut_mask = 16'h0003;
defparam \vga_ctrl_inst|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \vga_ctrl_inst|rgb_valid~0 (
// Equation(s):
// \vga_ctrl_inst|rgb_valid~0_combout  = (\vga_ctrl_inst|LessThan2~0_combout  & (!\vga_ctrl_inst|Equal0~0_combout  & (\vga_ctrl_inst|cnt_h [7] & !\vga_ctrl_inst|LessThan2~1_combout ))) # (!\vga_ctrl_inst|LessThan2~0_combout  & (((!\vga_ctrl_inst|cnt_h [7] & 
// \vga_ctrl_inst|LessThan2~1_combout )) # (!\vga_ctrl_inst|Equal0~0_combout )))

	.dataa(\vga_ctrl_inst|LessThan2~0_combout ),
	.datab(\vga_ctrl_inst|Equal0~0_combout ),
	.datac(\vga_ctrl_inst|cnt_h [7]),
	.datad(\vga_ctrl_inst|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb_valid~0 .lut_mask = 16'h1531;
defparam \vga_ctrl_inst|rgb_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \vga_ctrl_inst|rgb_valid~1 (
// Equation(s):
// \vga_ctrl_inst|rgb_valid~1_combout  = (!\vga_ctrl_inst|pix_data_req~1_combout  & \vga_ctrl_inst|rgb_valid~0_combout )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|pix_data_req~1_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|rgb_valid~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb_valid~1 .lut_mask = 16'h3300;
defparam \vga_ctrl_inst|rgb_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \vga_pic_inst|rd_en~11_wirecell (
// Equation(s):
// \vga_pic_inst|rd_en~11_wirecell_combout  = !\vga_pic_inst|rd_en~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic_inst|rd_en~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~11_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~11_wirecell .lut_mask = 16'h0F0F;
defparam \vga_pic_inst|rd_en~11_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \vga_pic_inst|pic_valid (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rd_en~11_wirecell_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|pic_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|pic_valid .is_wysiwyg = "true";
defparam \vga_pic_inst|pic_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \vga_ctrl_inst|rgb[0]~1 (
// Equation(s):
// \vga_ctrl_inst|rgb[0]~1_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[0]~0_combout ) # ((\vga_pic_inst|pix_data [2] & \vga_pic_inst|pic_valid~q ))))

	.dataa(\vga_pic_inst|pix_data [2]),
	.datab(\vga_ctrl_inst|rgb[0]~0_combout ),
	.datac(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[0]~1 .lut_mask = 16'hE0C0;
defparam \vga_ctrl_inst|rgb[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000400000000971E38C0DF6000E72930000003879C3004747FE18F5B00000174FFF07E3FC00FFFF1C1FC004C887001F83FE007F01F03F805B000001F81FE001FC0F81FC074000000F805E003FE07E07E070003000FE7AFC063E03F07F0400010003F01F9043E01F03F0180144801F80F42C9FE09C1F838039580070C7CE70E321E0F82000F5C00C3C3E600CC00F078300005B00A583E6017E00F838700001A05D781F60265407C1870000428BD7C0FE0140E03C08500000B4787E07E4005F03F08500000B1103F03E2001E01F88100001BD201F81A1505E20F8810;
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h000016380F806DC7E0207E0300000510007FC6E1F23B03F02001F81171C3E42F4B31F01F020002C256103F43FFD90780F020016F33A310F43787037E070200769334120563F27C0FE038200760E2C710152620FC3F02E200A3C220240952C67B8BFC0E20025CC38C604910AED80FC0E2C0A0C4380000F5027FCA7F082C022B828880013000D887F002F006F028640012401F983F862F806C0392C001244FC001FE27F8078301040016B5FA800FE05FC04022140005B701B9007FC5BF040300E00340712D1803FA13F82026000074F344A8801F811F860260000552759F8C00FE107C20328000152667C0C0074103F800600005865907FF0034103F0002000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h003F01F0014441F8000000000003E0FF00024C07C00000000000BF03F60024E03F000000000001F81FD0020F03F800000C00000FC0FF0044FC0F80000E0E00007E03F8044FC0FC0002277C0003F03FE0443E07E0002D8CD0001F81FE0001F81F8004DCC50000FC07E8210F80F8006C1C3A0007E07E82707C0FE036C743B0003F03FC2703E07E056DC43C8001F81FC4701F01FC56DFA3C4000FC0FE4580F81F954CDBBE00007E07F41807C0FE16C9B9F50003F03F41E03E03E94CC97F3F801F81F40F03F01E96DCB3E03400FC0F40FC0F81CD45C97E000007E0740FE07E0AD6049FF00C003F0340FE03E0190049BE00C001F8042FF01F03900097E004000FC040;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFC0FC38C03EFF0080007E0C2FFC07C70D01BBF0080003F0C27FF03E7BE0307F0180001F8C01FE01F7DF0093E0200000FCC41FFC0FD9F8163E03000007F840FFE07E27C243E06000003F0407FF03E07F003E02000001F2203FE01E41F043F14000000F6201FF80C61F8C1E38000000722007FE0F60FDC3E30000000784007FF02307CC3E200000001E4003FF817018C3D400000000C4001FF81F818C3800000000086000FFE07E0CC38000000000828007FE07E08C3C00000000082C003FF01F1CC60000000000E2E001FF40F8CE0000000000020F000FFC07E8C9000000000040F8007FF03ECCE000000000120FC003FF81E8BF800000000121FE000FF80ECF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFC00000000107FF800FFC06CEBC00000000107FF8007FE02D0FE00000000107FFE003FF82D01F000000001077FE001FF80881FC00000001017FF000FFE0DC0FE00000001013FF8007FE0DE07E00000001010FFC001FF0DF01F00000001210FFF001FF8DFC0FC00000012407FF000FFC17C0FE00000016603FF8007FC5FF03E00000014601FFC003FFD1F03F0000001C700FFE001FF90F81FC00000185007FF000FFA07E07E00000301803FF8007FE83E07E000003C40007FE003FF81F03F00000DC04007FE00DFFC1F03F8000500238FFFFFC03FFC03E0FFFFFE401C70C3880E0000FC78FF81F805C7838E01C3D7000E3801E100000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \vga_ctrl_inst|rgb[1]~2 (
// Equation(s):
// \vga_ctrl_inst|rgb[1]~2_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[1]~2 .lut_mask = 16'h5140;
defparam \vga_ctrl_inst|rgb[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add2~18 (
// Equation(s):
// \vga_ctrl_inst|Add2~18_combout  = \vga_ctrl_inst|cnt_h [9] $ (!\vga_ctrl_inst|Add2~17 )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add2~17 ),
	.combout(\vga_ctrl_inst|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~18 .lut_mask = 16'hC3C3;
defparam \vga_ctrl_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \vga_pic_inst|pix_data[13]~3 (
// Equation(s):
// \vga_pic_inst|pix_data[13]~3_combout  = (!\vga_ctrl_inst|Add2~18_combout  & \vga_ctrl_inst|pix_data_req~3_combout )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add2~18_combout ),
	.datac(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data[13]~3 .lut_mask = 16'h3030;
defparam \vga_pic_inst|pix_data[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \vga_pic_inst|pix_data~13 (
// Equation(s):
// \vga_pic_inst|pix_data~13_combout  = (!\vga_pic_inst|pix_data[13]~5_combout  & ((\vga_pic_inst|pix_data~12_combout ) # ((\vga_pic_inst|pix_data~9_combout  & \vga_pic_inst|pix_data[13]~3_combout ))))

	.dataa(\vga_pic_inst|pix_data~12_combout ),
	.datab(\vga_pic_inst|pix_data~9_combout ),
	.datac(\vga_pic_inst|pix_data[13]~5_combout ),
	.datad(\vga_pic_inst|pix_data[13]~3_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~13 .lut_mask = 16'h0E0A;
defparam \vga_pic_inst|pix_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \vga_pic_inst|pix_data~14 (
// Equation(s):
// \vga_pic_inst|pix_data~14_combout  = (\vga_pic_inst|pix_data~8_combout ) # (\vga_pic_inst|pix_data~13_combout )

	.dataa(\vga_pic_inst|pix_data~8_combout ),
	.datab(gnd),
	.datac(\vga_pic_inst|pix_data~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~14 .lut_mask = 16'hFAFA;
defparam \vga_pic_inst|pix_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \vga_pic_inst|pix_data[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|pix_data~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|pix_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|pix_data[4] .is_wysiwyg = "true";
defparam \vga_pic_inst|pix_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \vga_ctrl_inst|rgb[1]~3 (
// Equation(s):
// \vga_ctrl_inst|rgb[1]~3_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[1]~2_combout ) # ((\vga_pic_inst|pix_data [4] & \vga_pic_inst|pic_valid~q ))))

	.dataa(\vga_ctrl_inst|rgb[1]~2_combout ),
	.datab(\vga_pic_inst|pix_data [4]),
	.datac(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[1]~3 .lut_mask = 16'hE0A0;
defparam \vga_ctrl_inst|rgb[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y22_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFE7CFF0007FD800407F82FFFFFC7FFF8007FDF9C003F82FFFFFE7DFFC163FFF0E001F82FFF57F1BE6C163FFFAF800F82FFEB3F3BE1F0437C0A3800782FFE81E37F3F843FF800000382FFA3833FE3FE6387F00C00282FF7B8F3FC3F26307020C00082FFFD073FA3F8E1E77187000823F7D1F2F87FF0407E1C5800E23FBF0F3F83FFE307E047800620FFF5F2F87FFE3C7E007C006207FB3F2F0FFFE3A3001FE002307FAFE3F8FFFE143F79FF000103F9FE3F7FFFE402179FF800100FBFF1FFFFF7F82359FFC041007FFF5FFFFC7027730FFE061007BFF5FFFFE6387E00FFF061003FFE1FFFFA639F800FFF8C10007FC5FFFFDF84FF8EFFFCC1000FFDFFFFFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFC001FFFEC14007FFFFFFFFFFFC00FFFFFE1C003FFFFFFFFFFF4003FFFFE1E000FFFFFFFFFFFE001FFFFE1F0007FFFFFFFFFFF000FFFFA1FC007FFFFFFFFFFF8003FFFA1FC003FFFFB82FFFFC003FFFA1FE001FFFCE0FFFFFE001FFFA1FF8007FF8E0FBFFFF0007FF80FF8007FF8FDFCBFFF8007FF86FFC001FF8FD7C5FFFC003FF86FFE001FD8E3BC1FFFE001FFC6FFF000398E21C07FFF000FFC67FF800618F16407FFF8007FC67FFC00198F1EE01FBFC003FC61FFE00018F0F800FBFE001FC60FFF00118E0F400A3FF000FC603FF8031810FC0007FF8007C601FFE0319F0FC0007FFC003C601FFE011FFCD8000FFFE000C400FFF011FFCFC000FFFF000C6;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h003FFC113FDB4000FFFF800C4003FFC592FFBC001FFFFC00C4000FFE521FFF0001FFFFE00C6001FFF520FE7C003FFFFF00C60003FFD207FDC003FFFFF80860001FFF803DBC003FFFFFC0060000FFD800F3C007FFFFFE0020001FFFC00E7C00FFFFFFF00200007FEE004FE00FFFFFFF84200001FEE001FC05FFFFFFF86000000FF7004FC07FFFFFFFE60000007F3000FC0FFFFFFFFF40000007FF808FC3FFFFFFFFF40000001FFE00FC3FFFFFFFFF44800001FFE00FD7FFFFFFFFF44C00000FFF10F9FFFFFFFFFF24E00000BFF90FFFFFFFFFFFF26F000003FFF0FEFFFFFFFFFF26F800000FFF0F1FFFFFFFFFF26FC000007FF0C07FFFFFFFFF07FE000007FF0C;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h03FFFFFFFFF01FF800003FF0C03FFFFFFFFF01FF800001FF1001FFFFFFFFF01FFE000007F1800FFFFFFFFF01FFE000007F08003FFFFFFFF01FFF000001F0C001FFFFFFFF01FFF800001F0E001FFFFFFFF01FFFC00000F0F000FFFFFFFF01FFFF0000070FC003FFFFFFF05FFFF0000038FC001FFFFFFF07FFFF8000038FF001FFFFFFF27FFFFC000000FF000FFFFFFFA7FFFFE000004FF8003FFFFFF67FFFFF000004FFE001FFFFFEE7FFFFF8000007FE001FFFFFEE3FFFFFE000007FF000FFFFFFE3FFFFFE000003FF0007FFFFC41FFFFFFFC00003FFE000001000FC0F03F7FE0000FC07FFFE1003C07C0FFFC0000001F801FA00000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000037E03F003F80001F31C000001BF81FC001F87FE07F9C0000037300007FFFFFF00001FE00002DFFFFFE003FFFF8001FFC0005BFFFFFE001FFFFE000FFE00037FFFFFF0009FFFC0007FF8007FFFFFFF0030FFF84003FF8006FFF9FFFC081FFF84001FFC006FFF99FFE1007FF0A000FFE004FFE197FF8067FF8303C1FF005FFFF9BFF4083FFFEF001FF804FFFF9DFF8003FFFF8001FFC00FFFFDDFF0001FFFD98007FE00FFFFEDFE0800FFFD3D003FF00FFFFFC7838007FFFF9003FF00FFFFF4F67C003FFFF9001FF00FFFFF83DFE001BFDF8040FF00F;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \vga_ctrl_inst|rgb[2]~4 (
// Equation(s):
// \vga_ctrl_inst|rgb[2]~4_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[2]~4 .lut_mask = 16'h5410;
defparam \vga_ctrl_inst|rgb[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \vga_ctrl_inst|rgb[2]~5 (
// Equation(s):
// \vga_ctrl_inst|rgb[2]~5_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[2]~4_combout ) # ((\vga_pic_inst|pix_data [2] & \vga_pic_inst|pic_valid~q ))))

	.dataa(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datab(\vga_ctrl_inst|rgb[2]~4_combout ),
	.datac(\vga_pic_inst|pix_data [2]),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[2]~5 .lut_mask = 16'hA888;
defparam \vga_ctrl_inst|rgb[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00003D0000007FE0003F8004000001C2000007FE0007FC004000001E0000083FFF9FFFE004000701E40E0083FFF1FFFF004000C41C01101837FF1C7FF804000F20C8000383FC0007FFC04004518C8220383FC0007FFD04004100C0200783FCF1C7FFF04004308C0040701FCF3CFFFF04004000D000000404F38FFFF04004000D044000304F38FFFF84000400C0080003C4000FFFF84000480C0080003E4000FFFFC5000500C0000001C4E38FFFFE7000600C000000005038FFFFE7000601E000008005218FFFFE7000601A000038021679FFFFE7000201A0000383E0001FFFFE7000201E0000783E8001FFFFC7000001A00002004FFF1FFFFC7000001E000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h000001FFFFC7400000000000000000FFFFFE7C000000000000000003FFFFE7E000000000000000001FFFFE7F000000000000000000FFFFE7FC000000000000000003FFFE7FC00000003FE00000003FFFE7FE0000000FF040000001FFFE7FF8000000FF0100000007FFE7FF8000000FE0000000007FFE1FFC000000FD8020000003FFE1FFE000020FE4010000001FFA1FFF000060FD6008000000FFA1FFF8000E0FE90040000007FA1FFFC000E0FE40000000003FA1FFFE001E0FF08000000001FA1FFFF001E0FF2000A000000FA1FFFF801E01F200000000007A1FFFFE01E007200000000003A1FFFFE03E007040000000000A1FFFFF03E003000008000000A1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFC3E002400000000000A1FFFFFC7E002080000000000A1FFFFFE7C002880010000000A1FFFFFF7C003100000000000A1FFFFFFFC003000020000000E1FFFFFFDC00000004000000061FFFFFFDC00040008000000065FFFFFFF800080000000000065FFFFFFFA00100000000000065FFFFFFEA00200000000000067FFFFFFFB00700080000000067FFFFFFF300700100000000047FFFFFFFF80F00200000000047FFFFFFFFE0F000000000000477FFFFFFFE0F000000000000473FFFFFFFF1F020000000000671FFFFFFFF9F040000000000670FFFFFFFFFF0800000000002707FFFFFFFFF1000000000000703FFFFFFFFF2000000000000601FFFFFFFFF0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000000000006007FFFFFFFF40000000000006007FFFFFFFE80000000000006001FFFFFFFE80000000000006001FFFFFFFF80000000000006000FFFFFFFFC00000000000060007FFFFFFFE00000000000060003FFFFFFFF00000000000060000FFFFFFFFC0000000000020000FFFFFFFFC00000000000000007FFFFFFFF00000000000000003FFFFFFFF00000000008000001FFFFFFFF80000000008000000FFFFFFFFE00000000000000007FFFFFFFE00000000100000001FFFFFFFF00000000200000001FFFFFFFF0000000078000000003FFFFFFFE000001F8003FFFC0001FFFF03FFFFFFE0003FFFF0003FFFFFFFF801FC00000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000077FFC0007FFFFFFF3E0000000BFFE00003FF801FFFE00000017000007FFFFFFFFFFE0000002C000000003FFFFFFFE00000018000000001FFFFFFFF00000070000000000DFFFFFFF800000700000000022FFFFFFFC00000600060000040FFFFFFFE000006000E0000100FFFF7FFF000006001E10002027FFFFFC0000006000018000183FFFF00000000600001C000403FFFE00000000600001E000001FFFE00FF8000600000F002000FFFEF8FFC000600000F0440007FFFF8FFC00060000078080003FFFF8FFE00060000038000001BFE0003F00060;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \vga_ctrl_inst|rgb[3]~6 (
// Equation(s):
// \vga_ctrl_inst|rgb[3]~6_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[3]~6 .lut_mask = 16'h5044;
defparam \vga_ctrl_inst|rgb[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \vga_ctrl_inst|rgb[3]~7 (
// Equation(s):
// \vga_ctrl_inst|rgb[3]~7_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[3]~6_combout ) # ((\vga_pic_inst|pic_valid~q  & \vga_pic_inst|pix_data [4]))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|pix_data [4]),
	.datac(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datad(\vga_ctrl_inst|rgb[3]~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[3]~7 .lut_mask = 16'hF080;
defparam \vga_ctrl_inst|rgb[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000C0000000040000000000000000000000008FFFFF80000000000000000013FFFFFFFFC0000000000000027FFFFFFFFE000000000000000FFFFFFFFFF200000000000000FFFFFFFFFC100000000000001FFFFFFFFF8000000000000001FFFFFFFFE0000000000000001FFFFEFFFC0180000000000001FFFFE7FF807C0000000000001FFFFE3FF03FC0000000000001FFFFE1FE0FFE0000000000001FFFFF0FC1FFF0000000000001FFFFF0F83FFF8000000000001FFFFF8787FFFC000000000001FFFFFC70FFFFE400000000001F;
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFC21FFFFF800000000001FFFFFE21FFFFF800000000001FFFFFE03FFFFFC00000000001FFF8FE03F1FFFC00000000001FFF03E07E0FFFC80000000001FFF01F07E1FFFC00000000001FFF80707C1FFFC00000000001FFFC070FC3FFFC00000000001FFFC070FC3FFFE00000000001FFFE0F0FC7FFFBF8000000001FFFC1F0F87FFFCF8000000001FFF83F1F87FFFC38000000001FFF87F1F87FFFC18000000000FFF8FF1F0FFFFE38000000000FFF9FF1F8FFFFFF8E00000000FFF9FE1FFFFFFFF8C20000000FFF9FE1FFFFFFFD8800000000FFFDFE1FFFFFFC18000000000FFFDFE1FFFFFFC10000000020FFFFFE1FFFFFFFB0000000020FFFFFE1FFFFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFE000020BFFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFC0000003FFFFFFFC01FFFFFFFC0000001FFFFFFF0003FFFFFFE00000007FFFFFF0000FFFFFFF80000007FFFFFF00007FFFFFF80000003FFFFFF02001FFFFFFC0000001FFFFFF01800FFFFFFE0000000FFFFFF00C007FFFFFF00000007FFFFF006003FFFFFF80000003FFFFF003003FFFFFFC0000001FFFFF003001F7FFFFE0000000FFFFF00180047FFFFF00000007FFFFE0180007FFFFF80000001FFFFF8180007FFFFFC0000001FFFFF8380007FFFFFF0000000FFFFFC380007FFFFFF00;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h000003FFFFC38000FFFFFFF00000003BFFFC70000FFFFFFF00000001BFFFC70000FFFFFFF00000000BFFFCE0001FFFFFFF000000003FFFCE0001FFFFFFF000000003FFFFC0003FFFFFFF800000003FFFF80007FFFFFFF800000001FFFF0000FFFFFFFF800000001DFFE0001FFFFFFFF800000001DFFC0003FFFFFFFF800000000CFF80007FFFFFFFF800000000CFF8000FFFFFFFFFA0000000007F0001FFFFFFFFFA0000000001F0007FFFFFFFFFA0000000001F000FFFFFFFFFFA0000000000E001FFFFFFFFFF800000000006003FFFFFFFFFF800000000000007FFFFFFFFFF80000000000000FFFFFFFFFFF80000000000001FFFFFFFFFFF80000000000003;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFF80000000000003FFFFFFFFFFF80000000000007FFFFFFFFFFF80000000000007FFFFFFFFFFF80000000000007FFFFFFFFFFF80000000000003FFFFFFFFFFF80000000000001FFFFFFFFFFF80000000000000FFFFFFFFFFF800000000000003FFFFFFFFFF800000000000003FFFFFFFFFF800000000000000FFFFFFFFFF800000000000000FFFFFFFFFF0000000000000007FFFFFFFFF0000000000000001FFFFFFFFF0000000000000001FFFFFFFFE0000000000000000FFFFFFFFC0000000000000000FFFFFFFF8000000000000000001FFFFFE00000000000000000000000000000000000000000000007FE0000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \vga_ctrl_inst|rgb[4]~8 (
// Equation(s):
// \vga_ctrl_inst|rgb[4]~8_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[4]~8 .lut_mask = 16'h5140;
defparam \vga_ctrl_inst|rgb[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \vga_ctrl_inst|rgb[4]~9 (
// Equation(s):
// \vga_ctrl_inst|rgb[4]~9_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[4]~8_combout ) # ((\vga_pic_inst|pic_valid~q  & \vga_pic_inst|pix_data [4]))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|pix_data [4]),
	.datac(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datad(\vga_ctrl_inst|rgb[4]~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[4]~9 .lut_mask = 16'hF080;
defparam \vga_ctrl_inst|rgb[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y22_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h000083E00FAA8705B0306C4C00000572007E74784EACDB63C10158558177FF07F71A7451EB00262AF42A8F8C7BB63FB2949586FDC08183BED0EC9959B6E9460B90BC5984353150086D9880004C4905603821F18893646610092F7C31069B3A55C9BB3872864A528AA0259AC06040D8012A42853066024C8E1B1E24C854B6FE308940169E5EB1533601E8AC53319800FB4689D4993C5E80F03F8E8004AA0240CCC846F85843D9B404D39FD18C664D3FBEDA028CC00E5E5C60F13375FFAB0360700017AEB18F09997BE0C03D8100305CF472984D731F8812F80007960EA149C66B10F9308700004D78A85E8F11E10FE581D000068CDD67A47995183F6C4E00000F;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hE23F0EE1C433E1F100A000000007F87F1C757A1FD501000000033F47F0E32FF07F844000000803F80FC382FF03F000101B00003FC07E38C7FC1F30000BEB00017E03E1EB7FE0FD8204E76C0003F85F8F329E07EC3407F848003F80FC3536E83F400D9E638000FC17C03C1F83F88213E696001FE03F09F1FE0FDC292A6AD002DF05FC788FD07C531036AF4007F817D3FC9E83FADFB64AEE000FC17FDAC1FC1F8D9093A520C07F03FFBF0FE0FA5900F6521C07F01FDD31FD0FFD9280E4FB202F83FD8D85E43F5368944FC403FC0697CF0FC1D51E46C5D02007E0211E71FE0BD942BA5C6C003F009033CFF01DC4E3A48E8003FC0561DC7F81520C1449CC001FC057;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hCEE2FE160D3CC4A600007E05C6662FC16E647248D00007F03C7114FFDDFACE248C00007F93A119E7E59F4B424EA800017F7EC8CD4FFCFE002584000007D9EE63707D3BA91A594000003FB8F33307D73ECCA5CA000001F32399987F43AAEA4C8000001F9E0DCCC3EC0FDEAD90000000D3C066238E40B76A0800000000DA737338F50366A5800000005CE11B1DE3B81A6A0000000000D599CCCE1FC146A1800000002A188EC6617D0EE818000000000366333B83D3469500000000005711989A3F88618600000000E1998CCCF1F92F60200000001779CCEC663FB0C4460000000115462331BCBD24ABB00000001256333B89C1D0EE3020000001A0B198C8C43D0D;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hF40200000018699CCE6661CACF8800000001A50CE63713C5073E84C0000016B66711999C32C3F6240000014E33389CCCF0B03FB0400000189998CCE6273D80FD80000000AF9CCE472332FC07EC0400001ECEE6331F1CD1EC7E5040000058633388DC4E8781FE11000011F3199C4EE66DBC0FC01000003A99CCE67631B5E0FD4100001FBCCE6733B9963F83E4180000DA6633181CC4BAFC1FB050001D1A3198CC66721BE0FD0000015E998CC663F3D4FE0FF200002334CC6263311E85E01E3A000103DA39B33388467C0DF74A001826E488106559C07C723E21BF90B5CB9816FF7C54064CFFF04882EC38E0CD4608B9C6EDFF89001ED07F70724C802FF8000000;
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000085F4010FFFFF05601FF8104A1C017E71D70799BD257B7007F0E027D7375FE39E53644C0370259C4EABA6381FA6AA50186A0001A0142FE3B974CB2DA0738000002F82FC7109329B48EA480010017A25E18E48945A43750000400FF4F71CDA4DA4D605400065013F8120711E66F6B0160000500DA303AB75C2C3B4850000B66078EB3E6504D729AC5A0002CA01D8E9DFB2E4032D2DE000552029281F4A72C10B79590000C480D18162B297B4D267F00001B0B67C0FE0F7D0DE5BB9000026855FE0788C2D7184CBF00001D046FE00D83FDB253738000000D641FC20E3775D293DE0;
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \vga_ctrl_inst|rgb[5]~10 (
// Equation(s):
// \vga_ctrl_inst|rgb[5]~10_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[5]~10 .lut_mask = 16'h5044;
defparam \vga_ctrl_inst|rgb[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \vga_pic_inst|pix_data~15 (
// Equation(s):
// \vga_pic_inst|pix_data~15_combout  = (\vga_ctrl_inst|Add2~14_combout  & (!\vga_ctrl_inst|Add2~16_combout )) # (!\vga_ctrl_inst|Add2~14_combout  & (\vga_ctrl_inst|Add2~16_combout  & !\vga_ctrl_inst|Add2~12_combout ))

	.dataa(\vga_ctrl_inst|Add2~14_combout ),
	.datab(\vga_ctrl_inst|Add2~16_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~15 .lut_mask = 16'h2266;
defparam \vga_pic_inst|pix_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \vga_pic_inst|pix_data~24 (
// Equation(s):
// \vga_pic_inst|pix_data~24_combout  = (\vga_ctrl_inst|Add2~18_combout  & (((!\vga_pic_inst|LessThan21~0_combout )))) # (!\vga_ctrl_inst|Add2~18_combout  & ((\vga_ctrl_inst|pix_data_req~3_combout  & (\vga_pic_inst|pix_data~15_combout )) # 
// (!\vga_ctrl_inst|pix_data_req~3_combout  & ((!\vga_pic_inst|LessThan21~0_combout )))))

	.dataa(\vga_ctrl_inst|Add2~18_combout ),
	.datab(\vga_pic_inst|pix_data~15_combout ),
	.datac(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datad(\vga_pic_inst|LessThan21~0_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~24 .lut_mask = 16'h40EF;
defparam \vga_pic_inst|pix_data~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \vga_pic_inst|pix_data[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|pix_data~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|pix_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|pix_data[8] .is_wysiwyg = "true";
defparam \vga_pic_inst|pix_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \vga_ctrl_inst|rgb[5]~11 (
// Equation(s):
// \vga_ctrl_inst|rgb[5]~11_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[5]~10_combout ) # ((\vga_pic_inst|pic_valid~q  & \vga_pic_inst|pix_data [8]))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datac(\vga_ctrl_inst|rgb[5]~10_combout ),
	.datad(\vga_pic_inst|pix_data [8]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[5]~11 .lut_mask = 16'hC8C0;
defparam \vga_ctrl_inst|rgb[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000020001F7F00FFFFF017FE000008FE15554D027FEB483767FB00E00F55579F66016B649B842820FDA1F8F5BC7C01FF4CC6C0C65FFFFFFE82FFC3E78F3CE0CA07FFFFFD0023F81F1C31C700687FFFFFE8011FE018F18638107FFFF7FF004D7E29871C718120FFFA9FEC1A1BFD3678718C026FFF04FF2783BFE2C0365C7066FFE30FF8845BFF5A5B71630E8FFFAB7FFBB09FAB91201B1C6EFFFFB6FF5381F600CD00B9EEFFFFFF3F9B2017185FCC71C7E9FFFFAC7EC000F53719B1863A9FFFFF23B10007132B57DE70AFFFFFF76830000DBDB1A06382FFFFFF2437E002CF8C7AC31C09F;
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \vga_ctrl_inst|rgb[6]~12 (
// Equation(s):
// \vga_ctrl_inst|rgb[6]~12_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|pic_valid~q ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[6]~12 .lut_mask = 16'h0E02;
defparam \vga_ctrl_inst|rgb[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \vga_ctrl_inst|rgb[6]~13 (
// Equation(s):
// \vga_ctrl_inst|rgb[6]~13_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[6]~12_combout ) # ((\vga_pic_inst|pix_data [8] & \vga_pic_inst|pic_valid~q ))))

	.dataa(\vga_ctrl_inst|rgb[6]~12_combout ),
	.datab(\vga_pic_inst|pix_data [8]),
	.datac(\vga_pic_inst|pic_valid~q ),
	.datad(\vga_ctrl_inst|rgb_valid~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[6]~13 .lut_mask = 16'hEA00;
defparam \vga_ctrl_inst|rgb[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \vga_pic_inst|pix_data~2 (
// Equation(s):
// \vga_pic_inst|pix_data~2_combout  = (\vga_ctrl_inst|pix_data_req~3_combout  & !\vga_ctrl_inst|Add2~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|pix_data_req~3_combout ),
	.datad(\vga_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~2 .lut_mask = 16'h00F0;
defparam \vga_pic_inst|pix_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \vga_pic_inst|pix_data~4 (
// Equation(s):
// \vga_pic_inst|pix_data~4_combout  = ((\vga_pic_inst|LessThan21~0_combout  & ((\vga_ctrl_inst|Add2~16_combout ) # (!\vga_pic_inst|pix_data~2_combout )))) # (!\vga_pic_inst|pix_data[13]~3_combout )

	.dataa(\vga_pic_inst|pix_data[13]~3_combout ),
	.datab(\vga_pic_inst|pix_data~2_combout ),
	.datac(\vga_ctrl_inst|Add2~16_combout ),
	.datad(\vga_pic_inst|LessThan21~0_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~4 .lut_mask = 16'hF755;
defparam \vga_pic_inst|pix_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \vga_pic_inst|pix_data~12 (
// Equation(s):
// \vga_pic_inst|pix_data~12_combout  = (!\vga_pic_inst|pix_data[13]~3_combout  & (((\vga_pic_inst|pix_data~2_combout  & !\vga_ctrl_inst|Add2~16_combout )) # (!\vga_pic_inst|LessThan21~0_combout )))

	.dataa(\vga_pic_inst|pix_data[13]~3_combout ),
	.datab(\vga_pic_inst|pix_data~2_combout ),
	.datac(\vga_ctrl_inst|Add2~16_combout ),
	.datad(\vga_pic_inst|LessThan21~0_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~12 .lut_mask = 16'h0455;
defparam \vga_pic_inst|pix_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \vga_pic_inst|pix_data~17 (
// Equation(s):
// \vga_pic_inst|pix_data~17_combout  = (\vga_pic_inst|pix_data~4_combout  & ((\vga_pic_inst|pix_data~12_combout ) # ((\vga_pic_inst|pix_data~16_combout  & \vga_pic_inst|pix_data[13]~3_combout ))))

	.dataa(\vga_pic_inst|pix_data~16_combout ),
	.datab(\vga_pic_inst|pix_data~4_combout ),
	.datac(\vga_pic_inst|pix_data~12_combout ),
	.datad(\vga_pic_inst|pix_data[13]~3_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~17 .lut_mask = 16'hC8C0;
defparam \vga_pic_inst|pix_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \vga_pic_inst|pix_data[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|pix_data~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|pix_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|pix_data[9] .is_wysiwyg = "true";
defparam \vga_pic_inst|pix_data[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h000036A80000FF9E401E0F41000004720000FB7FFB39E0743000F00510E01527D01EFF8147001D42560B01637823FBFC1C70011E33A31812E063B2DFC081003782AC10013EC58C007E0A1003C12AC51014B340E083F8A90022C8A8000152D819843FCEF0004CC38620581370A4C0FF4F0023C038D40036030E0407F0D002688A80C002305ED9603F29000A9088240012248F8F01F6900026181240030A0981700FC8000B8191080052ADC40780789000D02219800D00C068FE03EB00010340D000480D3297F018B000F034000017864F287F810F0003034000015B61D887F806F00040240000156E0F807FE05F000204400000F0CE7E17FE07F800000E000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h1CC000FFF85FE000020000000000007FFF81FA000000000000000007FFFC1FF000000000000000000FFFF3FF0000000000000000007FFF7FFC00000005F600000003FFF6FFE000000373BC0000005FFF4FFE000000299C50000000FFF0BFE8000004D8C5C0000017FF07FF8000006CDC260000003FF01FFE000016C50330000005FF63FFD000076CE23880000017F64FFE800014DBE3CC0000017F64FFFC00096CDEBE00000003F42FFFE00096CC6FE70400001F42FFFD00096CC9FF3F400003F423FFE400949CBBF062000006453FFFC009748BFE004000002C51FFFE0090BC93E00C000000450FFFF02940E9FF004000000C503FFF828800C3F004000000C5;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h01FFFE2A001F7F008000000C501FFFC2B001DBF018000000C500FFFFE80038FF008000000C1007FFE6A00223F020000000C1C03FFFCA002E3E010000000A3E00FFFCE003C3E060000000A7F00FFFCE00083E080000000EFF807FFEC00103F040000000C5FC03FFEC000C3E38000000001FE01FFEC001C3F70000000061FF00FFFD00AC3EA0000000053FF803FFF80CC3DC000000007E7FC03FFFC08C380000000007C7FE01FFFD00C36000000000781FF007FFD10C2C000000000780FF807FFF8CC400000000009A07FC03FFF9CC000000000009A03FE01FFFACC80000000000BA01FF007FFECD800000000001A00FF807FFEC9000000000004A807FC03FFEC8;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h000000000002E803FE01FFEC0000000000002E801FF00FFED400000000000A4E00FF807FDD000000000000C0F007FC03FCD000000000000C1F803FE01FF880000000000083FC01FF00FF2400000000000A7FE00FFC03E96C0000000000A7FF007FC03E0780000000000C5FF803FE01F97C0000000000C57FC01FF00F57E0000000000C13FE00FF807F7F8000000000A31FF007FC03F7FC000000000271FF803FE00EFFE000000000E787FC01FF805FFE00000000123C3FE01FF0037FE00000000047E1FF80FF802FFC000000003A0EFC00001F07FFFFFE00000E40B39F1CC0657FE19CE38000380A630339F8AFF43131C7FFF700012FE0800DFFFFD007FFFF80;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \vga_ctrl_inst|rgb[7]~14 (
// Equation(s):
// \vga_ctrl_inst|rgb[7]~14_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[7]~14 .lut_mask = 16'h00B8;
defparam \vga_ctrl_inst|rgb[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \vga_ctrl_inst|rgb[7]~15 (
// Equation(s):
// \vga_ctrl_inst|rgb[7]~15_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[7]~14_combout ) # ((\vga_pic_inst|pix_data [9] & \vga_pic_inst|pic_valid~q ))))

	.dataa(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datab(\vga_pic_inst|pix_data [9]),
	.datac(\vga_ctrl_inst|rgb[7]~14_combout ),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[7]~15 .lut_mask = 16'hA8A0;
defparam \vga_ctrl_inst|rgb[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000005FFF87873F3FFF83E63F80200FFF01E1E207800F8063C00002FFFFE0000400001FFF007F003FFFFFFFFFD000007FFC000807FFFFFFFFFDC00001FFE000227FFFFFFFFFFE00018FFF800000FFFCFFFFFD1800287FF800105FFFBBFFFFC1403907FFE00081FFF99FFFF004038803FC00081FFFB87FFC0BC03C871A080081FFFD1FFF037603801801C0083FFFE9DFF01FE0F410001C0082FFFF9DFE07FE8F4115FFE0082FFFFEDF81FFF0FC244BFF8082FFFFE4FC7FFF8FC1007FF8086FFFFF4FE7FFFF3C1493FFC006FFFFFC7DFFFFD307F8C1FE026F;
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFE24FFFFF3060005FF026FFFFFE5FFFFF03820931FF824FFFFFE59FFFE6280F30FFFE24FFE77F1FE1FE7287DB03FFE24FFC87E3BF0FE5FFE7AF5FFF62FFE83EB7F1FE0F0400087FF62FFE08BB7E1FE73D5F1C03FF62FFEE8FB7E7FE6311E3803FF62FFDD0F3FA7FE122EE3800FFC2FFDF1F2FC3FFC5FE71C807F80FFDB2FAFC7FFF37AE18803F84FFFB1FBFCFFFF3DBF01801F84FFFFBEAF8FFFC31B001000FA5FFF7FFAF87FFA1172680007E4FFF1FF3FB7FF6773E790003E4FFFDFE5FEFFF6FF3D79800184FFFDFF7FFFFE6056340800104FFF9FF7FFFFE6397E70800004FFFDFE7FFFFE6717000800024FFFFFE7FFFFF013580F8000247FFFFEDFFFFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFF0000241FFFFFFFFFFFFFFFFF80000245FFFFFFFFFFFFFFFFF80000240FFFFFFFFFFFFFFFFFF0000040FFFFFFFFFFFFFFFFFF80004403FFFFFFFE0FFFFFFFFC0004401FFFFFFF3C4FFFFFFFA0004401FFFFFFEE1F3FFFFFFF00044017FFFFF0E0FA7FFFFFE80040007FFFFE8FDFC7FFFFFFC0040001FFFFD8F87C7FFFFFFA0022002FFFFB8F3DC0FFFFFFE80260017FFF98E27C07FFFFFE80260003FFF18F13403FFFFFFC0240001FFF18F0E803FFFFFFE0240002FFF18F0F800F7FFFFC0240001BFF18E0DC0053FFFFF92100003FF18E0F40007FFFFFD2100001FF1DF8D80007FFFFFF2100000FF1BFAF80007FFFFFF21000007F17FCB80007FFFFFF21;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h000001F2FFFB4000FFFFFFF21000003F2FFDF4001FFFFFFF2100000031FFDF0001FFFFFFF25000001B1FFE7C003FFFFFFF25C0000031FFFDC003FFFFFFF65E0000031FFDBC007FFFFFFF65F0000031FFFBC007FFFFFFF65F8000013FFF7C01FFFFFFFF47FC000013FFCFC00FFFFFFFF83FE000013FFDFC05FFFFFFFF83FF000002FFAFC07FFFFFFFFA3FF8000007F0FC17FFFFFFFFA3FFC000003F0FC1FFFFFFFFFA1FFE000002F8FCFFFFFFFFFFA5FFF000002F8FC7FFFFFFFFFA5FFF80000070FBFFFFFFFFFF25FFFC0000060FBFFFFFFFFFF65FFFE0000040F7FFFFFFFFFF05FFFF0000000EFFFFFFFFFFF65FFFF8000000DFFFFFFFFFFF057FFFC000000B;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFF617FFFE000000FFFFFFFFFFFF617FFFF000001BFFFFFFFFFFF611FFFF800021FFFFFFFFFFFF410FFFFC000307FFFFFFFFFFF4007FFFE000117FFFFFFFFFFF0203FFFF0000ABFFFFFFFFFFF0601FFFFC001893FFFFFFFFFF0600FFFFC001987FFFFFFFFFF26007FFFE000083FFFFFFFFFF26003FFFF000C81FFFFFFFFFF26001FFFF8006807FFFFFFFFF64000FFFFC001803FFFFFFFFF600007FFFE001001FFFFFFFFFE40003FFFF801801FFFFFFFFE000001FFFF000801FFFFFFFFE2200007FFF800803FFFFFFFFC42103FFFFFF00000001FFFFF141CF801F001C8001E3E07FFFF803E0FC3E079FFFC1F03FFFFE00000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \vga_ctrl_inst|rgb[8]~16 (
// Equation(s):
// \vga_ctrl_inst|rgb[8]~16_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[8]~16 .lut_mask = 16'h4450;
defparam \vga_ctrl_inst|rgb[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \vga_ctrl_inst|rgb[8]~17 (
// Equation(s):
// \vga_ctrl_inst|rgb[8]~17_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[8]~16_combout ) # ((\vga_pic_inst|pic_valid~q  & \vga_pic_inst|pix_data [8]))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datac(\vga_ctrl_inst|rgb[8]~16_combout ),
	.datad(\vga_pic_inst|pix_data [8]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[8]~17 .lut_mask = 16'hC8C0;
defparam \vga_ctrl_inst|rgb[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFA1FFFFFBFE000600061FFFFFDE3FFFFFBFFF0C200061FFFFFFC7FFFF9AFFF0F000061FFF7FFE7F8FF9AFFF8FC00061FFEE7EC7F0FFB6FA003A00065FFCF3F4FE3FFF6FA000780065FFC61F47C1FF83EA000FC0065FFD8074FE3FF83EE8207C0065FFFE0FCFC7FFE0387387F0045FFFC0FDF87FFE5F8E1C7F8007FFFC1F4FC7FFC3F80047FC007FFF87F4F8FFFE3B80007FE007FFFCFF5F07FFE3D8000FFF007FFFDFE5F0FFFC7BCF39FFF807FFFFFEDF4FFF8FFDF39FFFC07FFFDFEBFFFFF9FFDE71FFFE67FFFDFFBFFFFF9F98C70FFFEE7FFFDFFBFFFFF83F8000FFFFE7FFFDFFBFFFFF87F0000FFFFE7FFFFFDBFFFFFFE1400EFFFFE7FFFFFCDFFFFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFBFDFFFFFFFFFFFA7FFFFFFFFCFE0BFFFFFFFFFFA7FFFFFFFF8FF00FFFFFFFFFFA7FFFFFFFF0FE00BFFFFFFFFFA7FFFFFFFE0FA803FFFFFFFFF85FFFFFFFC0FFC00FFFFFFFFF81FFFFFFFE0FDE00FFFFFFFFF81FFFFFFFE0FEF003FFFFFFFF81FFFFFFFE0FF7001FBFFFFFF81FFFFFFFE0FF3801FBFFFFFF81FFFFFFFE0FF100007FFFFFF80FFFFFFFE00F380007FFFFFF80FFFFFFFE3F71C0007FFFFFF80FFFFFFFE7F91C000FFFFFFF80FFFFFFFEFFF3C0007FFFFFF80;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFDFFE78000FFFFFFF80FFFFFFFDFFC30000FFFFFFF80FFFFFFFFFFCF8000FFFFFFF80FFFFFFFFFFFE0001FFFFFFF803FFFFFFFFFEE0001FFFFFFF801FFFFFFFFFFC0007FFFFFFF800FFFFFFFFFF4000FFFFFFFF8007FFFFFFFFE8000FFFFFFFFA003FFFFFFFFF0001FFFFFFFFE401FFFFFFFFE0003FFFFFFFFE400FFFFFFFF9000FFFFFFFFFE4007FFFFFFFF001FFFFFFFFFE4003FFFFFFF7001FFFFFFFFFE6001FFFFFFFF003FFFFFFFFFE6000FFFFFFEF01FFFFFFFFFFE60007FFFFFEF03FFFFFFFFFFE60003FFFFFEF03FFFFFFFFFFA60001FFFFFEF07FFFFFFFFFFA60000FFFFFEF0FFFFFFFFFFFC600007FFFFEF1FFFFFFFFFFFC600003FFFFEF7;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFE600001FFFFEF3FFFFFFFFFFFE600000FFFFEEFFFFFFFFFFFFE6000007FFFEE7FFFFFFFFFFFC6000003FFFEFFFFFFFFFFFFFC6000001FFFEFFFFFFFFFFFFF84000000FFFFCFFFFFFFFFFFF800000003FFFEFFFFFFFFFFFF800000003FFF6FFFFFFFFFFFF800000001FFFEFFFFFFFFFFFF800000000FFFEFFFFFFFFFFFF8000000007FF8FFFFFFFFFFFF8000000003FFFFFFFFFFFFFFF8000000001FFDFFFFFFFFFFFF04000000007FF7FFFFFFFFFFFC400000000FFE7FFFFFFFFFFFE2000000007FF7FFFFFFFFFFF80000000000FFFFFFFFFFFFFF80807FE00003FFFE001FFFFFE0061FFFC0007FFFFE0FFFFFFA00000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \vga_ctrl_inst|rgb[9]~18 (
// Equation(s):
// \vga_ctrl_inst|rgb[9]~18_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[9]~18 .lut_mask = 16'h00B8;
defparam \vga_ctrl_inst|rgb[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \vga_ctrl_inst|rgb[9]~19 (
// Equation(s):
// \vga_ctrl_inst|rgb[9]~19_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[9]~18_combout ) # ((\vga_pic_inst|pic_valid~q  & \vga_pic_inst|pix_data [9]))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|pix_data [9]),
	.datac(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datad(\vga_ctrl_inst|rgb[9]~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[9]~19 .lut_mask = 16'hF080;
defparam \vga_ctrl_inst|rgb[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \vga_pic_inst|pix_data~18 (
// Equation(s):
// \vga_pic_inst|pix_data~18_combout  = (\vga_pic_inst|pix_data[13]~3_combout  & (\vga_pic_inst|pix_data~2_combout  & (!\vga_ctrl_inst|Add2~16_combout  & \vga_pic_inst|LessThan21~0_combout )))

	.dataa(\vga_pic_inst|pix_data[13]~3_combout ),
	.datab(\vga_pic_inst|pix_data~2_combout ),
	.datac(\vga_ctrl_inst|Add2~16_combout ),
	.datad(\vga_pic_inst|LessThan21~0_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~18 .lut_mask = 16'h0800;
defparam \vga_pic_inst|pix_data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \vga_pic_inst|pix_data~19 (
// Equation(s):
// \vga_pic_inst|pix_data~19_combout  = (\vga_pic_inst|pix_data~17_combout ) # (\vga_pic_inst|pix_data~18_combout )

	.dataa(gnd),
	.datab(\vga_pic_inst|pix_data~17_combout ),
	.datac(gnd),
	.datad(\vga_pic_inst|pix_data~18_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~19 .lut_mask = 16'hFFCC;
defparam \vga_pic_inst|pix_data~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \vga_pic_inst|pix_data[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|pix_data~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|pix_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|pix_data[10] .is_wysiwyg = "true";
defparam \vga_pic_inst|pix_data[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF8FFFFFFFFFFC000000FFFFFFE07FFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFE3FFFC7FFFFFFE07FFFFFFFFF80FFE07FFFFFFF07FFFFFFFFF00FFC07FFF9FFF07FFFFFFFFE03FFC37FE01FFF07FFFFE7FF80FFFC7F0000FFF07FFFFE3FF07FFFCFE0000FFF07FFFFE1FE0FFFFCFE00FFFFF07FFFFF0FC1FFFFCFCF8FFFFF07FFFFF8F83FFFFCFFF8FFFFF07FFFFF8787FFFFCFFF8FFFFF87FFFFFC70FFFFFCFC0003FFF87F;
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFC71FFFFFCFC0003FFF87FFFFFE21FFFFFCFC0007FFF87FFFFFE23FFFFFDFFF9FFFFF87FFF8FE03F7FFFDFFF1FFFFF87FFF03F07E1FFF9FDF1C7FFF87FFF01F07E1FFF9FC0007FFF87FFF9070FE3FFFC040007FFF87FFFD070FC3FFFC0471CFFFF87FFFD070FC3FFFFC4F1CFFFFA7FFFE0F0FC7FFFBFCF38FFFFE7FFFC1F1F87FFFCFCF38FFFFE7FFFC3F1F87FFFC7C000FFFFE7FFF87F1F8FFFFC3C000FFFFE7FFF8FF1F0FFFFE78E38FFFFE7FFF9FF1F8FFFFFF8E38FFFFE7FFFBFF1FFFFFFFF8E38FFFFE7FFFBFE1FFFFFFFF9E39FFFFE7FFFFFE1FFFFFFC18001FFFFE7FFFFFE1FFFFFF818001FFFFE7FFFFFE1FFFFFFFFBFF1FFFFE7FFFFFF3FFFFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFC03FFFFFFFFFFFE7FFFFFFFFF0007FFFFFFFFFFE7FFFFFFFFF0001FFFFFFFFFFE7FFFFFFFFF00007FFFFFFFFFE7FFFFFFFFF07001FFFFFFFFFE7FFFFFFFFF01801FFFFFFFFFE7FFFFFFFFF00C007FFFFFFFFE7FFFFFFFFF006007FFFFFFFFE7FFFFFFFFF003003FFFFFFFFE7FFFFFFFFF003001F7FFFFFFE7FFFFFFFFF003800E7FFFFFFE7FFFFFFFFFF0180007FFFFFFE7FFFFFFFFFF8380007FFFFFFE7FFFFFFFFFFC380007FFFFFFE7FFFFFFFFFFC38000FFFFFFFE7;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFC38000FFFFFFFE7FFFFFFFFFFE78000FFFFFFFE7FFFFFFFFFFE70001FFFFFFFE7FFFFFFFFFFCF0001FFFFFFFE7FFFFFFFFFFDE0003FFFFFFFE7FFFFFFFFFFFC0003FFFFFFFE7FFFFFFFFFFF80007FFFFFFFE7FFFFFFFFFFF0000FFFFFFFFE7FFFFFFFFFFE0001FFFFFFFFE7FFFFFFFFFFC0003FFFFFFFFE7FFFFFFFFFFC0007FFFFFFFFE7FFFFFFFFFF8000FFFFFFFFFE7FFFFFFFFFF8003FFFFFFFFFE7FFFFFFFFFF0007FFFFFFFFFE7FFFFFFFFFF000FFFFFFFFFFE7FFFFFFFFFF001FFFFFFFFFFE7FFFFFFFFFF007FFFFFFFFFFE7FFFFFFFFFF00FFFFFFFFFFFE7FFFFFFFFFF01FFFFFFFFFFFA7FFFFFFFFFF03FFFFFFFFFFFA7FFFFFFFFFF03;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFF87FFFFFFFFFF07FFFFFFFFFFF87FFFFFFFFFF07FFFFFFFFFFF87FFFFFFFFFF0FFFFFFFFFFFFA7FFFFFFFFFF0FFFFFFFFFFFFA7FFFFFFFFFF0FFFFFFFFFFFFE7FFFFFFFFFF1FFFFFFFFFFFFE7FFFFFFFFFF1FFFFFFFFFFFFE7FFFFFFFFFF9FFFFFFFFFFFFE7FFFFFFFFFF9FFFFFFFFFFFFE7FFFFFFFFFF9FFFFFFFFFFFFE7FFFFFFFFFFDFFFFFFFFFFFFE7FFFFFFFFFFCFFFFFFFFFFFFE7FFFFFFFFFFEFFFFFFFFFFFFE3FFFFFFFFFFEFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \vga_ctrl_inst|rgb[10]~20 (
// Equation(s):
// \vga_ctrl_inst|rgb[10]~20_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[10]~20 .lut_mask = 16'h4450;
defparam \vga_ctrl_inst|rgb[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \vga_ctrl_inst|rgb[10]~21 (
// Equation(s):
// \vga_ctrl_inst|rgb[10]~21_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[10]~20_combout ) # ((\vga_pic_inst|pic_valid~q  & \vga_pic_inst|pix_data [10]))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|pix_data [10]),
	.datac(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datad(\vga_ctrl_inst|rgb[10]~20_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[10]~21 .lut_mask = 16'hF080;
defparam \vga_ctrl_inst|rgb[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \vga_pic_inst|pix_data~21 (
// Equation(s):
// \vga_pic_inst|pix_data~21_combout  = (\vga_pic_inst|pix_data[13]~5_combout  & ((\vga_pic_inst|pix_data~20_combout ) # ((\vga_pic_inst|pix_data[13]~3_combout  & !\vga_pic_inst|LessThan21~0_combout ))))

	.dataa(\vga_pic_inst|pix_data~20_combout ),
	.datab(\vga_pic_inst|pix_data[13]~3_combout ),
	.datac(\vga_pic_inst|pix_data[13]~5_combout ),
	.datad(\vga_pic_inst|LessThan21~0_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~21 .lut_mask = 16'hA0E0;
defparam \vga_pic_inst|pix_data~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \vga_pic_inst|pix_data~22 (
// Equation(s):
// \vga_pic_inst|pix_data~22_combout  = (\vga_pic_inst|pix_data~21_combout ) # (!\vga_pic_inst|pix_data~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic_inst|pix_data~10_combout ),
	.datad(\vga_pic_inst|pix_data~21_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~22 .lut_mask = 16'hFF0F;
defparam \vga_pic_inst|pix_data~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \vga_pic_inst|pix_data[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|pix_data~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|pix_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|pix_data[13] .is_wysiwyg = "true";
defparam \vga_pic_inst|pix_data[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFD22FFFFF875BA0387878FFFFFD39FFFEE4AF7CC1E3E73FFFFFF43FFFF0CFFFBEDE0F97FFFF7F4FF0FE38FFF29CF8F97FFCDFE2FE2F45EFE429C7C7D1FFAC1BB7D2FE049968003E0F7FFD4C3B7EFFC60AC86C61F010FFE2E2AFC9FE08D13E038F050FFFE26AFF7FEE94BEBC3C7C76FFDA968F87FFEDFCF79BA3E94FFFA9E8FFFFFCAFD9413C0FD4FF9C5EAF0FFFF8B863C3E0F34FFF07EAF07FFFBFEC441F0756FFF8FF8F67FFE935EB88FA3B6FFF7FE2FF7FF9778F3987C1A6FFFBFF0FFFFF9FFCEF083E0C4FFF9FE4FFFFE3E15CB881F065FFFFFE5FFFFC36F7F3BC0FC25FFFFFFDFFFFC0CFE541E07CE5FFFFFD2FFFFF335EF9CF03EA4FFFFFC7FFFFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFD81FE5FFFFFE1FFFFFFFFFFFFEC0FE59FFFFFFFFFFFFFFBFFEEE07A5D7FFFFFFFFFFFFFFFFFF701A5EFFFFFFFFFFFFFFFFFFFF81E5F7FFFFFFFFFFFFFFFFFFFC0C5BDFFFFFFF8BDFFFFFFFEF6086FFFFFFFFB5523FFFFFFFFB0E5EEBFFFFF6B4B7FFFFFFF7B8E6FF7FFFFC480B1BFFFFFFFB880FFBFFFFC484739FFFFFFFFD86FCCFFFF84B073DFFFFFFF7BE91F6FFFF46A74327FFFFFFF9E70FFFFFF4CA2EB1FFFFFFFFFC903FFFFFC4AEFF05FFFFFFFFD203FDFFEC4B2B788FBFFFFFDDE43FEBFFC4D09F9C07FFFFFFDEE0FF7FFC6FCD39E0FFFFFFBDCD07FBFFC3F0FD8F07FFFFFFDDF83FFFFC3FE999E07FFFFFFD9FC3EF7FDFFEFD9F47FFFFFFD9;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFE17BDFEFFD378F0FFFFFFFD93F07FBFFFFC338F1FFFFFFFDE1F03FDFEFFDEF9F1FFFFFFFDC0F03EEFF7FCFB9F0FFFFFFF920781F3FF7FCF38E1FFFFFFFA603F07FBBFFDA39E7FFFFFFFE441F83FBDFFF939EBFFFFFFF00E0FC0FFDFFF738CFFFFFFFF46E07C1FF7FFC331AFFFFFFFF24E81C052FFF9B313FFFFFFFFE07C1F03F3FFAB32BFFFFFFFFA27E0F41F7FF0B38FFFFFFFFF263F07E163BF6B35FFFFFFFFFA41F83F0BDCEEB27FFFFFFFFFA60FC1F83EDE4B4FFFFFFFFFF6687E0F81FEE6B5FFFFFFFFFF2483F07817F68ABFFFFFFFFFFA4C1F83C07BD2B7FFFFFFFFFF06E07C0F83DD0AFFFFFFFFFFF46F07E0FC1FD2BFFFFFFFFFFF54783F07E27D23;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFF147C1F83E07D0BFFFFFFFFFFF153E0F40E02C33FFFFFFFFFFFF71F87E0F82E37FFFFFFFFFFF910F83F07E0A1FFFFFFFFFFFFB187C1F83F0BCFFFFFFFFFFFFF683E0FC1F83EDFFFFFFFFFFF96E1F07E0FC34DFFFFFFFFFFF90E0F83F0781EE5FFFFFFFFFFE5E07C1E83E35BFFFFFFFFFFFE7F83F0FC1E0DB9FFFFFFFFFF837C1F07E07E9FB7FFFFFFFFFE83E0F83F07A5EFFFFFFFFFFF083F07C1F83E4F3AFFFFFFFFFB40F83E0381F05BFFFFFFFFFF170FC1F0380F75FFFFFFFFFFD8483F0783E0F83BEFFFFFFFFC21121F7CA173A0007F01FFFF9004926DA40D6F43159337FFFE00F9BFF69395FFFF5367FFFFA002800001FC000000C00000040;
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000002000037F0003DC0003FFFF800FFFFDA967F580127E2C9F8500FFEED6B5C8D3FE493CADE0C01FFFFC1F8011FC00A5338E3603FFFFFFFFFFFE03E3F0F0E0B87FFFFFFFBFFFE03F8F8F8E008AFFFFFFFFFF7E82847878F00E0FFFA7FFFFDBFC3E03E3C78156FFF6BFFFFE17E7371F011C0D6FFE04FFFE81F522C80F28E090FFE207FFA4BF68329C51C7010FFFCB3FFFAFDFE79F00143812FFFFBFFF55F72AC18D0163C16FFFFF3FD37FE7CC5E1F071F14FFFFDDFCEFFFFD471C9C787D0FFFFE27FDFFFE943B10E3C3B2FFFFF7F03FFFF963F8E31F1F6FFFFFF737FF7F44CF6D70F074F;
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \vga_ctrl_inst|rgb[11]~22 (
// Equation(s):
// \vga_ctrl_inst|rgb[11]~22_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[11]~22 .lut_mask = 16'h5410;
defparam \vga_ctrl_inst|rgb[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \vga_ctrl_inst|rgb[11]~23 (
// Equation(s):
// \vga_ctrl_inst|rgb[11]~23_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[11]~22_combout ) # ((\vga_pic_inst|pic_valid~q  & \vga_pic_inst|pix_data [13]))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datac(\vga_pic_inst|pix_data [13]),
	.datad(\vga_ctrl_inst|rgb[11]~22_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[11]~23 .lut_mask = 16'hCC80;
defparam \vga_ctrl_inst|rgb[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000001FFFFC80FFFC23FFFC0000000DFFFE3183F9FFF1FF48E000007FFF18C62763FE38E931FFC00FFFFFE003FE0000A5C3F02E81FFFFFFFFFFFFFC03FF00FF3A7FFFFFFFFFFFFFC00FF00FFF83FFFFFFFFFF7FFDD87F80FFECFFFFDFFFFFEDFFF2C3FC07FECDFFFF7FFFFE1FFC581FFE1FF4DFFF53FFFE807FE4E00C40FFCDFFF74FFFD01FF83DA9F007F4DFFFBDBFF40FFFE3FD40083F4FFFFED3FF21FFFE7DF23F83F4BFFFFDBFEDFFFFE7CF57F81F4BFFFFE3FBBFFFFEFC7D9F8074BFFFFE37F3FFFFA7FC80FC0349FFFFFAF9FFFFFAFF79E3E014DFFFFFABAFFFFFF7DF81DF00CDF;
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFE33FFFFF7FFC405F80C5FFFFFE11FFFF13FB7A11FC0CEFFFFFE73FFFE7AFDF8E5FF0AEFFFDFE77F4FE7BFFFBF8FF0AEFFF1FE3BE0FF35F9D3D47F8A8FFF096A7F1FD371984083FFA8FFBD0EA7D3FD4B320B001FF4FFFBF87A7E3FF5293A9CC0FF4FFF9DCFBFE3FC919FED8C07F4FFF9FCF2F93FFF7FFFDCC03F2DFF9E9FBF8FFFC0F96FD400F2DFFFABF9FA7FFF2588F9C00FEDFFFABE9FAFFFD0B81806007CDFFF3FE9F07FF94DDB6970038DFFFDFF3F9FFF5FF1E38F801FDFFF9FF3FEFFE5FF4C38FC00DFFFF9FE5FFFFD6F95141FE001FFFFFFF7FFFFD5B79D89FF007FFFFFFE7FFFFD56B8781FF807FFFFFFC5FFFFC3C7301AFFC07FFFFFFE7FFFFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFE0FFFFFFFFFFFF7FFFFFFFFFF939FFFFFFFFFFF7FFFFFFFFFE99C3FFFFFFFFFF1FFFFFFFFFCD8C07FFFFFFFFF1DFFFFFFFF6C5C23FFFFFFFFF1DFFFFFFFF6CF031FFFFFFFFF1BFFFFFFF96DDA38FFFFFFFFF72FFFFFFF94CB63C7FFFFFFFF7CFFFFFFF16CDBBE3FFFFFFFF74FFFFFFF96C87FF5FBFFFFFF6EFFFFFFF96DCB7F0F3FFFFFF62BFFFFFE969C9BE087FFFFFF621FFFFFE956893E007FFFFFF622FFFFFE91F49BF007FFFFFF6307FFFFE93FABFE00FFFFFFF6303FFFFE8FFEFBE00FFFFFFF63;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h01FFFFEAFFFBFF00FFFFFFF6300FFFFEAFFDB3F01FFFFFFF6100FFFFE9FFCFFE00FFFFFFF6300FFFFEBFFDEBE01FFFFFFF2F007FFFE9FFDE3F03FFFFFFF3F000FFFEDFFD83E07FFFFFFF3D4007FFEFFFF03E0FFFFFFFFD9E003FFEFFFF03F0FFFFFFFFD9E003FFEFFFEC3E2FFFFFFFF9BE803FFFFFFFC3E1FFFFFFFFBFFC00FFF3FFEC3CFFFFFFFFFFFFE00BFFBFFCC3C7FFFFFFFFFFFF001FFFFF0C3BFFFFFFFFFFDFF800FFFFF0C37FFFFFFFFFFDFFC007FFFF0C77FFFFFFFFFBD7FE007FFFF8C7FFFFFFFFFFBF7FF007FFFE4C7FFFFFFFFFF7F3FF803FFFECC7FFFFFFFFFF7F1FFC007FFECCFFFFFFFFFFF3F0FFE003FFEC9FFFFFFFFFFF2F07FF001FFECB;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFF4F03FF801FFEC3FFFFFFFFFFF4E01FF401FFFD7FFFFFFFFFFF4C007FE007FEDFFFFFFFFFFFF2C007FF001FFDFFFFFFFFFFFF2C803FF800FE97FFFFFFFFFFF2A801FFC007E3FFFFFFFFFFFF4AE00FFE003F0FFFFFFFFFFFF4AE007FF007F9FFFFFFFFFFFF5FE003FE801F8FFFFFFFFFFFF5DF800FFC01FCFFFFFFFFFFFF3DFC00FFE001EFFFFFFFFFFFF34FE007FF005CFFFFFFFFFFFF50FF003FF801F7FFFFFFFFFFFE47F801FF800CFFFFFFFFFFFE253FC00FF800A7FFFFFFFFFFE669FF007FE006FFFFFFFFFFFFA20200835FF05FFF80FFFFFFF01871F1C7FCDFFC198F0FFFFF00E87FF8E073FFFF9F1FFFFFE0017FFFFE03FFFFFF3FFFFFF80;
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \vga_ctrl_inst|rgb[12]~24 (
// Equation(s):
// \vga_ctrl_inst|rgb[12]~24_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[12]~24 .lut_mask = 16'h5140;
defparam \vga_ctrl_inst|rgb[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \vga_pic_inst|pix_data~23 (
// Equation(s):
// \vga_pic_inst|pix_data~23_combout  = (\vga_pic_inst|pix_data~21_combout ) # (\vga_pic_inst|pix_data~13_combout )

	.dataa(gnd),
	.datab(\vga_pic_inst|pix_data~21_combout ),
	.datac(\vga_pic_inst|pix_data~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic_inst|pix_data~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|pix_data~23 .lut_mask = 16'hFCFC;
defparam \vga_pic_inst|pix_data~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \vga_pic_inst|pix_data[15] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|pix_data~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|pix_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|pix_data[15] .is_wysiwyg = "true";
defparam \vga_pic_inst|pix_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \vga_ctrl_inst|rgb[12]~25 (
// Equation(s):
// \vga_ctrl_inst|rgb[12]~25_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[12]~24_combout ) # ((\vga_pic_inst|pix_data [15] & \vga_pic_inst|pic_valid~q ))))

	.dataa(\vga_ctrl_inst|rgb[12]~24_combout ),
	.datab(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datac(\vga_pic_inst|pix_data [15]),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[12]~25 .lut_mask = 16'hC888;
defparam \vga_ctrl_inst|rgb[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFFFE6CFFFFFBFE0006000C1FFFFFE3DFFFFFBFE881E000C3FFFFFE59FFFF72FFF2F200083FFE77F1FEAFF72FFFAFF00083FFC87F3BE1FE77F843DB80085FFEB3EBFF1FE37E0000FC0085FFE09BBFE1FE73D1F1CFE0025FFEE87BFE7FC631CB207F0025FFDD0FBFA7FF120AF1CFF8025FFFF1F3F87FFC5FE73CFFC067FFFF2FAFC7FFD27E0007FF067FFFB1FBFCFFFF3FFF017FF067FFFFFFAF8FFFE31B000FFF847FFFFFEBF8FFFE33FE78FFFC07FFF9FF3FBFFFE77FE39FFFE07FFFDFE1FFFFF6FFAE70FFFF27FFFBFE7FFFFE703ED78FFFFE7FFF9FF7FFFFE6397E70FFFFE7FFFDFE7FFFFE6717800FFFFE7FFFFFE7FFFFFC1B9FEEFFFFE7FFFFFE5FFFFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFF5C6FFFFFFFFFFFA7FFFFFFFFEE1F7FFFFFFFFFFA7FFFFFFFF0E0FBFFFFFFFFFFA7FFFFFFFE8F5FC3FFFFFFFFFA7FFFFFFFD8F87C5FFFFFFFFFA5FFFFFFFD8E1DC0FFFFFFFFFC5FFFFFFF98F2FC0FFFFFFFFFC1FFFFFFF98F17403FFFFFFFFC1FFFFFFF18F0E801FBFFFFFFC3FFFFFFF18E0F003F3FFFFFFC3FFFFFFF18E0FC0033FFFFFFC3FFFFFFF18E0D80007FFFFFFC3FFFFFFF1DF0D8000FFFFFFFC2FFFFFFF1FFEF80007FFFFFFC2FFFFFFF17FEB80007FFFFFFC2;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFFFFFFF2FFFF4000FFFFFFFC2FFFFFFF3FFDBC001FFFFFFFC2FFFFFFF1FFFF0001FFFFFFFC2FFFFFFF1FFC74001FFFFFFF82FFFFFFF3FFDDC003FFFFFFF82FFFFFFF3FFFFC007FFFFFFF80BFFFFFF3FFF3C007FFFFFFFA41FFFFFF3FFF7C01FFFFFFFFA41FFFFFF3FFCFC01FFFFFFFFE417FFFFF3FFDFC03FFFFFFFFE403FFFFFFFFAFC07FFFFFFFFE401FFFFFFFF8FC0FFFFFFFFFE400FFFFFFFF8FC1FFFFFFFFFE6007FFFFFFF8FCFFFFFFFFFFE6003FFFFFFE8F8FFFFFFFFFFE6001FFFFFFF0FBFFFFFFFFFFE6000FFFFFFF0FBFFFFFFFFFFA60007FFFFFE0FFFFFFFFFFFFE60003FFFFFE0FFFFFFFFFFFF860001FFFFFE0DFFFFFFFFFFFA60000FFFFFE0B;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFFFFFFFFFFA600007FFFFE0BFFFFFFFFFFFA60000BFFFFE1FFFFFFFFFFFFA600001FFFFF1FFFFFFFFFFFFE600000FFFFF07FFFFFFFFFFFE6800007FFFE1FFFFFFFFFFFFE4800003FFFFAFFFFFFFFFFFFC4E00001FFFF1FFFFFFFFFFFFC4E00000FFFF9FFFFFFFFFFFFC1E000017FFF9FFFFFFFFFFFFC1F800003FFFDFFFFFFFFFFFF81FC00001FFFBFFFFFFFFFFFF80FE00000FFFEFFFFFFFFFFFFA0FF000007FFFFFFFFFFFFFFF007F800007FFE7FFFFFFFFFFFE13FC00007FFF7FFFFFFFFFFFE09FF00001FFF7FFFFFFFFFFF83020000000FFFFFFFFFFFFFF8100FFE07FC3FFFE180FFFFFE0007FFFF000FFFFFE0FFFFFFB00000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000005FFFFC1F7FE000FFF8F0004007FFFE0F85F83FE07F1C1FFD81FFFFFFFFFFFFFFF5A03FFCEC5FFFFFFFFFFFFFFFC0000FFBC7FFFFFFFFFFFFFFFF0000FFD83FFFFFFFFFF7FFFE78000FFEE7FFFCFFFFFD3FFEBFC0007FFC7FFFBBFFFFC1FFD97E0001FF47FFF99FFFE00FFF8BFF020FF47FFFB87FFC0DFFD8B4EA107FC7FFFD1BFF827FFB7E180003FC5FFFF9DFF03FFFB7F000103FC5FFFF9DFE07FFFFFF1D0001FC5FFFFEDFC1FFFFFFDBC60007C5FFFFF47C7FFFFF7FFDF0003C5FFFFF4FE7FFFFF7CF8C0001C1FFFFFC3DFFFFFBFDF9E2000C1F;
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \vga_ctrl_inst|rgb[13]~26 (
// Equation(s):
// \vga_ctrl_inst|rgb[13]~26_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[13]~26 .lut_mask = 16'h5044;
defparam \vga_ctrl_inst|rgb[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \vga_ctrl_inst|rgb[13]~27 (
// Equation(s):
// \vga_ctrl_inst|rgb[13]~27_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[13]~26_combout ) # ((\vga_pic_inst|pix_data [13] & \vga_pic_inst|pic_valid~q ))))

	.dataa(\vga_ctrl_inst|rgb[13]~26_combout ),
	.datab(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datac(\vga_pic_inst|pix_data [13]),
	.datad(\vga_pic_inst|pic_valid~q ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[13]~27 .lut_mask = 16'hC888;
defparam \vga_ctrl_inst|rgb[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFE0FFFFFFFFFF0000601FFFFFF003FFC01FFFE01FFD03FFFFFFFFFFFFFFFFFFC000E83FFFFFFFFFFFFFFFFFFFF003C7FFFFFFFFFFFFFFFFFFFF001A7FFFFFFFFFFBFFFFFFFFF000E7FFFFFFFFFF1FFF3FFFFF800C7FFFC7FFFFC1FFFEFFFFFE0047FFFE1FFFF007FFF3FFFBF0047FFFC0FFFC07FFD8BF0C0F8047FFFE1FFFC0FFFF7EE000FC047FFFF1FFF83FFFF7E0001FC047FFFFDFFF0FFFFB7C08FFFE047FFFFEFFE3FFFFB7D79FFFF847FFFFF7FC7FFFFBFFF9FFFFC47FFFFFFF0FFFFFBFFF8FFFFE47FFFFFBF0FFFFFBFC0007FFF47F;
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFA1FFFFFBFE0007FFF47FFFFFDA1FFFFFBFFF1E3FFF45FFFFFFC7FFFF9AFFF1FFFFF05FFF7FFE7F9FF9AFFF9FFFFF05FFEE7EC7E0FFBEFC381FFFF07FFCF3F4FE3FFFEFE0007FFF07FFC61F47C1FF83EE000FFFF87FFD80F4FE3FF83EEC387FFF87FFFE0F4FC7FFE01C7187FFF87FFFC0FDFC7FFE5F8E1C7FFF87FFFC1F4FC7FFE2F8E1CFFFF87FFF87F4F8FFFE3B8000FFFF87FFFCFF5F07FFE3D8001FFFFA7FFFDFF5F0FFFC7BCF39FFFFE7FFFFFEDF4FFF8FFDF79FFFFE7FFFDFEFFFFFF9FFCF78FFFFE7FFF9FEBFFFFF9FD8E70FFFFE7FFFDFFBFFFFF83F8000FFFFE7FFFDFFBFFFFF87F0000FFFFE7FFFFFDBFFFFFFE1000FFFFFE7FFFFFC5FFFFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF9FDFFFFFFFFFFFE7FFFFFFFFCFE0BFFFFFFFFFFE7FFFFFFFF8FF00FFFFFFFFFFE7FFFFFFFF0F600FFFFFFFFFFE7FFFFFFFE0FA801FFFFFFFFFE7FFFFFFFE0FDC00FFFFFFFFFA7FFFFFFFE0FDE00FFFFFFFFFA7FFFFFFFE0FEF003FFFFFFFFA7FFFFFFFE0FF7003FFFFFFFFA5FFFFFFFE0FF3001FFFFFFFFA5FFFFFFFE0FF100047FFFFFFA5FFFFFFFE00F1C0007FFFFFFA5FFFFFFFE3FF1C0007FFFFFFA5FFFFFFFE7F91C000FFFFFFFA5FFFFFFFEFFD3C0007FFFFFFA5;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFDFFE78000FFFFFFFA5FFFFFFFDFFC70000FFFFFFFA5FFFFFFFFFFCF8000FFFFFFFA5FFFFFFFFFFDE0003FFFFFFFE5FFFFFFFFFFCE0001FFFFFFFE5FFFFFFFFFFFC0007FFFFFFFE7FFFFFFFFFFFC000FFFFFFFFE7FFFFFFFFFFE8000FFFFFFFFE7FFFFFFFFFFF0001FFFFFFFFE7FFFFFFFFFFE0007FFFFFFFFE7FFFFFFFFFF9000FFFFFFFFFE7FFFFFFFFFFF000FFFFFFFFFE7FFFFFFFFFF7001FFFFFFFFFE7FFFFFFFFFFF003FFFFFFFFFE7FFFFFFFFFFF01FFFFFFFFFFE7FFFFFFFFFEF03FFFFFFFFFFE7FFFFFFFFFEF03FFFFFFFFFFE7FFFFFFFFFEF07FFFFFFFFFFA7FFFFFFFFFEF0FFFFFFFFFFFA7FFFFFFFFFEF1FFFFFFFFFFF87FFFFFFFFFEF7;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFF87FFFFFFFFFEF7FFFFFFFFFFF87FFFFFFFFFEEFFFFFFFFFFFF87FFFFFFFFFEE7FFFFFFFFFFF87FFFFFFFFFEFFFFFFFFFFFFF877FFFFFFFFFFFFFFFFFFFFFF877FFFFFFFFFCFFFFFFFFFFFFA71FFFFFFFFF6FFFFFFFFFFFFA71FFFFFFFFF6FFFFFFFFFFFFA61FFFFFFFFFEFFFFFFFFFFFFA607FFFFFFFFEFFFFFFFFFFFFE603FFFFFFFFCFFFFFFFFFFFFE701FFFFFFFFEFFFFFFFFFFFFE700FFFFFFFFDFFFFFFFFFFFFE3807FFFFFFFEFFFFFFFFFFFFC6C03FFFFFFFEFFFFFFFFFFFFE1600FFFFFFFFFFFFFFFFFFFFC0FDFFFFFFFFFFFFFFFFFFFFFC07FFFFF803FFFFFE7FFFFFFF805FFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \vga_ctrl_inst|rgb[14]~28 (
// Equation(s):
// \vga_ctrl_inst|rgb[14]~28_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[14]~28 .lut_mask = 16'h5140;
defparam \vga_ctrl_inst|rgb[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \vga_ctrl_inst|rgb[14]~29 (
// Equation(s):
// \vga_ctrl_inst|rgb[14]~29_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[14]~28_combout ) # ((\vga_pic_inst|pic_valid~q  & \vga_pic_inst|pix_data [15]))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datac(\vga_pic_inst|pix_data [15]),
	.datad(\vga_ctrl_inst|rgb[14]~28_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[14]~29 .lut_mask = 16'hCC80;
defparam \vga_ctrl_inst|rgb[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFE00201FFFFFFFFFFFFFFFFFFFFFF103FFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFE47FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFE3FFFC7FFFFFFF27FFFFFFFFF80FFE07FFFFFFFA7FFFFFFFFF00FFC07FFFDFFFA7FFFFFFFFE03FFE77FF01FFFA7FFFFE7FF81FFFCFF0001FFFA7FFFFE3FF07FFFCFE0000FFFA7FFFFE1FE0FFFFCFE00FFFFFA7FFFFF0FC1FFFFCFEF8FFFFFA7FFFFF8F83FFFFCFFF8FFFFFA7FFFFF8787FFFFCFFF9FFFFFA7FFFFFC70FFFFFCFE0003FFFA7F;
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~11_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../../matlab/image.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFC71FFFFFCFC0003FFFA7FFFFFE63FFFFFCFC0007FFFA7FFFFFE23FFFFFDFFF9FFFFFE7FFF8FE03F7FFFDFFF1FFFFFE7FFF03F07F1FFF9FFF1E7FFFE7FFF01F07E1FFF9FC0007FFFE7FFF9070FE3FFFC040007FFFE7FFFD070FC3FFFC0471CFFFFE7FFFD070FC3FFFFE4F3CFFFFE7FFFE0F0FC7FFFBFCF38FFFFE7FFFC1F1F87FFFDFCF38FFFFE7FFFC3F1F87FFFC7C000FFFFE7FFF87F1F8FFFFC3C000FFFFE7FFF8FF1F0FFFFE78E38FFFFE7FFF9FF1F8FFFFFF8E38FFFFE7FFFBFF1FFFFFFFF9E39FFFFE7FFFFFF1FFFFFFFF9E39FFFFE7FFFFFE1FFFFFFC18001FFFFE7FFFFFE1FFFFFF818001FFFFE7FFFFFE1FFFFFFFFFFF1FFFFE7FFFFFFBFFFFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFE03FFFFFFFFFFFE7FFFFFFFFF0007FFFFFFFFFFE7FFFFFFFFF0001FFFFFFFFFFE7FFFFFFFFF08007FFFFFFFFFE7FFFFFFFFF07003FFFFFFFFFE7FFFFFFFFF03801FFFFFFFFFE7FFFFFFFFF00C007FFFFFFFFE7FFFFFFFFF006007FFFFFFFFE7FFFFFFFFF003003FFFFFFFFE7FFFFFFFFF003801F7FFFFFFE7FFFFFFFFF003800E7FFFFFFE7FFFFFFFFFF0380007FFFFFFE7FFFFFFFFFF8380007FFFFFFE7FFFFFFFFFFC380007FFFFFFE7FFFFFFFFFFC38000FFFFFFFE7;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFFFFFFFFFC38000FFFFFFFE7FFFFFFFFFFE78000FFFFFFFE7FFFFFFFFFFE70001FFFFFFFE7FFFFFFFFFFEF0001FFFFFFFE7FFFFFFFFFFFE0003FFFFFFFE7FFFFFFFFFFFC0003FFFFFFFE7FFFFFFFFFFF80007FFFFFFFE7FFFFFFFFFFF0000FFFFFFFFE7FFFFFFFFFFE0001FFFFFFFFE7FFFFFFFFFFC0003FFFFFFFFE7FFFFFFFFFFC0007FFFFFFFFE7FFFFFFFFFF8001FFFFFFFFFE7FFFFFFFFFF8003FFFFFFFFFE7FFFFFFFFFF0007FFFFFFFFFE7FFFFFFFFFF000FFFFFFFFFFE7FFFFFFFFFF001FFFFFFFFFFE7FFFFFFFFFF007FFFFFFFFFFE7FFFFFFFFFF00FFFFFFFFFFFE7FFFFFFFFFF01FFFFFFFFFFFE7FFFFFFFFFF03FFFFFFFFFFFE7FFFFFFFFFF03;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFE7FFFFFFFFFF07FFFFFFFFFFFE7FFFFFFFFFF07FFFFFFFFFFFE7FFFFFFFFFF0FFFFFFFFFFFFE7FFFFFFFFFF0FFFFFFFFFFFFE7FFFFFFFFFF0FFFFFFFFFFFFE7FFFFFFFFFF1FFFFFFFFFFFFE7FFFFFFFFFF9FFFFFFFFFFFFE7FFFFFFFFFF9FFFFFFFFFFFFE7FFFFFFFFFF9FFFFFFFFFFFFE7FFFFFFFFFF9FFFFFFFFFFFFE7FFFFFFFFFFDFFFFFFFFFFFFE7FFFFFFFFFFDFFFFFFFFFFFFE7FFFFFFFFFFEFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \vga_ctrl_inst|rgb[15]~30 (
// Equation(s):
// \vga_ctrl_inst|rgb[15]~30_combout  = (!\vga_pic_inst|pic_valid~q  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # 
// (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[15]~30 .lut_mask = 16'h4540;
defparam \vga_ctrl_inst|rgb[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \vga_ctrl_inst|rgb[15]~31 (
// Equation(s):
// \vga_ctrl_inst|rgb[15]~31_combout  = (\vga_ctrl_inst|rgb_valid~1_combout  & ((\vga_ctrl_inst|rgb[15]~30_combout ) # ((\vga_pic_inst|pic_valid~q  & \vga_pic_inst|pix_data [15]))))

	.dataa(\vga_pic_inst|pic_valid~q ),
	.datab(\vga_ctrl_inst|rgb_valid~1_combout ),
	.datac(\vga_pic_inst|pix_data [15]),
	.datad(\vga_ctrl_inst|rgb[15]~30_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[15]~31 .lut_mask = 16'hCC80;
defparam \vga_ctrl_inst|rgb[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
