{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650430349539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650430349540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 11:52:28 2022 " "Processing started: Wed Apr 20 11:52:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650430349540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430349540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_bench -c test_bench " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_bench -c test_bench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430349540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650430349862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650430349862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min_finder_1.v 1 1 " "Found 1 design units, including 1 entities, in source file min_finder_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 min_finder_1 " "Found entity 1: min_finder_1" {  } { { "min_finder_1.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650430356638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430356638 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "min_finder_2.v(81) " "Verilog HDL warning at min_finder_2.v(81): extended using \"x\" or \"z\"" {  } { { "min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1650430356639 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "min_finder_2.v(82) " "Verilog HDL warning at min_finder_2.v(82): extended using \"x\" or \"z\"" {  } { { "min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1650430356639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min_finder_2.v 8 8 " "Found 8 design units, including 8 entities, in source file min_finder_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 min_finder_2 " "Found entity 1: min_finder_2" {  } { { "min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650430356640 ""} { "Info" "ISGN_ENTITY_NAME" "2 find_min_in_arr " "Found entity 2: find_min_in_arr" {  } { { "min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650430356640 ""} { "Info" "ISGN_ENTITY_NAME" "3 replace15_by_index " "Found entity 3: replace15_by_index" {  } { { "min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650430356640 ""} { "Info" "ISGN_ENTITY_NAME" "4 find_min_index " "Found entity 4: find_min_index" {  } { { "min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650430356640 ""} { "Info" "ISGN_ENTITY_NAME" "5 compare_4bit " "Found entity 5: compare_4bit" {  } { { "min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650430356640 ""} { "Info" "ISGN_ENTITY_NAME" "6 compare_2bit " "Found entity 6: compare_2bit" {  } { { "min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650430356640 ""} { "Info" "ISGN_ENTITY_NAME" "7 simple_result " "Found entity 7: simple_result" {  } { { "min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650430356640 ""} { "Info" "ISGN_ENTITY_NAME" "8 compare_result " "Found entity 8: compare_result" {  } { { "min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650430356640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430356640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.v 3 3 " "Found 3 design units, including 3 entities, in source file test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650430356641 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_bench_1 " "Found entity 2: test_bench_1" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650430356641 ""} { "Info" "ISGN_ENTITY_NAME" "3 test_bench_2 " "Found entity 3: test_bench_2" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650430356641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430356641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_bench " "Elaborating entity \"test_bench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650430356667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "min_finder_1 min_finder_1:test1 " "Elaborating entity \"min_finder_1\" for hierarchy \"min_finder_1:test1\"" {  } { { "test_bench.v" "test1" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650430356674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 min_finder_1.v(16) " "Verilog HDL assignment warning at min_finder_1.v(16): truncated value with size 32 to match size of target (4)" {  } { { "min_finder_1.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_1.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650430356675 "|test_bench|min_finder_1:test1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index_min1 min_finder_1.v(8) " "Verilog HDL Always Construct warning at min_finder_1.v(8): inferring latch(es) for variable \"index_min1\", which holds its previous value in one or more paths through the always construct" {  } { { "min_finder_1.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650430356675 "|test_bench|min_finder_1:test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_min1\[0\] min_finder_1.v(20) " "Inferred latch for \"index_min1\[0\]\" at min_finder_1.v(20)" {  } { { "min_finder_1.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430356675 "|test_bench|min_finder_1:test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_min1\[1\] min_finder_1.v(20) " "Inferred latch for \"index_min1\[1\]\" at min_finder_1.v(20)" {  } { { "min_finder_1.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430356675 "|test_bench|min_finder_1:test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_min1\[2\] min_finder_1.v(20) " "Inferred latch for \"index_min1\[2\]\" at min_finder_1.v(20)" {  } { { "min_finder_1.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430356675 "|test_bench|min_finder_1:test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_min1\[3\] min_finder_1.v(20) " "Inferred latch for \"index_min1\[3\]\" at min_finder_1.v(20)" {  } { { "min_finder_1.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_1.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430356675 "|test_bench|min_finder_1:test1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "min_finder_2 min_finder_2:test2 " "Elaborating entity \"min_finder_2\" for hierarchy \"min_finder_2:test2\"" {  } { { "test_bench.v" "test2" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650430356675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_min_in_arr min_finder_2:test2\|find_min_in_arr:fma1 " "Elaborating entity \"find_min_in_arr\" for hierarchy \"min_finder_2:test2\|find_min_in_arr:fma1\"" {  } { { "min_finder_2.v" "fma1" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650430356682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_min_index min_finder_2:test2\|find_min_in_arr:fma1\|find_min_index:match_a0 " "Elaborating entity \"find_min_index\" for hierarchy \"min_finder_2:test2\|find_min_in_arr:fma1\|find_min_index:match_a0\"" {  } { { "min_finder_2.v" "match_a0" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650430356692 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "min_finder_2.v(68) " "Verilog HDL Case Statement information at min_finder_2.v(68): all case item expressions in this case statement are onehot" {  } { { "min_finder_2.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 68 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1650430356693 "|test_bench|min_finder_2:test2|find_min_in_arr:fma1|find_min_index:match_a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_4bit min_finder_2:test2\|find_min_in_arr:fma1\|find_min_index:match_a0\|compare_4bit:compare_4bit_1 " "Elaborating entity \"compare_4bit\" for hierarchy \"min_finder_2:test2\|find_min_in_arr:fma1\|find_min_index:match_a0\|compare_4bit:compare_4bit_1\"" {  } { { "min_finder_2.v" "compare_4bit_1" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650430356697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_2bit min_finder_2:test2\|find_min_in_arr:fma1\|find_min_index:match_a0\|compare_4bit:compare_4bit_1\|compare_2bit:compare0 " "Elaborating entity \"compare_2bit\" for hierarchy \"min_finder_2:test2\|find_min_in_arr:fma1\|find_min_index:match_a0\|compare_4bit:compare_4bit_1\|compare_2bit:compare0\"" {  } { { "min_finder_2.v" "compare0" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650430356702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_result min_finder_2:test2\|find_min_in_arr:fma1\|find_min_index:match_a0\|compare_4bit:compare_4bit_1\|simple_result:sR0 " "Elaborating entity \"simple_result\" for hierarchy \"min_finder_2:test2\|find_min_in_arr:fma1\|find_min_index:match_a0\|compare_4bit:compare_4bit_1\|simple_result:sR0\"" {  } { { "min_finder_2.v" "sR0" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650430356707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_result min_finder_2:test2\|find_min_in_arr:fma1\|find_min_index:match_a0\|compare_4bit:compare_4bit_1\|compare_result:cr " "Elaborating entity \"compare_result\" for hierarchy \"min_finder_2:test2\|find_min_in_arr:fma1\|find_min_index:match_a0\|compare_4bit:compare_4bit_1\|compare_result:cr\"" {  } { { "min_finder_2.v" "cr" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650430356712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "replace15_by_index min_finder_2:test2\|replace15_by_index:rbi " "Elaborating entity \"replace15_by_index\" for hierarchy \"min_finder_2:test2\|replace15_by_index:rbi\"" {  } { { "min_finder_2.v" "rbi" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650430356743 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 match_a7 32 4 " "Port \"ordered port 2\" on the entity instantiation of \"match_a7\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "min_finder_2.v" "match_a7" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650430356809 "|test_bench|min_finder_2:test2|find_min_in_arr:fma1|find_min_index:match_a7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 match_a7 32 4 " "Port \"ordered port 3\" on the entity instantiation of \"match_a7\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "min_finder_2.v" "match_a7" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650430356809 "|test_bench|min_finder_2:test2|find_min_in_arr:fma1|find_min_index:match_a7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 match_a6 32 4 " "Port \"ordered port 2\" on the entity instantiation of \"match_a6\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "min_finder_2.v" "match_a6" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650430356809 "|test_bench|min_finder_2:test2|find_min_in_arr:fma1|find_min_index:match_a6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 match_a6 32 4 " "Port \"ordered port 3\" on the entity instantiation of \"match_a6\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "min_finder_2.v" "match_a6" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650430356810 "|test_bench|min_finder_2:test2|find_min_in_arr:fma1|find_min_index:match_a6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 match_a5 32 4 " "Port \"ordered port 2\" on the entity instantiation of \"match_a5\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "min_finder_2.v" "match_a5" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650430356810 "|test_bench|min_finder_2:test2|find_min_in_arr:fma1|find_min_index:match_a5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 match_a5 32 4 " "Port \"ordered port 3\" on the entity instantiation of \"match_a5\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "min_finder_2.v" "match_a5" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650430356810 "|test_bench|min_finder_2:test2|find_min_in_arr:fma1|find_min_index:match_a5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 match_a4 32 4 " "Port \"ordered port 2\" on the entity instantiation of \"match_a4\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "min_finder_2.v" "match_a4" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650430356810 "|test_bench|min_finder_2:test2|find_min_in_arr:fma1|find_min_index:match_a4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 match_a4 32 4 " "Port \"ordered port 3\" on the entity instantiation of \"match_a4\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "min_finder_2.v" "match_a4" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650430356810 "|test_bench|min_finder_2:test2|find_min_in_arr:fma1|find_min_index:match_a4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 match_a3 32 4 " "Port \"ordered port 2\" on the entity instantiation of \"match_a3\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "min_finder_2.v" "match_a3" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650430356811 "|test_bench|min_finder_2:test2|find_min_in_arr:fma1|find_min_index:match_a3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 match_a3 32 4 " "Port \"ordered port 3\" on the entity instantiation of \"match_a3\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "min_finder_2.v" "match_a3" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650430356811 "|test_bench|min_finder_2:test2|find_min_in_arr:fma1|find_min_index:match_a3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 match_a2 32 4 " "Port \"ordered port 2\" on the entity instantiation of \"match_a2\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "min_finder_2.v" "match_a2" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650430356811 "|test_bench|min_finder_2:test2|find_min_in_arr:fma1|find_min_index:match_a2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 match_a2 32 4 " "Port \"ordered port 3\" on the entity instantiation of \"match_a2\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "min_finder_2.v" "match_a2" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650430356811 "|test_bench|min_finder_2:test2|find_min_in_arr:fma1|find_min_index:match_a2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 match_a1 32 4 " "Port \"ordered port 2\" on the entity instantiation of \"match_a1\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "min_finder_2.v" "match_a1" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650430356811 "|test_bench|min_finder_2:test2|find_min_in_arr:fma1|find_min_index:match_a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 match_a1 32 4 " "Port \"ordered port 3\" on the entity instantiation of \"match_a1\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "min_finder_2.v" "match_a1" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 26 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650430356811 "|test_bench|min_finder_2:test2|find_min_in_arr:fma1|find_min_index:match_a1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 match_a0 32 4 " "Port \"ordered port 2\" on the entity instantiation of \"match_a0\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "min_finder_2.v" "match_a0" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650430356812 "|test_bench|min_finder_2:test2|find_min_in_arr:fma1|find_min_index:match_a0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 match_a0 32 4 " "Port \"ordered port 3\" on the entity instantiation of \"match_a0\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "min_finder_2.v" "match_a0" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_2.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650430356812 "|test_bench|min_finder_2:test2|find_min_in_arr:fma1|find_min_index:match_a0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I0\[3\] " "Net \"I0\[3\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I0\[3\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I0\[2\] " "Net \"I0\[2\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I0\[2\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I0\[1\] " "Net \"I0\[1\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I0\[1\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I0\[0\] " "Net \"I0\[0\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I0\[0\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I1\[3\] " "Net \"I1\[3\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I1\[3\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I1\[2\] " "Net \"I1\[2\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I1\[2\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I1\[1\] " "Net \"I1\[1\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I1\[1\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I1\[0\] " "Net \"I1\[0\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I1\[0\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I2\[3\] " "Net \"I2\[3\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I2\[3\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I2\[2\] " "Net \"I2\[2\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I2\[2\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I2\[1\] " "Net \"I2\[1\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I2\[1\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I2\[0\] " "Net \"I2\[0\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I2\[0\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I3\[3\] " "Net \"I3\[3\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I3\[3\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I3\[2\] " "Net \"I3\[2\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I3\[2\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I3\[1\] " "Net \"I3\[1\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I3\[1\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I3\[0\] " "Net \"I3\[0\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I3\[0\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I4\[3\] " "Net \"I4\[3\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I4\[3\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I4\[2\] " "Net \"I4\[2\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I4\[2\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I4\[1\] " "Net \"I4\[1\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I4\[1\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I4\[0\] " "Net \"I4\[0\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I4\[0\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I5\[3\] " "Net \"I5\[3\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I5\[3\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I5\[2\] " "Net \"I5\[2\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I5\[2\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I5\[1\] " "Net \"I5\[1\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I5\[1\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I5\[0\] " "Net \"I5\[0\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I5\[0\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I6\[3\] " "Net \"I6\[3\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I6\[3\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I6\[2\] " "Net \"I6\[2\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I6\[2\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I6\[1\] " "Net \"I6\[1\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I6\[1\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I6\[0\] " "Net \"I6\[0\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I6\[0\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I7\[3\] " "Net \"I7\[3\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I7\[3\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I7\[2\] " "Net \"I7\[2\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I7\[2\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I7\[1\] " "Net \"I7\[1\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I7\[1\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I7\[0\] " "Net \"I7\[0\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I7\[0\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I8\[3\] " "Net \"I8\[3\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I8\[3\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I8\[2\] " "Net \"I8\[2\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I8\[2\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I8\[1\] " "Net \"I8\[1\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I8\[1\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I8\[0\] " "Net \"I8\[0\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I8\[0\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I9\[3\] " "Net \"I9\[3\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I9\[3\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I9\[2\] " "Net \"I9\[2\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I9\[2\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I9\[1\] " "Net \"I9\[1\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I9\[1\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I9\[0\] " "Net \"I9\[0\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I9\[0\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I10\[3\] " "Net \"I10\[3\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I10\[3\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I10\[2\] " "Net \"I10\[2\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I10\[2\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I10\[1\] " "Net \"I10\[1\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I10\[1\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I10\[0\] " "Net \"I10\[0\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I10\[0\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I11\[3\] " "Net \"I11\[3\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I11\[3\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I11\[2\] " "Net \"I11\[2\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I11\[2\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I11\[1\] " "Net \"I11\[1\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I11\[1\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I11\[0\] " "Net \"I11\[0\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I11\[0\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I12\[3\] " "Net \"I12\[3\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I12\[3\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I12\[2\] " "Net \"I12\[2\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I12\[2\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I12\[1\] " "Net \"I12\[1\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I12\[1\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I12\[0\] " "Net \"I12\[0\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I12\[0\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I13\[3\] " "Net \"I13\[3\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I13\[3\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I13\[2\] " "Net \"I13\[2\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I13\[2\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I13\[1\] " "Net \"I13\[1\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I13\[1\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I13\[0\] " "Net \"I13\[0\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I13\[0\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I14\[3\] " "Net \"I14\[3\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I14\[3\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I14\[2\] " "Net \"I14\[2\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I14\[2\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I14\[1\] " "Net \"I14\[1\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I14\[1\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I14\[0\] " "Net \"I14\[0\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I14\[0\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I15\[3\] " "Net \"I15\[3\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I15\[3\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I15\[2\] " "Net \"I15\[2\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I15\[2\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I15\[1\] " "Net \"I15\[1\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I15\[1\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "I15\[0\] " "Net \"I15\[0\]\" is missing source, defaulting to GND" {  } { { "test_bench.v" "I15\[0\]" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650430356820 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1650430356820 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650430357175 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "min1_sol1\[0\] GND " "Pin \"min1_sol1\[0\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|min1_sol1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min1_sol1\[1\] GND " "Pin \"min1_sol1\[1\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|min1_sol1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min1_sol1\[2\] GND " "Pin \"min1_sol1\[2\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|min1_sol1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min1_sol1\[3\] GND " "Pin \"min1_sol1\[3\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|min1_sol1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min2_sol1\[0\] GND " "Pin \"min2_sol1\[0\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|min2_sol1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min2_sol1\[1\] GND " "Pin \"min2_sol1\[1\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|min2_sol1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min2_sol1\[2\] GND " "Pin \"min2_sol1\[2\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|min2_sol1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min2_sol1\[3\] GND " "Pin \"min2_sol1\[3\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|min2_sol1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_min1_sol1\[0\] GND " "Pin \"index_min1_sol1\[0\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|index_min1_sol1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_min1_sol1\[1\] GND " "Pin \"index_min1_sol1\[1\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|index_min1_sol1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_min1_sol1\[2\] GND " "Pin \"index_min1_sol1\[2\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|index_min1_sol1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_min1_sol1\[3\] GND " "Pin \"index_min1_sol1\[3\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|index_min1_sol1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min1_sol2\[0\] GND " "Pin \"min1_sol2\[0\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|min1_sol2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min1_sol2\[1\] GND " "Pin \"min1_sol2\[1\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|min1_sol2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min1_sol2\[2\] GND " "Pin \"min1_sol2\[2\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|min1_sol2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min1_sol2\[3\] GND " "Pin \"min1_sol2\[3\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|min1_sol2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min2_sol2\[0\] GND " "Pin \"min2_sol2\[0\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|min2_sol2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min2_sol2\[1\] GND " "Pin \"min2_sol2\[1\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|min2_sol2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min2_sol2\[2\] GND " "Pin \"min2_sol2\[2\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|min2_sol2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min2_sol2\[3\] GND " "Pin \"min2_sol2\[3\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|min2_sol2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_min1_sol2\[0\] GND " "Pin \"index_min1_sol2\[0\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|index_min1_sol2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_min1_sol2\[1\] GND " "Pin \"index_min1_sol2\[1\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|index_min1_sol2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_min1_sol2\[2\] GND " "Pin \"index_min1_sol2\[2\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|index_min1_sol2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_min1_sol2\[3\] GND " "Pin \"index_min1_sol2\[3\]\" is stuck at GND" {  } { { "test_bench.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/test_bench.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650430357184 "|test_bench|index_min1_sol2[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650430357184 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/HCMUT/FPGA/btl/min_finder/output_files/test_bench.map.smsg " "Generated suppressed messages file C:/HCMUT/FPGA/btl/min_finder/output_files/test_bench.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430357213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650430357319 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650430357319 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650430357340 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650430357340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650430357340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650430357355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 11:52:37 2022 " "Processing ended: Wed Apr 20 11:52:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650430357355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650430357355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650430357355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430357355 ""}
