// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xpoll_ocm.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XPoll_ocm_CfgInitialize(XPoll_ocm *InstancePtr, XPoll_ocm_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XPoll_ocm_Start(XPoll_ocm *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XPoll_ocm_ReadReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_AP_CTRL) & 0x80;
    XPoll_ocm_WriteReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XPoll_ocm_IsDone(XPoll_ocm *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XPoll_ocm_ReadReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XPoll_ocm_IsIdle(XPoll_ocm *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XPoll_ocm_ReadReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XPoll_ocm_IsReady(XPoll_ocm *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XPoll_ocm_ReadReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XPoll_ocm_EnableAutoRestart(XPoll_ocm *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XPoll_ocm_WriteReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XPoll_ocm_DisableAutoRestart(XPoll_ocm *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XPoll_ocm_WriteReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_AP_CTRL, 0);
}

void XPoll_ocm_Set_addr(XPoll_ocm *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XPoll_ocm_WriteReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_ADDR_DATA, Data);
}

u32 XPoll_ocm_Get_addr(XPoll_ocm *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XPoll_ocm_ReadReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_ADDR_DATA);
    return Data;
}

void XPoll_ocm_Set_data(XPoll_ocm *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XPoll_ocm_WriteReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_DATA_DATA, Data);
}

u32 XPoll_ocm_Get_data(XPoll_ocm *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XPoll_ocm_ReadReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_DATA_DATA);
    return Data;
}

void XPoll_ocm_InterruptGlobalEnable(XPoll_ocm *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XPoll_ocm_WriteReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_GIE, 1);
}

void XPoll_ocm_InterruptGlobalDisable(XPoll_ocm *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XPoll_ocm_WriteReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_GIE, 0);
}

void XPoll_ocm_InterruptEnable(XPoll_ocm *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XPoll_ocm_ReadReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_IER);
    XPoll_ocm_WriteReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_IER, Register | Mask);
}

void XPoll_ocm_InterruptDisable(XPoll_ocm *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XPoll_ocm_ReadReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_IER);
    XPoll_ocm_WriteReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_IER, Register & (~Mask));
}

void XPoll_ocm_InterruptClear(XPoll_ocm *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XPoll_ocm_WriteReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_ISR, Mask);
}

u32 XPoll_ocm_InterruptGetEnabled(XPoll_ocm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XPoll_ocm_ReadReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_IER);
}

u32 XPoll_ocm_InterruptGetStatus(XPoll_ocm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XPoll_ocm_ReadReg(InstancePtr->Axilites_BaseAddress, XPOLL_OCM_AXILITES_ADDR_ISR);
}

