module top
#(parameter param94 = (((-(!(-(8'hbc)))) ? (~{(^(8'ha1)), {(8'hbb), (8'ha0)}}) : (|(((8'hbd) ^ (8'hb0)) ? ((8'ha6) ? (8'hbc) : (8'ha6)) : ((8'had) ? (8'ha1) : (8'hac))))) ? (((~|((8'hbd) & (8'ha7))) < {((8'hab) ? (8'hb1) : (8'hb7)), (~|(7'h41))}) ? (({(8'hbd)} ? ((8'hac) ? (8'ha5) : (8'hbb)) : {(8'hb4), (8'hb8)}) ? (((7'h40) ? (8'ha1) : (8'hbe)) >>> (~&(8'ha6))) : (~|((8'hba) > (8'hb3)))) : ({((8'hb2) <<< (8'h9e)), ((8'hbb) ? (8'hb3) : (8'hba))} ? (((8'h9d) > (8'haa)) ? (&(8'hbf)) : {(8'h9d)}) : ({(8'hbc), (8'hb3)} != ((8'hbb) ^ (8'hae))))) : ((({(8'hbe), (8'ha3)} ? ((8'h9c) ? (8'had) : (8'hb4)) : ((8'hae) ? (8'hb0) : (8'hbf))) & (((8'hac) <= (8'haa)) ? {(8'ha5), (7'h44)} : ((8'hb9) ? (7'h43) : (8'h9e)))) ? (~(((8'hbf) != (7'h44)) ? (8'hb1) : ((8'hae) ? (8'hb6) : (8'ha2)))) : ((8'hbe) ? (((8'hb1) ? (8'ha1) : (8'ha2)) ? (8'hb3) : ((8'ha5) ? (8'ha1) : (8'hab))) : (!((8'ha6) ? (8'hba) : (8'ha7)))))), 
parameter param95 = ((!(~^(param94 ? {param94, param94} : {(8'haa), (8'hac)}))) == (((~|(~^(8'had))) ? (((8'ha9) == param94) ? ((7'h41) ? param94 : param94) : param94) : {param94, param94}) && (((param94 ? param94 : param94) ? param94 : (param94 ? param94 : param94)) ? ((param94 ? param94 : (7'h44)) * (param94 ? param94 : param94)) : ((8'ha9) ? param94 : {param94})))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1dc):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hd):(1'h0)] wire3;
  input wire [(5'h14):(1'h0)] wire2;
  input wire signed [(5'h13):(1'h0)] wire1;
  input wire signed [(5'h10):(1'h0)] wire0;
  wire [(2'h2):(1'h0)] wire93;
  wire [(5'h14):(1'h0)] wire92;
  wire signed [(4'h9):(1'h0)] wire91;
  wire [(4'hb):(1'h0)] wire68;
  wire signed [(2'h2):(1'h0)] wire66;
  wire signed [(3'h6):(1'h0)] wire17;
  wire [(5'h13):(1'h0)] wire12;
  wire signed [(4'h9):(1'h0)] wire11;
  wire [(4'h8):(1'h0)] wire10;
  wire [(4'hf):(1'h0)] wire9;
  wire [(5'h13):(1'h0)] wire8;
  wire signed [(4'he):(1'h0)] wire7;
  wire signed [(4'he):(1'h0)] wire6;
  wire signed [(3'h5):(1'h0)] wire5;
  wire [(4'hc):(1'h0)] wire4;
  reg [(5'h13):(1'h0)] reg90 = (1'h0);
  reg [(5'h10):(1'h0)] reg89 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg88 = (1'h0);
  reg [(4'he):(1'h0)] reg87 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg86 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg85 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg84 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg83 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg82 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg81 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg80 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg79 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg78 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg77 = (1'h0);
  reg signed [(4'he):(1'h0)] reg76 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg75 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg74 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg73 = (1'h0);
  reg [(4'he):(1'h0)] reg72 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg71 = (1'h0);
  reg [(4'hc):(1'h0)] reg70 = (1'h0);
  reg [(4'hf):(1'h0)] reg69 = (1'h0);
  reg [(4'h8):(1'h0)] reg13 = (1'h0);
  reg [(5'h12):(1'h0)] reg14 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg15 = (1'h0);
  reg [(5'h10):(1'h0)] reg16 = (1'h0);
  assign y = {wire93,
                 wire92,
                 wire91,
                 wire68,
                 wire66,
                 wire17,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 (1'h0)};
  assign wire4 = wire2;
  assign wire5 = (|$signed((wire3[(4'hc):(1'h0)] ?
                     ($signed(wire2) < (-wire0)) : (&$signed(wire1)))));
  assign wire6 = wire4;
  assign wire7 = (^(~((!(wire1 ^~ (8'ha2))) | wire4[(4'hc):(1'h1)])));
  assign wire8 = $signed($signed(({(~(8'ha5))} ~^ $signed({wire7, wire6}))));
  assign wire9 = wire3[(4'hc):(4'ha)];
  assign wire10 = $unsigned(wire1[(2'h3):(2'h3)]);
  assign wire11 = (wire0 ?
                      $signed(wire3) : ((~(wire7 ?
                              (wire2 ^~ wire6) : (wire8 ? wire4 : wire3))) ?
                          ((((8'hb5) * (8'ha8)) & (+(8'hb5))) ?
                              (~&wire2) : $signed(wire10[(3'h6):(3'h4)])) : wire10));
  assign wire12 = ($signed((|$unsigned(wire0))) ? wire1 : wire7[(3'h4):(2'h3)]);
  always
    @(posedge clk) begin
      reg13 <= (!({(7'h42), $signed(wire9[(4'hd):(4'ha)])} ?
          ($signed(wire9[(4'hf):(3'h7)]) ?
              wire12 : $unsigned(wire11[(2'h3):(2'h3)])) : $signed($unsigned($unsigned((8'ha5))))));
      reg14 <= $signed(wire5[(1'h1):(1'h1)]);
      reg15 <= (wire3 ?
          wire11 : (($unsigned($signed(wire8)) == ({wire2} ?
                  wire12[(4'ha):(2'h2)] : wire1[(5'h11):(4'ha)])) ?
              ($unsigned((wire0 << wire2)) ?
                  $signed(wire9[(4'hd):(4'hb)]) : ((|wire7) >>> (wire0 ~^ reg13))) : ($unsigned(wire5) <<< wire10)));
      reg16 <= wire10;
    end
  assign wire17 = reg16[(3'h6):(3'h5)];
  module18 #() modinst67 (wire66, clk, wire2, wire8, wire7, reg14, wire10);
  assign wire68 = $signed(((wire5 <= wire17[(3'h5):(2'h3)]) ?
                      $unsigned($signed((+wire1))) : ((^$signed(wire5)) ?
                          wire9 : $signed((wire3 << reg14)))));
  always
    @(posedge clk) begin
      reg69 <= $signed($unsigned(($unsigned({wire9,
          wire7}) * $unsigned((~^reg13)))));
    end
  always
    @(posedge clk) begin
      reg70 <= ((($unsigned((wire5 ?
              wire66 : wire4)) > $signed($unsigned(reg16))) ~^ wire0) ?
          {((|$signed((8'hba))) ?
                  $signed($unsigned(wire9)) : wire66[(1'h1):(1'h1)])} : $signed(wire10));
      reg71 <= (-wire68);
      reg72 <= (wire0 >= $signed((((reg70 == wire3) ^~ ((8'ha8) && wire7)) ?
          {wire3[(2'h3):(2'h2)]} : wire10[(1'h0):(1'h0)])));
      if ((~&wire68))
        begin
          if ($signed((+wire10)))
            begin
              reg73 <= ({wire12[(4'he):(4'hc)],
                  wire17[(2'h3):(2'h3)]} <<< ($signed((^$unsigned(wire8))) <= ((~|(wire4 & reg70)) * (^$signed((8'hb1))))));
              reg74 <= {{(wire11 >= (wire6 ?
                          (reg71 ? reg70 : wire4) : (reg73 <= reg15))),
                      $signed(reg70[(3'h5):(3'h4)])},
                  (reg71 ? (^(^wire66[(2'h2):(1'h0)])) : wire6[(2'h2):(2'h2)])};
              reg75 <= wire9;
            end
          else
            begin
              reg73 <= (!$signed($signed(reg69[(4'h9):(3'h7)])));
              reg74 <= $signed(($unsigned($unsigned((|reg75))) ?
                  {(reg70[(3'h6):(2'h3)] ^~ $unsigned(wire2)),
                      {$unsigned(wire6)}} : (-((wire6 <= reg16) ?
                      reg13 : (~|reg74)))));
              reg75 <= $signed(((+((reg13 ?
                  wire12 : wire1) <<< reg72[(4'hd):(1'h1)])) < wire7));
            end
          if ($unsigned(reg72))
            begin
              reg76 <= {$unsigned((($unsigned(wire0) <= (~|reg72)) ?
                      ({wire9} ? $unsigned(wire6) : (wire8 ^ reg16)) : wire5)),
                  $signed((~$signed(wire7)))};
              reg77 <= $unsigned($unsigned((wire11 == ((wire3 ?
                      reg13 : wire12) ?
                  (wire8 ? (8'hbe) : reg13) : (reg16 && (8'hb1))))));
              reg78 <= ({$unsigned($unsigned($signed(wire1)))} || reg16);
              reg79 <= (($unsigned(((wire5 << reg75) ? wire12 : reg70)) ?
                  $unsigned((((8'haf) ~^ (8'ha4)) >>> wire8[(2'h3):(2'h2)])) : reg70) ^~ (~$signed(((|wire7) - (~&wire5)))));
            end
          else
            begin
              reg76 <= $signed((wire0 != {$unsigned(reg70),
                  {wire2[(5'h11):(4'h9)], $unsigned(reg70)}}));
              reg77 <= reg78[(1'h0):(1'h0)];
              reg78 <= $signed($signed(($signed(wire17[(3'h4):(1'h0)]) - {$signed(wire66)})));
            end
          reg80 <= ($unsigned({$unsigned((reg77 - wire2)),
              $unsigned((reg74 + reg74))}) ^ (reg69[(4'hf):(4'h9)] && {(^~((8'hbd) ?
                  wire4 : reg16)),
              $unsigned((8'ha6))}));
          if ((wire11[(2'h2):(1'h1)] ?
              (($unsigned(reg79) >>> reg15[(1'h1):(1'h1)]) ?
                  wire12 : ((wire9 && reg69[(3'h7):(3'h4)]) ?
                      {reg76} : wire68)) : $signed(({(reg75 - wire10),
                  {wire6, wire66}} ^ (reg71 <<< $signed(reg80))))))
            begin
              reg81 <= {{(~^((wire3 ? wire17 : (8'hac)) ?
                          $signed((8'hb2)) : (|reg80))),
                      wire5},
                  (($signed($unsigned(reg80)) ?
                          reg14 : $unsigned($signed(reg79))) ?
                      ($unsigned($unsigned(reg71)) ?
                          wire66 : ($signed(wire6) ?
                              reg77 : (+reg76))) : (wire4[(1'h0):(1'h0)] ^~ (+$signed((8'hbb)))))};
              reg82 <= reg14;
              reg83 <= wire17[(2'h2):(1'h0)];
            end
          else
            begin
              reg81 <= {((!$unsigned($signed(wire12))) ^~ $signed(wire7)),
                  $signed((-{{reg77, wire8}, $unsigned(reg13)}))};
              reg82 <= (+($unsigned(($signed(wire17) ?
                      (^reg79) : reg16[(4'h9):(2'h3)])) ?
                  {wire10[(2'h3):(2'h2)],
                      {reg13[(3'h5):(1'h1)],
                          wire68[(2'h3):(2'h3)]}} : (8'ha6)));
              reg83 <= wire12;
            end
        end
      else
        begin
          if ($unsigned((reg15 ^~ (({reg70} ?
              (wire10 <= wire4) : $unsigned(wire1)) ^~ ($unsigned(reg79) ^ ((8'hb2) < (8'ha6)))))))
            begin
              reg73 <= (($signed(($unsigned(wire10) ?
                      reg77 : $unsigned(reg78))) || {(+(^~wire8))}) ?
                  $signed((~^$signed((8'hac)))) : reg72);
            end
          else
            begin
              reg73 <= ($unsigned($unsigned(reg82)) ?
                  ((wire12[(5'h11):(4'h8)] ?
                      ({reg14} ?
                          $signed(wire10) : wire4) : {wire0[(4'h9):(4'h9)],
                          (reg71 && wire68)}) & $unsigned({(8'ha5),
                      (^wire8)})) : (({(~|wire17),
                      (|(8'ha0))} ^ wire1) < wire68));
            end
          reg74 <= (((($signed(wire1) >>> (reg78 ?
                  (8'hbe) : reg76)) <<< $signed($unsigned(wire66))) >> (~|$signed(wire68))) ?
              wire7 : $signed(({$signed(reg83)} <<< ($signed(wire9) | (reg82 ?
                  reg71 : wire68)))));
          reg75 <= (-($signed((wire9 + ((8'hb4) - wire3))) >= $unsigned($signed((reg14 ?
              (8'hb4) : reg75)))));
        end
      if ($signed(reg78[(1'h0):(1'h0)]))
        begin
          reg84 <= $unsigned($unsigned(wire10[(3'h6):(1'h0)]));
          reg85 <= ($unsigned((-reg80[(3'h5):(3'h4)])) ?
              reg81[(2'h3):(1'h0)] : wire5);
        end
      else
        begin
          reg84 <= reg69[(1'h0):(1'h0)];
          reg85 <= $unsigned(reg85[(3'h6):(3'h6)]);
          reg86 <= $signed((reg76[(4'hc):(2'h3)] <<< $signed($unsigned({(8'ha3)}))));
          if ($signed($signed(reg82[(1'h0):(1'h0)])))
            begin
              reg87 <= wire3;
              reg88 <= ((~|($signed({wire8}) ?
                  (reg77 ?
                      (reg15 ?
                          reg77 : wire10) : (~&reg81)) : reg15)) || (~$unsigned({{reg78,
                      wire2}})));
              reg89 <= (^((~^(reg87[(3'h4):(1'h1)] ?
                  wire68[(1'h1):(1'h1)] : $signed(reg71))) <= $unsigned($unsigned(((8'ha9) + wire4)))));
            end
          else
            begin
              reg87 <= ({$unsigned((~|wire12))} ?
                  ((|wire3) ?
                      (~^({(8'hb8), wire2} ?
                          (!wire0) : (reg72 ?
                              wire10 : wire1))) : $signed(wire8[(4'hf):(2'h3)])) : wire0);
              reg88 <= ((reg73 ?
                      $unsigned({reg15[(1'h1):(1'h1)],
                          $signed(reg84)}) : {((reg83 || wire10) & {wire1,
                              wire5})}) ?
                  (~|$signed((8'hab))) : (($signed($signed((8'hb2))) ?
                      $signed((wire5 || wire2)) : {reg16[(1'h1):(1'h0)]}) << (~|(reg78 ?
                      $signed(wire68) : (|wire8)))));
              reg89 <= reg13[(1'h0):(1'h0)];
            end
          reg90 <= (^~$signed(({wire3[(4'hd):(2'h2)]} ?
              (~|(wire1 < (8'hbf))) : ($unsigned(wire8) ?
                  $unsigned(reg72) : reg72))));
        end
    end
  assign wire91 = reg82;
  assign wire92 = reg84[(2'h3):(2'h3)];
  assign wire93 = $unsigned((|({(wire11 ~^ wire5), (8'ha9)} ?
                      $unsigned({reg15, (8'hba)}) : $signed(((8'ha3) ?
                          wire6 : reg90)))));
endmodule

module module18
#(parameter param65 = ((({((8'hac) ^~ (8'h9d))} ^ ((^(8'hae)) ? ((8'hbb) << (8'ha5)) : ((8'ha2) ? (8'h9e) : (8'ha4)))) > (((~^(8'ha6)) ? (8'hbc) : (~(8'ha5))) && ((~|(8'hbc)) | (8'hb2)))) + {((((8'had) ? (8'ha7) : (8'hbf)) ? ((8'hb2) || (8'hac)) : ((8'hb5) ? (8'hbc) : (8'hb4))) << (~((8'hbd) ? (8'h9f) : (8'hb8)))), (&(((8'hbe) <<< (8'hab)) ? ((8'hbc) ? (8'ha9) : (8'hbc)) : ((8'hb9) > (8'hba))))}))
(y, clk, wire19, wire20, wire21, wire22, wire23);
  output wire [(32'hcd):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire19;
  input wire [(5'h13):(1'h0)] wire20;
  input wire signed [(4'he):(1'h0)] wire21;
  input wire signed [(5'h12):(1'h0)] wire22;
  input wire signed [(4'h8):(1'h0)] wire23;
  wire signed [(3'h7):(1'h0)] wire64;
  wire [(5'h11):(1'h0)] wire63;
  wire [(4'hf):(1'h0)] wire62;
  wire [(2'h2):(1'h0)] wire61;
  wire [(4'he):(1'h0)] wire24;
  wire [(2'h2):(1'h0)] wire25;
  wire [(5'h12):(1'h0)] wire49;
  reg [(3'h7):(1'h0)] reg60 = (1'h0);
  reg [(3'h7):(1'h0)] reg59 = (1'h0);
  reg [(4'h8):(1'h0)] reg58 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg57 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg56 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg55 = (1'h0);
  reg [(3'h7):(1'h0)] reg54 = (1'h0);
  reg [(2'h3):(1'h0)] reg53 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg52 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg51 = (1'h0);
  reg [(5'h13):(1'h0)] reg26 = (1'h0);
  reg [(4'h8):(1'h0)] reg27 = (1'h0);
  reg [(2'h2):(1'h0)] reg28 = (1'h0);
  reg signed [(4'he):(1'h0)] reg29 = (1'h0);
  assign y = {wire64,
                 wire63,
                 wire62,
                 wire61,
                 wire24,
                 wire25,
                 wire49,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg26,
                 reg27,
                 reg28,
                 reg29,
                 (1'h0)};
  assign wire24 = wire20[(3'h7):(3'h7)];
  assign wire25 = ((wire21 ?
                          ($unsigned($unsigned(wire24)) ?
                              wire24 : {wire24}) : (~^(!wire22[(2'h3):(1'h0)]))) ?
                      wire22[(1'h1):(1'h1)] : wire21);
  always
    @(posedge clk) begin
      reg26 <= (wire25 ? ((~|wire21) > wire24[(3'h5):(1'h0)]) : (^wire20));
      reg27 <= wire20[(1'h0):(1'h0)];
      reg28 <= (wire23[(4'h8):(3'h4)] <<< ((&{(wire22 << wire23), wire25}) ?
          ($signed(((8'h9c) ? (8'ha3) : reg26)) <<< ((wire20 ?
                  wire23 : wire22) ?
              (^~wire24) : (8'hbc))) : wire25[(1'h0):(1'h0)]));
      reg29 <= reg28;
    end
  module30 #() modinst50 (wire49, clk, wire21, wire22, reg26, wire23);
  always
    @(posedge clk) begin
      reg51 <= (&($signed($signed($signed((8'hb7)))) <= reg29));
      if (reg29[(4'hd):(4'hd)])
        begin
          reg52 <= $unsigned($unsigned(wire49[(5'h12):(3'h6)]));
          if ($signed((wire20 & $signed($unsigned($signed(wire20))))))
            begin
              reg53 <= $signed(reg27[(3'h6):(1'h0)]);
              reg54 <= ($signed(wire21[(2'h3):(1'h1)]) ?
                  (^~$signed(((wire49 ~^ reg53) * $unsigned(wire19)))) : (~(&$unsigned(wire24))));
              reg55 <= ({(|(^(~|wire23))), (reg26 >> reg51[(3'h4):(1'h0)])} ?
                  reg26 : (~|$unsigned(wire24)));
              reg56 <= (({$unsigned(reg28), (~&reg51[(3'h7):(3'h5)])} ?
                  $unsigned(reg26) : reg52[(2'h3):(1'h0)]) * $signed(($signed((|wire19)) ?
                  ($signed(wire21) ?
                      wire25 : $signed(reg55)) : $unsigned(reg28))));
            end
          else
            begin
              reg53 <= (|(~|wire25));
            end
          if (wire19[(1'h0):(1'h0)])
            begin
              reg57 <= (reg55 ?
                  (!$signed((((7'h41) >= (8'ha6)) >>> (wire19 ?
                      reg52 : wire23)))) : $unsigned($signed({(wire23 ?
                          wire23 : (8'ha9)),
                      $signed(reg26)})));
              reg58 <= (wire24 && (wire25 + reg53));
              reg59 <= wire21[(2'h3):(1'h1)];
              reg60 <= reg27;
            end
          else
            begin
              reg57 <= $signed((reg28 ?
                  reg27[(2'h3):(1'h0)] : $unsigned(($unsigned((8'ha5)) & $signed(reg57)))));
              reg58 <= wire23;
              reg59 <= ({reg60[(1'h0):(1'h0)]} ?
                  $signed($signed(($unsigned(reg26) & $unsigned(wire19)))) : {$unsigned($unsigned(wire20)),
                      wire22[(4'hf):(4'hf)]});
              reg60 <= (-((~$signed(reg57)) ?
                  reg28 : (wire23[(3'h4):(3'h4)] ?
                      $signed((^~(8'haa))) : ({reg51, (8'had)} * (&wire23)))));
            end
        end
      else
        begin
          reg52 <= reg29[(4'hc):(1'h1)];
          reg53 <= (-(reg28[(1'h0):(1'h0)] ^~ wire20[(4'ha):(4'h9)]));
          reg54 <= (7'h44);
          if ($unsigned($unsigned((~reg55))))
            begin
              reg55 <= (|reg26[(3'h5):(1'h0)]);
              reg56 <= (8'hb0);
            end
          else
            begin
              reg55 <= $signed(reg27);
              reg56 <= {(8'hb0), wire22};
              reg57 <= $unsigned(reg54);
            end
        end
    end
  assign wire61 = wire23[(3'h6):(2'h3)];
  assign wire62 = $signed($unsigned((reg28 ^~ reg27[(4'h8):(3'h7)])));
  assign wire63 = $signed((!((^~(reg27 ? (8'hb2) : (8'hab))) ?
                      reg57[(3'h4):(2'h2)] : (|$signed(wire19)))));
  assign wire64 = ($signed(($unsigned((wire19 ? (7'h40) : wire49)) ?
                          reg58 : $unsigned((reg58 + wire49)))) ?
                      (($unsigned((!wire63)) - ({(8'hb6)} > reg56[(4'h8):(4'h8)])) && (8'haa)) : $signed((~((reg55 ?
                              reg29 : reg29) ?
                          (wire61 ? (8'h9f) : wire25) : (wire61 >>> wire25)))));
endmodule

module module30
#(parameter param47 = (~&(~&{((~^(8'hbd)) <= {(8'ha9)})})), 
parameter param48 = (~^(|{({param47, param47} ? {param47} : (param47 ? param47 : param47)), (^~(~param47))})))
(y, clk, wire34, wire33, wire32, wire31);
  output wire [(32'h88):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h2):(1'h0)] wire34;
  input wire signed [(5'h12):(1'h0)] wire33;
  input wire signed [(2'h3):(1'h0)] wire32;
  input wire [(2'h2):(1'h0)] wire31;
  wire [(5'h15):(1'h0)] wire46;
  wire [(4'hc):(1'h0)] wire45;
  wire signed [(3'h4):(1'h0)] wire44;
  wire signed [(4'h9):(1'h0)] wire43;
  wire [(4'h8):(1'h0)] wire42;
  wire [(3'h4):(1'h0)] wire41;
  wire [(3'h6):(1'h0)] wire40;
  wire signed [(3'h4):(1'h0)] wire39;
  wire [(4'h8):(1'h0)] wire38;
  wire [(5'h14):(1'h0)] wire37;
  wire [(5'h14):(1'h0)] wire36;
  wire [(5'h13):(1'h0)] wire35;
  assign y = {wire46,
                 wire45,
                 wire44,
                 wire43,
                 wire42,
                 wire41,
                 wire40,
                 wire39,
                 wire38,
                 wire37,
                 wire36,
                 wire35,
                 (1'h0)};
  assign wire35 = (~^wire32);
  assign wire36 = ({wire35[(4'hf):(4'hd)], wire33} ?
                      $signed($signed((~&wire34[(2'h2):(2'h2)]))) : wire35);
  assign wire37 = $signed(wire31[(1'h1):(1'h0)]);
  assign wire38 = $unsigned(wire33);
  assign wire39 = ((wire34[(1'h1):(1'h0)] >> (({wire31} ?
                              (-wire33) : (wire35 <= wire35)) ?
                          wire35[(1'h1):(1'h1)] : (~&{wire31, wire38}))) ?
                      wire36[(1'h0):(1'h0)] : $signed((~|(~&(wire31 ?
                          (8'h9d) : wire34)))));
  assign wire40 = (wire37 ? wire36[(4'hd):(3'h7)] : $signed({wire35}));
  assign wire41 = $unsigned($signed($unsigned((wire35[(2'h3):(1'h1)] == (wire36 ?
                      wire38 : wire32)))));
  assign wire42 = $unsigned({$unsigned(($signed(wire39) < wire37[(4'ha):(2'h3)]))});
  assign wire43 = (8'h9c);
  assign wire44 = wire42[(3'h4):(2'h3)];
  assign wire45 = ($signed(($signed({wire44}) != $unsigned((wire34 ?
                          wire31 : (8'hb4))))) ?
                      wire34 : (|((~|((8'ha1) ? wire36 : (8'hb5))) ?
                          $signed({wire44, wire44}) : (((8'ha3) ?
                              wire39 : wire39) <= {wire37}))));
  assign wire46 = wire40;
endmodule
