EESchema Schematic File Version 4
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 3
Title "XT Clone Motherboard"
Date ""
Rev "1.0"
Comp "UncheckedCast"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 975  775  1100 625 
U 5C0ABBCC
F0 "HDD Controller" 50
F1 "HDD.sch" 50
F2 "ADDR" B L 975 850 50 
F3 "DATA" B L 975 950 50 
F4 "RESET" I L 975 1050 50 
F5 "~IOR" I L 975 1150 50 
F6 "~IOW" I L 975 1250 50 
F7 "AEN" I L 975 1350 50 
F8 "IRQ5" O R 2075 850 50 
F9 "DRQ3" O R 2075 950 50 
F10 "~DACK3" I R 2075 1050 50 
$EndSheet
$Sheet
S 2675 725  1150 700 
U 5C104845
F0 "Divisible Clock" 50
F1 "DivClock.sch" 50
F2 "OSC" O L 2675 800 50 
F3 "SYS_CLK" O L 2675 900 50 
F4 "~SYS_CLK" O L 2675 1000 50 
F5 "~RES" I L 2675 1100 50 
F6 "RDY1" I L 2675 1200 50 
F7 "~AEN1" I L 2675 1300 50 
F8 "~AEN2" I R 3825 800 50 
F9 "RDY2" I R 3825 900 50 
F10 "~ASYNC" I R 3825 1000 50 
F11 "RESET" O R 3825 1100 50 
F12 "READY" O R 3825 1200 50 
$EndSheet
$EndSCHEMATC
