(trace
  (declare-const v3 (_ BitVec 1))
  (declare-const v4 (_ BitVec 2))
  (declare-const v5 (_ BitVec 1))
  (declare-const v6 (_ BitVec 1))
  (declare-const v7 (_ BitVec 1))
  (declare-const v8 (_ BitVec 1))
  (declare-const v10 (_ BitVec 1))
  (declare-const v11 (_ BitVec 4))
  (declare-const v12 (_ BitVec 1))
  (declare-const v13 (_ BitVec 1))
  (declare-const v14 (_ BitVec 8))
  (declare-const v15 (_ BitVec 1))
  (declare-const v16 (_ BitVec 5))
  (declare-const v17 (_ BitVec 1))
  (declare-const v18 (_ BitVec 1))
  (declare-const v19 (_ BitVec 1))
  (declare-const v21 (_ BitVec 1))
  (declare-const v22 (_ BitVec 1))
  (declare-const v23 (_ BitVec 1))
  (declare-const v24 (_ BitVec 1))
  (declare-const v25 (_ BitVec 1))
  (declare-const v26 (_ BitVec 1))
  (declare-const v27 (_ BitVec 1))
  (declare-const v28 (_ BitVec 1))
  (cycle)
  (read-reg |SEE| nil (_ bv-1 128))
  (write-reg |SEE| nil (_ bv1498 128))
  (write-reg |__unconditional| nil true)
  (read-reg |__v85_implemented| nil false)
  (read-reg |PSTATE| ((_ field |Z|)) (_ struct (|M| v16) (|E| v8) (|DIT| v7) (|BTYPE| v4) (|J| v15) (|I| v12) (|SP| #b1) (|D| v6) (|TCO| v24) (|Z| v27) (|A| v3) (|IL| v13) (|EL| #b10) (|IT| v14) (|SSBS| v22) (|UAO| v25) (|T| v23) (|nRW| v28) (|N| v17) (|SS| v21) (|Q| v19) (|GE| v11) (|V| v26) (|PAN| v18) (|C| v5) (|F| v10)))
  (define-const v38 (not (= v27 #b1)))
  (branch 0 "model/aarch64.sail 12137:4 - 12139:5")
  (assert v38)
  (declare-const v39 (_ BitVec 64))
  (read-reg |_PC| nil v39)
  (define-const v40 (bvadd v39 #xfffffffffffff3f0))
  (read-reg |PSTATE| ((_ field |nRW|)) (_ struct (|M| v16) (|E| v8) (|DIT| v7) (|BTYPE| v4) (|J| v15) (|I| v12) (|SP| #b1) (|D| v6) (|TCO| v24) (|Z| v27) (|A| v3) (|IL| v13) (|EL| #b10) (|IT| v14) (|SSBS| v22) (|UAO| v25) (|T| v23) (|nRW| v28) (|N| v17) (|SS| v21) (|Q| v19) (|GE| v11) (|V| v26) (|PAN| v18) (|C| v5) (|F| v10)))
  (define-const v52 (= v28 #b1))
  (read-reg |CFG_ID_AA64PFR0_EL1_EL0| nil #x1)
  (read-reg |CFG_ID_AA64PFR0_EL1_EL1| nil #x1)
  (read-reg |CFG_ID_AA64PFR0_EL1_EL2| nil #x1)
  (read-reg |CFG_ID_AA64PFR0_EL1_EL3| nil #x1)
  (assert (not v52))
  (read-reg |__highest_el_aarch32| nil false)
  (assert (not v52))
  (define-const v55 v40)
  (branch-address v55)
  (define-const v56 v40)
  (read-reg |PSTATE| ((_ field |nRW|)) (_ struct (|M| v16) (|E| v8) (|DIT| v7) (|BTYPE| v4) (|J| v15) (|I| v12) (|SP| #b1) (|D| v6) (|TCO| v24) (|Z| v27) (|A| v3) (|IL| v13) (|EL| #b10) (|IT| v14) (|SSBS| v22) (|UAO| v25) (|T| v23) (|nRW| v28) (|N| v17) (|SS| v21) (|Q| v19) (|GE| v11) (|V| v26) (|PAN| v18) (|C| v5) (|F| v10)))
  (define-const v57 (= v28 #b1))
  (read-reg |CFG_ID_AA64PFR0_EL1_EL0| nil #x1)
  (read-reg |CFG_ID_AA64PFR0_EL1_EL1| nil #x1)
  (read-reg |CFG_ID_AA64PFR0_EL1_EL2| nil #x1)
  (read-reg |CFG_ID_AA64PFR0_EL1_EL3| nil #x1)
  (assert (not v57))
  (read-reg |__highest_el_aarch32| nil false)
  (assert (not v57))
  (read-reg |PSTATE| ((_ field |EL|)) (_ struct (|M| v16) (|E| v8) (|DIT| v7) (|BTYPE| v4) (|J| v15) (|I| v12) (|SP| #b1) (|D| v6) (|TCO| v24) (|Z| v27) (|A| v3) (|IL| v13) (|EL| #b10) (|IT| v14) (|SSBS| v22) (|UAO| v25) (|T| v23) (|nRW| v28) (|N| v17) (|SS| v21) (|Q| v19) (|GE| v11) (|V| v26) (|PAN| v18) (|C| v5) (|F| v10)))
  (read-reg |CFG_ID_AA64PFR0_EL1_EL2| nil #x1)
  (read-reg |CFG_ID_AA64PFR0_EL1_EL3| nil #x1)
  (read-reg |CFG_ID_AA64PFR0_EL1_EL3| nil #x1)
  (read-reg |__highest_el_aarch32| nil false)
  (read-reg |SCR_EL3| nil #x00000000)
  (read-reg |CFG_ID_AA64PFR0_EL1_EL2| nil #x1)
  (read-reg |CFG_ID_AA64PFR0_EL1_EL0| nil #x1)
  (read-reg |CFG_ID_AA64PFR0_EL1_EL1| nil #x1)
  (read-reg |CFG_ID_AA64PFR0_EL1_EL2| nil #x1)
  (read-reg |CFG_ID_AA64PFR0_EL1_EL3| nil #x1)
  (read-reg |__v81_implemented| nil true)
  (read-reg |__v84_implemented| nil false)
  (read-reg |CFG_ID_AA64PFR0_EL1_EL3| nil #x1)
  (read-reg |CFG_ID_AA64PFR0_EL1_EL3| nil #x1)
  (read-reg |__highest_el_aarch32| nil false)
  (read-reg |SCR_EL3| nil #x00000000)
  (read-reg |TCR_EL2| nil #x0000000000000000)
  (read-reg |__v83_implemented| nil false)
  (write-reg |_PC| nil v56)
  (write-reg |__PC_changed| nil true))
(trace
  (declare-const v3 (_ BitVec 1))
  (declare-const v4 (_ BitVec 2))
  (declare-const v5 (_ BitVec 1))
  (declare-const v6 (_ BitVec 1))
  (declare-const v7 (_ BitVec 1))
  (declare-const v8 (_ BitVec 1))
  (declare-const v10 (_ BitVec 1))
  (declare-const v11 (_ BitVec 4))
  (declare-const v12 (_ BitVec 1))
  (declare-const v13 (_ BitVec 1))
  (declare-const v14 (_ BitVec 8))
  (declare-const v15 (_ BitVec 1))
  (declare-const v16 (_ BitVec 5))
  (declare-const v17 (_ BitVec 1))
  (declare-const v18 (_ BitVec 1))
  (declare-const v19 (_ BitVec 1))
  (declare-const v21 (_ BitVec 1))
  (declare-const v22 (_ BitVec 1))
  (declare-const v23 (_ BitVec 1))
  (declare-const v24 (_ BitVec 1))
  (declare-const v25 (_ BitVec 1))
  (declare-const v26 (_ BitVec 1))
  (declare-const v27 (_ BitVec 1))
  (declare-const v28 (_ BitVec 1))
  (cycle)
  (read-reg |SEE| nil (_ bv-1 128))
  (write-reg |SEE| nil (_ bv1498 128))
  (write-reg |__unconditional| nil true)
  (read-reg |__v85_implemented| nil false)
  (read-reg |PSTATE| ((_ field |Z|)) (_ struct (|M| v16) (|E| v8) (|DIT| v7) (|BTYPE| v4) (|J| v15) (|I| v12) (|SP| #b1) (|D| v6) (|TCO| v24) (|Z| v27) (|A| v3) (|IL| v13) (|EL| #b10) (|IT| v14) (|SSBS| v22) (|UAO| v25) (|T| v23) (|nRW| v28) (|N| v17) (|SS| v21) (|Q| v19) (|GE| v11) (|V| v26) (|PAN| v18) (|C| v5) (|F| v10)))
  (define-const v38 (not (= v27 #b1)))
  (branch 0 "model/aarch64.sail 12137:4 - 12139:5")
  (assert (not v38)))
