![Screenshot 182439](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-20%20182439.png)
![Screenshot 184256](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-20%20184256.png)
![Screenshot 184332](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-20%20184332.png)
![Screenshot 184427](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-20%20184427.png)
![Screenshot 184604](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-20%20184604.png)
![Screenshot 185046](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-20%20185046.png)
![Screenshot 190325](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-20%20190325.png)
![Screenshot 192504](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-20%20192504.png)
![Screenshot 153317](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-23%20153317.png)
![Screenshot 154251](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-23%20154251.png)
![Screenshot 155238](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-23%20155238.png)
![Screenshot 155725](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-23%20155725.png)
![Screenshot 155937](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-23%20155937.png)
![Screenshot 155948](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-23%20155948.png)
![Screenshot 160052](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-23%20160052.png)
![Screenshot 160129](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-23%20160129.png)
![Screenshot 160623](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-23%20160623.png)
![Screenshot 160724](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-23%20160724.png)
![Screenshot 161250](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-23%20161250.png)
![Screenshot 161437](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-23%20161437.png)
![Screenshot 161454](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-23%20161454.png)
![Screenshot 161508](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-23%20161508.png)
![Screenshot 161619](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-23%20161619.png)
![Screenshot 161718](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/2/Screenshot%202025-06-23%20161718.png)

