# verilog-series-day6-DEMULTIPLEXERS
Verilog HDL implementation of 1:2, 1:4 Demultiplexers using Vivado. Includes simulation testbenches, waveform screenshots, and RTL schematics. Great for learning how to route data signals to multiple outputs based on control logic.
