## Hi! I'm Haden Min ğŸ‘‹

## ğŸ”­ Interests
- ğŸ’¡ Digital System Design
- ğŸ–¥ï¸ Computer Architecture
- âš¡ AI Accelerator
- ğŸ”— RISCâ€‘V
- ğŸ® GPUs

## ğŸš€ Projects
- Iâ€™m currently organizing my past and ongoing projects here.  
- **More content will be added over time.** ğŸ› ï¸

## ğŸ› ï¸ Skills
- **Languages**
    - ğŸ“ Verilog
    - ğŸ Python
    - ğŸ’» C/C++
    - ğŸ¦€ Rust
- **Hardware**
    - ğŸ”§ FPGAs (XilinxÂ Zynqâ€‘7000)
- **Tools**
    - ğŸ› ï¸ Vivado
- **Protocols**
    - ğŸ”Œ UART
    - ğŸ“¦ AXI4â€‘Lite
    - ğŸ”„ SPI
    - âš™ï¸ GPIO

## ğŸ“ Education
- **Seoul National University of Science and Technology**
    - B.S.Â EE  
    - MarÂ 2022Â â€“Â FebÂ 2028 *(expected)*

<!--
**Haden-Min/Haden-Min** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
