

================================================================
== Vivado HLS Report for 'axi_stream_to_vga'
================================================================
* Date:           Tue Mar 10 11:32:05 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AXI_STREAM_TO_VGA
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.15|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1260002|  1260002|  1260002|  1260002|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  1260000|  1260000|         4|          3|          1|  420000|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    328|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    246|    -|
|Register         |        -|      -|     136|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     136|    574|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_320_p2     |     +    |      0|  0|  26|          19|           1|
    |op2_V_read_assign_fu_262_p2       |     +    |      0|  0|  12|           4|           1|
    |p_Val2_s_fu_423_p2                |     +    |      0|  0|  18|          11|           9|
    |x_1_fu_509_p2                     |     +    |      0|  0|  17|          10|           1|
    |y_coordinate_V_mid2_fu_348_p2     |     +    |      0|  0|  17|          10|          10|
    |y_s_fu_354_p2                     |     +    |      0|  0|  17|          10|           1|
    |tmp_6_i_fu_274_p2                 |     -    |      0|  0|  12|           3|           4|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_251                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op101_read_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op71_read_state2     |    and   |      0|  0|   2|           1|           1|
    |or_cond2_fu_447_p2                |    and   |      0|  0|   2|           1|           1|
    |tmp1_fu_441_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp2_fu_308_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp2_mid1_fu_397_p2               |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_314_p2        |   icmp   |      0|  0|  20|          19|          18|
    |icmp1_fu_370_p2                   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_fu_290_p2                    |   icmp   |      0|  0|  13|           9|           1|
    |not_1_fu_498_p2                   |   icmp   |      0|  0|  13|          10|           7|
    |tmp_2_fu_296_p2                   |   icmp   |      0|  0|  13|          10|           6|
    |tmp_2_mid1_fu_385_p2              |   icmp   |      0|  0|  13|          10|           6|
    |tmp_3_fu_302_p2                   |   icmp   |      0|  0|  13|          10|          10|
    |tmp_3_mid1_fu_391_p2              |   icmp   |      0|  0|  13|          10|          10|
    |tmp_5_fu_326_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |tmp_6_fu_429_p2                   |   icmp   |      0|  0|  13|          10|           8|
    |tmp_7_fu_435_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |not_mid2_fu_376_p3                |  select  |      0|  0|   2|           1|           1|
    |tmp2_mid2_fu_403_p3               |  select  |      0|  0|   2|           1|           1|
    |x_mid2_fu_332_p3                  |  select  |      0|  0|   9|           1|           1|
    |y_coordinate_V_mid2_s_fu_340_p3   |  select  |      0|  0|   7|           1|           7|
    |y_mid2_fu_411_p3                  |  select  |      0|  0|   9|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 328|         205|         148|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |B_V                                      |  15|          3|    4|         12|
    |B_V_preg                                 |   9|          2|    4|          8|
    |B_temp_V_read_assign_fu_130              |  15|          3|    4|         12|
    |G_V                                      |  15|          3|    4|         12|
    |G_V_preg                                 |   9|          2|    4|          8|
    |G_temp_V_read_assign_fu_126              |   9|          2|    4|          8|
    |H_SYNC_V                                 |   9|          2|    1|          2|
    |R_V                                      |  15|          3|    4|         12|
    |R_V_preg                                 |   9|          2|    4|          8|
    |R_temp_V_read_assign_fu_122              |  21|          4|    4|         16|
    |V_SYNC_V                                 |   9|          2|    1|          2|
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1                  |  15|          3|    1|          3|
    |ap_phi_mux_indvar_flatten_phi_fu_196_p4  |   9|          2|   19|         38|
    |ap_phi_mux_x_phi_fu_218_p4               |   9|          2|   10|         20|
    |ap_phi_mux_y_phi_fu_207_p4               |   9|          2|   10|         20|
    |inStream_V_V_TDATA_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten_reg_192                   |   9|          2|   19|         38|
    |x_reg_214                                |   9|          2|   10|         20|
    |y_reg_203                                |   9|          2|   10|         20|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 246|         51|  119|        267|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |B_V_preg                     |   4|   0|    4|          0|
    |B_temp_V_read_assign_fu_130  |   4|   0|    4|          0|
    |G_V_preg                     |   4|   0|    4|          0|
    |G_temp_V_read_assign_fu_126  |   4|   0|    4|          0|
    |H_SYNC_V_preg                |   1|   0|    1|          0|
    |R_V_preg                     |   4|   0|    4|          0|
    |R_temp_V_read_assign_fu_122  |   4|   0|    4|          0|
    |V_SYNC_V_preg                |   1|   0|    1|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |color_blinking_V             |   4|   0|    4|          0|
    |exitcond_flatten_reg_568     |   1|   0|    1|          0|
    |indvar_flatten_next_reg_572  |  19|   0|   19|          0|
    |indvar_flatten_reg_192       |  19|   0|   19|          0|
    |op2_V_read_assign_reg_554    |   4|   0|    4|          0|
    |or_cond2_reg_588             |   1|   0|    1|          0|
    |tmp_6_i_reg_563              |   4|   0|    4|          0|
    |tmp_reg_559                  |   1|   0|    1|          0|
    |x_1_reg_595                  |  10|   0|   10|          0|
    |x_mid2_reg_577               |  10|   0|   10|          0|
    |x_reg_214                    |  10|   0|   10|          0|
    |y_mid2_reg_583               |  10|   0|   10|          0|
    |y_reg_203                    |  10|   0|   10|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 136|   0|  136|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------+-----+-----+------------+-------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_start             |  in |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_done              | out |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_idle              | out |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_ready             | out |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|selftest             |  in |    1|   ap_none  |      selftest     |    scalar    |
|inStream_V_V_TDATA   |  in |    8|    axis    |    inStream_V_V   |    pointer   |
|inStream_V_V_TVALID  |  in |    1|    axis    |    inStream_V_V   |    pointer   |
|inStream_V_V_TREADY  | out |    1|    axis    |    inStream_V_V   |    pointer   |
|R_V                  | out |    4|   ap_none  |        R_V        |    pointer   |
|G_V                  | out |    4|   ap_none  |        G_V        |    pointer   |
|B_V                  | out |    4|   ap_none  |        B_V        |    pointer   |
|V_SYNC_V             | out |    1|   ap_none  |      V_SYNC_V     |    pointer   |
|H_SYNC_V             | out |    1|   ap_none  |      H_SYNC_V     |    pointer   |
+---------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

 <State 1> : 0.87ns
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%R_temp_V_read_assign = alloca i4"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%G_temp_V_read_assign = alloca i4"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%B_temp_V_read_assign = alloca i4"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %selftest), !map !69"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_V), !map !75"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %R_V), !map !79"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %G_V), !map !83"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %B_V), !map !87"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %V_SYNC_V), !map !91"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %H_SYNC_V), !map !95"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @axi_stream_to_vga_st) nounwind"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%selftest_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %selftest)"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:53]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %selftest, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:54]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %R_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:55]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %G_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:56]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %B_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:57]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %H_SYNC_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:58]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %V_SYNC_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:59]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i4* @color_blinking_V, i32 1, [1 x i8]* @p_str2) nounwind" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:73]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%color_blinking_V_loa = load i4* @color_blinking_V, align 1" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:76]
ST_1 : Operation 28 [1/1] (0.86ns)   --->   "%op2_V_read_assign = add i4 %color_blinking_V_loa, 1" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "store i4 %op2_V_read_assign, i4* @color_blinking_V, align 1" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:76]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i8P(i8* %inStream_V_V, i32 1)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:85]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 31 [1/1] (0.86ns)   --->   "%tmp_6_i = sub i4 -2, %color_blinking_V_loa" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:17->AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:130]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.75ns)   --->   "br label %.preheader" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:87]

 <State 2> : 3.15ns
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %codeRepl ], [ %indvar_flatten_next, %9 ]"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%y = phi i10 [ 0, %codeRepl ], [ %y_mid2, %9 ]" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:88]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%x = phi i10 [ 0, %codeRepl ], [ %x_1, %9 ]"
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %y, i32 1, i32 9)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:95]
ST_2 : Operation 37 [1/1] (0.85ns)   --->   "%icmp = icmp ne i9 %tmp_4, 0" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:95]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.85ns)   --->   "%tmp_2 = icmp ugt i10 %y, 34" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.85ns)   --->   "%tmp_3 = icmp ult i10 %y, -509" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.33ns)   --->   "%tmp2 = and i1 %tmp_2, %tmp_3" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.91ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -104288"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.05ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %10, label %.preheader.preheader"
ST_2 : Operation 44 [1/1] (0.85ns)   --->   "%tmp_5 = icmp eq i10 %x, -224" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:88]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.47ns)   --->   "%x_mid2 = select i1 %tmp_5, i10 0, i10 %x" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node y_coordinate_V_mid2)   --->   "%y_coordinate_V_mid2_s = select i1 %tmp_5, i10 -34, i10 -35" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:93]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.93ns) (out node of the LUT)   --->   "%y_coordinate_V_mid2 = add i10 %y, %y_coordinate_V_mid2_s" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.93ns)   --->   "%y_s = add i10 %y, 1" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:87]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %y_s, i32 1, i32 9)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:95]
ST_2 : Operation 50 [1/1] (0.85ns)   --->   "%icmp1 = icmp ne i9 %tmp_8, 0" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:95]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.26ns)   --->   "%not_mid2 = select i1 %tmp_5, i1 %icmp1, i1 %icmp" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:95]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.85ns)   --->   "%tmp_2_mid1 = icmp ugt i10 %y_s, 34" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.85ns)   --->   "%tmp_3_mid1 = icmp ult i10 %y_s, -509" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp2_mid1 = and i1 %tmp_2_mid1, %tmp_3_mid1" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp2_mid2 = select i1 %tmp_5, i1 %tmp2_mid1, i1 %tmp2" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.47ns)   --->   "%y_mid2 = select i1 %tmp_5, i10 %y_s, i10 %y" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i10 %x_mid2 to i11" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:92]
ST_2 : Operation 58 [1/1] (0.93ns)   --->   "%p_Val2_s = add i11 %tmp_5_cast, -144" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:92]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.85ns)   --->   "%tmp_6 = icmp ugt i10 %x_mid2, 143" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.85ns)   --->   "%tmp_7 = icmp ult i10 %x_mid2, -240" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp1 = and i1 %tmp_6, %tmp_7" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_cond2 = and i1 %tmp2_mid2, %tmp1" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %or_cond2, label %0, label %8" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:101]
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %V_SYNC_V, i1 %not_mid2)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:146]
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %selftest_read, label %3, label %1" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:110]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %.get_checkerboard_color.exit_crit_edge" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:112]
ST_2 : Operation 67 [1/1] (1.18ns)   --->   "store i4 0, i4* %B_temp_V_read_assign"
ST_2 : Operation 68 [1/1] (0.75ns)   --->   "store i4 0, i4* %G_temp_V_read_assign"
ST_2 : Operation 69 [1/1] (1.61ns)   --->   "store i4 -1, i4* %R_temp_V_read_assign"
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:112]
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inStream_V_V)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:115]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%R_temp_V = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %tmp_V, i32 4, i32 7)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:115]
ST_2 : Operation 73 [1/1] (1.61ns)   --->   "store i4 %R_temp_V, i4* %R_temp_V_read_assign" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:115]
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %y_coordinate_V_mid2, i32 5)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:6->AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:130]
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 5)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:92]
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1_i = zext i1 %tmp_10 to i19" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:92]
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_2_i = call i21 @_ssdm_op_BitConcatenate.i21.i1.i19.i1(i1 false, i19 %tmp_1_i, i1 %tmp_9)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:92]
ST_2 : Operation 78 [1/1] (0.88ns)   --->   "switch i21 %tmp_2_i, label %get_checkerboard_color.exit [
    i21 0, label %4
    i21 1, label %5
    i21 2, label %6
    i21 3, label %7
  ]" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:6->AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:130]
ST_2 : Operation 79 [1/1] (1.18ns)   --->   "store i4 0, i4* %B_temp_V_read_assign"
ST_2 : Operation 80 [1/1] (0.75ns)   --->   "store i4 0, i4* %G_temp_V_read_assign"
ST_2 : Operation 81 [1/1] (1.61ns)   --->   "store i4 %op2_V_read_assign, i4* %R_temp_V_read_assign" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:27->AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:130]
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:30->AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:130]
ST_2 : Operation 83 [1/1] (1.18ns)   --->   "store i4 %tmp_6_i, i4* %B_temp_V_read_assign" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:17->AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:130]
ST_2 : Operation 84 [1/1] (0.75ns)   --->   "store i4 0, i4* %G_temp_V_read_assign"
ST_2 : Operation 85 [1/1] (1.61ns)   --->   "store i4 0, i4* %R_temp_V_read_assign"
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:24->AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:130]
ST_2 : Operation 87 [1/1] (1.18ns)   --->   "store i4 %tmp_6_i, i4* %B_temp_V_read_assign" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:17->AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:130]
ST_2 : Operation 88 [1/1] (0.75ns)   --->   "store i4 0, i4* %G_temp_V_read_assign"
ST_2 : Operation 89 [1/1] (1.61ns)   --->   "store i4 0, i4* %R_temp_V_read_assign"
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:18->AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:130]
ST_2 : Operation 91 [1/1] (1.18ns)   --->   "store i4 0, i4* %B_temp_V_read_assign"
ST_2 : Operation 92 [1/1] (0.75ns)   --->   "store i4 0, i4* %G_temp_V_read_assign"
ST_2 : Operation 93 [1/1] (1.61ns)   --->   "store i4 %op2_V_read_assign, i4* %R_temp_V_read_assign" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:9->AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:130]
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:12->AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:130]
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %V_SYNC_V, i1 %not_mid2)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:138]

 <State 3> : 0.76ns
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inStream_V_V)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:116]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%G_temp_V = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %tmp_V_1, i32 4, i32 7)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:116]
ST_3 : Operation 98 [1/1] (0.75ns)   --->   "store i4 %G_temp_V, i4* %G_temp_V_read_assign" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:116]

 <State 4> : 1.18ns
ST_4 : Operation 99 [1/1] (0.85ns)   --->   "%not_1 = icmp ugt i10 %x_mid2, 95" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:98]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %H_SYNC_V, i1 %not_1)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:147]
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inStream_V_V)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:117]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %tmp_V_2, i32 4, i32 7)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:117]
ST_4 : Operation 103 [1/1] (1.18ns)   --->   "store i4 %tmp_s, i4* %B_temp_V_read_assign" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:117]
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:118]
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %H_SYNC_V, i1 %not_1)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:139]
ST_4 : Operation 106 [1/1] (0.93ns)   --->   "%x_1 = add i10 %x_mid2, 1" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:88]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 0.00ns
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:89]
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:90]
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %R_V, i4 0)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:143]
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %G_V, i4 0)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:144]
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %B_V, i4 0)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:145]
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "br label %9"
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%R_temp_V_read_assign_1 = load i4* %R_temp_V_read_assign" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:135]
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%G_temp_V_read_assign_1 = load i4* %G_temp_V_read_assign" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:136]
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%B_temp_V_read_assign_1 = load i4* %B_temp_V_read_assign" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:137]
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %R_V, i4 %R_temp_V_read_assign_1)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:135]
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %G_V, i4 %G_temp_V_read_assign_1)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:136]
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %B_V, i4 %B_temp_V_read_assign_1)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:137]
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "br label %9" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:140]
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1)" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:150]
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:88]

 <State 6> : 0.00ns
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "ret void" [AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:152]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ selftest]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ R_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ G_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_SYNC_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ H_SYNC_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ color_blinking_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
R_temp_V_read_assign   (alloca         ) [ 0011110]
G_temp_V_read_assign   (alloca         ) [ 0011110]
B_temp_V_read_assign   (alloca         ) [ 0011110]
StgValue_10            (specbitsmap    ) [ 0000000]
StgValue_11            (specbitsmap    ) [ 0000000]
StgValue_12            (specbitsmap    ) [ 0000000]
StgValue_13            (specbitsmap    ) [ 0000000]
StgValue_14            (specbitsmap    ) [ 0000000]
StgValue_15            (specbitsmap    ) [ 0000000]
StgValue_16            (specbitsmap    ) [ 0000000]
StgValue_17            (spectopmodule  ) [ 0000000]
selftest_read          (read           ) [ 0011110]
StgValue_19            (specinterface  ) [ 0000000]
StgValue_20            (specinterface  ) [ 0000000]
StgValue_21            (specinterface  ) [ 0000000]
StgValue_22            (specinterface  ) [ 0000000]
StgValue_23            (specinterface  ) [ 0000000]
StgValue_24            (specinterface  ) [ 0000000]
StgValue_25            (specinterface  ) [ 0000000]
StgValue_26            (specreset      ) [ 0000000]
color_blinking_V_loa   (load           ) [ 0000000]
op2_V_read_assign      (add            ) [ 0011110]
StgValue_29            (store          ) [ 0000000]
tmp                    (nbreadreq      ) [ 0011110]
tmp_6_i                (sub            ) [ 0011110]
StgValue_32            (br             ) [ 0111110]
indvar_flatten         (phi            ) [ 0010000]
y                      (phi            ) [ 0010000]
x                      (phi            ) [ 0010000]
tmp_4                  (partselect     ) [ 0000000]
icmp                   (icmp           ) [ 0000000]
tmp_2                  (icmp           ) [ 0000000]
tmp_3                  (icmp           ) [ 0000000]
tmp2                   (and            ) [ 0000000]
exitcond_flatten       (icmp           ) [ 0011110]
indvar_flatten_next    (add            ) [ 0111110]
StgValue_43            (br             ) [ 0000000]
tmp_5                  (icmp           ) [ 0000000]
x_mid2                 (select         ) [ 0001100]
y_coordinate_V_mid2_s  (select         ) [ 0000000]
y_coordinate_V_mid2    (add            ) [ 0000000]
y_s                    (add            ) [ 0000000]
tmp_8                  (partselect     ) [ 0000000]
icmp1                  (icmp           ) [ 0000000]
not_mid2               (select         ) [ 0000000]
tmp_2_mid1             (icmp           ) [ 0000000]
tmp_3_mid1             (icmp           ) [ 0000000]
tmp2_mid1              (and            ) [ 0000000]
tmp2_mid2              (select         ) [ 0000000]
y_mid2                 (select         ) [ 0111110]
tmp_5_cast             (zext           ) [ 0000000]
p_Val2_s               (add            ) [ 0000000]
tmp_6                  (icmp           ) [ 0000000]
tmp_7                  (icmp           ) [ 0000000]
tmp1                   (and            ) [ 0000000]
or_cond2               (and            ) [ 0011110]
StgValue_63            (br             ) [ 0000000]
StgValue_64            (write          ) [ 0000000]
StgValue_65            (br             ) [ 0000000]
StgValue_66            (br             ) [ 0000000]
StgValue_67            (store          ) [ 0000000]
StgValue_68            (store          ) [ 0000000]
StgValue_69            (store          ) [ 0000000]
StgValue_70            (br             ) [ 0000000]
tmp_V                  (read           ) [ 0000000]
R_temp_V               (partselect     ) [ 0000000]
StgValue_73            (store          ) [ 0000000]
tmp_9                  (bitselect      ) [ 0000000]
tmp_10                 (bitselect      ) [ 0000000]
tmp_1_i                (zext           ) [ 0000000]
tmp_2_i                (bitconcatenate ) [ 0011110]
StgValue_78            (switch         ) [ 0000000]
StgValue_79            (store          ) [ 0000000]
StgValue_80            (store          ) [ 0000000]
StgValue_81            (store          ) [ 0000000]
StgValue_82            (br             ) [ 0000000]
StgValue_83            (store          ) [ 0000000]
StgValue_84            (store          ) [ 0000000]
StgValue_85            (store          ) [ 0000000]
StgValue_86            (br             ) [ 0000000]
StgValue_87            (store          ) [ 0000000]
StgValue_88            (store          ) [ 0000000]
StgValue_89            (store          ) [ 0000000]
StgValue_90            (br             ) [ 0000000]
StgValue_91            (store          ) [ 0000000]
StgValue_92            (store          ) [ 0000000]
StgValue_93            (store          ) [ 0000000]
StgValue_94            (br             ) [ 0000000]
StgValue_95            (write          ) [ 0000000]
tmp_V_1                (read           ) [ 0000000]
G_temp_V               (partselect     ) [ 0000000]
StgValue_98            (store          ) [ 0000000]
not_1                  (icmp           ) [ 0000000]
StgValue_100           (write          ) [ 0000000]
tmp_V_2                (read           ) [ 0000000]
tmp_s                  (partselect     ) [ 0000000]
StgValue_103           (store          ) [ 0000000]
StgValue_104           (br             ) [ 0000000]
StgValue_105           (write          ) [ 0000000]
x_1                    (add            ) [ 0110010]
tmp_1                  (specregionbegin) [ 0000000]
StgValue_108           (specpipeline   ) [ 0000000]
StgValue_109           (write          ) [ 0000000]
StgValue_110           (write          ) [ 0000000]
StgValue_111           (write          ) [ 0000000]
StgValue_112           (br             ) [ 0000000]
R_temp_V_read_assign_1 (load           ) [ 0000000]
G_temp_V_read_assign_1 (load           ) [ 0000000]
B_temp_V_read_assign_1 (load           ) [ 0000000]
StgValue_116           (write          ) [ 0000000]
StgValue_117           (write          ) [ 0000000]
StgValue_118           (write          ) [ 0000000]
StgValue_119           (br             ) [ 0000000]
empty                  (specregionend  ) [ 0000000]
StgValue_121           (br             ) [ 0111110]
StgValue_122           (ret            ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="selftest">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="selftest"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="R_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="G_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="V_SYNC_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_SYNC_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="H_SYNC_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_SYNC_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="color_blinking_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color_blinking_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_stream_to_vga_st"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i8P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i1.i19.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="R_temp_V_read_assign_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="R_temp_V_read_assign/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="G_temp_V_read_assign_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="G_temp_V_read_assign/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="B_temp_V_read_assign_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_temp_V_read_assign/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="selftest_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="selftest_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_nbreadreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_64/2 StgValue_95/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_read_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 tmp_V_1/3 tmp_V_2/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_100/4 StgValue_105/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_109/5 StgValue_116/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_110/5 StgValue_117/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_111/5 StgValue_118/5 "/>
</bind>
</comp>

<comp id="192" class="1005" name="indvar_flatten_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="19" slack="1"/>
<pin id="194" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="19" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="y_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="1"/>
<pin id="205" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="y_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="x_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="1"/>
<pin id="216" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="x_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="10" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="1"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/2 StgValue_79/2 StgValue_91/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="1"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/2 StgValue_80/2 StgValue_84/2 StgValue_88/2 StgValue_92/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="0" index="3" bw="4" slack="0"/>
<pin id="240" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="R_temp_V/2 G_temp_V/3 tmp_s/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="1"/>
<pin id="247" dir="0" index="1" bw="4" slack="1"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/2 StgValue_93/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="1"/>
<pin id="251" dir="0" index="1" bw="4" slack="1"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/2 StgValue_87/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="1"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/2 StgValue_89/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="color_blinking_V_loa_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="color_blinking_V_loa/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="op2_V_read_assign_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_V_read_assign/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="StgValue_29_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_29/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_6_i_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6_i/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="0" index="1" bw="10" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="0" index="3" bw="5" slack="0"/>
<pin id="285" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="0" index="1" bw="9" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="0" index="1" bw="10" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="10" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="exitcond_flatten_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="19" slack="0"/>
<pin id="316" dir="0" index="1" bw="19" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="indvar_flatten_next_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="19" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="0" index="1" bw="10" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="x_mid2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="10" slack="0"/>
<pin id="335" dir="0" index="2" bw="10" slack="0"/>
<pin id="336" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_mid2/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="y_coordinate_V_mid2_s_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="10" slack="0"/>
<pin id="343" dir="0" index="2" bw="10" slack="0"/>
<pin id="344" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_coordinate_V_mid2_s/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="y_coordinate_V_mid2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="0" index="1" bw="7" slack="0"/>
<pin id="351" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_coordinate_V_mid2/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="y_s_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_s/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_8_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="10" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="0" index="3" bw="5" slack="0"/>
<pin id="365" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="0"/>
<pin id="372" dir="0" index="1" bw="9" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="not_mid2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="not_mid2/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_2_mid1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="0" index="1" bw="10" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_mid1/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_3_mid1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="0" index="1" bw="10" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_mid1/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp2_mid1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2_mid1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp2_mid2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp2_mid2/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="y_mid2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="10" slack="0"/>
<pin id="414" dir="0" index="2" bw="10" slack="0"/>
<pin id="415" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid2/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_5_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_Val2_s_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="0" index="1" bw="9" slack="0"/>
<pin id="426" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_6_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="0"/>
<pin id="431" dir="0" index="1" bw="10" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_7_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="0" index="1" bw="10" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="or_cond2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="StgValue_69_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="4" slack="1"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="StgValue_73_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="0" index="1" bw="4" slack="1"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_9_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="10" slack="0"/>
<pin id="466" dir="0" index="2" bw="4" slack="0"/>
<pin id="467" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_10_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="11" slack="0"/>
<pin id="474" dir="0" index="2" bw="4" slack="0"/>
<pin id="475" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_1_i_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_2_i_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="21" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="0" index="3" bw="1" slack="0"/>
<pin id="488" dir="1" index="4" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_i/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="StgValue_98_store_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="0"/>
<pin id="495" dir="0" index="1" bw="4" slack="2"/>
<pin id="496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="not_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="2"/>
<pin id="500" dir="0" index="1" bw="10" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_1/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="StgValue_103_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="0" index="1" bw="4" slack="3"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_103/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="x_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="2"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="R_temp_V_read_assign_1_load_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="4"/>
<pin id="516" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_temp_V_read_assign_1/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="G_temp_V_read_assign_1_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="4"/>
<pin id="520" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_temp_V_read_assign_1/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="B_temp_V_read_assign_1_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="4"/>
<pin id="524" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_temp_V_read_assign_1/5 "/>
</bind>
</comp>

<comp id="526" class="1005" name="R_temp_V_read_assign_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="1"/>
<pin id="528" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_temp_V_read_assign "/>
</bind>
</comp>

<comp id="535" class="1005" name="G_temp_V_read_assign_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="1"/>
<pin id="537" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="G_temp_V_read_assign "/>
</bind>
</comp>

<comp id="542" class="1005" name="B_temp_V_read_assign_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="1"/>
<pin id="544" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_temp_V_read_assign "/>
</bind>
</comp>

<comp id="550" class="1005" name="selftest_read_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="selftest_read "/>
</bind>
</comp>

<comp id="554" class="1005" name="op2_V_read_assign_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="1"/>
<pin id="556" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="op2_V_read_assign "/>
</bind>
</comp>

<comp id="559" class="1005" name="tmp_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_6_i_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="1"/>
<pin id="565" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="568" class="1005" name="exitcond_flatten_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="572" class="1005" name="indvar_flatten_next_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="19" slack="0"/>
<pin id="574" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="577" class="1005" name="x_mid2_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="10" slack="2"/>
<pin id="579" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="x_mid2 "/>
</bind>
</comp>

<comp id="583" class="1005" name="y_mid2_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="10" slack="0"/>
<pin id="585" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y_mid2 "/>
</bind>
</comp>

<comp id="588" class="1005" name="or_cond2_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="595" class="1005" name="x_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="10" slack="1"/>
<pin id="597" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="78" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="84" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="78" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="118" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="80" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="118" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="80" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="118" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="80" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="48" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="80" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="80" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="86" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="155" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="88" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="90" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="257"><net_src comp="80" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="258" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="207" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="16" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="52" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="294"><net_src comp="280" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="207" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="56" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="207" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="296" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="196" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="60" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="196" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="62" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="218" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="64" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="218" pin="4"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="326" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="66" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="68" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="207" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="340" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="207" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="70" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="50" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="354" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="16" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="52" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="374"><net_src comp="360" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="54" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="326" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="290" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="384"><net_src comp="376" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="389"><net_src comp="354" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="56" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="354" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="58" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="385" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="391" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="326" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="397" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="308" pin="2"/><net_sink comp="403" pin=2"/></net>

<net id="416"><net_src comp="326" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="354" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="207" pin="4"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="332" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="72" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="332" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="74" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="332" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="76" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="429" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="403" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="82" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="235" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="92" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="348" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="94" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="476"><net_src comp="96" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="423" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="94" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="471" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="489"><net_src comp="98" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="100" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="479" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="463" pin="3"/><net_sink comp="483" pin=3"/></net>

<net id="497"><net_src comp="235" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="110" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="503"><net_src comp="498" pin="2"/><net_sink comp="161" pin=2"/></net>

<net id="508"><net_src comp="235" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="70" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="514" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="521"><net_src comp="518" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="525"><net_src comp="522" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="529"><net_src comp="122" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="532"><net_src comp="526" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="533"><net_src comp="526" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="538"><net_src comp="126" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="545"><net_src comp="130" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="549"><net_src comp="542" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="553"><net_src comp="134" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="262" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="562"><net_src comp="140" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="274" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="571"><net_src comp="314" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="320" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="580"><net_src comp="332" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="586"><net_src comp="411" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="591"><net_src comp="447" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="509" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="218" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: R_V | {5 }
	Port: G_V | {5 }
	Port: B_V | {5 }
	Port: V_SYNC_V | {2 }
	Port: H_SYNC_V | {4 }
	Port: color_blinking_V | {1 }
 - Input state : 
	Port: axi_stream_to_vga : selftest | {1 }
	Port: axi_stream_to_vga : inStream_V_V | {1 2 3 4 }
	Port: axi_stream_to_vga : color_blinking_V | {1 }
  - Chain level:
	State 1
		op2_V_read_assign : 1
		StgValue_29 : 2
		tmp_6_i : 1
	State 2
		tmp_4 : 1
		icmp : 2
		tmp_2 : 1
		tmp_3 : 1
		tmp2 : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_43 : 2
		tmp_5 : 1
		x_mid2 : 2
		y_coordinate_V_mid2_s : 2
		y_coordinate_V_mid2 : 3
		y_s : 1
		tmp_8 : 2
		icmp1 : 3
		not_mid2 : 4
		tmp_2_mid1 : 2
		tmp_3_mid1 : 2
		tmp2_mid1 : 3
		tmp2_mid2 : 3
		y_mid2 : 2
		tmp_5_cast : 3
		p_Val2_s : 4
		tmp_6 : 3
		tmp_7 : 3
		tmp1 : 4
		or_cond2 : 4
		StgValue_63 : 4
		StgValue_64 : 5
		StgValue_73 : 1
		tmp_9 : 4
		tmp_10 : 5
		tmp_1_i : 6
		tmp_2_i : 7
		StgValue_78 : 8
		StgValue_95 : 5
	State 3
		StgValue_98 : 1
	State 4
		StgValue_100 : 1
		StgValue_103 : 1
		StgValue_105 : 1
	State 5
		StgValue_116 : 1
		StgValue_117 : 1
		StgValue_118 : 1
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          icmp_fu_290         |    0    |    13   |
|          |         tmp_2_fu_296         |    0    |    13   |
|          |         tmp_3_fu_302         |    0    |    13   |
|          |    exitcond_flatten_fu_314   |    0    |    20   |
|          |         tmp_5_fu_326         |    0    |    13   |
|   icmp   |         icmp1_fu_370         |    0    |    13   |
|          |       tmp_2_mid1_fu_385      |    0    |    13   |
|          |       tmp_3_mid1_fu_391      |    0    |    13   |
|          |         tmp_6_fu_429         |    0    |    13   |
|          |         tmp_7_fu_435         |    0    |    13   |
|          |         not_1_fu_498         |    0    |    13   |
|----------|------------------------------|---------|---------|
|          |   op2_V_read_assign_fu_262   |    0    |    12   |
|          |  indvar_flatten_next_fu_320  |    0    |    26   |
|    add   |  y_coordinate_V_mid2_fu_348  |    0    |    17   |
|          |          y_s_fu_354          |    0    |    17   |
|          |        p_Val2_s_fu_423       |    0    |    17   |
|          |          x_1_fu_509          |    0    |    17   |
|----------|------------------------------|---------|---------|
|          |         x_mid2_fu_332        |    0    |    9    |
|          | y_coordinate_V_mid2_s_fu_340 |    0    |    9    |
|  select  |        not_mid2_fu_376       |    0    |    2    |
|          |       tmp2_mid2_fu_403       |    0    |    2    |
|          |         y_mid2_fu_411        |    0    |    9    |
|----------|------------------------------|---------|---------|
|    sub   |        tmp_6_i_fu_274        |    0    |    12   |
|----------|------------------------------|---------|---------|
|          |          tmp2_fu_308         |    0    |    2    |
|    and   |       tmp2_mid1_fu_397       |    0    |    2    |
|          |          tmp1_fu_441         |    0    |    2    |
|          |        or_cond2_fu_447       |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   |   selftest_read_read_fu_134  |    0    |    0    |
|          |        grp_read_fu_155       |    0    |    0    |
|----------|------------------------------|---------|---------|
| nbreadreq|     tmp_nbreadreq_fu_140     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       grp_write_fu_148       |    0    |    0    |
|          |       grp_write_fu_161       |    0    |    0    |
|   write  |       grp_write_fu_168       |    0    |    0    |
|          |       grp_write_fu_176       |    0    |    0    |
|          |       grp_write_fu_184       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          grp_fu_235          |    0    |    0    |
|partselect|         tmp_4_fu_280         |    0    |    0    |
|          |         tmp_8_fu_360         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       tmp_5_cast_fu_419      |    0    |    0    |
|          |        tmp_1_i_fu_479        |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|         tmp_9_fu_463         |    0    |    0    |
|          |         tmp_10_fu_471        |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|        tmp_2_i_fu_483        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   307   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|B_temp_V_read_assign_reg_542|    4   |
|G_temp_V_read_assign_reg_535|    4   |
|R_temp_V_read_assign_reg_526|    4   |
|  exitcond_flatten_reg_568  |    1   |
| indvar_flatten_next_reg_572|   19   |
|   indvar_flatten_reg_192   |   19   |
|  op2_V_read_assign_reg_554 |    4   |
|      or_cond2_reg_588      |    1   |
|    selftest_read_reg_550   |    1   |
|       tmp_6_i_reg_563      |    4   |
|         tmp_reg_559        |    1   |
|         x_1_reg_595        |   10   |
|       x_mid2_reg_577       |   10   |
|          x_reg_214         |   10   |
|       y_mid2_reg_583       |   10   |
|          y_reg_203         |   10   |
+----------------------------+--------+
|            Total           |   112  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_168 |  p2  |   2  |   4  |    8   ||    9    |
| grp_write_fu_176 |  p2  |   2  |   4  |    8   ||    9    |
| grp_write_fu_184 |  p2  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  2.265  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   307  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   27   |
|  Register |    -   |   112  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   112  |   334  |
+-----------+--------+--------+--------+
