(* ProofCopyout.v -- copyout() over the SIE-agnostic sconf world.

     int copyout(pagetable_t pagetable, uint64 psz, uint64 dstva,
                 char *src, uint64 len) {
       while (len > 0) {
         va0 = PGROUNDDOWN(dstva);
         if (va0 >= MAXVA) return -1;
         pa0 = walkaddr(pagetable, va0);
         if (pa0 == 0 && (pa0 = vmfault(pagetable, psz, va0, 0)) == 0) return -1;
         pte = walk(pagetable, va0, 0);
         if (( *pte & PTE_W) == 0) return -1;
         n = PGSIZE - (dstva - va0);  if (n > len) n = len;
         memmove((void * )(pa0 + (dstva - va0)), src, n);
         len -= n; src += n; dstva = va0 + PGSIZE;
       }
       return 0;
     }

   Spec of record: SpecCopyout.v -- stated at the CONTENTS-INDEXED
   [proc_ptm P (uint szv) M] altitude, so the loop body is bracketed by
   ProcPtOwn's dovetail lemmas ([proc_ptm_acc_rep0] to open the table into
   the exact [pt_rep0] view walkaddr/walk consume, [proc_ptm_rebuild] to
   close it before vmfault and before the memmove, and [proc_ptm_page_acc]
   / [proc_ptm_page_acc_vmfault] to BORROW the one user page the memmove
   writes).

   THE VIEW MOVES, AND THE INVARIANT SAYS BY HOW MUCH.  At the loop head
   the process's memory is [umem_wr Mu dstva0 done src_bytes] -- the given
   view with exactly the first [done] source bytes already written at
   [dstva0 + j].  Each chunk advances it by [umem_wr_step]; the borrow
   closure speaks a WHOLE-page write, which [umem_write_split] narrows to
   the window the memmove actually touched.  Every one of the four exits
   reports its own [done] ([copyout_wrote]'s -1 arm is existential in it),
   so the failure arms cost the invariant nothing.  The cursor premise
   [dstva = add_vec_int dstva0 done] is what ties the register to it.

   ONE CONTRACT, ONE PROOF.  xv6 `4f2fc8b` gave [vmfault] the size as an
   ARGUMENT and made it map into the table it was HANDED, so copyout --
   which now takes a matching [psz] in a1 and passes it straight down --
   touches neither [p->sz] nor [p->pagetable] on any path.  The ghost
   boolean [arm] and the two-shaped [co_license] / [co_mapped] apparatus
   that used to work around the conflation are GONE from SpecCopyout.v, and
   with them the [COPYOUT_GEN] interface this file used to prove and the
   [dqs]/[dqp] fractions.  What is proved here is the single [COPYOUT]
   contract over an arbitrary [proc_pt P].  A caller that wants the fault
   path dead outright passes [szv := 0]: vmfault's [va >= psz] test then
   fires on every va, and [uptd_ext_sz 0 P P'] reads back [P' = P].

   THE LOOP SKELETON (offsets are [KernelSyms.copyout + off]; the decode
   layer is CodeCopyout.v, whose byte-verified listing is authoritative):

     +0x54 and  s1,s4,s10        va0 := PGROUNDDOWN(dstva)     <- LOOP HEAD
     +0x58 bltu s9,s1,+0x9e      va0 >= MAXVA -> return -1
     +0x60 jal  walkaddr         pa0 := walkaddr(pt, va0)
     +0x66 bnez a0,+0x78         mapped -> skip the fault-in
     +0x70 jal  vmfault(a1=s11=psz, a2=va0, a3=0)
     +0x76 beqz a0,+0xbe         fault-in failed -> return -1
     +0x7e jal  walk(a2=0)       NO null check on the result -- see below
     +0x82 ld   a5,0(a0); andi a5,a5,4; beqz a5,+0xc2   PTE_W
     +0x88 s2 := (va0 - dstva) + PGSIZE
     +0x8e bgeu s5,s2,+0x36 else s2 := s5                n := min(n, len)
     +0x36 a0 := (dstva - va0) + pa0; a2 := (int)n; a1 := src
     +0x42 jal  memmove
     +0x46 s5 -= n; s6 += n; s4 := va0 + PGSIZE
     +0x50 beqz s5,+0x96         len exhausted -> return 0; else fall to +0x54

   THE LOOP INVARIANT (co_loop).  The user-side cursor [s4] carries no
   invariant of its own: the contract says nothing about where the bytes
   went, so at the loop head it is an arbitrary [mword 64].  What IS pinned
   is the KERNEL-side source pointer [s6 = pa_add src done], because the
   source buffer must come back unchanged; the buffer itself rides through
   WHOLE at its original naming function [src_bytes], carved per chunk by
   [ByteBuf.bb_split3] and rejoined by the same equivalence.  The remaining
   count lives in [s5]; [s7..s10] are the four loop constants (pagetable,
   PGSIZE, MAXVA-1, -4096), and [s11] is a FIFTH one -- [psz], the size
   argument the vmfault call at +0x6c reads back out of it.  Unlike the old
   layout, s11 is SAVED by the prologue, so it is a loop constant rather
   than a value threaded through for [callee_saved]'s sake: the epilogue
   reloads it like every other s-register.

   INDUCTION is on a [fuel] parameter with [rem <= fuel]: the measure drops by
   [n = min(4096-off, rem)], not by 1, so [induction rem] does not fit.  The
   back edge is a branch FALL-THROUGH, so no [iNext] is needed against the IH.

   COPYOUT DEREFERENCES walk's RESULT WITH NO NULL CHECK, and the proof shows
   that is safe: walkaddr succeeded, so [m_ad !! vpn = Some w], which kills
   WALK_NOALLOC's blocked disjunct and forces the walk to return
   [pt_addr0 p1 vpn]; on the vmfault path the same holds because the grown
   map now carries the new leaf.  The slot is read through
   [PtBuild.ptree_own_level0_ro].  The [PTE_W] verdict is used ONLY to
   dispatch the two branches -- nothing downstream interprets the bit.

   FOUR exits reach the 14-slot epilogue at +0xa0 (0 at +0x96, -1 at +0x9e,
   -1 at +0xbe, -1 at +0xc2); they share ONE [iAssert]ed continuation, and
   unlike vmfault nothing is shrink-wrapped so the join takes no existential
   slot arguments.  The [len == 0] exit at +0x9a is a separate path: the
   +0x00 [beqz a4] fires before the prologue, so it returns with no frame.

   THE FRAME GREW from 96 bytes to 112 (13 saved registers + one pad slot),
   because s11 now holds [psz].  That is the one thing about this port that
   is not local: the contract's stack-budget premise has to cover the frame
   PLUS vmfault's own 38, i.e. 14 + 38 = 52.

   The pure content is shared with copyin and lives one layer down:
   ByteBuf.v ([bb_split3] / [bb_join3]), ByteCursor.v (the loop-counter
   block -- [bc_sub_nat], [bc_uint_moi_nat], [bc_moi_*], [pa_add_bump]),
   RiscvExtras.v ([sextw_moi], [subrange_31_0_unsigned]), ProcPtOwn.v
   ([pgd_off] / [pgd_room] / [um_page_valid]) and KernelRvcDecode.v
   ([frame_cancel], [lui_m4096], [lui_4096], [zreg0]).  Copyout's own pure
   content is the MAXVA materialisation and the 112-byte frame cancellation
   -- the latter an instance of [KernelRvcDecode.frame_cancel] that belongs
   beside its sized siblings there, and is local here only to keep a
   mid-tree recompile out of this change.                                 *)
From Stdlib Require Import Eqdep_dec ZArith Lia List.
From stdpp Require Import gmap list list_monad bitvector.definitions bitvector.tactics.
From iris.proofmode Require Import proofmode.
From iris.algebra Require Import excl.
From iris.base_logic.lib Require Import gen_heap invariants ghost_var ghost_map.
From iris.program_logic Require Import language weakestpre lifting.
Require Import SailStdpp.Base SailStdpp.Operators_mwords SailStdpp.Values SailStdpp.MachineWord.
Require Import Riscv.rv64d_types Riscv.rv64d Riscv.riscv_extras.
Require Import RiscvModelBytes RiscvPtsto RiscvLang.
Require Import RiscvExtras.
Require Import InstrBytes KernelText.
Require Import WpMmodeLeafBase.
Require Import RegFile.
Require Import CalleeSaved StackOwn.
Require Import IntrDefs WpSmodeIntr.
Require Import HartTp WpNext.
Require Import WpLock.
Require Import CommonWalk PtTree PtBuild.
Require Import KptTree.
Require Import UptTree.     (* [upt_ad_view] -- the walk's map vs the user map *)
Require Import UserPtTree.
Require Import CpuOwn.
Require Import KvmSpec.
Require Import ProcPtOwn.
Require Import ByteCursor ByteBuf UserBits.
Require Import CodeCopyout.
Require Import WpSconfAlu WpSconfMem WpSconfBtype WpSconfCtl.
Require Import SpecWalkaddr SpecVmfault SpecWalk SpecMemmove.
Require Import SpecCopyout.
Require Import KernelRvcDecode.
From Kernel Require KernelSyms.
Require Import SlotGen.   (* [act_lend]: the permit sweep, L1b *)
Require Import Xv6G.   (* the ghost-state bundle; see its header *)
Require Import TsoCtx.
Local Open Scope Z_scope.


(* ===================================================================== *)
(* The two pure bridges that are copyout's own.                           *)
(* ===================================================================== *)

(* [li s9,-1; srli s9,s9,26] materializes MAXVA-1 = 2^38-1 *)
Lemma co_srli_maxva :
  shift_bits_right (mword_of_int (-1) : mword 64)
    (subrange_vec_dec (mword_of_int 26 : mword 6) (Z.sub log2_xlen 1) 0)
  = (mword_of_int 274877906943 : mword 64).
Proof. apply bv_eq; vm_compute; reflexivity. Qed.

(* -112/+112, both [c.addi16sp] (57 is -7 in a 6-bit field, scaled by 16) --
   the 14-slot frame copyout pushes now that s11 carries [psz].  HOME:
   KernelRvcDecode.v, beside [frame_cancel_96] and its sized siblings; kept
   local only to keep a mid-tree recompile out of this change. *)
Lemma co_frame_cancel_112 (X : mword 64) :
  add_vec (add_vec X (sign_extend' 64 (caddi16sp_imm (mword_of_int 57 : mword 6))))
          (sign_extend' 64 (caddi16sp_imm (mword_of_int 7 : mword 6))) = X.
Proof. apply frame_cancel. apply bv_eq. vm_compute. reflexivity. Qed.


(* ===================================================================== *)
(* THE WHOLE FUNCTION.                                                    *)
(* ===================================================================== *)

Module CopyoutProof (Walkaddr : WALKADDR) (Vmfault : VMFAULT)
                    (WalkNoalloc : WALK_NOALLOC) (Memmove : MEMMOVE)
  : COPYOUT.

Section ProofCopyout.
  Context `{!riscvGS Σ, !xv6G Σ, !wchG Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.

  (* the CALLER's buffer tier -- see this function's spec for why it is not
     [KT1].  A KtierLe HYPOTHESIS in the section beats [ktier_le_refl] at
     instance search, so every OTHER leaf in this file has to name its own
     datum tier out loud (the blanket [(ktd := KT1)] below). *)
  Context {ktb : ktier}.
  Context `{!KtierLe ktb KT1}.
  Notation Rra  := (mword_of_int 1 : mword 5).
  Notation Rtp  := (mword_of_int 4 : mword 5).
  Notation Rs0  := (mword_of_int 8 : mword 5).
  Notation Rs1  := (mword_of_int 9 : mword 5).
  Notation Ra0  := (mword_of_int 10 : mword 5).
  Notation Ra1  := (mword_of_int 11 : mword 5).
  Notation Ra2  := (mword_of_int 12 : mword 5).
  Notation Ra3  := (mword_of_int 13 : mword 5).
  Notation Ra4  := (mword_of_int 14 : mword 5).
  Notation Ra5  := (mword_of_int 15 : mword 5).
  Notation Rs2  := (mword_of_int 18 : mword 5).
  Notation Rs3  := (mword_of_int 19 : mword 5).
  Notation Rs4  := (mword_of_int 20 : mword 5).
  Notation Rs5  := (mword_of_int 21 : mword 5).
  Notation Rs6  := (mword_of_int 22 : mword 5).
  Notation Rs7  := (mword_of_int 23 : mword 5).
  Notation Rs8  := (mword_of_int 24 : mword 5).
  Notation Rs9  := (mword_of_int 25 : mword 5).
  Notation Rs10 := (mword_of_int 26 : mword 5).
  Notation Rs11 := (mword_of_int 27 : mword 5).

  Ltac reg_neq :=
    lazymatch goal with
    | |- ?a <> ?b => tryif unify a b then fail else (vm_compute; discriminate)
    end.

  (* peel via the upd_eq/upd_ne LEMMAS, one layer at a time (values stay
     opaque): optimization.md's [peel_reg].  No closing tactic. *)
  Ltac peel_reg_step :=
    repeat first
      [ rewrite upd_eq
      | rewrite upd_ne; [| reg_neq]
      | lazymatch goal with |- ?M !!! _ = _ => is_var M; progress unfold M end ].

  (* ------------------------------------------------------------------ *)
  (* WHY THE -1 ARM FAILED, as a fact about the ENTRY table.              *)
  (*                                                                     *)
  (* Every failure exit knows something about the failing PAGE -- its va  *)
  (* is above MAXVA, or the map the walk reads has no leaf for it, or     *)
  (* that leaf fails the V&U test, or it has PTE_W clear.  What           *)
  (* [SpecCopyout.copyout_wrote] promises is about the BYTE, at the table *)
  (* the call was entered with.  These three steps join the two: the      *)
  (* entry table's leaves are all still there in the round's grown one    *)
  (* ([UserPtTree.uva_wmapped_mono]), the byte's page is the one the      *)
  (* round walked ([ProcPtOwn.svpn_of_pgd]), and the leaf the WALK sees   *)
  (* is an A/D variant of the one the map records                         *)
  (* ([ProcPtOwn.upt_ad_view_um_vu_w]).                                   *)
  (* ------------------------------------------------------------------ *)
  Local Lemma co_fault_vpn (P Pc : uptd) (szv dstva va0 : mword 64) :
    va0 = and_vec dstva (mword_of_int (-4096) : mword 64) ->
    uptd_ext_sz szv P Pc -> proc_pt_wf Pc -> uva_wmapped P (uint dstva) ->
    exists w : mword 64,
      Pc.(ud_um) !! svpn_of va0 = Some w
      /\ pte_vu w /\ pte_w w
      /\ (uint va0 < 2 ^ 38)%Z.
  Proof using .
    intros -> Hext Hwf Hwm.
    destruct Hext as ((_ & _ & Hsub) & _).
    pose proof (uva_wmapped_mono P Pc (uint dstva) Hsub Hwm) as Hwc.
    pose proof (uva_mapped_below_maxva Pc (uint dstva) (proj1 Hwf)
                  (uva_mapped_of_wmapped Pc (uint dstva) Hwc)) as Hbel.
    destruct Hwc as (vpn & w & j & Hl & Hvu & Hw & Hj & Heq).
    rewrite uint_unsigned in Heq.
    assert (Hva0 : (uint (and_vec dstva (mword_of_int (-4096) : mword 64))
                    = bv_unsigned vpn * 4096)%Z).
    { rewrite uint_unsigned pgd_unsigned Heq.
      rewrite (Z.add_comm (bv_unsigned vpn * 4096) (Z.of_nat j)).
      rewrite Z_mod_plus_full (Z.mod_small (Z.of_nat j) 4096 ltac:(lia)). lia. }
    rewrite uint_unsigned in Hbel.
    assert (Hlt : (uint (and_vec dstva (mword_of_int (-4096) : mword 64))
                   < 2 ^ 38)%Z) by lia.
    assert (Hvpn : svpn_of (and_vec dstva (mword_of_int (-4096) : mword 64)) = vpn).
    { apply bv_eq. pose proof (svpn_of_pgd dstva Hlt) as Hs.
      rewrite Hva0 in Hs. lia. }
    exists w. rewrite Hvpn.
    split_and!; [exact Hl | exact Hvu | exact Hw | exact Hlt].
  Qed.

  (* the MAXVA exit: the whole user map lives below the trapframe *)
  Local Lemma co_fault_maxva (P Pc : uptd) (szv dstva va0 : mword 64) :
    va0 = and_vec dstva (mword_of_int (-4096) : mword 64) ->
    uptd_ext_sz szv P Pc -> proc_pt_wf Pc ->
    (2 ^ 38 <= uint va0)%Z ->
    ~ uva_wmapped P (uint dstva).
  Proof using .
    intros Hva0 Hext Hwf Hmax Hwm.
    destruct (co_fault_vpn P Pc szv dstva va0 Hva0 Hext Hwf Hwm)
      as (w & _ & _ & _ & Hlt).
    lia.
  Qed.

  (* ...and the three leaf verdicts, all reported at the map the walk read *)
  Local Lemma co_fault_leaf (P Pc : uptd) (szv dstva va0 : mword 64)
      (m_ad : gmap (mword 27) (mword 64)) :
    va0 = and_vec dstva (mword_of_int (-4096) : mword 64) ->
    uptd_ext_sz szv P Pc -> proc_pt_wf Pc ->
    upt_ad_view Pc.(ud_tfp) Pc.(ud_um) m_ad ->
    (forall w : mword 64,
       m_ad !! svpn_of va0 = Some w -> ~ pte_vu w \/ ~ pte_w w) ->
    ~ uva_wmapped P (uint dstva).
  Proof using .
    intros Hva0 Hext Hwf Hview Hverd Hwm.
    destruct (co_fault_vpn P Pc szv dstva va0 Hva0 Hext Hwf Hwm)
      as (w0 & Hl & Hvu & Hw & _).
    destruct (upt_ad_view_um_vu_w Pc.(ud_tfp) Pc.(ud_um) m_ad
                _ w0 Hview (proj1 Hwf) Hl Hvu Hw) as (w & Hm & Hvu' & Hw').
    destruct (Hverd w Hm) as [Hc | Hc]; [exact (Hc Hvu') | exact (Hc Hw')].
  Qed.

  (* ------------------------------------------------------------------ *)
  (* +0x78 .. +0x86: re-walk for the PTE and test PTE_W.                  *)
  (*                                                                     *)
  (* Shared by both routes into it -- walkaddr's hit branches here from   *)
  (* +0x66, vmfault's success falls in from +0x76 -- so it is proved once *)
  (* over an arbitrary entry map.  It touches only a0/a1/a2/a5 and the    *)
  (* tree, so everything else the loop carries stays in the caller's      *)
  (* context and [callee_saved] is all the caller needs back.             *)
  (*                                                                     *)
  (* The premise [m_ad !! svpn_of va0 <> None] is what makes the missing   *)
  (* null check on walk's result sound.                                   *)
  (*                                                                     *)
  (* THE VERDICT IS RETURNED, not merely dispatched on: the [wr = false]  *)
  (* branch is a -1 exit, and what it owes its caller is the REASON       *)
  (* ([SpecCopyout.copyout_wrote]'s fault clause).  Nothing below         *)
  (* interprets the bit; the [false] arm carries the leaf it read.        *)
  (* ------------------------------------------------------------------ *)
  Local Lemma co_walkpt `{CID0 : CpuId}
      (t : ptree) (m_ad : gmap (mword 27) (mword 64))
      (M : regfile) (n : nat) (va0 : mword 64) (b : bool) (pcur : mword 64) :
    (8 <= n)%nat ->
    M !!! Regidx Rs1 = va0 ->
    M !!! Regidx Rs7 = zero_extend' 64 (concat_vec (pt_base t) (zeros' 12 : mword 12)) ->
    (uint va0 < 2 ^ 38)%Z ->
    pt_rep0 t m_ad ->
    m_ad !! svpn_of va0 <> None ->
    sie_cap_gpr KT1 (CID:=CID0) M n b pcur -∗
    kernel_text -∗
    pc_is (CID:=CID0) (mword_of_int (KernelSyms.copyout + 0x78) : mword 64) -∗
    ptree_own 2 (DfracOwn 1) t -∗
    wp_next (CID0:=CID0) b pcur (fun (CID : CpuId) =>
      ∀ (Mf : regfile) (wr : bool),
        ⌜callee_saved M Mf⌝ -∗
        ⌜wr = false ->
         exists w : mword 64, m_ad !! svpn_of va0 = Some w /\ ~ pte_w w⌝ -∗
        sie_cap_gpr KT1 Mf n b pcur -∗
        pc_is (if wr then (mword_of_int (KernelSyms.copyout + 0x88) : mword 64)
                    else (mword_of_int (KernelSyms.copyout + 0xc2) : mword 64)) -∗
        ptree_own 2 (DfracOwn 1) t -∗
        mWP (Loop : expr riscv_lang)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    intros Hn Hs1 Hs7 Hva0b Hrep Hsome.
    iIntros "Hcg #Htext Hpc Hptree Hcont".
    (* +0x78 c.li a2,0 *)
    iApply (wp_cli_s_sconf (mword_of_int (KernelSyms.copyout + 0x78)) Ra2 (mword_of_int 0 : mword 6)
              (mword_of_int 0 : mword 64) M n b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(apply bv_eq; vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (coi_78 with "Htext"). }
    iIntros (CID1 Hsk1) "Hcg Hpc".
    pose (G1 := <[Regidx Ra2 := regval_into_reg (mword_of_int 0 : mword 64)]> M).
    assert (Hp7a : add_vec_int (mword_of_int (KernelSyms.copyout + 0x78) : mword 64) 2
                   = mword_of_int (KernelSyms.copyout + 0x7a)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp7a) in "Hpc".
    (* +0x7a c.mv a1,s1 *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.copyout + 0x7a)) Ra1 Rs1 G1 n b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (coi_7a with "Htext"). }
    iIntros (CID2 Hsk2) "Hcg Hpc".
    pose (G2 := <[Regidx Ra1 := regval_into_reg (add_vec zero_reg (G1 !!! Regidx Rs1))]> G1).
    assert (Hp7c : add_vec_int (mword_of_int (KernelSyms.copyout + 0x7a) : mword 64) 2
                   = mword_of_int (KernelSyms.copyout + 0x7c)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp7c) in "Hpc".
    (* +0x7c c.mv a0,s7 *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.copyout + 0x7c)) Ra0 Rs7 G2 n b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (coi_7c with "Htext"). }
    iIntros (CID3 Hsk3) "Hcg Hpc".
    pose (G3 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg (G2 !!! Regidx Rs7))]> G2).
    assert (Hp7e : add_vec_int (mword_of_int (KernelSyms.copyout + 0x7c) : mword 64) 2
                   = mword_of_int (KernelSyms.copyout + 0x7e)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp7e) in "Hpc".
    (* +0x7e jal ra,walk *)
    iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.copyout + 0x7e)) Rra
              (mword_of_int 2095470 : mword 21) G3 n b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (coi_7e with "Htext"). }
    iIntros (CID4 Hsk4) "Hcg Hpc".
    pose (G4 := <[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KernelSyms.copyout + 0x7e) : mword 64) 4)]> G3).
    assert (Htgtwk : add_vec (mword_of_int (KernelSyms.copyout + 0x7e) : mword 64)
                       (sign_extend' 64 (mword_of_int 2095470 : mword 21))
                     = mword_of_int KernelSyms.walk)
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Htgtwk) in "Hpc".
    assert (HG4a0 : G4 !!! Regidx Ra0
                    = zero_extend' 64 (concat_vec (pt_base t) (zeros' 12 : mword 12))).
    { rewrite /G4. rewrite upd_ne; [| reg_neq].
      rewrite /G3 upd_eq. rewrite add_vec_zero_l.
      rewrite /G2. rewrite upd_ne; [| reg_neq].
      rewrite /G1. rewrite upd_ne; [| reg_neq]. exact Hs7. }
    assert (HG4a1 : G4 !!! Regidx Ra1 = va0).
    { rewrite /G4. rewrite upd_ne; [| reg_neq].
      rewrite /G3. rewrite upd_ne; [| reg_neq].
      rewrite /G2 upd_eq. rewrite add_vec_zero_l.
      rewrite /G1. rewrite upd_ne; [| reg_neq]. exact Hs1. }
    assert (HG4a2 : G4 !!! Regidx Ra2 = mword_of_int 0).
    { rewrite /G4. rewrite upd_ne; [| reg_neq].
      rewrite /G3. rewrite upd_ne; [| reg_neq].
      rewrite /G2. rewrite upd_ne; [| reg_neq].
      rewrite /G1 upd_eq. reflexivity. }
    assert (HG4ra : G4 !!! Regidx Rra
                    = add_vec_int (mword_of_int (KernelSyms.copyout + 0x7e) : mword 64) 4)
      by (rewrite /G4 upd_eq; reflexivity).
    assert (HcsG4 : callee_saved M G4).
    { rewrite /G4 /G3 /G2 /G1.
      apply callee_saved_insert_r; [vm_compute; reflexivity |].
      apply callee_saved_insert_r; [vm_compute; reflexivity |].
      apply callee_saved_insert_r; [vm_compute; reflexivity |].
      apply callee_saved_insert_r; [vm_compute; reflexivity |].
      apply callee_saved_refl. }
    iApply (WalkNoalloc.wp_walk_noalloc_sconf KT1 G4 t m_ad n (DfracOwn 1) b pcur
              Hn HG4a0 HG4a2 ltac:(rewrite HG4a1; exact Hva0b) Hrep
              with "Hcg Htext Hpc Hptree").
    iIntros (CID5 Hsk5 mw) "Hcg Hpc Hptree %Hwcs %Hwpay".
    rewrite HG4a1 in Hwpay.
    assert (Hret82 : ret_pc (G4 !!! Regidx Rra) = mword_of_int (KernelSyms.copyout + 0x82)).
    { rewrite HG4ra. unfold ret_pc. apply bv_eq; vm_compute; reflexivity. }
    iEval (rewrite Hret82) in "Hpc".
    (* the missing null check: walkaddr already found a leaf here *)
    destruct Hwpay as [(_ & Hnone) | (p2 & p1 & w0 & Hl0 & Ha0v & Hverd)].
    { exfalso. exact (Hsome Hnone). }
    assert (Hw0 : m_ad !! svpn_of va0 = Some w0).
    { destruct Hverd as [Hs | (_ & Hn')]; [exact Hs | exfalso; exact (Hsome Hn')]. }
    clear Hverd.
    iDestruct (ptree_own_level0_ro (DfracOwn 1) t (svpn_of va0) p2 p1 w0 Hl0
                 with "Hptree") as "(#Hcl0 & Hcell & Hclose)".
    iDestruct (pt_slot_phys_to_mem (u_next_base p1) (vpn_idx 0 (svpn_of va0))
                 (DfracOwn 1) w0 with "Hcl0 Hcell") as "Hcell".
    assert (Hea0 : forall X : mword 64,
              add_vec X (sign_extend' 64 (mword_of_int 0 : mword 12)) = X).
    { intro X.
      replace (sign_extend' 64 (mword_of_int 0 : mword 12) : mword 64)
        with (mword_of_int 0 : mword 64) by (apply bv_eq; vm_compute; reflexivity).
      apply kv_addv_zero. }
    (* +0x82 c.ld a5,0(a0) *)
    iApply (wp_cld_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (KernelSyms.copyout + 0x82)) Ra5 Ra0
              (mword_of_int 0 : mword 12) mw n w0 b (dqm:=DfracOwn 1)
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hcell]").
    { iApply (coi_82 with "Htext"). }
    { iEval (rgne; rewrite Hea0 Ha0v). iExact "Hcell". }
    iIntros (CID6 Hsk6) "Hcg Hpc Hcell".
    iEval (rgne; rewrite Hea0 Ha0v) in "Hcell".
    pose (H1 := <[Regidx Ra5 := regval_into_reg w0]> mw).
    assert (Hp84 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x82) : mword 64) 2
                   = mword_of_int (KernelSyms.copyout + 0x84)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp84) in "Hpc".
    iDestruct (pt_slot_mem_to_phys (u_next_base p1) (vpn_idx 0 (svpn_of va0))
                 (DfracOwn 1) w0 with "Hcl0 Hcell") as "Hcell".
    iDestruct ("Hclose" with "Hcell") as "Hptree".
    (* +0x84 c.andi a5,a5,4 : the PTE_W test *)
    iApply (wp_candi_s_sconf (mword_of_int (KernelSyms.copyout + 0x84)) Ra5 (mword_of_int 4 : mword 6)
              H1 n b ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (coi_84 with "Htext"). }
    iIntros (CID7 Hsk7) "Hcg Hpc".
    pose (H2 := <[Regidx Ra5 := regval_into_reg
                  (and_vec (H1 !!! Regidx Ra5)
                     (sign_extend' 64 (sign_extend' 12 (mword_of_int 4 : mword 6))))]> H1).
    assert (Hp86 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x84) : mword 64) 2
                   = mword_of_int (KernelSyms.copyout + 0x86)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp86) in "Hpc".
    assert (HcsH2 : callee_saved M H2).
    { apply (callee_saved_trans M G4 H2); [exact HcsG4 |].
      apply (callee_saved_trans G4 mw H2); [exact Hwcs |].
      rewrite /H2 /H1.
      apply callee_saved_insert_r; [vm_compute; reflexivity |].
      apply callee_saved_insert_r; [vm_compute; reflexivity |].
      apply callee_saved_refl. }
    (* +0x86 c.beqz a5 : dispatch only -- nothing below interprets the bit *)
    destruct (eq_vec (H2 !!! Regidx Ra5) zero_reg) eqn:Hpw.
    - (* not writable: -> +0xc2 *)
      iApply (wp_cbeqz_taken_s_sconf (mword_of_int (KernelSyms.copyout + 0x86))
                (mword_of_int 30 : mword 8) (Cregidx (mword_of_int 7)) Ra5 H2 n b
                ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)
                Hpw ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (coi_86 with "Htext"). }
      iApply bi.later_intro. iIntros (CID8 Hsk8) "Hcg Hpc".
      assert (Htgtc2 : add_vec (mword_of_int (KernelSyms.copyout + 0x86) : mword 64)
                (sign_extend' 64 (sign_extend' 13 (concat_vec (mword_of_int 30 : mword 8) ('b"0"))))
              = mword_of_int (KernelSyms.copyout + 0xc2)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Htgtc2) in "Hpc".
      iSpecialize ("Hcont" $! CID8 with "[%]"); [wp_next_chain|].
      (* the byte the load read IS the map's leaf, and the [andi] says its
         W bit is clear ([PtBuild.pte_not_w_bits]) *)
      assert (HA5 : H2 !!! Regidx Ra5
                    = and_vec w0 (sign_extend' 64
                        (sign_extend' 12 (mword_of_int 4 : mword 6)))).
      { rewrite /H2 upd_eq. rewrite /H1 upd_eq. reflexivity. }
      assert (Himm4 : and_vec w0 (sign_extend' 64 (mword_of_int 4 : mword 12))
                      = (mword_of_int 0 : mword 64)).
      { replace (sign_extend' 64 (mword_of_int 4 : mword 12) : mword 64)
          with (sign_extend' 64 (sign_extend' 12 (mword_of_int 4 : mword 6))
                : mword 64)
          by (apply bv_eq; vm_compute; reflexivity).
        rewrite -HA5. apply eq_vec_true_iff in Hpw. rewrite Hpw.
        apply bv_eq; vm_compute; reflexivity. }
      iApply ("Hcont" $! H2 false with "[%] [%] Hcg Hpc Hptree");
        [ exact HcsH2 | ].
      intros _. exists w0. split; [exact Hw0 | exact (pte_not_w_bits w0 Himm4)].
    - (* writable: fall through to +0x88 *)
      iApply (wp_cbeqz_fall_s_sconf (mword_of_int (KernelSyms.copyout + 0x86))
                (mword_of_int 30 : mword 8) (Cregidx (mword_of_int 7)) Ra5 H2 n b
                ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate) Hpw
                with "Hcg Hpc []").
      { iApply (coi_86 with "Htext"). }
      iIntros (CID9 Hsk9) "Hcg Hpc".
      assert (Hp88 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x86) : mword 64) 2
                     = mword_of_int (KernelSyms.copyout + 0x88)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp88) in "Hpc".
      iSpecialize ("Hcont" $! CID9 with "[%]"); [wp_next_chain|].
      iApply ("Hcont" $! H2 true with "[%] [%] Hcg Hpc Hptree");
        [ exact HcsH2 | discriminate ].
  Qed.

  (* ------------------------------------------------------------------ *)
  (* [Vmfault.wp_vmfault_sconf_mem] still carries a raw-map tp entry      *)
  (* premise                                                              *)
  (* ([mm !!! Regidx Rtp = cid_word]) that its own (as yet unported)      *)
  (* proof has not shed -- unlike every other callee here.  Nothing in    *)
  (* [SpecCopyout]'s contract hands us that fact about our OWN entry map, *)
  (* so it is not available to thread.  It is satisfiable regardless: the *)
  (* pinned map [tp_pin F4] trivially has it ([rget_tp]), and swapping the *)
  (* [sie_cap_gpr] argument to the pinned map changes nothing observable  *)
  (* ([tp_pin] is idempotent and the pin never touches sp). *)
  (* ------------------------------------------------------------------ *)
  Local Lemma co_pin_sie_cap_gpr `{CID0 : CpuId} (M : regfile) (avail : nat) (bb : bool) (pp : mword 64) :
    sie_cap_gpr KT1 (tp_pin M) avail bb pp = sie_cap_gpr KT1 M avail bb pp.
  Proof using .
    unfold sie_cap_gpr, sie_cap.
    rewrite (tp_pin_id (tp_pin M) (rget_tp M)).
    rewrite (tp_pin_sp M).
    reflexivity.
  Qed.

  Local Lemma co_pin_callee_saved (M Mf : regfile) :
    callee_saved (tp_pin M) Mf -> callee_saved M Mf.
  Proof using .
    intro Hcs. apply (callee_saved_trans M (tp_pin M) Mf); [| exact Hcs].
    unfold callee_saved, tp_pin.
    repeat split; (rewrite upd_ne; [reflexivity | vm_compute; discriminate]).
  Qed.

  (* RULE ONE (claude-notes/optimization.md): [co_loop]'s two block
     continuations, named so the walk's proofmode steps stop re-embedding
     ~30 lines of ∀/wands per step.  Transparent on purpose; the ∀ binders
     stay visible at each [iAssert]. *)
  Definition co_tail_body
      (b : bool) (p : mword 64) (K lvl : nat) (eb : bool) (lks : gset string) (kl : nat)
      (szv : mword 64) (P : uptd) (Mu : gmap Z (bv 8)) (dstva0 : mword 64)
      (spr va0 dstva src : mword 64)
      (rem done navail len : nat) (src_bytes : nat -> bv 8) (dqsrc : dfrac)
      (CIDh : CpuId) (Pd : uptd) (Md : regfile) (pa0 : mword 64)
      (fpg : nat -> bv 8) : iProp Σ :=
    (⌜ uptd_ext_sz szv P Pd
       (* the borrowed page holds exactly what the current view says *)
       /\ (forall j : nat, (j < 4096)%nat ->
             umem_wr Mu dstva0 done src_bytes
               !! (uint va0 + Z.of_nat j)%Z = Some (fpg j))
       (* the user vas this page covers are consecutive integers starting at
          [dstva] -- the ONE arithmetic fact the write half of the loop needs *)
       /\ (forall i : nat, (i <= navail)%nat ->
             uint (add_vec_int dstva0 (Z.of_nat (done + i)))
             = (uint dstva + Z.of_nat i)%Z)
       /\ Md !!! Regidx csp_rs1 = spr
       /\ Md !!! Regidx Rs11 = szv
       /\ Md !!! Regidx Rs1 = va0
       /\ Md !!! Regidx Rs3 = pa0
       /\ Md !!! Regidx Rs4 = dstva
       /\ Md !!! Regidx Rs5 = (mword_of_int (Z.of_nat rem) : mword 64)
       /\ Md !!! Regidx Rs6 = pa_add src done
       /\ Md !!! Regidx Rs7 = page_base P.(ud_root)
       /\ Md !!! Regidx Rs8 = (mword_of_int 4096 : mword 64)
       /\ Md !!! Regidx Rs9 = (mword_of_int 274877906943 : mword 64)
       /\ Md !!! Regidx Rs10 = (mword_of_int (-4096) : mword 64) ⌝ -∗
     sie_cap_gpr KT1 (CID:=CIDh) Md (K - 14)%nat b p -∗
     cpu_own (CID:=CIDh) lvl eb p b lks -∗
     (∃ k' : nat, ⌜(kl <= k')%nat⌝ ∗ act_lend p k') -∗
     pc_is (CID:=CIDh) (mword_of_int (KernelSyms.copyout + 0x88) : mword 64) -∗
     ([∗ list] j ∈ seq 0 4096, (pa_add pa0 j : Arch.pa) ↦ₘ fpg j) -∗
     (∀ g : nat -> bv 8,
        ([∗ list] j ∈ seq 0 4096, (pa_add pa0 j : Arch.pa) ↦ₘ g j) -∗
        proc_ptm Pd (uint szv)
          (umem_write (umem_wr Mu dstva0 done src_bytes)
             (uint va0) 4096 g)) -∗
     ([∗ list] j ∈ seq 0 len, (pa_add src j) ↦ₘ[ktb]{dqsrc} src_bytes j) -∗
     wp_next (CID0:=CIDh) b p (fun (CID : CpuId) =>
       ∀ (mj : regfile) (res : mword 64) (P' : uptd) (Mu' : gmap Z (bv 8)),
         ⌜ mj !!! Regidx csp_rs1 = spr
           /\ mj !!! Regidx Ra0 = res
           /\ copyout_wrote P Mu dstva0 len src_bytes res Mu'
           /\ uptd_ext_sz szv P P' ⌝ -∗
         sie_cap_gpr KT1 mj (K - 14)%nat b p -∗
         cpu_own lvl eb p b lks -∗
         (∃ k' : nat, ⌜(kl <= k')%nat⌝ ∗ act_lend p k') -∗
         pc_is (mword_of_int (KernelSyms.copyout + 0xa0) : mword 64) -∗
         proc_ptm P' (uint szv) Mu' -∗
         ([∗ list] j ∈ seq 0 len, (pa_add src j) ↦ₘ[ktb]{dqsrc} src_bytes j) -∗
         mWP (Loop : expr riscv_lang)) -∗
     mWP (Loop : expr riscv_lang))%I.

  Definition co_copy_body
      (b : bool) (p : mword 64) (K lvl : nat) (eb : bool) (lks : gset string) (kl : nat)
      (szv : mword 64) (P : uptd) (Mu : gmap Z (bv 8)) (dstva0 : mword 64)
      (spr va0 dstva src : mword 64)
      (rem done navail len : nat) (src_bytes : nat -> bv 8) (dqsrc : dfrac)
      (Pd : uptd) (pa0 : mword 64) (fpg : nat -> bv 8)
      (CIDc : CpuId) (Mn : regfile) (nn : nat) : iProp Σ :=
    (⌜ (1 <= nn)%nat /\ (nn <= rem)%nat /\ (nn <= navail)%nat
       /\ (forall j : nat, (j < 4096)%nat ->
             umem_wr Mu dstva0 done src_bytes
               !! (uint va0 + Z.of_nat j)%Z = Some (fpg j))
       (* the chunk either fills the page or finishes the copy -- which is
          what makes the next [dstva] the next page boundary *)
       /\ ((nn = navail)%nat \/ (nn = rem)%nat)
       /\ (forall i : nat, (i <= navail)%nat ->
             uint (add_vec_int dstva0 (Z.of_nat (done + i)))
             = (uint dstva + Z.of_nat i)%Z)
       /\ Mn !!! Regidx csp_rs1 = spr
       /\ Mn !!! Regidx Rs11 = szv
       /\ Mn !!! Regidx Rs1 = va0
       /\ Mn !!! Regidx Rs2 = (mword_of_int (Z.of_nat nn) : mword 64)
       /\ Mn !!! Regidx Rs3 = pa0
       /\ Mn !!! Regidx Rs4 = dstva
       /\ Mn !!! Regidx Rs5 = (mword_of_int (Z.of_nat rem) : mword 64)
       /\ Mn !!! Regidx Rs6 = pa_add src done
       /\ Mn !!! Regidx Rs7 = page_base P.(ud_root)
       /\ Mn !!! Regidx Rs8 = (mword_of_int 4096 : mword 64)
       /\ Mn !!! Regidx Rs9 = (mword_of_int 274877906943 : mword 64)
       /\ Mn !!! Regidx Rs10 = (mword_of_int (-4096) : mword 64) ⌝ -∗
     sie_cap_gpr KT1 (CID:=CIDc) Mn (K - 14)%nat b p -∗
     cpu_own (CID:=CIDc) lvl eb p b lks -∗
     (∃ k' : nat, ⌜(kl <= k')%nat⌝ ∗ act_lend p k') -∗
     pc_is (CID:=CIDc) (mword_of_int (KernelSyms.copyout + 0x36) : mword 64) -∗
     ([∗ list] j ∈ seq 0 4096, (pa_add pa0 j : Arch.pa) ↦ₘ fpg j) -∗
     (∀ g : nat -> bv 8,
        ([∗ list] j ∈ seq 0 4096, (pa_add pa0 j : Arch.pa) ↦ₘ g j) -∗
        proc_ptm Pd (uint szv)
          (umem_write (umem_wr Mu dstva0 done src_bytes)
             (uint va0) 4096 g)) -∗
     ([∗ list] j ∈ seq 0 len, (pa_add src j) ↦ₘ[ktb]{dqsrc} src_bytes j) -∗
     wp_next (CID0:=CIDc) b p (fun (CID : CpuId) =>
       ∀ (mj : regfile) (res : mword 64) (P' : uptd) (Mu' : gmap Z (bv 8)),
         ⌜ mj !!! Regidx csp_rs1 = spr
           /\ mj !!! Regidx Ra0 = res
           /\ copyout_wrote P Mu dstva0 len src_bytes res Mu'
           /\ uptd_ext_sz szv P P' ⌝ -∗
         sie_cap_gpr KT1 mj (K - 14)%nat b p -∗
         cpu_own lvl eb p b lks -∗
         (∃ k' : nat, ⌜(kl <= k')%nat⌝ ∗ act_lend p k') -∗
         pc_is (mword_of_int (KernelSyms.copyout + 0xa0) : mword 64) -∗
         proc_ptm P' (uint szv) Mu' -∗
         ([∗ list] j ∈ seq 0 len, (pa_add src j) ↦ₘ[ktb]{dqsrc} src_bytes j) -∗
         mWP (Loop : expr riscv_lang)) -∗
     mWP (Loop : expr riscv_lang))%I.

  (* ------------------------------------------------------------------ *)
  (* THE LOOP (+0x54 .. the back edge), by induction on [fuel].           *)
  (* ------------------------------------------------------------------ *)
  Local Lemma co_loop (γa : gname) (mm : regfile)
      (P : uptd) (Mu : gmap Z (bv 8)) (szv : mword 64) (len : nat)
      (src_bytes : nat -> bv 8) (dqsrc : dfrac)
      (K lvl : nat) (eb : bool) (p : mword 64)
      (src spr dstva0 : mword 64) (b : bool) (lks : gset string) (kl : nat) :
    (* the 14-slot frame + vmfault's 38 *)
    (52 <= K)%nat ->
    (Z.of_nat len < 2 ^ 64)%Z ->
    (uint szv <= 2 ^ 38)%Z ->
    (* vmfault's kalloc: the transient noff increment stays in int range *)
    (Z.of_nat lvl + 1 < 2 ^ 31)%Z ->
    forall (fuel rem done : nat) (Pc : uptd) (M : regfile) (dstva : mword 64) (CID0 : CpuId),
    (rem <= fuel)%nat -> (1 <= rem)%nat -> (done + rem = len)%nat ->
    uptd_ext_sz szv P Pc ->
    (* THE CURSOR IS THE ORIGINAL [dstva] ADVANCED BY WHAT IS DONE.  This is
       what lets the invariant say the view is [umem_wr Mu dstva0 done] --
       the prefix already copied out, and nothing else. *)
    dstva = add_vec_int dstva0 (Z.of_nat done) ->
    M !!! Regidx csp_rs1 = spr ->
    M !!! Regidx Rs11 = szv ->
    M !!! Regidx Rs4 = dstva ->
    M !!! Regidx Rs5 = (mword_of_int (Z.of_nat rem) : mword 64) ->
    M !!! Regidx Rs6 = pa_add src done ->
    M !!! Regidx Rs7 = page_base P.(ud_root) ->
    M !!! Regidx Rs8 = (mword_of_int 4096 : mword 64) ->
    M !!! Regidx Rs9 = (mword_of_int 274877906943 : mword 64) ->
    M !!! Regidx Rs10 = (mword_of_int (-4096) : mword 64) ->
    locks_below lks "kmem" ->
    sie_cap_gpr KT1 (CID:=CID0) M (K - 14)%nat b p -∗
    cpu_own (CID:=CID0) lvl eb p b lks -∗
    (* the lend (permit sweep L2): the counter vmfault may step, at
       whatever count the earlier iterations left it *)
    (∃ k' : nat, ⌜(kl <= k')%nat⌝ ∗ act_lend p k') -∗
    kernel_text -∗
    pc_is (CID:=CID0) (mword_of_int (KernelSyms.copyout + 0x54) : mword 64) -∗
    proc_ptm Pc (uint szv) (umem_wr Mu dstva0 done src_bytes) -∗
    kalloc_env γa None -∗
    ([∗ list] j ∈ seq 0 len, (pa_add src j) ↦ₘ[ktb]{dqsrc} src_bytes j) -∗
    wp_next (CID0:=CID0) b p (fun (CID : CpuId) =>
      ∀ (mj : regfile) (res : mword 64) (P' : uptd) (Mu' : gmap Z (bv 8)),
        ⌜ mj !!! Regidx csp_rs1 = spr
          /\ mj !!! Regidx Ra0 = res
          /\ copyout_wrote P Mu dstva0 len src_bytes res Mu'
          /\ uptd_ext_sz szv P P' ⌝ -∗
        sie_cap_gpr KT1 mj (K - 14)%nat b p -∗
        cpu_own lvl eb p b lks -∗
        (∃ k' : nat, ⌜(kl <= k')%nat⌝ ∗ act_lend p k') -∗
        pc_is (mword_of_int (KernelSyms.copyout + 0xa0) : mword 64) -∗
        proc_ptm P' (uint szv) Mu' -∗
        ([∗ list] j ∈ seq 0 len, (pa_add src j) ↦ₘ[ktb]{dqsrc} src_bytes j) -∗
        mWP (Loop : expr riscv_lang)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using CID KtierLe0.
    intros HK Hlen64 Hszb Hlvl fuel.
    change (2 ^ 64)%Z with 18446744073709551616%Z in Hlen64.
    induction fuel as [| fuel IH];
      intros rem done Pc M dstva CID0 Hfuel Hrem Hsum Hext Hcur
             Hsp Hs11 Hs4 Hs5 Hs6 Hs7 Hs8 Hs9 Hs10 Hlkbelow;
      [ exfalso; lia |].
    iIntros "Hcg Hcnt Hlend #Htext Hpc Hpt #Henv Hsrc Hcont".
    (* the descriptor's root is the caller's root, so [p->pagetable] and s7
       stay meaningful across every fault-in *)
    assert (Hextc : uptd_ext_sz szv P Pc) by exact Hext.
    destruct Hext as ((Hrootc & Htfpc & Humc) & Hbelc).
    (* ---- +0x54 and s1,s4,s10 : va0 := PGROUNDDOWN(dstva) ---- *)
    set (va0 := (and_vec dstva (mword_of_int (-4096)) : mword 64)).
    assert (Hand : and_vec (M !!! Regidx Rs4) (M !!! Regidx Rs10) = va0)
      by (rewrite Hs4 Hs10; reflexivity).
    iApply (wp_and_s_sconf (mword_of_int (KernelSyms.copyout + 0x54)) Rs1 Rs4 Rs10 va0
              M (K - 14)%nat b ltac:(vm_compute; discriminate)
              ltac:(rdok) ltac:(rgne; rgne; exact Hand)
              with "Hcg Hpc []").
    { iApply (coi_54 with "Htext"). }
    iIntros (CIDl1 Hsl1) "Hcg Hpc".
    pose (V1 := <[Regidx Rs1 := regval_into_reg va0]> M).
    assert (HV1s1 : V1 !!! Regidx Rs1 = va0) by (rewrite /V1 upd_eq; reflexivity).
    assert (HV1sp : V1 !!! Regidx csp_rs1 = spr)
      by (rewrite /V1; rewrite upd_ne; [exact Hsp | reg_neq]).
    assert (HV1s11 : V1 !!! Regidx Rs11 = szv)
      by (rewrite /V1; rewrite upd_ne; [exact Hs11 | reg_neq]).
    assert (HV1s4 : V1 !!! Regidx Rs4 = dstva)
      by (rewrite /V1; rewrite upd_ne; [exact Hs4 | reg_neq]).
    assert (HV1s5 : V1 !!! Regidx Rs5 = (mword_of_int (Z.of_nat rem) : mword 64))
      by (rewrite /V1; rewrite upd_ne; [exact Hs5 | reg_neq]).
    assert (HV1s6 : V1 !!! Regidx Rs6 = pa_add src done)
      by (rewrite /V1; rewrite upd_ne; [exact Hs6 | reg_neq]).
    assert (HV1s7 : V1 !!! Regidx Rs7 = page_base P.(ud_root))
      by (rewrite /V1; rewrite upd_ne; [exact Hs7 | reg_neq]).
    assert (HV1s8 : V1 !!! Regidx Rs8 = (mword_of_int 4096 : mword 64))
      by (rewrite /V1; rewrite upd_ne; [exact Hs8 | reg_neq]).
    assert (HV1s9 : V1 !!! Regidx Rs9 = (mword_of_int 274877906943 : mword 64))
      by (rewrite /V1; rewrite upd_ne; [exact Hs9 | reg_neq]).
    assert (HV1s10 : V1 !!! Regidx Rs10 = (mword_of_int (-4096) : mword 64))
      by (rewrite /V1; rewrite upd_ne; [exact Hs10 | reg_neq]).
    assert (Hp58 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x54) : mword 64) 4
                   = mword_of_int (KernelSyms.copyout + 0x58)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp58) in "Hpc".
    (* ---- +0x58 bltu s9,s1 : the MAXVA test ---- *)
    destruct (zopz0zI_u (V1 !!! Regidx Rs9) (V1 !!! Regidx Rs1)) eqn:Hmaxva.
    { (* va0 >= MAXVA: -> +0x9e, li a0,-1, fall into the epilogue *)
      iApply (wp_bltu_taken_s_sconf (mword_of_int (KernelSyms.copyout + 0x58))
                (mword_of_int 70 : mword 13) Rs1 Rs9 V1 (K - 14)%nat b
                ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                Hmaxva ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (coi_58 with "Htext"). }
      iApply bi.later_intro. iIntros (CIDl2 Hsl2) "Hcg Hpc".
      (* the table's own well-formedness, which is what puts every mapped
         byte below MAXVA ([UserPtTree.uva_mapped_below_maxva]) *)
      iDestruct (proc_ptm_wf with "Hpt") as %Hwfm.
      assert (Hmaxb : (2 ^ 38 <= uint va0)%Z).
      { unfold zopz0zI_u in Hmaxva. apply Z.ltb_lt in Hmaxva.
        rewrite HV1s9 HV1s1 in Hmaxva.
        assert (Hs9v : uint (mword_of_int 274877906943 : mword 64) = 274877906943)
          by (vm_compute; reflexivity).
        rewrite Hs9v in Hmaxva.
        change (2 ^ 38)%Z with 274877906944%Z. lia. }
      assert (Htgt9e : add_vec (mword_of_int (KernelSyms.copyout + 0x58) : mword 64)
                         (sign_extend' 64 (mword_of_int 70 : mword 13))
                       = mword_of_int (KernelSyms.copyout + 0x9e))
        by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Htgt9e) in "Hpc".
      iApply (wp_cli_s_sconf (mword_of_int (KernelSyms.copyout + 0x9e)) Ra0
                (mword_of_int 63 : mword 6) (mword_of_int (-1) : mword 64)
                V1 (K - 14)%nat b
                ltac:(vm_compute; discriminate) ltac:(rdok)
                ltac:(apply bv_eq; vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (coi_9e with "Htext"). }
      iIntros (CIDl3 Hsl3) "Hcg Hpc".
      pose (Z1 := <[Regidx Ra0 := regval_into_reg (mword_of_int (-1) : mword 64)]> V1).
      assert (Hpa0 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x9e) : mword 64) 2
                     = mword_of_int (KernelSyms.copyout + 0xa0)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpa0) in "Hpc".
      iDestruct (cpu_own_transport CID0 CIDl3 lvl eb p b ltac:(wp_next_chain)
                   with "Hcnt") as "Hcnt".
      iSpecialize ("Hcont" $! CIDl3 with "[%]"); [wp_next_chain|].
      iApply ("Hcont" $! Z1 (mword_of_int (-1)) Pc
                (umem_wr Mu dstva0 done src_bytes)
                with "[%] Hcg Hcnt Hlend Hpc Hpt Hsrc").
      split_and!.
      - rewrite /Z1. rewrite upd_ne; [exact HV1sp | reg_neq].
      - rewrite /Z1 upd_eq. reflexivity.
      - right. split; [reflexivity | exists done; split_and!;
          [ lia | reflexivity
          | rewrite -Hcur;
            exact (co_fault_maxva P Pc szv dstva va0 eq_refl Hextc Hwfm Hmaxb) ] ].
      - exact Hextc. }
    (* ---- va0 < MAXVA: on to walkaddr ---- *)
    assert (Hva0b : (uint va0 < 2 ^ 38)%Z).
    { unfold zopz0zI_u in Hmaxva. apply Z.ltb_ge in Hmaxva.
      rewrite HV1s9 HV1s1 in Hmaxva.
      change (2 ^ 38)%Z with 274877906944%Z.
      assert (Hs9v : uint (mword_of_int 274877906943 : mword 64) = 274877906943)
        by (vm_compute; reflexivity).
      rewrite Hs9v in Hmaxva. lia. }
    iApply (wp_bltu_fall_s_sconf (mword_of_int (KernelSyms.copyout + 0x58))
              (mword_of_int 70 : mword 13) Rs1 Rs9 V1 (K - 14)%nat b
              ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate) Hmaxva
              with "Hcg Hpc []").
    { iApply (coi_58 with "Htext"). }
    iIntros (CIDl4 Hsl4) "Hcg Hpc".
    assert (Hp5c : add_vec_int (mword_of_int (KernelSyms.copyout + 0x58) : mword 64) 4
                   = mword_of_int (KernelSyms.copyout + 0x5c)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp5c) in "Hpc".

    (* ================================================================= *)
    (*  THE TAIL (+0x88 .. the back edge), taken before the walkaddr /    *)
    (*  vmfault split so the memmove and the recursion are proved once.   *)
    (*  It takes the exit continuation as a wand ARGUMENT, so the three   *)
    (*  failure arms above it keep their own copy.                        *)
    (* ================================================================= *)
    (* the intra-page offset and the room above it *)
    set (off := Z.to_nat (bv_unsigned dstva mod 4096)).
    assert (Hoffz : Z.of_nat off = bv_unsigned dstva mod 4096).
    { unfold off. apply Z2Nat.id. apply Z.mod_pos_bound. lia. }
    assert (Hoffb : (off < 4096)%nat).
    { assert (Hb : bv_unsigned dstva mod 4096 < 4096) by (apply Z.mod_pos_bound; lia).
      lia. }
    set (navail := (4096 - off)%nat).
    assert (Hnavz : Z.of_nat navail = 4096 - Z.of_nat off).
    { unfold navail. rewrite Nat2Z.inj_sub; [reflexivity | lia]. }
    (* THE ONE ARITHMETIC FACT THE WRITE HALF LIVES ON: inside this page the
       user vas [dstva0 + (done + i)] are the consecutive integers starting
       at [uint dstva].  It needs the MAXVA test (so the page sits well below
       2^64 and the add cannot wrap) and the cursor invariant [Hcur]. *)
    assert (Hdstb : (bv_unsigned dstva < 274877906944 + 4096)%Z).
    { change (2 ^ 38)%Z with 274877906944%Z in Hva0b.
      rewrite uint_unsigned in Hva0b.
      assert (Hpgu : bv_unsigned va0
                     = (bv_unsigned dstva - bv_unsigned dstva mod 4096)%Z)
        by (rewrite /va0; apply pgd_unsigned).
      pose proof (Z.mod_pos_bound (bv_unsigned dstva) 4096 ltac:(lia)) as Hmb.
      lia. }
    assert (Hlin : forall i : nat, (i <= navail)%nat ->
              uint (add_vec_int dstva0 (Z.of_nat (done + i)))
              = (uint dstva + Z.of_nat i)%Z).
    { intros i Hi.
      assert (Hib : (Z.of_nat i <= 4096)%Z) by (unfold navail in *; lia).
      replace (Z.of_nat (done + i)) with (Z.of_nat done + Z.of_nat i)%Z by lia.
      rewrite <- (avi_assoc dstva0 (Z.of_nat done) (Z.of_nat i)).
      rewrite <- Hcur. rewrite !uint_unsigned.
      apply uint_add_vec_int_small; lia. }
    iAssert (∀ (CIDh : CpuId) (Pd : uptd) (Md : regfile) (pa0 : mword 64)
               (fpg : nat -> bv 8),
        co_tail_body b p K lvl eb lks kl szv P Mu dstva0 spr va0 dstva src
          rem done navail len src_bytes dqsrc CIDh Pd Md pa0 fpg)%I
      as "Htail".
    { iIntros (CIDh Pd Md pa0 fpg)
        "(%HText & %HTfpg & %HTlin & %HTsp & %HTs11 & %HTs1 & %HTs3 & %HTs4 & %HTs5 &
          %HTs6 & %HTs7 & %HTs8 & %HTs9 & %HTs10) Hcg Hcnt Hlend Hpc Hpage Hgive Hsrc Hexit".
      (* +0x88 sub s2,s1,s4 *)
      iApply (wp_sub_s_sconf (mword_of_int (KernelSyms.copyout + 0x88)) Rs2 Rs1 Rs4
                (sub_vec va0 dstva) Md (K - 14)%nat b
                ltac:(vm_compute; discriminate) ltac:(rdok)
                ltac:(rgne; rgne; rewrite HTs1 HTs4; reflexivity)
                with "Hcg Hpc []").
      { iApply (coi_88 with "Htext"). }
      iIntros (CIDh1 Hsh1) "Hcg Hpc".
      pose (T1 := <[Regidx Rs2 := regval_into_reg (sub_vec va0 dstva)]> Md).
      assert (Hp8c : add_vec_int (mword_of_int (KernelSyms.copyout + 0x88) : mword 64) 4
                     = mword_of_int (KernelSyms.copyout + 0x8c)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp8c) in "Hpc".
      (* +0x8c c.add s2,s2,s8 : n := PGSIZE - (dstva - va0) *)
      iApply (wp_cadd_s_sconf (mword_of_int (KernelSyms.copyout + 0x8c)) Rs2 Rs8 T1 (K - 14)%nat b
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc []").
      { iApply (coi_8c with "Htext"). }
      iIntros (CIDh2 Hsh2) "Hcg Hpc".
      iEval (rgne; rgne) in "Hcg".
      pose (T2 := <[Regidx Rs2 := regval_into_reg
                    (add_vec (T1 !!! Regidx Rs2) (T1 !!! Regidx Rs8))]> T1).
      assert (HT2s2 : T2 !!! Regidx Rs2 = (mword_of_int (Z.of_nat navail) : mword 64)).
      { rewrite /T2 upd_eq. rewrite /T1 upd_eq. rewrite upd_ne; [| reg_neq].
        rewrite HTs8. rewrite (pgd_room dstva).
        rewrite Hnavz -Hoffz. reflexivity. }
      assert (HT2s5 : T2 !!! Regidx Rs5 = (mword_of_int (Z.of_nat rem) : mword 64)).
      { rewrite /T2. rewrite upd_ne; [| reg_neq].
        rewrite /T1. rewrite upd_ne; [exact HTs5 | reg_neq]. }
      assert (Hp8e : add_vec_int (mword_of_int (KernelSyms.copyout + 0x8c) : mword 64) 2
                     = mword_of_int (KernelSyms.copyout + 0x8e)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp8e) in "Hpc".
      (* ---- +0x8e bgeu s5,s2 : n := min(n, len) ---- *)
      assert (Hnavb : (Z.of_nat navail < 18446744073709551616)%Z) by lia.
      assert (Hremb : (Z.of_nat rem < 18446744073709551616)%Z) by lia.
      (* both arms reach +0x36 with s2 = n; factor the rest over [nn] *)
      iAssert (∀ (CIDc : CpuId) (Mn : regfile) (nn : nat),
          co_copy_body b p K lvl eb lks kl szv P Mu dstva0 spr va0 dstva src
            rem done navail len src_bytes dqsrc Pd pa0 fpg CIDc Mn nn)%I
        as "Hcopy".
      { iIntros (CIDc Mn nn)
          "(%Hnn1 & %Hnnr & %Hnna & %Hfpg & %Hnshape & %HNlin &
            %HNsp & %HNs11 & %HNs1 & %HNs2 & %HNs3 &
            %HNs4 & %HNs5 & %HNs6 & %HNs7 & %HNs8 & %HNs9 & %HNs10)
           Hcg Hcnt Hlend Hpc Hpage Hgive Hsrc Hexit".
        assert (Hnnb : (Z.of_nat nn < 2 ^ 64)%Z) by lia.
        (* +0x36 sub a0,s4,s1 : the intra-page offset *)
        iApply (wp_sub_s_sconf (mword_of_int (KernelSyms.copyout + 0x36)) Ra0 Rs4 Rs1
                  (mword_of_int (Z.of_nat off) : mword 64) Mn (K - 14)%nat b
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  ltac:(rgne; rgne; rewrite HNs4 HNs1; rewrite (pgd_off dstva); rewrite Hoffz; reflexivity)
                  with "Hcg Hpc []").
        { iApply (coi_36 with "Htext"). }
        iIntros (CIDc1 Hsc1) "Hcg Hpc".
        pose (U1 := <[Regidx Ra0 := regval_into_reg
                      (mword_of_int (Z.of_nat off) : mword 64)]> Mn).
        assert (Hp3a : add_vec_int (mword_of_int (KernelSyms.copyout + 0x36) : mword 64) 4
                       = mword_of_int (KernelSyms.copyout + 0x3a)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hp3a) in "Hpc".
        (* +0x3a sext.w a2,s2 *)
        iApply (wp_addiw_s_sconf (mword_of_int (KernelSyms.copyout + 0x3a)) Ra2 Rs2
                  (mword_of_int 0 : mword 12) U1 (K - 14)%nat b
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  with "Hcg Hpc []").
        { iApply (coi_3a with "Htext"). }
        iIntros (CIDc2 Hsc2) "Hcg Hpc".
        assert (HU1s2 : U1 !!! Regidx Rs2 = (mword_of_int (Z.of_nat nn) : mword 64))
          by (rewrite /U1; rewrite upd_ne; [exact HNs2 | reg_neq]).
        pose (U2 := <[Regidx Ra2 := regval_into_reg
                      (mword_of_int (Z.of_nat nn) : mword 64)]> U1).
        assert (HU2eq : <[Regidx Ra2 := regval_into_reg
                          (sign_extend' 64 (subrange_vec_dec
                             (add_vec (rget U1 Rs2)
                                (sign_extend' 64 (mword_of_int 0 : mword 12))) 31 0))]> U1
                        = U2).
        { rewrite /U2. rewrite rget_ne; [| reg_neq]. rewrite HU1s2.
          rewrite (sextw_moi (Z.of_nat nn) (Nat2Z.is_nonneg nn) ltac:(lia)).
          reflexivity. }
        iEval (rewrite HU2eq) in "Hcg".
        assert (Hp3e : add_vec_int (mword_of_int (KernelSyms.copyout + 0x3a) : mword 64) 4
                       = mword_of_int (KernelSyms.copyout + 0x3e)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hp3e) in "Hpc".
        (* +0x3e c.mv a1,s6 *)
        iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.copyout + 0x3e)) Ra1 Rs6 U2 (K - 14)%nat b
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  with "Hcg Hpc []").
        { iApply (coi_3e with "Htext"). }
        iIntros (CIDc3 Hsc3) "Hcg Hpc".
        pose (U3 := <[Regidx Ra1 := regval_into_reg (add_vec zero_reg (U2 !!! Regidx Rs6))]> U2).
        assert (Hp40 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x3e) : mword 64) 2
                       = mword_of_int (KernelSyms.copyout + 0x40)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hp40) in "Hpc".
        (* +0x40 c.add a0,a0,s3 : the destination address inside the page *)
        iApply (wp_cadd_s_sconf (mword_of_int (KernelSyms.copyout + 0x40)) Ra0 Rs3 U3 (K - 14)%nat b
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  with "Hcg Hpc []").
        { iApply (coi_40 with "Htext"). }
        iIntros (CIDc4 Hsc4) "Hcg Hpc".
        pose (U4 := <[Regidx Ra0 := regval_into_reg
                      (add_vec (U3 !!! Regidx Ra0) (U3 !!! Regidx Rs3))]> U3).
        assert (Hp42 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x40) : mword 64) 2
                       = mword_of_int (KernelSyms.copyout + 0x42)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hp42) in "Hpc".
        (* +0x42 jal ra,memmove *)
        iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.copyout + 0x42)) Rra
                  (mword_of_int 2094964 : mword 21) U4 (K - 14)%nat b
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (coi_42 with "Htext"). }
        iIntros (CIDc5 Hsc5) "Hcg Hpc".
        pose (U5 := <[Regidx Rra := regval_into_reg
                      (add_vec_int (mword_of_int (KernelSyms.copyout + 0x42) : mword 64) 4)]> U4).
        assert (Htgtmv : add_vec (mword_of_int (KernelSyms.copyout + 0x42) : mword 64)
                           (sign_extend' 64 (mword_of_int 2094964 : mword 21))
                         = mword_of_int KernelSyms.memmove)
          by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Htgtmv) in "Hpc".
        (* the register facts memmove needs *)
        assert (HU5a0 : U5 !!! Regidx Ra0 = pa_add pa0 off).
        { rewrite /U5. rewrite upd_ne; [| reg_neq].
          rewrite /U4 upd_eq.
          rewrite /U3. rewrite upd_ne; [| reg_neq].
          rewrite /U2. rewrite upd_ne; [| reg_neq].
          rewrite /U1 upd_eq.
          assert (HU3s3 : U3 !!! Regidx Rs3 = pa0).
          { rewrite /U3. rewrite upd_ne; [| reg_neq].
            rewrite /U2. rewrite upd_ne; [| reg_neq].
            rewrite /U1. rewrite upd_ne; [exact HNs3 | reg_neq]. }
          rewrite HU3s3. rewrite add_vec64_comm.
          change (add_vec pa0 (mword_of_int (Z.of_nat off))) with (pa_add pa0 off).
          reflexivity. }
        assert (HU5a1 : U5 !!! Regidx Ra1 = pa_add src done).
        { rewrite /U5. rewrite upd_ne; [| reg_neq].
          rewrite /U4. rewrite upd_ne; [| reg_neq].
          rewrite /U3 upd_eq. rewrite add_vec_zero_l.
          rewrite /U2. rewrite upd_ne; [| reg_neq].
          rewrite /U1. rewrite upd_ne; [exact HNs6 | reg_neq]. }
        assert (HU5a2 : U5 !!! Regidx Ra2 = (mword_of_int (Z.of_nat nn) : mword 64)).
        { rewrite /U5. rewrite upd_ne; [| reg_neq].
          rewrite /U4. rewrite upd_ne; [| reg_neq].
          rewrite /U3. rewrite upd_ne; [| reg_neq].
          rewrite /U2 upd_eq. reflexivity. }
        assert (HU5ra : U5 !!! Regidx Rra
                        = add_vec_int (mword_of_int (KernelSyms.copyout + 0x42) : mword 64) 4)
          by (rewrite /U5 upd_eq; reflexivity).
        assert (HcsU5 : callee_saved Mn U5).
        { rewrite /U5 /U4 /U3 /U2 /U1.
          apply callee_saved_insert_r; [vm_compute; reflexivity |].
          apply callee_saved_insert_r; [vm_compute; reflexivity |].
          apply callee_saved_insert_r; [vm_compute; reflexivity |].
          apply callee_saved_insert_r; [vm_compute; reflexivity |].
          apply callee_saved_insert_r; [vm_compute; reflexivity |].
          apply callee_saved_refl. }
        (* carve the source chunk out of the caller's buffer *)
        assert (Hsplit : (done + nn + (rem - nn))%nat = len) by lia.
        iEval (rewrite (bb_split3 src done nn (rem - nn) len src_bytes dqsrc Hsplit)) in "Hsrc".
        iDestruct "Hsrc" as "(HsA & HsB & HsC)".
        (* and the destination chunk out of the borrowed page -- which is
           already NAMED by [fpg], so there is nothing to choose here *)
        assert (Hpsplit : (off + nn + (navail - nn))%nat = 4096%nat)
          by (unfold navail in *; lia).
        iEval (rewrite (bb_split3 pa0 off nn (navail - nn) 4096 fpg (DfracOwn 1) Hpsplit))
          in "Hpage".
        iDestruct "Hpage" as "(HpA & HpB & HpC)".
        iApply (Memmove.wp_memmove_sconf KT1 ktb KT0 U5 (K - 14)%nat nn
                  (fun j => src_bytes (done + j)%nat) (fun j => fpg (off + j)%nat)
                  dqsrc b p
                  ltac:(lia) ltac:(change (2 ^ 32)%Z with 4294967296%Z; lia)
                  HU5a2
                  with "Hcg Htext Hpc [HsB] [HpB]").
        { iEval (rewrite HU5a1). iExact "HsB". }
        { iEval (rewrite HU5a0). iExact "HpB". }
        iIntros (CIDc6 Hsc6 mv) "Hcg Hpc HsB HpB %Hmva0 %Hmvcs".
        iEval (rewrite HU5a1) in "HsB".
        iEval (rewrite HU5a0) in "HpB".
        assert (Hret46 : ret_pc (U5 !!! Regidx Rra) = mword_of_int (KernelSyms.copyout + 0x46)).
        { rewrite HU5ra. unfold ret_pc. apply bv_eq; vm_compute; reflexivity. }
        iEval (rewrite Hret46) in "Hpc".
        (* GIVE THE PAGE BACK -- and this is where the view moves.  The
           page now holds [fpg] outside the window and the source bytes
           inside it; [umem_write_split] turns the whole-page write the
           borrow closure speaks into the window write, and [umem_wr_step]
           turns THAT into one more chunk of the copied prefix. *)
        set (gpg := fun j : nat =>
                      if decide (off <= j < off + nn)%nat
                      then src_bytes (done + (j - off))%nat else fpg j).
        assert (Hg1 : forall j : nat, (j < off)%nat -> gpg j = fpg j)
          by (intros j Hj; rewrite /gpg decide_False; [reflexivity | lia]).
        assert (Hg2 : forall i : nat, (i < nn)%nat ->
                  gpg (off + i)%nat = src_bytes (done + i)%nat).
        { intros i Hi. rewrite /gpg decide_True; [| lia].
          f_equal. lia. }
        assert (Hg3 : forall i : nat, (i < navail - nn)%nat ->
                  gpg (off + (nn + i))%nat = fpg (off + (nn + i))%nat)
          by (intros i Hi; rewrite /gpg decide_False; [reflexivity | lia]).
        iDestruct (bb_join3_fn pa0 off nn (navail - nn) 4096 fpg
                     (fun j => src_bytes (done + j)%nat)
                     (fun j => fpg (off + (nn + j))%nat) gpg
                     Hpsplit Hg1 Hg2 Hg3 with "HpA HpB HpC") as "Hpage".
        iDestruct ("Hgive" $! gpg with "Hpage") as "Hpt".
        assert (Hvaoff : (uint va0 + Z.of_nat off = uint dstva)%Z).
        { rewrite !uint_unsigned. rewrite /va0 pgd_unsigned. lia. }
        assert (Hmove : umem_write (umem_wr Mu dstva0 done src_bytes)
                          (uint va0) 4096 gpg
                        = umem_wr Mu dstva0 (done + nn)%nat src_bytes).
        { rewrite (umem_write_split (umem_wr Mu dstva0 done src_bytes)
                     (uint va0) 4096 off nn gpg ltac:(lia)
                     ltac:(intros j Hj Hnw; rewrite /gpg decide_False;
                           [exact (Hfpg j Hj) | lia])).
          rewrite Hvaoff.
          rewrite (umem_write_ext (umem_wr Mu dstva0 done src_bytes) (uint dstva)
                     nn (fun i => gpg (off + i)%nat)
                     (fun i => src_bytes (done + i)%nat) Hg2).
          exact (umem_wr_step Mu dstva0 done nn src_bytes (uint dstva)
                   ltac:(intros i Hi; apply HNlin; lia)). }
        iEval (rewrite Hmove) in "Hpt".
        iAssert ([∗ list] j ∈ seq 0 len, (pa_add src j) ↦ₘ[ktb]{dqsrc} src_bytes j)%I
          with "[HsA HsB HsC]" as "Hsrc".
        { rewrite (bb_split3 src done nn (rem - nn) len src_bytes dqsrc Hsplit).
          iFrame "HsA HsB HsC". }
        (* ---- the cursor bumps ---- *)
        assert (Hmvsp : mv !!! Regidx csp_rs1 = spr).
        { rewrite (callee_saved_lookup Hmvcs csp_rs1 ltac:(vm_compute; reflexivity)).
          rewrite (callee_saved_lookup HcsU5 csp_rs1 ltac:(vm_compute; reflexivity)).
          exact HNsp. }
        assert (Hmvget : forall c : mword 5, is_cs_idx c = true ->
                  mv !!! Regidx c = Mn !!! Regidx c).
        { intros c Hc.
          rewrite (callee_saved_lookup Hmvcs c Hc).
          rewrite (callee_saved_lookup HcsU5 c Hc). reflexivity. }
        (* +0x46 sub s5,s5,s2 *)
        iApply (wp_sub_s_sconf (mword_of_int (KernelSyms.copyout + 0x46)) Rs5 Rs5 Rs2
                  (mword_of_int (Z.of_nat (rem - nn)) : mword 64) mv (K - 14)%nat b
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  ltac:(rgne; rgne; rewrite (Hmvget Rs5 ltac:(vm_compute; reflexivity))
                                (Hmvget Rs2 ltac:(vm_compute; reflexivity));
                        rewrite HNs5 HNs2; exact (bc_sub_nat rem nn Hnnr Hremb))
                  with "Hcg Hpc []").
        { iApply (coi_46 with "Htext"). }
        iIntros (CIDc7 Hsc7) "Hcg Hpc".
        pose (W1 := <[Regidx Rs5 := regval_into_reg
                      (mword_of_int (Z.of_nat (rem - nn)) : mword 64)]> mv).
        assert (Hp4a : add_vec_int (mword_of_int (KernelSyms.copyout + 0x46) : mword 64) 4
                       = mword_of_int (KernelSyms.copyout + 0x4a)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hp4a) in "Hpc".
        (* +0x4a c.add s6,s6,s2 *)
        iApply (wp_cadd_s_sconf (mword_of_int (KernelSyms.copyout + 0x4a)) Rs6 Rs2 W1 (K - 14)%nat b
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  with "Hcg Hpc []").
        { iApply (coi_4a with "Htext"). }
        iIntros (CIDc8 Hsc8) "Hcg Hpc".
        pose (W2 := <[Regidx Rs6 := regval_into_reg
                      (add_vec (W1 !!! Regidx Rs6) (W1 !!! Regidx Rs2))]> W1).
        assert (HW2s6 : W2 !!! Regidx Rs6 = pa_add src (done + nn)%nat).
        { rewrite /W2 upd_eq.
          rewrite /W1. rewrite upd_ne; [| reg_neq]. rewrite upd_ne; [| reg_neq].
          rewrite (Hmvget Rs6 ltac:(vm_compute; reflexivity))
                  (Hmvget Rs2 ltac:(vm_compute; reflexivity)).
          rewrite HNs6 HNs2. apply pa_add_bump. }
        assert (Hp4c : add_vec_int (mword_of_int (KernelSyms.copyout + 0x4a) : mword 64) 2
                       = mword_of_int (KernelSyms.copyout + 0x4c)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hp4c) in "Hpc".
        (* +0x4c add s4,s1,s8 : the next dstva *)
        iApply (wp_add_s_sconf (mword_of_int (KernelSyms.copyout + 0x4c)) Rs4 Rs1 Rs8
                  (add_vec va0 (mword_of_int 4096)) W2 (K - 14)%nat b
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  ltac:(rgne; rgne; rewrite /W2; rewrite upd_ne; [| reg_neq];
                        rewrite upd_ne; [| reg_neq];
                        rewrite /W1; rewrite upd_ne; [| reg_neq];
                        rewrite upd_ne; [| reg_neq];
                        rewrite (Hmvget Rs1 ltac:(vm_compute; reflexivity))
                                (Hmvget Rs8 ltac:(vm_compute; reflexivity));
                        rewrite HNs1 HNs8; reflexivity)
                  with "Hcg Hpc []").
        { iApply (coi_4c with "Htext"). }
        iIntros (CIDc9 Hsc9) "Hcg Hpc".
        pose (W3 := <[Regidx Rs4 := regval_into_reg
                      (add_vec va0 (mword_of_int 4096))]> W2).
        assert (Hp50 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x4c) : mword 64) 4
                       = mword_of_int (KernelSyms.copyout + 0x50)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hp50) in "Hpc".
        (* the loop-carried facts of W3 *)
        assert (HW3s5 : W3 !!! Regidx Rs5
                        = (mword_of_int (Z.of_nat (rem - nn)) : mword 64)).
        { rewrite /W3. rewrite upd_ne; [| reg_neq].
          rewrite /W2. rewrite upd_ne; [| reg_neq]. rewrite /W1 upd_eq. reflexivity. }
        assert (HW3s6 : W3 !!! Regidx Rs6 = pa_add src (done + nn)%nat).
        { rewrite /W3. rewrite upd_ne; [exact HW2s6 | reg_neq]. }
        assert (HW3s4 : W3 !!! Regidx Rs4 = add_vec va0 (mword_of_int 4096))
          by (rewrite /W3 upd_eq; reflexivity).
        assert (HW3o : forall c : mword 5, is_cs_idx c = true ->
                  Regidx c <> Regidx Rs4 -> Regidx c <> Regidx Rs5 ->
                  Regidx c <> Regidx Rs6 -> W3 !!! Regidx c = Mn !!! Regidx c).
        { intros c Hc H4 H5 H6.
          rewrite /W3. rewrite upd_ne; [| exact H4].
          rewrite /W2. rewrite upd_ne; [| exact H6].
          rewrite /W1. rewrite upd_ne; [| exact H5].
          exact (Hmvget c Hc). }
        (* ---- +0x50 beqz s5 : done, or another page ---- *)
        destruct (Nat.eq_dec (rem - nn)%nat 0%nat) as [Hdone | Hmore].
        + (* len exhausted: -> +0x96, li a0,0, j +0xa0 *)
          iApply (wp_beqz_x0_taken_s_sconf (mword_of_int (KernelSyms.copyout + 0x50))
                    (mword_of_int 70 : mword 13) Rs5 W3 (K - 14)%nat b
                    ltac:(vm_compute; discriminate)
                    ltac:(rgne; rewrite HW3s5 Hdone; exact bc_moi_iszero)
                    ltac:(vm_compute; reflexivity)
                    with "Hcg Hpc []").
          { iApply (coi_50 with "Htext"). }
          iApply bi.later_intro. iIntros (CIDc10 Hsc10) "Hcg Hpc".
          assert (Htgt96 : add_vec (mword_of_int (KernelSyms.copyout + 0x50) : mword 64)
                             (sign_extend' 64 (mword_of_int 70 : mword 13))
                           = mword_of_int (KernelSyms.copyout + 0x96))
            by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Htgt96) in "Hpc".
          iApply (wp_cli_s_sconf (mword_of_int (KernelSyms.copyout + 0x96)) Ra0
                    (mword_of_int 0 : mword 6) (mword_of_int 0 : mword 64)
                    W3 (K - 14)%nat b
                    ltac:(vm_compute; discriminate) ltac:(rdok)
                    ltac:(apply bv_eq; vm_compute; reflexivity)
                    with "Hcg Hpc []").
          { iApply (coi_96 with "Htext"). }
          iIntros (CIDc11 Hsc11) "Hcg Hpc".
          pose (X1 := <[Regidx Ra0 := regval_into_reg (mword_of_int 0 : mword 64)]> W3).
          assert (Hp98 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x96) : mword 64) 2
                         = mword_of_int (KernelSyms.copyout + 0x98))
            by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Hp98) in "Hpc".
          iApply (wp_cj_s_sconf (mword_of_int (KernelSyms.copyout + 0x98))
                    (sign_extend' 21 (concat_vec (mword_of_int 4 : mword 11) ('b"0")))
                    X1 (K - 14)%nat b ltac:(vm_compute; reflexivity)
                    with "Hcg Hpc []").
          { iApply (coi_98 with "Htext"). }
          iIntros (CIDc12 Hsc12). iApply bi.later_intro. iIntros "Hcg Hpc".
          assert (Hjt98 : add_vec (mword_of_int (KernelSyms.copyout + 0x98) : mword 64)
                    (sign_extend' 64 (sign_extend' 21
                       (concat_vec (mword_of_int 4 : mword 11) ('b"0"))))
                  = mword_of_int (KernelSyms.copyout + 0xa0))
            by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Hjt98) in "Hpc".
          iDestruct (cpu_own_transport CIDc CIDc12 lvl eb p b ltac:(wp_next_chain)
                       with "Hcnt") as "Hcnt".
          iSpecialize ("Hexit" $! CIDc12 with "[%]"); [wp_next_chain|].
          iApply ("Hexit" $! X1 (mword_of_int 0) Pd
                    (umem_wr Mu dstva0 (done + nn)%nat src_bytes)
                    with "[%] Hcg Hcnt Hlend Hpc Hpt Hsrc").
          split_and!.
          * rewrite /X1. rewrite upd_ne; [| reg_neq].
            rewrite (HW3o csp_rs1 ltac:(vm_compute; reflexivity)
                       ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)). exact HNsp.
          * rewrite /X1 upd_eq. reflexivity.
          * left. split; [reflexivity |].
            replace (done + nn)%nat with len by lia. reflexivity.
          * exact HText.
        + (* more to copy: fall through to the loop head *)
          iApply (wp_beqz_x0_fall_s_sconf (mword_of_int (KernelSyms.copyout + 0x50))
                    (mword_of_int 70 : mword 13) Rs5 W3 (K - 14)%nat b
                    ltac:(vm_compute; discriminate)
                    ltac:(rgne; rewrite HW3s5; exact (bc_moi_nonzero (rem - nn) ltac:(lia) Hmore))
                    with "Hcg Hpc []").
          { iApply (coi_50 with "Htext"). }
          iIntros (CIDc10 Hsc10) "Hcg Hpc".
          assert (Hp54 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x50) : mword 64) 4
                         = mword_of_int (KernelSyms.copyout + 0x54))
            by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Hp54) in "Hpc".
          iDestruct (cpu_own_transport CIDc CIDc10 lvl eb p b ltac:(wp_next_chain)
                       with "Hcnt") as "Hcnt".
          assert (Hshiftrec : b = false \/ p = zero_reg -> (CIDc10 : CPU) = (CIDc : CPU)) by wp_next_chain.
          iDestruct (wp_next_shift Hshiftrec with "Hexit") as "Hexit".
          (* the chunk that did NOT finish the copy ran to the end of the
             page, so the next cursor is the next page boundary -- and that
             is the same address as [dstva0] advanced by [done + nn] *)
          assert (Hnnav : (nn = navail)%nat)
            by (destruct Hnshape as [Hsh | Hsh]; [exact Hsh | lia]).
          assert (Hcurnext : add_vec va0 (mword_of_int 4096)
                             = add_vec_int dstva0 (Z.of_nat (done + nn))).
          { replace (Z.of_nat (done + nn)) with (Z.of_nat done + Z.of_nat nn)%Z by lia.
            rewrite <- (avi_assoc dstva0 (Z.of_nat done) (Z.of_nat nn)).
            rewrite <- Hcur. unfold add_vec_int.
            apply bv_eq. rewrite !add_vec_unsigned.
            assert (Hm4096 : bv_unsigned (mword_of_int 4096 : mword 64) = 4096%Z).
            { rewrite moi64_unsigned. apply bv_wrap_small.
              change (bv_modulus 64) with 18446744073709551616%Z. lia. }
            assert (Hmn : bv_unsigned (mword_of_int (Z.of_nat nn) : mword 64)
                          = Z.of_nat nn).
            { rewrite moi64_unsigned. apply bv_wrap_small.
              change (bv_modulus 64) with 18446744073709551616%Z. lia. }
            rewrite Hm4096 Hmn. rewrite /va0 pgd_unsigned. f_equal. lia. }
          iApply (IH (rem - nn)%nat (done + nn)%nat Pd W3
                    (add_vec va0 (mword_of_int 4096)) CIDc10
                    ltac:(lia) ltac:(lia) ltac:(lia)
                    ltac:(exact HText) ltac:(exact Hcurnext)
                    ltac:(rewrite (HW3o csp_rs1 ltac:(vm_compute; reflexivity)
                             ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)); exact HNsp)
                    ltac:(rewrite (HW3o Rs11 ltac:(vm_compute; reflexivity)
                             ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)); exact HNs11)
                    ltac:(exact HW3s4) ltac:(exact HW3s5) ltac:(exact HW3s6)
                    ltac:(rewrite (HW3o Rs7 ltac:(vm_compute; reflexivity)
                             ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)); exact HNs7)
                    ltac:(rewrite (HW3o Rs8 ltac:(vm_compute; reflexivity)
                             ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)); exact HNs8)
                    ltac:(rewrite (HW3o Rs9 ltac:(vm_compute; reflexivity)
                             ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)); exact HNs9)
                    ltac:(rewrite (HW3o Rs10 ltac:(vm_compute; reflexivity)
                             ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)); exact HNs10)
                    Hlkbelow
                    with "Hcg Hcnt Hlend Htext Hpc Hpt Henv Hsrc Hexit"). }
      (* the [bgeu] itself *)
      destruct (zopz0zKzJ_u (T2 !!! Regidx Rs5) (T2 !!! Regidx Rs2)) eqn:Hbg.
      - (* rem >= navail: n := navail, branch to +0x36 *)
        assert (Hle : (navail <= rem)%nat).
        { unfold zopz0zKzJ_u in Hbg. apply Z.geb_le in Hbg.
          rewrite HT2s5 HT2s2 in Hbg.
          rewrite (bc_uint_moi_nat rem Hremb) (bc_uint_moi_nat navail Hnavb) in Hbg.
          lia. }
        iApply (wp_bgeu_taken_s_sconf (mword_of_int (KernelSyms.copyout + 0x8e))
                  (mword_of_int 8104 : mword 13) Rs2 Rs5 T2 (K - 14)%nat b
                  ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                  Hbg ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (coi_8e with "Htext"). }
        iApply bi.later_intro. iIntros (CIDh3 Hsh3) "Hcg Hpc".
        assert (Htgt36 : add_vec (mword_of_int (KernelSyms.copyout + 0x8e) : mword 64)
                           (sign_extend' 64 (mword_of_int 8104 : mword 13))
                         = mword_of_int (KernelSyms.copyout + 0x36))
          by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Htgt36) in "Hpc".
        iDestruct (cpu_own_transport CIDh CIDh3 lvl eb p b ltac:(wp_next_chain)
                     with "Hcnt") as "Hcnt".
        assert (Hshifth3 : b = false \/ p = zero_reg -> (CIDh3 : CPU) = (CIDh : CPU)) by wp_next_chain.
        iDestruct (wp_next_shift Hshifth3 with "Hexit") as "Hexit".
        iApply ("Hcopy" $! CIDh3 T2 navail with "[%] Hcg Hcnt Hlend Hpc Hpage Hgive Hsrc Hexit").
        split_and!;
          [ unfold navail; lia | lia | lia
          | exact HTfpg | left; reflexivity | exact HTlin
          | rewrite /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTsp
          | rewrite /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs11
          | rewrite /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs1
          | exact HT2s2
          | rewrite /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs3
          | rewrite /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs4
          | exact HT2s5
          | rewrite /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs6
          | rewrite /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs7
          | rewrite /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs8
          | rewrite /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs9
          | rewrite /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs10 ].
      - (* rem < navail: clamp n := rem *)
        assert (Hlt : (rem < navail)%nat).
        { unfold zopz0zKzJ_u in Hbg.
          rewrite HT2s5 HT2s2 in Hbg.
          rewrite (bc_uint_moi_nat rem Hremb) (bc_uint_moi_nat navail Hnavb) in Hbg.
          rewrite Z.geb_leb in Hbg. apply Z.leb_gt in Hbg. lia. }
        iApply (wp_bgeu_fall_s_sconf (mword_of_int (KernelSyms.copyout + 0x8e))
                  (mword_of_int 8104 : mword 13) Rs2 Rs5 T2 (K - 14)%nat b
                  ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate) Hbg
                  with "Hcg Hpc []").
        { iApply (coi_8e with "Htext"). }
        iIntros (CIDh3 Hsh3) "Hcg Hpc".
        assert (Hp92 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x8e) : mword 64) 4
                       = mword_of_int (KernelSyms.copyout + 0x92)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hp92) in "Hpc".
        (* +0x92 c.mv s2,s5 *)
        iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.copyout + 0x92)) Rs2 Rs5 T2 (K - 14)%nat b
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  with "Hcg Hpc []").
        { iApply (coi_92 with "Htext"). }
        iIntros (CIDh4 Hsh4) "Hcg Hpc".
        pose (T3 := <[Regidx Rs2 := regval_into_reg (add_vec zero_reg (T2 !!! Regidx Rs5))]> T2).
        assert (HT3s2 : T3 !!! Regidx Rs2 = (mword_of_int (Z.of_nat rem) : mword 64)).
        { rewrite /T3 upd_eq. rewrite add_vec_zero_l. exact HT2s5. }
        assert (Hp94 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x92) : mword 64) 2
                       = mword_of_int (KernelSyms.copyout + 0x94)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hp94) in "Hpc".
        (* +0x94 c.j +0x36 *)
        iApply (wp_cj_s_sconf (mword_of_int (KernelSyms.copyout + 0x94))
                  (sign_extend' 21 (concat_vec (mword_of_int 2001 : mword 11) ('b"0")))
                  T3 (K - 14)%nat b ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (coi_94 with "Htext"). }
        iIntros (CIDh5 Hsh5). iApply bi.later_intro. iIntros "Hcg Hpc".
        assert (Hjt94 : add_vec (mword_of_int (KernelSyms.copyout + 0x94) : mword 64)
                  (sign_extend' 64 (sign_extend' 21
                     (concat_vec (mword_of_int 2001 : mword 11) ('b"0"))))
                = mword_of_int (KernelSyms.copyout + 0x36))
          by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hjt94) in "Hpc".
        iDestruct (cpu_own_transport CIDh CIDh5 lvl eb p b ltac:(wp_next_chain)
                     with "Hcnt") as "Hcnt".
        assert (Hshifth5 : b = false \/ p = zero_reg -> (CIDh5 : CPU) = (CIDh : CPU)) by wp_next_chain.
        iDestruct (wp_next_shift Hshifth5 with "Hexit") as "Hexit".
        iApply ("Hcopy" $! CIDh5 T3 rem with "[%] Hcg Hcnt Hlend Hpc Hpage Hgive Hsrc Hexit").
        split_and!;
          [ lia | lia | lia
          | exact HTfpg | right; reflexivity | exact HTlin
          | rewrite /T3 /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTsp
          | rewrite /T3 /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs11
          | rewrite /T3 /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs1
          | exact HT3s2
          | rewrite /T3 /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs3
          | rewrite /T3 /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs4
          | rewrite /T3; rewrite upd_ne; [exact HT2s5 | reg_neq]
          | rewrite /T3 /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs6
          | rewrite /T3 /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs7
          | rewrite /T3 /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs8
          | rewrite /T3 /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs9
          | rewrite /T3 /T2 /T1; repeat (rewrite upd_ne; [| reg_neq]); exact HTs10 ]. }

    (* ================================================================= *)
    (*  +0x5c .. +0x76: walkaddr, and the fault-in if it missed.          *)
    (* ================================================================= *)
    (* +0x5c c.mv a1,s1 *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.copyout + 0x5c)) Ra1 Rs1 V1 (K - 14)%nat b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (coi_5c with "Htext"). }
    iIntros (CIDg1 Hsg1) "Hcg Hpc".
    pose (V2 := <[Regidx Ra1 := regval_into_reg (add_vec zero_reg (V1 !!! Regidx Rs1))]> V1).
    assert (Hp5e : add_vec_int (mword_of_int (KernelSyms.copyout + 0x5c) : mword 64) 2
                   = mword_of_int (KernelSyms.copyout + 0x5e)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp5e) in "Hpc".
    (* +0x5e c.mv a0,s7 *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.copyout + 0x5e)) Ra0 Rs7 V2 (K - 14)%nat b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (coi_5e with "Htext"). }
    iIntros (CIDg2 Hsg2) "Hcg Hpc".
    pose (V3 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg (V2 !!! Regidx Rs7))]> V2).
    assert (Hp60 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x5e) : mword 64) 2
                   = mword_of_int (KernelSyms.copyout + 0x60)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp60) in "Hpc".
    (* +0x60 jal ra,walkaddr *)
    iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.copyout + 0x60)) Rra
              (mword_of_int 2095654 : mword 21) V3 (K - 14)%nat b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (coi_60 with "Htext"). }
    iIntros (CIDg3 Hsg3) "Hcg Hpc".
    pose (V4 := <[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KernelSyms.copyout + 0x60) : mword 64) 4)]> V3).
    assert (Htgtwa : add_vec (mword_of_int (KernelSyms.copyout + 0x60) : mword 64)
                       (sign_extend' 64 (mword_of_int 2095654 : mword 21))
                     = mword_of_int KernelSyms.walkaddr)
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Htgtwa) in "Hpc".
    assert (HV4get : forall c : mword 5, is_cs_idx c = true ->
              V4 !!! Regidx c = V1 !!! Regidx c).
    { intros c Hc.
      rewrite /V4. rewrite upd_ne;
        [| intros Hx; injection Hx as Hx2; subst c; vm_compute in Hc; discriminate].
      rewrite /V3. rewrite upd_ne;
        [| intros Hx; injection Hx as Hx2; subst c; vm_compute in Hc; discriminate].
      rewrite /V2. rewrite upd_ne;
        [| intros Hx; injection Hx as Hx2; subst c; vm_compute in Hc; discriminate].
      reflexivity. }
    assert (HV4a0 : V4 !!! Regidx Ra0 = page_base P.(ud_root)).
    { rewrite /V4. rewrite upd_ne; [| reg_neq].
      rewrite /V3 upd_eq. rewrite add_vec_zero_l.
      rewrite /V2. rewrite upd_ne; [exact HV1s7 | reg_neq]. }
    assert (HV4a1 : V4 !!! Regidx Ra1 = va0).
    { rewrite /V4. rewrite upd_ne; [| reg_neq].
      rewrite /V3. rewrite upd_ne; [| reg_neq].
      rewrite /V2 upd_eq. rewrite add_vec_zero_l. exact HV1s1. }
    assert (HV4ra : V4 !!! Regidx Rra
                    = add_vec_int (mword_of_int (KernelSyms.copyout + 0x60) : mword 64) 4)
      by (rewrite /V4 upd_eq; reflexivity).
    (* open the table into the exact represented view *)
    iDestruct (proc_ptm_acc_rep0 Pc (uint szv)
                 (umem_wr Mu dstva0 done src_bytes) with "Hpt") as
      (t m_ad) "(%Hrep & %Hview & %Hbase & %Hwf & Hptree & Hown)".
    assert (HV4root : V4 !!! Regidx Ra0
                      = zero_extend' 64 (concat_vec (pt_base t) (zeros' 12 : mword 12))).
    { rewrite HV4a0 Hbase Hrootc. reflexivity. }
    iApply (Walkaddr.wp_walkaddr_sconf V4 t m_ad (K - 14)%nat (DfracOwn 1) b p
              ltac:(lia) HV4root Hrep
              with "Hcg Htext Hpc Hptree").
    iIntros (CIDg4 Hsg4 mr) "Hcg Hpc Hptree %Hwacs %Hwapay".
    rewrite HV4a1 in Hwapay.
    assert (Hret64 : ret_pc (V4 !!! Regidx Rra) = mword_of_int (KernelSyms.copyout + 0x64)).
    { rewrite HV4ra. unfold ret_pc. apply bv_eq; vm_compute; reflexivity. }
    iEval (rewrite Hret64) in "Hpc".
    assert (Hmrget : forall c : mword 5, is_cs_idx c = true ->
              mr !!! Regidx c = V1 !!! Regidx c).
    { intros c Hc.
      rewrite (callee_saved_lookup Hwacs c Hc). exact (HV4get c Hc). }
    (* +0x64 c.mv s3,a0 *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.copyout + 0x64)) Rs3 Ra0 mr (K - 14)%nat b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (coi_64 with "Htext"). }
    iIntros (CIDg5 Hsg5) "Hcg Hpc".
    pose (R1 := <[Regidx Rs3 := regval_into_reg (add_vec zero_reg (mr !!! Regidx Ra0))]> mr).
    assert (HR1s3 : R1 !!! Regidx Rs3 = mr !!! Regidx Ra0)
      by (rewrite /R1 upd_eq; apply add_vec_zero_l).
    assert (HR1a0 : R1 !!! Regidx Ra0 = mr !!! Regidx Ra0)
      by (rewrite /R1; rewrite upd_ne; [reflexivity | reg_neq]).
    assert (HR1get : forall c : mword 5, is_cs_idx c = true ->
              Regidx c <> Regidx Rs3 -> R1 !!! Regidx c = V1 !!! Regidx c).
    { intros c Hc H3. rewrite /R1. rewrite upd_ne; [| exact H3]. exact (Hmrget c Hc). }
    assert (Hp66 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x64) : mword 64) 2
                   = mword_of_int (KernelSyms.copyout + 0x66)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp66) in "Hpc".
    destruct Hwapay as [(Ha0z & Hwhy) | (w & Hsome & Hvu & _ & Ha0v)].
    { (* ===== walkaddr missed: fault the page in ===== *)
      (* [Hwhy] -- walkaddr's report of WHICH of its three reasons fired.
         The vmfault below may still back the page; if it does not, this is
         the whole reason the -1 exit gives its caller
         ([SpecCopyout.copyout_wrote]'s fault clause), so it is kept. *)
      iApply (wp_cbnez_fall_s_sconf (mword_of_int (KernelSyms.copyout + 0x66))
                (mword_of_int 9 : mword 8) (Cregidx (mword_of_int 2)) Ra0
                R1 (K - 14)%nat b
                ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)
                ltac:(rgne; rewrite HR1a0 Ha0z; vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (coi_66 with "Htext"). }
      iIntros (CIDm1 Hsm1) "Hcg Hpc".
      assert (Hp68 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x66) : mword 64) 2
                     = mword_of_int (KernelSyms.copyout + 0x68)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp68) in "Hpc".
      (* vmfault wants the table CLOSED *)
      iDestruct (proc_ptm_rebuild Pc (uint szv) (umem_wr Mu dstva0 done src_bytes)
                   t m_ad Hwf Hview Hrep Hbase with "Hptree Hown") as "Hpt".
      (* +0x68 c.li a3,0 : the [read] argument, now in a3 *)
      iApply (wp_cli_s_sconf (mword_of_int (KernelSyms.copyout + 0x68)) Ra3 (mword_of_int 0 : mword 6)
                (mword_of_int 0 : mword 64) R1 (K - 14)%nat b
                ltac:(vm_compute; discriminate) ltac:(rdok)
                ltac:(apply bv_eq; vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (coi_68 with "Htext"). }
      iIntros (CIDm2 Hsm2) "Hcg Hpc".
      pose (F1 := <[Regidx Ra3 := regval_into_reg (mword_of_int 0 : mword 64)]> R1).
      assert (Hp6a : add_vec_int (mword_of_int (KernelSyms.copyout + 0x68) : mword 64) 2
                     = mword_of_int (KernelSyms.copyout + 0x6a)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp6a) in "Hpc".
      (* +0x6a c.mv a2,s1 : [va], now in a2 *)
      iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.copyout + 0x6a)) Ra2 Rs1 F1 (K - 14)%nat b
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc []").
      { iApply (coi_6a with "Htext"). }
      iIntros (CIDm3 Hsm3) "Hcg Hpc".
      pose (F2 := <[Regidx Ra2 := regval_into_reg (add_vec zero_reg (F1 !!! Regidx Rs1))]> F1).
      assert (Hp6c : add_vec_int (mword_of_int (KernelSyms.copyout + 0x6a) : mword 64) 2
                     = mword_of_int (KernelSyms.copyout + 0x6c)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp6c) in "Hpc".
      (* +0x6c c.mv a1,s11 : THE NEW ARGUMENT -- [psz], straight out of the
         loop constant the prologue put it in.  This is the whole of what
         [4f2fc8b] cost copyout, and what retires the [co_license] story. *)
      iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.copyout + 0x6c)) Ra1 Rs11 F2 (K - 14)%nat b
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc []").
      { iApply (coi_6c with "Htext"). }
      iIntros (CIDm3b Hsm3b) "Hcg Hpc".
      pose (F3 := <[Regidx Ra1 := regval_into_reg (add_vec zero_reg (F2 !!! Regidx Rs11))]> F2).
      assert (Hp6e : add_vec_int (mword_of_int (KernelSyms.copyout + 0x6c) : mword 64) 2
                     = mword_of_int (KernelSyms.copyout + 0x6e)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp6e) in "Hpc".
      (* +0x6e c.mv a0,s7 *)
      iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.copyout + 0x6e)) Ra0 Rs7 F3 (K - 14)%nat b
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc []").
      { iApply (coi_6e with "Htext"). }
      iIntros (CIDm4 Hsm4) "Hcg Hpc".
      pose (F4 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg (F3 !!! Regidx Rs7))]> F3).
      assert (Hp70 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x6e) : mword 64) 2
                     = mword_of_int (KernelSyms.copyout + 0x70)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp70) in "Hpc".
      (* +0x70 jal ra,vmfault *)
      iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.copyout + 0x70)) Rra
                (mword_of_int 2096916 : mword 21) F4 (K - 14)%nat b
                ltac:(vm_compute; discriminate) ltac:(rdok)
                ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (coi_70 with "Htext"). }
      iIntros (CIDm5 Hsm5) "Hcg Hpc".
      pose (F5 := <[Regidx Rra := regval_into_reg
                    (add_vec_int (mword_of_int (KernelSyms.copyout + 0x70) : mword 64) 4)]> F4).
      assert (Htgtvf : add_vec (mword_of_int (KernelSyms.copyout + 0x70) : mword 64)
                         (sign_extend' 64 (mword_of_int 2096916 : mword 21))
                       = mword_of_int KernelSyms.vmfault)
        by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Htgtvf) in "Hpc".
      assert (HF5get : forall c : mword 5, is_cs_idx c = true ->
                Regidx c <> Regidx Rs3 -> F5 !!! Regidx c = V1 !!! Regidx c).
      { intros c Hc H3.
        rewrite /F5. rewrite upd_ne;
          [| intros Hx; injection Hx as Hx2; subst c; vm_compute in Hc; discriminate].
        rewrite /F4. rewrite upd_ne;
          [| intros Hx; injection Hx as Hx2; subst c; vm_compute in Hc; discriminate].
        rewrite /F3. rewrite upd_ne;
          [| intros Hx; injection Hx as Hx2; subst c; vm_compute in Hc; discriminate].
        rewrite /F2. rewrite upd_ne;
          [| intros Hx; injection Hx as Hx2; subst c; vm_compute in Hc; discriminate].
        rewrite /F1. rewrite upd_ne;
          [| intros Hx; injection Hx as Hx2; subst c; vm_compute in Hc; discriminate].
        exact (HR1get c Hc H3). }
      assert (HF5a0 : F5 !!! Regidx Ra0 = page_base Pc.(ud_root)).
      { rewrite /F5. rewrite upd_ne; [| reg_neq].
        rewrite /F4 upd_eq. rewrite add_vec_zero_l.
        rewrite /F3. rewrite upd_ne; [| reg_neq].
        rewrite /F2. rewrite upd_ne; [| reg_neq].
        rewrite /F1. rewrite upd_ne; [| reg_neq].
        rewrite (HR1get Rs7 ltac:(vm_compute; reflexivity) ltac:(reg_neq)).
        rewrite HV1s7 Hrootc. reflexivity. }
      assert (HF5a1 : F5 !!! Regidx Ra1 = szv).
      { rewrite /F5. rewrite upd_ne; [| reg_neq].
        rewrite /F4. rewrite upd_ne; [| reg_neq].
        rewrite /F3 upd_eq. rewrite add_vec_zero_l.
        rewrite /F2. rewrite upd_ne; [| reg_neq].
        rewrite /F1. rewrite upd_ne; [| reg_neq].
        rewrite (HR1get Rs11 ltac:(vm_compute; reflexivity) ltac:(reg_neq)).
        exact HV1s11. }
      assert (HF5a2 : F5 !!! Regidx Ra2 = va0).
      { rewrite /F5. rewrite upd_ne; [| reg_neq].
        rewrite /F4. rewrite upd_ne; [| reg_neq].
        rewrite /F3. rewrite upd_ne; [| reg_neq].
        rewrite /F2 upd_eq. rewrite add_vec_zero_l.
        rewrite /F1. rewrite upd_ne; [| reg_neq].
        rewrite (HR1get Rs1 ltac:(vm_compute; reflexivity) ltac:(reg_neq)).
        exact HV1s1. }
      assert (HF5ra : F5 !!! Regidx Rra
                      = add_vec_int (mword_of_int (KernelSyms.copyout + 0x70) : mword 64) 4)
        by (rewrite /F5 upd_eq; reflexivity).
      (* the raw-map tp premise [VMFAULT] still asks for (see [co_pin_sie_cap_gpr]) *)
      assert (HF5a0' : tp_pin F5 !!! Regidx Ra0 = page_base Pc.(ud_root))
        by (unfold tp_pin; rewrite upd_ne; [exact HF5a0 | reg_neq]).
      assert (HF5a1' : tp_pin F5 !!! Regidx Ra1 = szv)
        by (unfold tp_pin; rewrite upd_ne; [exact HF5a1 | reg_neq]).
      assert (HF5a2' : tp_pin F5 !!! Regidx Ra2 = va0)
        by (unfold tp_pin; rewrite upd_ne; [exact HF5a2 | reg_neq]).
      iEval (rewrite <- (co_pin_sie_cap_gpr F5 (K - 14)%nat b p)) in "Hcg".
      iDestruct (cpu_own_transport CID0 CIDm5 lvl eb p b ltac:(wp_next_chain)
                   with "Hcnt") as "Hcnt".
      iDestruct "Hlend" as (kx Hkx) "Hlend".
      iApply (Vmfault.wp_vmfault_sconf_mem γa (tp_pin F5) Pc
                (umem_wr Mu dstva0 done src_bytes) szv (K - 14)%nat lvl eb p b lks kx
                ltac:(lia) (rget_tp F5) HF5a0' HF5a1' Hszb Hlvl
                with "Hcg Hcnt Htext Hpc Hpt Henv Hlend").
      all: try lkbelow.
      iIntros (CIDm6 Hsm6 mf) "Hcg Hcnt Hlend Hpc %Hvfcs Hvfpay".
      iDestruct "Hlend" as (ky Hky) "Hlend".
      iAssert (∃ k' : nat, ⌜(kl <= k')%nat⌝ ∗ act_lend p k')%I with "[Hlend]" as "Hlend".
      { iExists ky. iFrame "Hlend". iPureIntro. lia. }
      pose proof (co_pin_callee_saved F5 mf Hvfcs) as Hvfcs'.
      iEval (rewrite HF5a2') in "Hvfpay".
      assert (Hret74 : ret_pc (F5 !!! Regidx Rra) = mword_of_int (KernelSyms.copyout + 0x74)).
      { rewrite HF5ra. unfold ret_pc. apply bv_eq; vm_compute; reflexivity. }
      iEval (rewrite Hret74) in "Hpc".
      assert (Hmfget : forall c : mword 5, is_cs_idx c = true ->
                Regidx c <> Regidx Rs3 -> mf !!! Regidx c = V1 !!! Regidx c).
      { intros c Hc H3.
        rewrite (callee_saved_lookup Hvfcs' c Hc). exact (HF5get c Hc H3). }
      (* +0x74 c.mv s3,a0 *)
      iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.copyout + 0x74)) Rs3 Ra0 mf (K - 14)%nat b
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc []").
      { iApply (coi_74 with "Htext"). }
      iIntros (CIDm7 Hsm7) "Hcg Hpc".
      pose (F6 := <[Regidx Rs3 := regval_into_reg (add_vec zero_reg (mf !!! Regidx Ra0))]> mf).
      assert (HF6s3 : F6 !!! Regidx Rs3 = mf !!! Regidx Ra0)
        by (rewrite /F6 upd_eq; apply add_vec_zero_l).
      assert (HF6a0 : F6 !!! Regidx Ra0 = mf !!! Regidx Ra0)
        by (rewrite /F6; rewrite upd_ne; [reflexivity | reg_neq]).
      assert (HF6get : forall c : mword 5, is_cs_idx c = true ->
                Regidx c <> Regidx Rs3 -> F6 !!! Regidx c = V1 !!! Regidx c).
      { intros c Hc H3. rewrite /F6. rewrite upd_ne; [| exact H3]. exact (Hmfget c Hc H3). }
      assert (Hp76 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x74) : mword 64) 2
                     = mword_of_int (KernelSyms.copyout + 0x76)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp76) in "Hpc".
      iDestruct "Hvfpay" as "[(%Hvz & Hpt) | Hvs]".
      { (* ---- the fault-in failed: +0xbe, li a0,-1, j +0xa0 ---- *)
        iApply (wp_cbeqz_taken_s_sconf (mword_of_int (KernelSyms.copyout + 0x76))
                  (mword_of_int 36 : mword 8) (Cregidx (mword_of_int 2)) Ra0
                  F6 (K - 14)%nat b
                  ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)
                  ltac:(rgne; rewrite HF6a0 Hvz; vm_compute; reflexivity)
                  ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (coi_76 with "Htext"). }
        iIntros (CIDmf1 Hsmf1). iApply bi.later_intro. iIntros "Hcg Hpc".
        assert (Htgtbe : add_vec (mword_of_int (KernelSyms.copyout + 0x76) : mword 64)
                  (sign_extend' 64 (sign_extend' 13 (concat_vec (mword_of_int 36 : mword 8) ('b"0"))))
                = mword_of_int (KernelSyms.copyout + 0xbe)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Htgtbe) in "Hpc".
        iApply (wp_cli_s_sconf (mword_of_int (KernelSyms.copyout + 0xbe)) Ra0
                  (mword_of_int 63 : mword 6) (mword_of_int (-1) : mword 64)
                  F6 (K - 14)%nat b
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  ltac:(apply bv_eq; vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (coi_be with "Htext"). }
        iIntros (CIDmf2 Hsmf2) "Hcg Hpc".
        pose (FB := <[Regidx Ra0 := regval_into_reg (mword_of_int (-1) : mword 64)]> F6).
        assert (Hpc0 : add_vec_int (mword_of_int (KernelSyms.copyout + 0xbe) : mword 64) 2
                       = mword_of_int (KernelSyms.copyout + 0xc0)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hpc0) in "Hpc".
        iApply (wp_cj_s_sconf (mword_of_int (KernelSyms.copyout + 0xc0))
                  (sign_extend' 21 (concat_vec (mword_of_int 2032 : mword 11) ('b"0")))
                  FB (K - 14)%nat b ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (coi_c0 with "Htext"). }
        iIntros (CIDmf3 Hsmf3). iApply bi.later_intro. iIntros "Hcg Hpc".
        assert (Hjtc0 : add_vec (mword_of_int (KernelSyms.copyout + 0xc0) : mword 64)
                  (sign_extend' 64 (sign_extend' 21
                     (concat_vec (mword_of_int 2032 : mword 11) ('b"0"))))
                = mword_of_int (KernelSyms.copyout + 0xa0)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hjtc0) in "Hpc".
        iDestruct (cpu_own_transport CIDm6 CIDmf3 lvl eb p b ltac:(wp_next_chain)
                     with "Hcnt") as "Hcnt".
        iSpecialize ("Hcont" $! CIDmf3 with "[%]"); [wp_next_chain|].
        iApply ("Hcont" $! FB (mword_of_int (-1)) Pc
                  (umem_wr Mu dstva0 done src_bytes)
                  with "[%] Hcg Hcnt Hlend Hpc Hpt Hsrc").
        split_and!.
        - rewrite /FB. rewrite upd_ne; [| reg_neq].
          rewrite (HF6get csp_rs1 ltac:(vm_compute; reflexivity) ltac:(reg_neq)).
          exact HV1sp.
        - rewrite /FB upd_eq. reflexivity.
        - right. split; [reflexivity | exists done; split_and!;
            [ lia | reflexivity
            | rewrite -Hcur;
              apply (co_fault_leaf P Pc szv dstva va0 m_ad eq_refl Hextc Hwf Hview);
              intros wv Hmv;
              destruct Hwhy as [Hmx | [Hnone | (wy & Hsy & Hnvu)]];
              [ exfalso; lia
              | rewrite Hnone in Hmv; discriminate
              | rewrite Hsy in Hmv; injection Hmv as <-; left; exact Hnvu ] ] ].
        - exact Hextc. }
      (* ---- the page was faulted in ---- *)
      iDestruct "Hvs" as (r) "(%Hra0 & %Hrpv & %Hszlt & %Hunone & Hpt)".
      iEval (rewrite svpn_of_pgrounddown) in "Hpt".
      rewrite svpn_of_pgrounddown in Hunone.
      set (Pd := uptd_insert Pc (svpn_of va0) r).
      assert (Hextd : uptd_ext_sz szv P Pd).
      { apply (uptd_ext_sz_trans szv P Pc Pd Hextc).
        apply (uptd_ext_sz_insert szv Pc (svpn_of va0) r Hunone).
        apply svpn_of_below.
        - rewrite -uint_unsigned. exact Hszb.
        - rewrite -!uint_unsigned. exact Hszlt. }
      assert (Hrootd : Pd.(ud_root) = P.(ud_root))
        by (destruct Hextd as ((H & _) & _); exact H).
      assert (Hrnz : mf !!! Regidx Ra0 <> zero_reg).
      { rewrite Hra0. intro Hc.
        apply (page_valid_ne_null r Hrpv).
        rewrite Hc. apply bv_eq; vm_compute; reflexivity. }
      iApply (wp_cbeqz_fall_s_sconf (mword_of_int (KernelSyms.copyout + 0x76))
                (mword_of_int 36 : mword 8) (Cregidx (mword_of_int 2)) Ra0
                F6 (K - 14)%nat b
                ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)
                ltac:(rgne; apply eq_vec_false_iff; rewrite HF6a0; exact Hrnz)
                with "Hcg Hpc []").
      { iApply (coi_76 with "Htext"). }
      iIntros (CIDms1 Hsms1) "Hcg Hpc".
      assert (Hp78 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x76) : mword 64) 2
                     = mword_of_int (KernelSyms.copyout + 0x78)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp78) in "Hpc".
      (* re-open the GROWN table for the walk *)
      iDestruct (proc_ptm_acc_rep0 Pd (uint szv)
                   (umem_wr Mu dstva0 done src_bytes) with "Hpt") as
        (t' m') "(%Hrep' & %Hview' & %Hbase' & %Hwf' & Hptree & Hown)".
      assert (Hum' : Pd.(ud_um) !! svpn_of va0 = Some (vmfault_pte r))
        by (rewrite /Pd /uptd_insert; cbn [ud_um]; apply lookup_insert_eq).
      assert (Hsome' : m' !! svpn_of va0 <> None).
      { intro Hn'. destruct (proj1 (proj1 Hview' (svpn_of va0)) Hn') as (_ & _ & Hun).
        rewrite Hum' in Hun. discriminate. }
      assert (HF6s7 : F6 !!! Regidx Rs7
                      = zero_extend' 64 (concat_vec (pt_base t') (zeros' 12 : mword 12))).
      { rewrite (HF6get Rs7 ltac:(vm_compute; reflexivity) ltac:(reg_neq)).
        rewrite HV1s7 -Hrootd -Hbase'. reflexivity. }
      iApply (co_walkpt (CID0:=CIDms1) t' m' F6 (K - 14)%nat va0 b p
                ltac:(lia)
                ltac:(rewrite (HF6get Rs1 ltac:(vm_compute; reflexivity) ltac:(reg_neq));
                      exact HV1s1)
                HF6s7 Hva0b Hrep' Hsome'
                with "Hcg Htext Hpc Hptree").
      iIntros (CIDms2 Hsms2 Mf wr) "%Hcsf %Hverd Hcg Hpc Hptree".
      assert (Hfget : forall c : mword 5, is_cs_idx c = true ->
                Mf !!! Regidx c = F6 !!! Regidx c).
      { intros c Hc. exact (callee_saved_lookup Hcsf c Hc). }
      iDestruct (proc_ptm_rebuild Pd (uint szv) (umem_wr Mu dstva0 done src_bytes)
                   t' m' Hwf' Hview' Hrep' Hbase' with "Hptree Hown") as "Hpt".
      destruct wr.
      - (* writable: borrow the freshly faulted page and copy *)
        iDestruct (sie_cap_gpr_dup_hw_config with "Hcg") as "[Hhwc Hcg]".
        iDestruct "Hhwc" as (misa0 mseccfg0 pmar0 elp0)
          "(_ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & #Hkmapb & _)".
        assert (Hvpnv : (bv_unsigned (svpn_of va0) * 4096 = uint va0)%Z)
          by (unfold va0; apply svpn_of_pgd; exact Hva0b).
        iDestruct (proc_ptm_page_bytes Pd (uint szv)
                     (umem_wr Mu dstva0 done src_bytes) (svpn_of va0)
                     (vmfault_pte r) Hum' with "Hpt") as %Hbytes.
        assert (Hpgm : forall j : nat, (j < 4096)%nat ->
                  umem_wr Mu dstva0 done src_bytes !! (uint va0 + Z.of_nat j)%Z
                  = Some (umem_wr Mu dstva0 done src_bytes
                            !!! (uint va0 + Z.of_nat j)%Z)).
        { intros j Hj. pose proof (Hbytes j Hj) as Hb.
          rewrite Hvpnv in Hb. exact Hb. }
        iDestruct (proc_ptm_page_acc_vmfault Pc (uint szv)
                     (umem_wr Mu dstva0 done src_bytes) (svpn_of va0) r
                     (uint va0) Hrpv ltac:(lia) with "Hkmapb Hpt")
          as "[Hpage Hgive]".
        iDestruct (cpu_own_transport CIDm6 CIDms2 lvl eb p b ltac:(wp_next_chain)
                     with "Hcnt") as "Hcnt".
        assert (Hshiftms2 : b = false \/ p = zero_reg -> (CIDms2 : CPU) = (CID0 : CPU)) by wp_next_chain.
        iDestruct (wp_next_shift Hshiftms2 with "Hcont") as "Hcont".
        iApply ("Htail" $! CIDms2 Pd Mf r
                  (fun j : nat => umem_wr Mu dstva0 done src_bytes
                                    !!! (uint va0 + Z.of_nat j)%Z)
                  with "[%] Hcg Hcnt Hlend Hpc Hpage Hgive Hsrc Hcont").
        split_and!;
          [ exact Hextd
          | exact Hpgm
          | exact Hlin
          | rewrite (Hfget csp_rs1 ltac:(vm_compute; reflexivity));
            rewrite (HF6get csp_rs1 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1sp
          | rewrite (Hfget Rs11 ltac:(vm_compute; reflexivity));
            rewrite (HF6get Rs11 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s11
          | rewrite (Hfget Rs1 ltac:(vm_compute; reflexivity));
            rewrite (HF6get Rs1 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s1
          | rewrite (Hfget Rs3 ltac:(vm_compute; reflexivity)); rewrite HF6s3; exact Hra0
          | rewrite (Hfget Rs4 ltac:(vm_compute; reflexivity));
            rewrite (HF6get Rs4 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s4
          | rewrite (Hfget Rs5 ltac:(vm_compute; reflexivity));
            rewrite (HF6get Rs5 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s5
          | rewrite (Hfget Rs6 ltac:(vm_compute; reflexivity));
            rewrite (HF6get Rs6 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s6
          | rewrite (Hfget Rs7 ltac:(vm_compute; reflexivity));
            rewrite (HF6get Rs7 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s7
          | rewrite (Hfget Rs8 ltac:(vm_compute; reflexivity));
            rewrite (HF6get Rs8 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s8
          | rewrite (Hfget Rs9 ltac:(vm_compute; reflexivity));
            rewrite (HF6get Rs9 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s9
          | rewrite (Hfget Rs10 ltac:(vm_compute; reflexivity));
            rewrite (HF6get Rs10 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s10 ].
      - (* not writable: +0xc2, li a0,-1, j +0xa0 *)
        iApply (wp_cli_s_sconf (mword_of_int (KernelSyms.copyout + 0xc2)) Ra0
                  (mword_of_int 63 : mword 6) (mword_of_int (-1) : mword 64)
                  Mf (K - 14)%nat b
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  ltac:(apply bv_eq; vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (coi_c2 with "Htext"). }
        iIntros (CIDmsf1 Hsmsf1) "Hcg Hpc".
        pose (FC := <[Regidx Ra0 := regval_into_reg (mword_of_int (-1) : mword 64)]> Mf).
        assert (Hpc4 : add_vec_int (mword_of_int (KernelSyms.copyout + 0xc2) : mword 64) 2
                       = mword_of_int (KernelSyms.copyout + 0xc4)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hpc4) in "Hpc".
        iApply (wp_cj_s_sconf (mword_of_int (KernelSyms.copyout + 0xc4))
                  (sign_extend' 21 (concat_vec (mword_of_int 2030 : mword 11) ('b"0")))
                  FC (K - 14)%nat b ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (coi_c4 with "Htext"). }
        iIntros (CIDmsf2 Hsmsf2). iApply bi.later_intro. iIntros "Hcg Hpc".
        assert (Hjtc4 : add_vec (mword_of_int (KernelSyms.copyout + 0xc4) : mword 64)
                  (sign_extend' 64 (sign_extend' 21
                     (concat_vec (mword_of_int 2030 : mword 11) ('b"0"))))
                = mword_of_int (KernelSyms.copyout + 0xa0)) by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hjtc4) in "Hpc".
        iDestruct (cpu_own_transport CIDm6 CIDmsf2 lvl eb p b ltac:(wp_next_chain)
                     with "Hcnt") as "Hcnt".
        iSpecialize ("Hcont" $! CIDmsf2 with "[%]"); [wp_next_chain|].
        iApply ("Hcont" $! FC (mword_of_int (-1)) Pd
                  (umem_wr Mu dstva0 done src_bytes)
                  with "[%] Hcg Hcnt Hlend Hpc Hpt Hsrc").
        split_and!.
        + rewrite /FC. rewrite upd_ne; [| reg_neq].
          rewrite (Hfget csp_rs1 ltac:(vm_compute; reflexivity)).
          rewrite (HF6get csp_rs1 ltac:(vm_compute; reflexivity) ltac:(reg_neq)). exact HV1sp.
        + rewrite /FC upd_eq. reflexivity.
        + right. split; [reflexivity | exists done; split_and!;
            [ lia | reflexivity
            | rewrite -Hcur;
              apply (co_fault_leaf P Pd szv dstva va0 m' eq_refl Hextd Hwf' Hview');
              intros wv Hmv;
              destruct (Hverd eq_refl) as (wy & Hsy & Hnw);
              rewrite Hsy in Hmv; injection Hmv as <-; right; exact Hnw ] ].
        + exact Hextd. }
    (* ===== walkaddr hit: the page is already mapped ===== *)
    destruct (upt_ad_view_vu Pc.(ud_tfp) Pc.(ud_um) m_ad (svpn_of va0) w Hview Hsome Hvu)
      as (w0 & Hum0 & Hppn0).
    assert (Hpv0 : page_valid (page_base (pte_ppn w0)))
      by exact (um_page_valid Pc (svpn_of va0) w0 Hwf Hum0).
    assert (Hpa0v : mr !!! Regidx Ra0 = page_base (pte_ppn w0))
      by (rewrite Ha0v Hppn0; reflexivity).
    assert (Ha0nz : neq_vec (R1 !!! Regidx Ra0) zero_reg = true).
    { unfold neq_vec. rewrite HR1a0 Hpa0v.
      replace (eq_vec (page_base (pte_ppn w0)) zero_reg) with false; [reflexivity |].
      symmetry. apply eq_vec_false_iff. intro Hc.
      apply (page_valid_ne_null _ Hpv0). rewrite Hc.
      apply bv_eq; vm_compute; reflexivity. }
    iApply (wp_cbnez_taken_s_sconf (mword_of_int (KernelSyms.copyout + 0x66))
              (mword_of_int 9 : mword 8) (Cregidx (mword_of_int 2)) Ra0
              R1 (K - 14)%nat b
              ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)
              ltac:(rgne; exact Ha0nz) ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (coi_66 with "Htext"). }
    iIntros (CIDh1 Hsh1). iApply bi.later_intro. iIntros "Hcg Hpc".
    assert (Htgt78 : add_vec (mword_of_int (KernelSyms.copyout + 0x66) : mword 64)
              (sign_extend' 64 (sign_extend' 13 (concat_vec (mword_of_int 9 : mword 8) ('b"0"))))
            = mword_of_int (KernelSyms.copyout + 0x78)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Htgt78) in "Hpc".
    assert (HR1s7 : R1 !!! Regidx Rs7
                    = zero_extend' 64 (concat_vec (pt_base t) (zeros' 12 : mword 12))).
    { rewrite (HR1get Rs7 ltac:(vm_compute; reflexivity) ltac:(reg_neq)).
      rewrite HV1s7 -Hrootc -Hbase. reflexivity. }
    iApply (co_walkpt (CID0:=CIDh1) t m_ad R1 (K - 14)%nat va0 b p
              ltac:(lia)
              ltac:(rewrite (HR1get Rs1 ltac:(vm_compute; reflexivity) ltac:(reg_neq));
                    exact HV1s1)
              HR1s7 Hva0b Hrep ltac:(rewrite Hsome; discriminate)
              with "Hcg Htext Hpc Hptree").
    iIntros (CIDh2 Hsh2 Mf wr) "%Hcsf %Hverd Hcg Hpc Hptree".
    assert (Hfget : forall c : mword 5, is_cs_idx c = true ->
              Mf !!! Regidx c = R1 !!! Regidx c).
    { intros c Hc. exact (callee_saved_lookup Hcsf c Hc). }
    iDestruct (proc_ptm_rebuild Pc (uint szv) (umem_wr Mu dstva0 done src_bytes)
                 t m_ad Hwf Hview Hrep Hbase with "Hptree Hown") as "Hpt".
    destruct wr.
    - (* writable: borrow the mapped page and copy *)
      iDestruct (sie_cap_gpr_dup_hw_config with "Hcg") as "[Hhwc Hcg]".
      iDestruct "Hhwc" as (misa0 mseccfg0 pmar0 elp0)
        "(_ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & #Hkmapb & _)".
      assert (Hvpnv : (bv_unsigned (svpn_of va0) * 4096 = uint va0)%Z)
        by (unfold va0; apply svpn_of_pgd; exact Hva0b).
      iDestruct (proc_ptm_page_bytes Pc (uint szv)
                   (umem_wr Mu dstva0 done src_bytes) (svpn_of va0) w0 Hum0
                   with "Hpt") as %Hbytes.
      assert (Hpgm : forall j : nat, (j < 4096)%nat ->
                umem_wr Mu dstva0 done src_bytes !! (uint va0 + Z.of_nat j)%Z
                = Some (umem_wr Mu dstva0 done src_bytes
                          !!! (uint va0 + Z.of_nat j)%Z)).
      { intros j Hj. pose proof (Hbytes j Hj) as Hb.
        rewrite Hvpnv in Hb. exact Hb. }
      iDestruct (proc_ptm_page_acc Pc (uint szv)
                   (umem_wr Mu dstva0 done src_bytes) (svpn_of va0) w0
                   (uint va0) Hum0 ltac:(lia) with "Hkmapb Hpt")
        as "[Hpage Hgive]".
      iDestruct (cpu_own_transport CID0 CIDh2 lvl eb p b ltac:(wp_next_chain)
                   with "Hcnt") as "Hcnt".
      assert (Hshifth2 : b = false \/ p = zero_reg -> (CIDh2 : CPU) = (CID0 : CPU)) by wp_next_chain.
      iDestruct (wp_next_shift Hshifth2 with "Hcont") as "Hcont".
      iApply ("Htail" $! CIDh2 Pc Mf (page_base (pte_ppn w0))
                (fun j : nat => umem_wr Mu dstva0 done src_bytes
                                  !!! (uint va0 + Z.of_nat j)%Z)
                with "[%] Hcg Hcnt Hlend Hpc Hpage Hgive Hsrc Hcont").
      split_and!;
        [ exact Hextc
        | exact Hpgm
        | exact Hlin
        | rewrite (Hfget csp_rs1 ltac:(vm_compute; reflexivity));
          rewrite (HR1get csp_rs1 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1sp
        | rewrite (Hfget Rs11 ltac:(vm_compute; reflexivity));
          rewrite (HR1get Rs11 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s11
        | rewrite (Hfget Rs1 ltac:(vm_compute; reflexivity));
          rewrite (HR1get Rs1 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s1
        | rewrite (Hfget Rs3 ltac:(vm_compute; reflexivity)); rewrite HR1s3; exact Hpa0v
        | rewrite (Hfget Rs4 ltac:(vm_compute; reflexivity));
          rewrite (HR1get Rs4 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s4
        | rewrite (Hfget Rs5 ltac:(vm_compute; reflexivity));
          rewrite (HR1get Rs5 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s5
        | rewrite (Hfget Rs6 ltac:(vm_compute; reflexivity));
          rewrite (HR1get Rs6 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s6
        | rewrite (Hfget Rs7 ltac:(vm_compute; reflexivity));
          rewrite (HR1get Rs7 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s7
        | rewrite (Hfget Rs8 ltac:(vm_compute; reflexivity));
          rewrite (HR1get Rs8 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s8
        | rewrite (Hfget Rs9 ltac:(vm_compute; reflexivity));
          rewrite (HR1get Rs9 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s9
        | rewrite (Hfget Rs10 ltac:(vm_compute; reflexivity));
          rewrite (HR1get Rs10 ltac:(vm_compute; reflexivity) ltac:(reg_neq)); exact HV1s10 ].
    - (* not writable: +0xc2, li a0,-1, j +0xa0 *)
      iApply (wp_cli_s_sconf (mword_of_int (KernelSyms.copyout + 0xc2)) Ra0
                (mword_of_int 63 : mword 6) (mword_of_int (-1) : mword 64)
                Mf (K - 14)%nat b
                ltac:(vm_compute; discriminate) ltac:(rdok)
                ltac:(apply bv_eq; vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (coi_c2 with "Htext"). }
      iIntros (CIDhf1 Hshf1) "Hcg Hpc".
      pose (GC := <[Regidx Ra0 := regval_into_reg (mword_of_int (-1) : mword 64)]> Mf).
      assert (Hpc4 : add_vec_int (mword_of_int (KernelSyms.copyout + 0xc2) : mword 64) 2
                     = mword_of_int (KernelSyms.copyout + 0xc4)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpc4) in "Hpc".
      iApply (wp_cj_s_sconf (mword_of_int (KernelSyms.copyout + 0xc4))
                (sign_extend' 21 (concat_vec (mword_of_int 2030 : mword 11) ('b"0")))
                GC (K - 14)%nat b ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (coi_c4 with "Htext"). }
      iIntros (CIDhf2 Hshf2). iApply bi.later_intro. iIntros "Hcg Hpc".
      assert (Hjtc4 : add_vec (mword_of_int (KernelSyms.copyout + 0xc4) : mword 64)
                (sign_extend' 64 (sign_extend' 21
                   (concat_vec (mword_of_int 2030 : mword 11) ('b"0"))))
              = mword_of_int (KernelSyms.copyout + 0xa0)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hjtc4) in "Hpc".
      iDestruct (cpu_own_transport CID0 CIDhf2 lvl eb p b ltac:(wp_next_chain)
                   with "Hcnt") as "Hcnt".
      iSpecialize ("Hcont" $! CIDhf2 with "[%]"); [wp_next_chain|].
      iApply ("Hcont" $! GC (mword_of_int (-1)) Pc
                (umem_wr Mu dstva0 done src_bytes)
                with "[%] Hcg Hcnt Hlend Hpc Hpt Hsrc").
      split_and!.
      + rewrite /GC. rewrite upd_ne; [| reg_neq].
        rewrite (Hfget csp_rs1 ltac:(vm_compute; reflexivity)).
        rewrite (HR1get csp_rs1 ltac:(vm_compute; reflexivity) ltac:(reg_neq)). exact HV1sp.
      + rewrite /GC upd_eq. reflexivity.
      + right. split; [reflexivity | exists done; split_and!;
          [ lia | reflexivity
          | rewrite -Hcur;
            apply (co_fault_leaf P Pc szv dstva va0 m_ad eq_refl Hextc Hwf Hview);
            intros wv Hmv;
            destruct (Hverd eq_refl) as (wy & Hsy & Hnw);
            rewrite Hsy in Hmv; injection Hmv as <-; right; exact Hnw ] ].
      + exact Hextc.
  Qed.

  (* ------------------------------------------------------------------ *)
  (* THE WHOLE FUNCTION.  [COPYOUT] is the only contract there is now.    *)
  (* ------------------------------------------------------------------ *)
  Lemma wp_copyout_sconf_mem
      (γa : gname) (mm : regfile)
      (P : uptd) (Mu : gmap Z (bv 8)) (szv : mword 64) (len : nat)
      (src_bytes : nat -> bv 8) (dqsrc : dfrac)
      (K lvl : nat) (eb : bool) (p : mword 64) (b : bool) (lks : gset string) (k : nat)
    : wp_copyout_sconf_mem_body ktb γa mm P Mu szv len src_bytes dqsrc K lvl eb p b lks k.
  Proof using .
    cbv beta delta [wp_copyout_sconf_mem_body].
    intros pcE dstva src ret_tgt HK Hroot Hsza1 Hlenr Hlen64 Hszb Hlvl Hlkbelow.
    change (2 ^ 64)%Z with 18446744073709551616%Z in Hlen64.
    pose (sp0 := (mm !!! Regidx csp_rs1 : mword 64)).
    iIntros "Hcg Hcnt #Htext Hpc Hpt #Henv Hlend Hsrc Hcont".
    (* the lend (permit sweep L2) in the shape every exit hands back *)
    iAssert (∃ k' : nat, ⌜(k <= k')%nat⌝ ∗ act_lend p k')%I with "[Hlend]" as "Hlend".
    { iExists k. iFrame "Hlend". done. }
    destruct (Nat.eq_dec len 0%nat) as [Hlen0 | Hlenpos].
    { (* ===== len = 0: return 0 at +0x9a, no frame ===== *)
      iApply (wp_cbeqz_taken_s_sconf pcE
                (mword_of_int 77 : mword 8) (Cregidx (mword_of_int 6)) Ra4 mm K b
                ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)
                ltac:(rgne; rewrite Hlenr Hlen0; exact bc_moi_iszero)
                ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (coi_00 with "Htext"). }
      iIntros (CIDz1 Hsz1). iApply bi.later_intro. iIntros "Hcg Hpc".
      assert (Htgt9a : add_vec (pcE : mword 64)
                (sign_extend' 64 (sign_extend' 13 (concat_vec (mword_of_int 77 : mword 8) ('b"0"))))
              = mword_of_int (KernelSyms.copyout + 0x9a)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Htgt9a) in "Hpc".
      iApply (wp_cli_s_sconf (mword_of_int (KernelSyms.copyout + 0x9a)) Ra0
                (mword_of_int 0 : mword 6) (mword_of_int 0 : mword 64) mm K b
                ltac:(vm_compute; discriminate) ltac:(rdok)
                ltac:(apply bv_eq; vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (coi_9a with "Htext"). }
      iIntros (CIDz2 Hsz2) "Hcg Hpc".
      pose (N0 := <[Regidx Ra0 := regval_into_reg (mword_of_int 0 : mword 64)]> mm).
      assert (Hp9c : add_vec_int (mword_of_int (KernelSyms.copyout + 0x9a) : mword 64) 2
                     = mword_of_int (KernelSyms.copyout + 0x9c)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp9c) in "Hpc".
      iApply (wp_cret_s_sconf (mword_of_int (KernelSyms.copyout + 0x9c)) Rra N0 K b
                ltac:(vm_compute; discriminate) with "Hcg Hpc []").
      { iApply (coi_9c with "Htext"). }
      iIntros (CIDz3 Hsz3) "Hcg Hpc".
      assert (Hrt : ret_pc (rget N0 Rra) = ret_tgt).
      { rewrite rget_ne; [| reg_neq]. rewrite /N0. rewrite upd_ne; [reflexivity | reg_neq]. }
      iEval (rewrite Hrt) in "Hpc".
      iDestruct (cpu_own_transport CID CIDz3 lvl eb p b ltac:(wp_next_chain)
                   with "Hcnt") as "Hcnt".
      iSpecialize ("Hcont" $! CIDz3 with "[%]"); [wp_next_chain|].
      iApply ("Hcont" $! N0 P Mu with "Hcg Hcnt Hlend Hpc Hpt Hsrc [%] [%] [%]").
      - rewrite /N0. apply callee_saved_insert_r;
          [vm_compute; reflexivity | apply callee_saved_refl].
      - apply uptd_ext_sz_refl.
      - left. split; [rewrite /N0 upd_eq; reflexivity |].
        rewrite Hlen0. reflexivity. }
    (* ===== len > 0: the 112-byte prologue ===== *)
    iApply (wp_cbeqz_fall_s_sconf pcE
              (mword_of_int 77 : mword 8) (Cregidx (mword_of_int 6)) Ra4 mm K b
              ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)
              ltac:(rgne; rewrite Hlenr; exact (bc_moi_nonzero len Hlen64 Hlenpos))
              with "Hcg Hpc []").
    { iApply (coi_00 with "Htext"). }
    iIntros (CIDpr0 Hspr0) "Hcg Hpc".
    assert (Hp02 : add_vec_int (pcE : mword 64) 2 = mword_of_int (KernelSyms.copyout + 0x02))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp02) in "Hpc".
    set (spr := add_vec (mm !!! Regidx csp_rs1 : mword 64)
                        (sign_extend' 64 (caddi16sp_imm (mword_of_int 57 : mword 6)))).
    assert (Hspm : mm !!! Regidx csp_rs1 = sp0) by reflexivity.
    assert (Hpush : add_vec (mm !!! Regidx csp_rs1)
                      (sign_extend' 64 (caddi16sp_imm (mword_of_int 57 : mword 6)))
                    = pa_stk (mm !!! Regidx csp_rs1) 14).
    { unfold pa_stk, add_vec_int. apply f_equal. apply bv_eq; vm_compute; reflexivity. }
    iApply (wp_caddi16sp_push_s_sconf (mword_of_int (KernelSyms.copyout + 0x02))
              (mword_of_int 57 : mword 6) mm K 14 b ltac:(lia) Hpush
              with "Hcg Hpc []").
    { iApply (coi_02 with "Htext"). }
    iIntros (CIDpr1 Hspr1) "Hcg Hframe Hpc".
    iEval (rewrite Hspm) in "Hframe".
    pose (R1 := <[Regidx csp_rs1 := regval_into_reg
                  (add_vec (mm !!! Regidx csp_rs1)
                     (sign_extend' 64 (caddi16sp_imm (mword_of_int 57 : mword 6))))]> mm).
    change (<[Regidx csp_rs1 := regval_into_reg
        (add_vec (mm !!! Regidx csp_rs1)
           (sign_extend' 64 (caddi16sp_imm (mword_of_int 57 : mword 6))))]> mm) with R1.
    assert (HspR1 : R1 !!! Regidx csp_rs1 = spr) by (rewrite /R1 upd_eq; reflexivity).
    assert (HR1o : forall c : mword 5, Regidx c <> Regidx csp_rs1 ->
              R1 !!! Regidx c = mm !!! Regidx c).
    { intros c Hc. rewrite /R1. rewrite upd_ne; [reflexivity | exact Hc]. }
    iEval (rewrite (stack_own_slots (KTR := KT1)); cbn [seq]) in "Hframe".
    iDestruct "Hframe" as "(S1 & S2 & S3 & S4 & S5 & S6 & S7 & S8 & S9 & S10 & S11 & S12 & S13 & S14 & _)".
    iDestruct "S1" as (u1) "Hk1".   iDestruct "S2" as (u2) "Hk2".
    iDestruct "S3" as (u3) "Hk3".   iDestruct "S4" as (u4) "Hk4".
    iDestruct "S5" as (u5) "Hk5".   iDestruct "S6" as (u6) "Hk6".
    iDestruct "S7" as (u7) "Hk7".   iDestruct "S8" as (u8) "Hk8".
    iDestruct "S9" as (u9) "Hk9".   iDestruct "S10" as (u10) "Hk10".
    iDestruct "S11" as (u11) "Hk11". iDestruct "S12" as (u12) "Hk12".
    iDestruct "S13" as (u13) "Hk13". iDestruct "S14" as (u14) "Hk14".
    (* slot k of the 14-slot frame sits at [spr + 8*(14-k)]; the deepest
       one -- slot 14, at [spr] itself -- is PADDING the function never
       touches, so [Hk14] just rides through to the epilogue unread. *)
    assert (Hb1 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 13 : mword 6) ('b"000")))
                  = pa_stk sp0 1).
    { unfold spr, sp0, pa_stk, add_vec_int. rewrite pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb2 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 12 : mword 6) ('b"000")))
                  = pa_stk sp0 2).
    { unfold spr, sp0, pa_stk, add_vec_int. rewrite pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb3 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 11 : mword 6) ('b"000")))
                  = pa_stk sp0 3).
    { unfold spr, sp0, pa_stk, add_vec_int. rewrite pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb4 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 10 : mword 6) ('b"000")))
                  = pa_stk sp0 4).
    { unfold spr, sp0, pa_stk, add_vec_int. rewrite pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb5 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 9 : mword 6) ('b"000")))
                  = pa_stk sp0 5).
    { unfold spr, sp0, pa_stk, add_vec_int. rewrite pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb6 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 8 : mword 6) ('b"000")))
                  = pa_stk sp0 6).
    { unfold spr, sp0, pa_stk, add_vec_int. rewrite pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb7 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 7 : mword 6) ('b"000")))
                  = pa_stk sp0 7).
    { unfold spr, sp0, pa_stk, add_vec_int. rewrite pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb8 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 6 : mword 6) ('b"000")))
                  = pa_stk sp0 8).
    { unfold spr, sp0, pa_stk, add_vec_int. rewrite pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb9 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 5 : mword 6) ('b"000")))
                  = pa_stk sp0 9).
    { unfold spr, sp0, pa_stk, add_vec_int. rewrite pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb10 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 4 : mword 6) ('b"000")))
                  = pa_stk sp0 10).
    { unfold spr, sp0, pa_stk, add_vec_int. rewrite pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb11 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 3 : mword 6) ('b"000")))
                  = pa_stk sp0 11).
    { unfold spr, sp0, pa_stk, add_vec_int. rewrite pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb12 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 2 : mword 6) ('b"000")))
                  = pa_stk sp0 12).
    { unfold spr, sp0, pa_stk, add_vec_int. rewrite pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb13 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 1 : mword 6) ('b"000")))
                  = pa_stk sp0 13).
    { unfold spr, sp0, pa_stk, add_vec_int. rewrite pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb14 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 0 : mword 6) ('b"000")))
                  = pa_stk sp0 14).
    { unfold spr, sp0, pa_stk, add_vec_int. rewrite pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    (* +0x04 .. +0x1c: the thirteen [c.sdsp]s *)
    iApply (wp_csdsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0x04)) (mword_of_int 13 : mword 6) Rra
              R1 (K - 14)%nat u1 b with "Hcg Hpc [] [Hk1]").
    { iApply (coi_04 with "Htext"). }
    { iEval (rewrite HspR1 Hb1). iExact "Hk1". }
    iIntros (CIDpr2 Hspr2) "Hcg Hpc Hk1".
    iEval (rewrite HspR1 Hb1) in "Hk1".
    iEval (rgne; rewrite (HR1o Rra ltac:(reg_neq))) in "Hk1".
    assert (Hpp06 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x04) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x06)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp06) in "Hpc".
    iApply (wp_csdsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0x06)) (mword_of_int 12 : mword 6) Rs0
              R1 (K - 14)%nat u2 b with "Hcg Hpc [] [Hk2]").
    { iApply (coi_06 with "Htext"). }
    { iEval (rewrite HspR1 Hb2). iExact "Hk2". }
    iIntros (CIDpr3 Hspr3) "Hcg Hpc Hk2".
    iEval (rewrite HspR1 Hb2) in "Hk2".
    iEval (rgne; rewrite (HR1o Rs0 ltac:(reg_neq))) in "Hk2".
    assert (Hpp08 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x06) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x08)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp08) in "Hpc".
    iApply (wp_csdsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0x08)) (mword_of_int 11 : mword 6) Rs1
              R1 (K - 14)%nat u3 b with "Hcg Hpc [] [Hk3]").
    { iApply (coi_08 with "Htext"). }
    { iEval (rewrite HspR1 Hb3). iExact "Hk3". }
    iIntros (CIDpr4 Hspr4) "Hcg Hpc Hk3".
    iEval (rewrite HspR1 Hb3) in "Hk3".
    iEval (rgne; rewrite (HR1o Rs1 ltac:(reg_neq))) in "Hk3".
    assert (Hpp0a : add_vec_int (mword_of_int (KernelSyms.copyout + 0x08) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x0a)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp0a) in "Hpc".
    iApply (wp_csdsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0x0a)) (mword_of_int 10 : mword 6) Rs2
              R1 (K - 14)%nat u4 b with "Hcg Hpc [] [Hk4]").
    { iApply (coi_0a with "Htext"). }
    { iEval (rewrite HspR1 Hb4). iExact "Hk4". }
    iIntros (CIDpr5 Hspr5) "Hcg Hpc Hk4".
    iEval (rewrite HspR1 Hb4) in "Hk4".
    iEval (rgne; rewrite (HR1o Rs2 ltac:(reg_neq))) in "Hk4".
    assert (Hpp0c : add_vec_int (mword_of_int (KernelSyms.copyout + 0x0a) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x0c)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp0c) in "Hpc".
    iApply (wp_csdsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0x0c)) (mword_of_int 9 : mword 6) Rs3
              R1 (K - 14)%nat u5 b with "Hcg Hpc [] [Hk5]").
    { iApply (coi_0c with "Htext"). }
    { iEval (rewrite HspR1 Hb5). iExact "Hk5". }
    iIntros (CIDpr6 Hspr6) "Hcg Hpc Hk5".
    iEval (rewrite HspR1 Hb5) in "Hk5".
    iEval (rgne; rewrite (HR1o Rs3 ltac:(reg_neq))) in "Hk5".
    assert (Hpp0e : add_vec_int (mword_of_int (KernelSyms.copyout + 0x0c) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x0e)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp0e) in "Hpc".
    iApply (wp_csdsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0x0e)) (mword_of_int 8 : mword 6) Rs4
              R1 (K - 14)%nat u6 b with "Hcg Hpc [] [Hk6]").
    { iApply (coi_0e with "Htext"). }
    { iEval (rewrite HspR1 Hb6). iExact "Hk6". }
    iIntros (CIDpr7 Hspr7) "Hcg Hpc Hk6".
    iEval (rewrite HspR1 Hb6) in "Hk6".
    iEval (rgne; rewrite (HR1o Rs4 ltac:(reg_neq))) in "Hk6".
    assert (Hpp10 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x0e) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x10)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp10) in "Hpc".
    iApply (wp_csdsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0x10)) (mword_of_int 7 : mword 6) Rs5
              R1 (K - 14)%nat u7 b with "Hcg Hpc [] [Hk7]").
    { iApply (coi_10 with "Htext"). }
    { iEval (rewrite HspR1 Hb7). iExact "Hk7". }
    iIntros (CIDpr8 Hspr8) "Hcg Hpc Hk7".
    iEval (rewrite HspR1 Hb7) in "Hk7".
    iEval (rgne; rewrite (HR1o Rs5 ltac:(reg_neq))) in "Hk7".
    assert (Hpp12 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x10) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x12)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp12) in "Hpc".
    iApply (wp_csdsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0x12)) (mword_of_int 6 : mword 6) Rs6
              R1 (K - 14)%nat u8 b with "Hcg Hpc [] [Hk8]").
    { iApply (coi_12 with "Htext"). }
    { iEval (rewrite HspR1 Hb8). iExact "Hk8". }
    iIntros (CIDpr9 Hspr9) "Hcg Hpc Hk8".
    iEval (rewrite HspR1 Hb8) in "Hk8".
    iEval (rgne; rewrite (HR1o Rs6 ltac:(reg_neq))) in "Hk8".
    assert (Hpp14 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x12) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x14)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp14) in "Hpc".
    iApply (wp_csdsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0x14)) (mword_of_int 5 : mword 6) Rs7
              R1 (K - 14)%nat u9 b with "Hcg Hpc [] [Hk9]").
    { iApply (coi_14 with "Htext"). }
    { iEval (rewrite HspR1 Hb9). iExact "Hk9". }
    iIntros (CIDpr10 Hspr10) "Hcg Hpc Hk9".
    iEval (rewrite HspR1 Hb9) in "Hk9".
    iEval (rgne; rewrite (HR1o Rs7 ltac:(reg_neq))) in "Hk9".
    assert (Hpp16 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x14) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x16)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp16) in "Hpc".
    iApply (wp_csdsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0x16)) (mword_of_int 4 : mword 6) Rs8
              R1 (K - 14)%nat u10 b with "Hcg Hpc [] [Hk10]").
    { iApply (coi_16 with "Htext"). }
    { iEval (rewrite HspR1 Hb10). iExact "Hk10". }
    iIntros (CIDpr11 Hspr11) "Hcg Hpc Hk10".
    iEval (rewrite HspR1 Hb10) in "Hk10".
    iEval (rgne; rewrite (HR1o Rs8 ltac:(reg_neq))) in "Hk10".
    assert (Hpp18 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x16) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x18)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp18) in "Hpc".
    iApply (wp_csdsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0x18)) (mword_of_int 3 : mword 6) Rs9
              R1 (K - 14)%nat u11 b with "Hcg Hpc [] [Hk11]").
    { iApply (coi_18 with "Htext"). }
    { iEval (rewrite HspR1 Hb11). iExact "Hk11". }
    iIntros (CIDpr12 Hspr12) "Hcg Hpc Hk11".
    iEval (rewrite HspR1 Hb11) in "Hk11".
    iEval (rgne; rewrite (HR1o Rs9 ltac:(reg_neq))) in "Hk11".
    assert (Hpp1a : add_vec_int (mword_of_int (KernelSyms.copyout + 0x18) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x1a)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp1a) in "Hpc".
    iApply (wp_csdsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0x1a)) (mword_of_int 2 : mword 6) Rs10
              R1 (K - 14)%nat u12 b with "Hcg Hpc [] [Hk12]").
    { iApply (coi_1a with "Htext"). }
    { iEval (rewrite HspR1 Hb12). iExact "Hk12". }
    iIntros (CIDpr13 Hspr13) "Hcg Hpc Hk12".
    iEval (rewrite HspR1 Hb12) in "Hk12".
    iEval (rgne; rewrite (HR1o Rs10 ltac:(reg_neq))) in "Hk12".
    assert (Hpp1c : add_vec_int (mword_of_int (KernelSyms.copyout + 0x1a) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x1c)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp1c) in "Hpc".
    iApply (wp_csdsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0x1c)) (mword_of_int 1 : mword 6) Rs11
              R1 (K - 14)%nat u13 b with "Hcg Hpc [] [Hk13]").
    { iApply (coi_1c with "Htext"). }
    { iEval (rewrite HspR1 Hb13). iExact "Hk13". }
    iIntros (CIDpr14 Hspr14) "Hcg Hpc Hk13".
    iEval (rewrite HspR1 Hb13) in "Hk13".
    iEval (rgne; rewrite (HR1o Rs11 ltac:(reg_neq))) in "Hk13".
    assert (Hpp1e : add_vec_int (mword_of_int (KernelSyms.copyout + 0x1c) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x1e)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp1e) in "Hpc".
    (* +0x1e c.addi4spn s0,sp,112 *)
    iApply (wp_caddi4spn_s_sconf (mword_of_int (KernelSyms.copyout + 0x1e)) (Cregidx (mword_of_int 0))
              (mword_of_int 28 : mword 8) Rs0 R1 (K - 14)%nat b
              ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)
              ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (coi_1e with "Htext"). }
    iIntros (CIDpr16 Hspr16) "Hcg Hpc".
    pose (Q1 := <[Regidx Rs0 := regval_into_reg
                  (add_vec (R1 !!! Regidx csp_rs1)
                     (sign_extend' 64 (caddi4spn_imm (mword_of_int 28 : mword 8))))]> R1).
    assert (Hpp20 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x1e) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x20)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp20) in "Hpc".
    (* +0x20 c.mv s7,a0 *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.copyout + 0x20)) Rs7 Ra0 Q1 (K - 14)%nat b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (coi_20 with "Htext"). }
    iIntros (CIDpr17 Hspr17) "Hcg Hpc".
    pose (Q2 := <[Regidx Rs7 := regval_into_reg (add_vec zero_reg (Q1 !!! Regidx Ra0))]> Q1).
    assert (Hpp22 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x20) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x22)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp22) in "Hpc".
    (* +0x22 c.mv s11,a1 : [psz] into the fifth loop constant *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.copyout + 0x22)) Rs11 Ra1 Q2 (K - 14)%nat b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (coi_22 with "Htext"). }
    iIntros (CIDpr17b Hspr17b) "Hcg Hpc".
    pose (Q3 := <[Regidx Rs11 := regval_into_reg (add_vec zero_reg (Q2 !!! Regidx Ra1))]> Q2).
    assert (Hpp24 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x22) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x24)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp24) in "Hpc".
    (* +0x24 c.mv s4,a2 *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.copyout + 0x24)) Rs4 Ra2 Q3 (K - 14)%nat b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (coi_24 with "Htext"). }
    iIntros (CIDpr18 Hspr18) "Hcg Hpc".
    pose (Q4 := <[Regidx Rs4 := regval_into_reg (add_vec zero_reg (Q3 !!! Regidx Ra2))]> Q3).
    assert (Hpp26 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x24) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x26)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp26) in "Hpc".
    (* +0x26 c.mv s6,a3 *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.copyout + 0x26)) Rs6 Ra3 Q4 (K - 14)%nat b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (coi_26 with "Htext"). }
    iIntros (CIDpr19 Hspr19) "Hcg Hpc".
    pose (Q5 := <[Regidx Rs6 := regval_into_reg (add_vec zero_reg (Q4 !!! Regidx Ra3))]> Q4).
    assert (Hpp28 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x26) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x28)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp28) in "Hpc".
    (* +0x28 c.mv s5,a4 *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.copyout + 0x28)) Rs5 Ra4 Q5 (K - 14)%nat b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (coi_28 with "Htext"). }
    iIntros (CIDpr20 Hspr20) "Hcg Hpc".
    pose (Q6 := <[Regidx Rs5 := regval_into_reg (add_vec zero_reg (Q5 !!! Regidx Ra4))]> Q5).
    assert (Hpp2a : add_vec_int (mword_of_int (KernelSyms.copyout + 0x28) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x2a)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp2a) in "Hpc".
    (* +0x2a c.lui s10,0xfffff : the PGROUNDDOWN mask *)
    iApply (wp_clui_s_sconf (mword_of_int (KernelSyms.copyout + 0x2a)) Rs10
              (sign_extend' 20 (mword_of_int 63 : mword 6)) (mword_of_int (-4096) : mword 64)
              Q6 (K - 14)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              lui_m4096 with "Hcg Hpc []").
    { iApply (coi_2a with "Htext"). }
    iIntros (CIDpr21 Hspr21) "Hcg Hpc".
    pose (Q7 := <[Regidx Rs10 := regval_into_reg (mword_of_int (-4096) : mword 64)]> Q6).
    assert (Hpp2c : add_vec_int (mword_of_int (KernelSyms.copyout + 0x2a) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x2c)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp2c) in "Hpc".
    (* +0x2c c.li s9,-1 *)
    iApply (wp_cli_s_sconf (mword_of_int (KernelSyms.copyout + 0x2c)) Rs9 (mword_of_int 63 : mword 6)
              (mword_of_int (-1) : mword 64) Q7 (K - 14)%nat b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(apply bv_eq; vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (coi_2c with "Htext"). }
    iIntros (CIDpr22 Hspr22) "Hcg Hpc".
    pose (Q8 := <[Regidx Rs9 := regval_into_reg (mword_of_int (-1) : mword 64)]> Q7).
    assert (HQ8s9 : Q8 !!! Regidx Rs9 = (mword_of_int (-1) : mword 64))
      by (rewrite /Q8 upd_eq; reflexivity).
    assert (Hpp2e : add_vec_int (mword_of_int (KernelSyms.copyout + 0x2c) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x2e)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp2e) in "Hpc".
    (* +0x2e srli s9,s9,26 : MAXVA-1 *)
    iApply (wp_srli4_s_sconf (mword_of_int (KernelSyms.copyout + 0x2e)) Rs9 Rs9
              (mword_of_int 26 : mword 6) Q8 (K - 14)%nat b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (coi_2e with "Htext"). }
    iIntros (CIDpr23 Hspr23) "Hcg Hpc".
    pose (Q9 := <[Regidx Rs9 := regval_into_reg
                  (mword_of_int 274877906943 : mword 64)]> Q8).
    assert (HQ9eq : <[Regidx Rs9 := regval_into_reg
                      (shift_bits_right (rget Q8 Rs9)
                         (subrange_vec_dec (mword_of_int 26 : mword 6)
                            (Z.sub log2_xlen 1) 0))]> Q8 = Q9).
    { rewrite /Q9. rewrite rget_ne; [| reg_neq]. rewrite HQ8s9 co_srli_maxva. reflexivity. }
    iEval (rewrite HQ9eq) in "Hcg".
    assert (Hpp32 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x2e) : mword 64) 4
                    = mword_of_int (KernelSyms.copyout + 0x32)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp32) in "Hpc".
    (* +0x32 c.lui s8,0x1 : PGSIZE *)
    iApply (wp_clui_s_sconf (mword_of_int (KernelSyms.copyout + 0x32)) Rs8
              (sign_extend' 20 (mword_of_int 1 : mword 6)) (mword_of_int 4096 : mword 64)
              Q9 (K - 14)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              lui_4096 with "Hcg Hpc []").
    { iApply (coi_32 with "Htext"). }
    iIntros (CIDpr24 Hspr24) "Hcg Hpc".
    pose (Q10 := <[Regidx Rs8 := regval_into_reg (mword_of_int 4096 : mword 64)]> Q9).
    assert (Hpp34 : add_vec_int (mword_of_int (KernelSyms.copyout + 0x32) : mword 64) 2
                    = mword_of_int (KernelSyms.copyout + 0x34)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp34) in "Hpc".
    (* +0x34 c.j +0x54 : into the loop test *)
    iApply (wp_cj_s_sconf (mword_of_int (KernelSyms.copyout + 0x34))
              (sign_extend' 21 (concat_vec (mword_of_int 16 : mword 11) ('b"0")))
              Q10 (K - 14)%nat b ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (coi_34 with "Htext"). }
    iIntros (CIDpr25 Hspr25). iApply bi.later_intro. iIntros "Hcg Hpc".
    assert (Hjt34 : add_vec (mword_of_int (KernelSyms.copyout + 0x34) : mword 64)
              (sign_extend' 64 (sign_extend' 21 (concat_vec (mword_of_int 16 : mword 11) ('b"0"))))
            = mword_of_int (KernelSyms.copyout + 0x54)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hjt34) in "Hpc".
    (* ---- the loop-head register facts ---- *)
    assert (HQ10x : forall c : mword 5,
              Regidx c <> Regidx Rs0 -> Regidx c <> Regidx Rs4 ->
              Regidx c <> Regidx Rs5 -> Regidx c <> Regidx Rs6 ->
              Regidx c <> Regidx Rs7 -> Regidx c <> Regidx Rs8 ->
              Regidx c <> Regidx Rs9 -> Regidx c <> Regidx Rs10 ->
              Regidx c <> Regidx Rs11 ->
              Q10 !!! Regidx c = R1 !!! Regidx c).
    { intros c H8 H20 H21 H22 H23 H24 H25 H26 H27.
      rewrite /Q10. rewrite upd_ne; [| exact H24].
      rewrite /Q9. rewrite upd_ne; [| exact H25].
      rewrite /Q8. rewrite upd_ne; [| exact H25].
      rewrite /Q7. rewrite upd_ne; [| exact H26].
      rewrite /Q6. rewrite upd_ne; [| exact H21].
      rewrite /Q5. rewrite upd_ne; [| exact H22].
      rewrite /Q4. rewrite upd_ne; [| exact H20].
      rewrite /Q3. rewrite upd_ne; [| exact H27].
      rewrite /Q2. rewrite upd_ne; [| exact H23].
      rewrite /Q1. rewrite upd_ne; [| exact H8].
      reflexivity. }
    assert (HQ10sp : Q10 !!! Regidx csp_rs1 = spr).
    { rewrite (HQ10x csp_rs1 ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)
                 ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)).
      exact HspR1. }
    assert (HQ10s8 : Q10 !!! Regidx Rs8 = (mword_of_int 4096 : mword 64))
      by (rewrite /Q10 upd_eq; reflexivity).
    assert (HQ10s9 : Q10 !!! Regidx Rs9 = (mword_of_int 274877906943 : mword 64)).
    { rewrite /Q10. rewrite upd_ne; [| reg_neq]. rewrite /Q9 upd_eq. reflexivity. }
    assert (HQ10s10 : Q10 !!! Regidx Rs10 = (mword_of_int (-4096) : mword 64)).
    { rewrite /Q10. rewrite upd_ne; [| reg_neq].
      rewrite /Q9. rewrite upd_ne; [| reg_neq].
      rewrite /Q8. rewrite upd_ne; [| reg_neq].
      rewrite /Q7 upd_eq. reflexivity. }
    assert (HQ10s5 : Q10 !!! Regidx Rs5 = (mword_of_int (Z.of_nat len) : mword 64)).
    { rewrite /Q10. rewrite upd_ne; [| reg_neq].
      rewrite /Q9. rewrite upd_ne; [| reg_neq].
      rewrite /Q8. rewrite upd_ne; [| reg_neq].
      rewrite /Q7. rewrite upd_ne; [| reg_neq].
      rewrite /Q6 upd_eq. rewrite add_vec_zero_l.
      rewrite /Q5. rewrite upd_ne; [| reg_neq].
      rewrite /Q4. rewrite upd_ne; [| reg_neq].
      rewrite /Q3. rewrite upd_ne; [| reg_neq].
      rewrite /Q2. rewrite upd_ne; [| reg_neq].
      rewrite /Q1. rewrite upd_ne; [| reg_neq].
      rewrite (HR1o Ra4 ltac:(reg_neq)). exact Hlenr. }
    (* s4 = dstva, now the a2 argument *)
    assert (HQ10s4 : Q10 !!! Regidx Rs4 = mm !!! Regidx Ra2).
    { rewrite /Q10. rewrite upd_ne; [| reg_neq].
      rewrite /Q9. rewrite upd_ne; [| reg_neq].
      rewrite /Q8. rewrite upd_ne; [| reg_neq].
      rewrite /Q7. rewrite upd_ne; [| reg_neq].
      rewrite /Q6. rewrite upd_ne; [| reg_neq].
      rewrite /Q5. rewrite upd_ne; [| reg_neq].
      rewrite /Q4 upd_eq. rewrite add_vec_zero_l.
      rewrite /Q3. rewrite upd_ne; [| reg_neq].
      rewrite /Q2. rewrite upd_ne; [| reg_neq].
      rewrite /Q1. rewrite upd_ne; [| reg_neq].
      exact (HR1o Ra2 ltac:(reg_neq)). }
    (* s11 = psz, the FIFTH loop constant *)
    assert (HQ10s11 : Q10 !!! Regidx Rs11 = szv).
    { rewrite /Q10. rewrite upd_ne; [| reg_neq].
      rewrite /Q9. rewrite upd_ne; [| reg_neq].
      rewrite /Q8. rewrite upd_ne; [| reg_neq].
      rewrite /Q7. rewrite upd_ne; [| reg_neq].
      rewrite /Q6. rewrite upd_ne; [| reg_neq].
      rewrite /Q5. rewrite upd_ne; [| reg_neq].
      rewrite /Q4. rewrite upd_ne; [| reg_neq].
      rewrite /Q3 upd_eq. rewrite add_vec_zero_l.
      rewrite /Q2. rewrite upd_ne; [| reg_neq].
      rewrite /Q1. rewrite upd_ne; [| reg_neq].
      rewrite (HR1o Ra1 ltac:(reg_neq)). exact Hsza1. }
    assert (Hpa00 : pa_add src 0%nat = src) by (unfold pa_add; apply avi0).
    (* s6 = src, now the a3 argument *)
    assert (HQ10s6 : Q10 !!! Regidx Rs6 = pa_add src 0%nat).
    { rewrite Hpa00.
      rewrite /Q10. rewrite upd_ne; [| reg_neq].
      rewrite /Q9. rewrite upd_ne; [| reg_neq].
      rewrite /Q8. rewrite upd_ne; [| reg_neq].
      rewrite /Q7. rewrite upd_ne; [| reg_neq].
      rewrite /Q6. rewrite upd_ne; [| reg_neq].
      rewrite /Q5 upd_eq. rewrite add_vec_zero_l.
      rewrite /Q4. rewrite upd_ne; [| reg_neq].
      rewrite /Q3. rewrite upd_ne; [| reg_neq].
      rewrite /Q2. rewrite upd_ne; [| reg_neq].
      rewrite /Q1. rewrite upd_ne; [| reg_neq].
      exact (HR1o Ra3 ltac:(reg_neq)). }
    assert (HQ10s7 : Q10 !!! Regidx Rs7 = page_base P.(ud_root)).
    { rewrite /Q10. rewrite upd_ne; [| reg_neq].
      rewrite /Q9. rewrite upd_ne; [| reg_neq].
      rewrite /Q8. rewrite upd_ne; [| reg_neq].
      rewrite /Q7. rewrite upd_ne; [| reg_neq].
      rewrite /Q6. rewrite upd_ne; [| reg_neq].
      rewrite /Q5. rewrite upd_ne; [| reg_neq].
      rewrite /Q4. rewrite upd_ne; [| reg_neq].
      rewrite /Q3. rewrite upd_ne; [| reg_neq].
      rewrite /Q2 upd_eq. rewrite add_vec_zero_l.
      rewrite /Q1. rewrite upd_ne; [| reg_neq].
      rewrite (HR1o Ra0 ltac:(reg_neq)). exact Hroot. }
    (* ================================================================= *)
    (*  THE EPILOGUE at +0xa0: the twelve reloads, the frame trade-back    *)
    (*  and the return.  All four exits of the loop join here; nothing is  *)
    (*  shrink-wrapped, so the join takes no existential slot arguments.   *)
    (* ================================================================= *)
    iAssert (wp_next b p (fun (CIDe0 : CpuId) =>
        ∀ (mj : regfile) (res : mword 64) (P' : uptd) (Mu' : gmap Z (bv 8)),
        ⌜ mj !!! Regidx csp_rs1 = spr
          /\ mj !!! Regidx Ra0 = res
          /\ copyout_wrote P Mu dstva len src_bytes res Mu'
          /\ uptd_ext_sz szv P P' ⌝ -∗
        sie_cap_gpr KT1 mj (K - 14)%nat b p -∗
        cpu_own lvl eb p b lks -∗
        (∃ k' : nat, ⌜(k <= k')%nat⌝ ∗ act_lend p k') -∗
        pc_is (mword_of_int (KernelSyms.copyout + 0xa0) : mword 64) -∗
        proc_ptm P' (uint szv) Mu' -∗
        ([∗ list] j ∈ seq 0 len, (pa_add src j) ↦ₘ[ktb]{dqsrc} src_bytes j) -∗
        mWP (Loop : expr riscv_lang)))%I
      with "[Hcont Hk1 Hk2 Hk3 Hk4 Hk5 Hk6 Hk7 Hk8 Hk9 Hk10 Hk11 Hk12 Hk13 Hk14]" as "Hepi".
    { iIntros (CIDe0 Hse0 mj res P' Mu')
        "(%Hjsp & %Hja0 & %Hjres & %Hjext) Hcg Hcnt Hlend Hpc Hpt Hsrc".
      assert (HspE0 : mj !!! Regidx csp_rs1 = spr) by exact Hjsp.
      iApply (wp_cldsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0xa0)) (mword_of_int 13 : mword 6) Rra
                mj (K - 14)%nat (mm !!! Regidx Rra) b (dqm:=DfracOwn 1)
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] [Hk1]").
      { iApply (coi_a0 with "Htext"). }
      { iEval (rewrite HspE0 Hb1). iExact "Hk1". }
      iIntros (CIDe1 Hse1) "Hcg Hpc Hk1". iEval (rewrite HspE0 Hb1) in "Hk1".
      pose (E1 := <[Regidx Rra := regval_into_reg (mm !!! Regidx Rra)]> mj).
      assert (HspE1 : E1 !!! Regidx csp_rs1 = spr)
        by (rewrite /E1; rewrite upd_ne; [exact HspE0 | reg_neq]).
      assert (HpEa2 : add_vec_int (mword_of_int (KernelSyms.copyout + 0xa0) : mword 64) 2
                      = mword_of_int (KernelSyms.copyout + 0xa2)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite HpEa2) in "Hpc".
      iApply (wp_cldsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0xa2)) (mword_of_int 12 : mword 6) Rs0
                E1 (K - 14)%nat (mm !!! Regidx Rs0) b (dqm:=DfracOwn 1)
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] [Hk2]").
      { iApply (coi_a2 with "Htext"). }
      { iEval (rewrite HspE1 Hb2). iExact "Hk2". }
      iIntros (CIDe2 Hse2) "Hcg Hpc Hk2". iEval (rewrite HspE1 Hb2) in "Hk2".
      pose (E2 := <[Regidx Rs0 := regval_into_reg (mm !!! Regidx Rs0)]> E1).
      assert (HspE2 : E2 !!! Regidx csp_rs1 = spr)
        by (rewrite /E2; rewrite upd_ne; [exact HspE1 | reg_neq]).
      assert (HpEa4 : add_vec_int (mword_of_int (KernelSyms.copyout + 0xa2) : mword 64) 2
                      = mword_of_int (KernelSyms.copyout + 0xa4)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite HpEa4) in "Hpc".
      iApply (wp_cldsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0xa4)) (mword_of_int 11 : mword 6) Rs1
                E2 (K - 14)%nat (mm !!! Regidx Rs1) b (dqm:=DfracOwn 1)
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] [Hk3]").
      { iApply (coi_a4 with "Htext"). }
      { iEval (rewrite HspE2 Hb3). iExact "Hk3". }
      iIntros (CIDe3 Hse3) "Hcg Hpc Hk3". iEval (rewrite HspE2 Hb3) in "Hk3".
      pose (E3 := <[Regidx Rs1 := regval_into_reg (mm !!! Regidx Rs1)]> E2).
      assert (HspE3 : E3 !!! Regidx csp_rs1 = spr)
        by (rewrite /E3; rewrite upd_ne; [exact HspE2 | reg_neq]).
      assert (HpEa6 : add_vec_int (mword_of_int (KernelSyms.copyout + 0xa4) : mword 64) 2
                      = mword_of_int (KernelSyms.copyout + 0xa6)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite HpEa6) in "Hpc".
      iApply (wp_cldsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0xa6)) (mword_of_int 10 : mword 6) Rs2
                E3 (K - 14)%nat (mm !!! Regidx Rs2) b (dqm:=DfracOwn 1)
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] [Hk4]").
      { iApply (coi_a6 with "Htext"). }
      { iEval (rewrite HspE3 Hb4). iExact "Hk4". }
      iIntros (CIDe4 Hse4) "Hcg Hpc Hk4". iEval (rewrite HspE3 Hb4) in "Hk4".
      pose (E4 := <[Regidx Rs2 := regval_into_reg (mm !!! Regidx Rs2)]> E3).
      assert (HspE4 : E4 !!! Regidx csp_rs1 = spr)
        by (rewrite /E4; rewrite upd_ne; [exact HspE3 | reg_neq]).
      assert (HpEa8 : add_vec_int (mword_of_int (KernelSyms.copyout + 0xa6) : mword 64) 2
                      = mword_of_int (KernelSyms.copyout + 0xa8)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite HpEa8) in "Hpc".
      iApply (wp_cldsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0xa8)) (mword_of_int 9 : mword 6) Rs3
                E4 (K - 14)%nat (mm !!! Regidx Rs3) b (dqm:=DfracOwn 1)
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] [Hk5]").
      { iApply (coi_a8 with "Htext"). }
      { iEval (rewrite HspE4 Hb5). iExact "Hk5". }
      iIntros (CIDe5 Hse5) "Hcg Hpc Hk5". iEval (rewrite HspE4 Hb5) in "Hk5".
      pose (E5 := <[Regidx Rs3 := regval_into_reg (mm !!! Regidx Rs3)]> E4).
      assert (HspE5 : E5 !!! Regidx csp_rs1 = spr)
        by (rewrite /E5; rewrite upd_ne; [exact HspE4 | reg_neq]).
      assert (HpEaa : add_vec_int (mword_of_int (KernelSyms.copyout + 0xa8) : mword 64) 2
                      = mword_of_int (KernelSyms.copyout + 0xaa)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite HpEaa) in "Hpc".
      iApply (wp_cldsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0xaa)) (mword_of_int 8 : mword 6) Rs4
                E5 (K - 14)%nat (mm !!! Regidx Rs4) b (dqm:=DfracOwn 1)
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] [Hk6]").
      { iApply (coi_aa with "Htext"). }
      { iEval (rewrite HspE5 Hb6). iExact "Hk6". }
      iIntros (CIDe6 Hse6) "Hcg Hpc Hk6". iEval (rewrite HspE5 Hb6) in "Hk6".
      pose (E6 := <[Regidx Rs4 := regval_into_reg (mm !!! Regidx Rs4)]> E5).
      assert (HspE6 : E6 !!! Regidx csp_rs1 = spr)
        by (rewrite /E6; rewrite upd_ne; [exact HspE5 | reg_neq]).
      assert (HpEac : add_vec_int (mword_of_int (KernelSyms.copyout + 0xaa) : mword 64) 2
                      = mword_of_int (KernelSyms.copyout + 0xac)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite HpEac) in "Hpc".
      iApply (wp_cldsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0xac)) (mword_of_int 7 : mword 6) Rs5
                E6 (K - 14)%nat (mm !!! Regidx Rs5) b (dqm:=DfracOwn 1)
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] [Hk7]").
      { iApply (coi_ac with "Htext"). }
      { iEval (rewrite HspE6 Hb7). iExact "Hk7". }
      iIntros (CIDe7 Hse7) "Hcg Hpc Hk7". iEval (rewrite HspE6 Hb7) in "Hk7".
      pose (E7 := <[Regidx Rs5 := regval_into_reg (mm !!! Regidx Rs5)]> E6).
      assert (HspE7 : E7 !!! Regidx csp_rs1 = spr)
        by (rewrite /E7; rewrite upd_ne; [exact HspE6 | reg_neq]).
      assert (HpEae : add_vec_int (mword_of_int (KernelSyms.copyout + 0xac) : mword 64) 2
                      = mword_of_int (KernelSyms.copyout + 0xae)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite HpEae) in "Hpc".
      iApply (wp_cldsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0xae)) (mword_of_int 6 : mword 6) Rs6
                E7 (K - 14)%nat (mm !!! Regidx Rs6) b (dqm:=DfracOwn 1)
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] [Hk8]").
      { iApply (coi_ae with "Htext"). }
      { iEval (rewrite HspE7 Hb8). iExact "Hk8". }
      iIntros (CIDe8 Hse8) "Hcg Hpc Hk8". iEval (rewrite HspE7 Hb8) in "Hk8".
      pose (E8 := <[Regidx Rs6 := regval_into_reg (mm !!! Regidx Rs6)]> E7).
      assert (HspE8 : E8 !!! Regidx csp_rs1 = spr)
        by (rewrite /E8; rewrite upd_ne; [exact HspE7 | reg_neq]).
      assert (HpEb0 : add_vec_int (mword_of_int (KernelSyms.copyout + 0xae) : mword 64) 2
                      = mword_of_int (KernelSyms.copyout + 0xb0)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite HpEb0) in "Hpc".
      iApply (wp_cldsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0xb0)) (mword_of_int 5 : mword 6) Rs7
                E8 (K - 14)%nat (mm !!! Regidx Rs7) b (dqm:=DfracOwn 1)
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] [Hk9]").
      { iApply (coi_b0 with "Htext"). }
      { iEval (rewrite HspE8 Hb9). iExact "Hk9". }
      iIntros (CIDe9 Hse9) "Hcg Hpc Hk9". iEval (rewrite HspE8 Hb9) in "Hk9".
      pose (E9 := <[Regidx Rs7 := regval_into_reg (mm !!! Regidx Rs7)]> E8).
      assert (HspE9 : E9 !!! Regidx csp_rs1 = spr)
        by (rewrite /E9; rewrite upd_ne; [exact HspE8 | reg_neq]).
      assert (HpEb2 : add_vec_int (mword_of_int (KernelSyms.copyout + 0xb0) : mword 64) 2
                      = mword_of_int (KernelSyms.copyout + 0xb2)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite HpEb2) in "Hpc".
      iApply (wp_cldsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0xb2)) (mword_of_int 4 : mword 6) Rs8
                E9 (K - 14)%nat (mm !!! Regidx Rs8) b (dqm:=DfracOwn 1)
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] [Hk10]").
      { iApply (coi_b2 with "Htext"). }
      { iEval (rewrite HspE9 Hb10). iExact "Hk10". }
      iIntros (CIDe10 Hse10) "Hcg Hpc Hk10". iEval (rewrite HspE9 Hb10) in "Hk10".
      pose (E10 := <[Regidx Rs8 := regval_into_reg (mm !!! Regidx Rs8)]> E9).
      assert (HspE10 : E10 !!! Regidx csp_rs1 = spr)
        by (rewrite /E10; rewrite upd_ne; [exact HspE9 | reg_neq]).
      assert (HpEb4 : add_vec_int (mword_of_int (KernelSyms.copyout + 0xb2) : mword 64) 2
                      = mword_of_int (KernelSyms.copyout + 0xb4)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite HpEb4) in "Hpc".
      iApply (wp_cldsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0xb4)) (mword_of_int 3 : mword 6) Rs9
                E10 (K - 14)%nat (mm !!! Regidx Rs9) b (dqm:=DfracOwn 1)
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] [Hk11]").
      { iApply (coi_b4 with "Htext"). }
      { iEval (rewrite HspE10 Hb11). iExact "Hk11". }
      iIntros (CIDe11 Hse11) "Hcg Hpc Hk11". iEval (rewrite HspE10 Hb11) in "Hk11".
      pose (E11 := <[Regidx Rs9 := regval_into_reg (mm !!! Regidx Rs9)]> E10).
      assert (HspE11 : E11 !!! Regidx csp_rs1 = spr)
        by (rewrite /E11; rewrite upd_ne; [exact HspE10 | reg_neq]).
      assert (HpEb6 : add_vec_int (mword_of_int (KernelSyms.copyout + 0xb4) : mword 64) 2
                      = mword_of_int (KernelSyms.copyout + 0xb6)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite HpEb6) in "Hpc".
      iApply (wp_cldsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0xb6)) (mword_of_int 2 : mword 6) Rs10
                E11 (K - 14)%nat (mm !!! Regidx Rs10) b (dqm:=DfracOwn 1)
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] [Hk12]").
      { iApply (coi_b6 with "Htext"). }
      { iEval (rewrite HspE11 Hb12). iExact "Hk12". }
      iIntros (CIDe12 Hse12) "Hcg Hpc Hk12". iEval (rewrite HspE11 Hb12) in "Hk12".
      pose (E12 := <[Regidx Rs10 := regval_into_reg (mm !!! Regidx Rs10)]> E11).
      assert (HspE12 : E12 !!! Regidx csp_rs1 = spr)
        by (rewrite /E12; rewrite upd_ne; [exact HspE11 | reg_neq]).
      assert (HpEb8 : add_vec_int (mword_of_int (KernelSyms.copyout + 0xb6) : mword 64) 2
                      = mword_of_int (KernelSyms.copyout + 0xb8)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite HpEb8) in "Hpc".
      iApply (wp_cldsp_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.copyout + 0xb8)) (mword_of_int 1 : mword 6) Rs11
                E12 (K - 14)%nat (mm !!! Regidx Rs11) b (dqm:=DfracOwn 1)
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] [Hk13]").
      { iApply (coi_b8 with "Htext"). }
      { iEval (rewrite HspE12 Hb13). iExact "Hk13". }
      iIntros (CIDe13 Hse13) "Hcg Hpc Hk13". iEval (rewrite HspE12 Hb13) in "Hk13".
      pose (E13 := <[Regidx Rs11 := regval_into_reg (mm !!! Regidx Rs11)]> E12).
      assert (HspE13 : E13 !!! Regidx csp_rs1 = spr)
        by (rewrite /E13; rewrite upd_ne; [exact HspE12 | reg_neq]).
      assert (HpEba : add_vec_int (mword_of_int (KernelSyms.copyout + 0xb8) : mword 64) 2
                      = mword_of_int (KernelSyms.copyout + 0xba)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite HpEba) in "Hpc".
      (* +0xba c.addi16sp sp,112 : trade the frame back *)
      pose (E14 := <[Regidx csp_rs1 := regval_into_reg
                     (add_vec (E13 !!! Regidx csp_rs1)
                        (sign_extend' 64 (caddi16sp_imm (mword_of_int 7 : mword 6))))]> E13).
      assert (Hwv : add_vec (E13 !!! Regidx csp_rs1)
                      (sign_extend' 64 (caddi16sp_imm (mword_of_int 7 : mword 6))) = sp0).
      { rewrite HspE13. unfold spr, sp0. apply co_frame_cancel_112. }
      assert (Hsprstk : pa_stk sp0 14 = spr).
      { rewrite /pa_stk /spr /sp0 /add_vec_int.
        f_equal; try (apply bv_eq; vm_compute; reflexivity). }
      assert (Hpop : E13 !!! Regidx csp_rs1
                     = pa_stk (add_vec (E13 !!! Regidx csp_rs1)
                                 (sign_extend' 64 (caddi16sp_imm (mword_of_int 7 : mword 6)))) 14).
      { rewrite Hwv HspE13. symmetry. exact Hsprstk. }
      iAssert (stack_own (KTR := KT1) sp0 14)
        with "[Hk1 Hk2 Hk3 Hk4 Hk5 Hk6 Hk7 Hk8 Hk9 Hk10 Hk11 Hk12 Hk13 Hk14]" as "Hframe14".
      { rewrite (stack_own_slots (KTR := KT1)). cbn [seq].
        iSplitL "Hk1"; [iExists _; iExact "Hk1" |].
        iSplitL "Hk2"; [iExists _; iExact "Hk2" |].
        iSplitL "Hk3"; [iExists _; iExact "Hk3" |].
        iSplitL "Hk4"; [iExists _; iExact "Hk4" |].
        iSplitL "Hk5"; [iExists _; iExact "Hk5" |].
        iSplitL "Hk6"; [iExists _; iExact "Hk6" |].
        iSplitL "Hk7"; [iExists _; iExact "Hk7" |].
        iSplitL "Hk8"; [iExists _; iExact "Hk8" |].
        iSplitL "Hk9"; [iExists _; iExact "Hk9" |].
        iSplitL "Hk10"; [iExists _; iExact "Hk10" |].
        iSplitL "Hk11"; [iExists _; iExact "Hk11" |].
        iSplitL "Hk12"; [iExists _; iExact "Hk12" |].
        iSplitL "Hk13"; [iExists _; iExact "Hk13" |].
        iSplitL "Hk14"; [iExists _; iExact "Hk14" |].
        done. }
      iEval (rewrite -Hwv) in "Hframe14".
      iApply (wp_caddi16sp_pop_s_sconf (mword_of_int (KernelSyms.copyout + 0xba))
                (mword_of_int 7 : mword 6) E13 (K - 14)%nat 14 b Hpop
                with "Hcg Hpc [] Hframe14").
      { iApply (coi_ba with "Htext"). }
      iIntros (CIDe14 Hse14) "Hcg Hpc".
      change (<[Regidx csp_rs1 := regval_into_reg
          (add_vec (E13 !!! Regidx csp_rs1)
             (sign_extend' 64 (caddi16sp_imm (mword_of_int 7 : mword 6))))]> E13) with E14.
      assert (Hnk : ((K - 14) + 14)%nat = K) by lia.
      iEval (rewrite Hnk) in "Hcg".
      assert (HpEbc : add_vec_int (mword_of_int (KernelSyms.copyout + 0xba) : mword 64) 2
                      = mword_of_int (KernelSyms.copyout + 0xbc)) by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite HpEbc) in "Hpc".
      (* +0xbc c.ret *)
      assert (HE14ra : E14 !!! Regidx Rra = mm !!! Regidx Rra).
      { rewrite /E14. rewrite upd_ne; [| reg_neq].
        rewrite /E13. rewrite upd_ne; [| reg_neq].
        rewrite /E12. rewrite upd_ne; [| reg_neq].
        rewrite /E11. rewrite upd_ne; [| reg_neq].
        rewrite /E10. rewrite upd_ne; [| reg_neq].
        rewrite /E9. rewrite upd_ne; [| reg_neq].
        rewrite /E8. rewrite upd_ne; [| reg_neq].
        rewrite /E7. rewrite upd_ne; [| reg_neq].
        rewrite /E6. rewrite upd_ne; [| reg_neq].
        rewrite /E5. rewrite upd_ne; [| reg_neq].
        rewrite /E4. rewrite upd_ne; [| reg_neq].
        rewrite /E3. rewrite upd_ne; [| reg_neq].
        rewrite /E2. rewrite upd_ne; [| reg_neq].
        rewrite /E1 upd_eq. reflexivity. }
      assert (HE14a0 : E14 !!! Regidx Ra0 = res).
      { rewrite /E14. rewrite upd_ne; [| reg_neq].
        rewrite /E13. rewrite upd_ne; [| reg_neq].
        rewrite /E12. rewrite upd_ne; [| reg_neq].
        rewrite /E11. rewrite upd_ne; [| reg_neq].
        rewrite /E10. rewrite upd_ne; [| reg_neq].
        rewrite /E9. rewrite upd_ne; [| reg_neq].
        rewrite /E8. rewrite upd_ne; [| reg_neq].
        rewrite /E7. rewrite upd_ne; [| reg_neq].
        rewrite /E6. rewrite upd_ne; [| reg_neq].
        rewrite /E5. rewrite upd_ne; [| reg_neq].
        rewrite /E4. rewrite upd_ne; [| reg_neq].
        rewrite /E3. rewrite upd_ne; [| reg_neq].
        rewrite /E2. rewrite upd_ne; [| reg_neq].
        rewrite /E1. rewrite upd_ne; [| reg_neq].
        exact Hja0. }
      iApply (wp_cret_s_sconf (mword_of_int (KernelSyms.copyout + 0xbc)) Rra E14 K b
                ltac:(vm_compute; discriminate) with "Hcg Hpc []").
      { iApply (coi_bc with "Htext"). }
      iIntros (CIDe15 Hse15) "Hcg Hpc".
      assert (Hretf : ret_pc (rget E14 Rra) = ret_tgt).
      { rewrite rget_ne; [| reg_neq]. rewrite HE14ra. reflexivity. }
      iEval (rewrite Hretf) in "Hpc".
      iDestruct (cpu_own_transport CIDe0 CIDe15 lvl eb p b ltac:(wp_next_chain)
                   with "Hcnt") as "Hcnt".
      iSpecialize ("Hcont" $! CIDe15 with "[%]"); [wp_next_chain|].
      iApply ("Hcont" $! E14 P' Mu' with "Hcg Hcnt Hlend Hpc Hpt Hsrc [%] [%] [%]").
      - unfold callee_saved. split_and!.
        + rewrite /E14 upd_eq. exact Hwv.
        + rewrite /E14. rewrite upd_ne; [| reg_neq].
          rewrite /E13. rewrite upd_ne; [| reg_neq].
          rewrite /E12. rewrite upd_ne; [| reg_neq].
          rewrite /E11. rewrite upd_ne; [| reg_neq].
          rewrite /E10. rewrite upd_ne; [| reg_neq].
          rewrite /E9. rewrite upd_ne; [| reg_neq].
          rewrite /E8. rewrite upd_ne; [| reg_neq].
          rewrite /E7. rewrite upd_ne; [| reg_neq].
          rewrite /E6. rewrite upd_ne; [| reg_neq].
          rewrite /E5. rewrite upd_ne; [| reg_neq].
          rewrite /E4. rewrite upd_ne; [| reg_neq].
          rewrite /E3. rewrite upd_ne; [| reg_neq].
          rewrite /E2 upd_eq. reflexivity.
        + rewrite /E14. rewrite upd_ne; [| reg_neq].
          rewrite /E13. rewrite upd_ne; [| reg_neq].
          rewrite /E12. rewrite upd_ne; [| reg_neq].
          rewrite /E11. rewrite upd_ne; [| reg_neq].
          rewrite /E10. rewrite upd_ne; [| reg_neq].
          rewrite /E9. rewrite upd_ne; [| reg_neq].
          rewrite /E8. rewrite upd_ne; [| reg_neq].
          rewrite /E7. rewrite upd_ne; [| reg_neq].
          rewrite /E6. rewrite upd_ne; [| reg_neq].
          rewrite /E5. rewrite upd_ne; [| reg_neq].
          rewrite /E4. rewrite upd_ne; [| reg_neq].
          rewrite /E3 upd_eq. reflexivity.
        + rewrite /E14. rewrite upd_ne; [| reg_neq].
          rewrite /E13. rewrite upd_ne; [| reg_neq].
          rewrite /E12. rewrite upd_ne; [| reg_neq].
          rewrite /E11. rewrite upd_ne; [| reg_neq].
          rewrite /E10. rewrite upd_ne; [| reg_neq].
          rewrite /E9. rewrite upd_ne; [| reg_neq].
          rewrite /E8. rewrite upd_ne; [| reg_neq].
          rewrite /E7. rewrite upd_ne; [| reg_neq].
          rewrite /E6. rewrite upd_ne; [| reg_neq].
          rewrite /E5. rewrite upd_ne; [| reg_neq].
          rewrite /E4 upd_eq. reflexivity.
        + rewrite /E14. rewrite upd_ne; [| reg_neq].
          rewrite /E13. rewrite upd_ne; [| reg_neq].
          rewrite /E12. rewrite upd_ne; [| reg_neq].
          rewrite /E11. rewrite upd_ne; [| reg_neq].
          rewrite /E10. rewrite upd_ne; [| reg_neq].
          rewrite /E9. rewrite upd_ne; [| reg_neq].
          rewrite /E8. rewrite upd_ne; [| reg_neq].
          rewrite /E7. rewrite upd_ne; [| reg_neq].
          rewrite /E6. rewrite upd_ne; [| reg_neq].
          rewrite /E5 upd_eq. reflexivity.
        + rewrite /E14. rewrite upd_ne; [| reg_neq].
          rewrite /E13. rewrite upd_ne; [| reg_neq].
          rewrite /E12. rewrite upd_ne; [| reg_neq].
          rewrite /E11. rewrite upd_ne; [| reg_neq].
          rewrite /E10. rewrite upd_ne; [| reg_neq].
          rewrite /E9. rewrite upd_ne; [| reg_neq].
          rewrite /E8. rewrite upd_ne; [| reg_neq].
          rewrite /E7. rewrite upd_ne; [| reg_neq].
          rewrite /E6 upd_eq. reflexivity.
        + rewrite /E14. rewrite upd_ne; [| reg_neq].
          rewrite /E13. rewrite upd_ne; [| reg_neq].
          rewrite /E12. rewrite upd_ne; [| reg_neq].
          rewrite /E11. rewrite upd_ne; [| reg_neq].
          rewrite /E10. rewrite upd_ne; [| reg_neq].
          rewrite /E9. rewrite upd_ne; [| reg_neq].
          rewrite /E8. rewrite upd_ne; [| reg_neq].
          rewrite /E7 upd_eq. reflexivity.
        + rewrite /E14. rewrite upd_ne; [| reg_neq].
          rewrite /E13. rewrite upd_ne; [| reg_neq].
          rewrite /E12. rewrite upd_ne; [| reg_neq].
          rewrite /E11. rewrite upd_ne; [| reg_neq].
          rewrite /E10. rewrite upd_ne; [| reg_neq].
          rewrite /E9. rewrite upd_ne; [| reg_neq].
          rewrite /E8 upd_eq. reflexivity.
        + rewrite /E14. rewrite upd_ne; [| reg_neq].
          rewrite /E13. rewrite upd_ne; [| reg_neq].
          rewrite /E12. rewrite upd_ne; [| reg_neq].
          rewrite /E11. rewrite upd_ne; [| reg_neq].
          rewrite /E10. rewrite upd_ne; [| reg_neq].
          rewrite /E9 upd_eq. reflexivity.
        + rewrite /E14. rewrite upd_ne; [| reg_neq].
          rewrite /E13. rewrite upd_ne; [| reg_neq].
          rewrite /E12. rewrite upd_ne; [| reg_neq].
          rewrite /E11. rewrite upd_ne; [| reg_neq].
          rewrite /E10 upd_eq. reflexivity.
        + rewrite /E14. rewrite upd_ne; [| reg_neq].
          rewrite /E13. rewrite upd_ne; [| reg_neq].
          rewrite /E12. rewrite upd_ne; [| reg_neq].
          rewrite /E11 upd_eq. reflexivity.
        + rewrite /E14. rewrite upd_ne; [| reg_neq].
          rewrite /E13. rewrite upd_ne; [| reg_neq].
          rewrite /E12 upd_eq. reflexivity.
        + rewrite /E14. rewrite upd_ne; [| reg_neq].
          rewrite /E13 upd_eq. reflexivity.
      - exact Hjext.
      - rewrite HE14a0. exact Hjres. }
    (* ---- into the loop ---- *)
    iDestruct (cpu_own_transport CID CIDpr25 lvl eb p b ltac:(wp_next_chain)
                 with "Hcnt") as "Hcnt".
    assert (Hcur0 : (mm !!! Regidx Ra2 : mword 64)
                    = add_vec_int (mm !!! Regidx Ra2) (Z.of_nat 0)).
    { change (Z.of_nat 0) with 0%Z. symmetry. apply avi0. }
    iApply (co_loop γa mm P Mu szv len src_bytes dqsrc K lvl eb p src spr
              (mm !!! Regidx Ra2) b lks k
              HK Hlen64 Hszb Hlvl len len 0%nat P Q10 (mm !!! Regidx Ra2) CIDpr25
              ltac:(lia) ltac:(lia) ltac:(lia) (uptd_ext_sz_refl szv P) Hcur0
              HQ10sp HQ10s11 HQ10s4 HQ10s5 HQ10s6 HQ10s7 HQ10s8 HQ10s9 HQ10s10
              Hlkbelow
              with "Hcg Hcnt Hlend Htext Hpc Hpt Henv Hsrc Hepi").
  Qed.


End ProofCopyout.

End CopyoutProof.
