REG		= 'reg'
WIRE   	= 'wire'
ASSIGN 	= 'assign'
ALWAYS 	= 'always'
INITIAL	= 'initial'
BEGIN  	= 'begin'
END	 	= 'end'
CASE	= 'case'
CASEX	= 'casex'
ENDCASE	= 'endcase'
INPUT	= 'input'
OUTPUT	= 'output'
MODULE	= 'module'
ENDMODULE	= 'endmodule'
IF		= 'if'
ELSE  	= 'else'	
ELSEIF	= 'else if'	
DOTV	= '.v'
DEFINE = '`define'
INCLUDE = '`include'