INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/VHDL_projects/QAMModulation/sym_mapping/sym_mapping.srcs/sim_1/imports/QAMModulation/sym_mapping_loopback_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sym_map_tb
