Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Nov 28 16:16:36 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file uart_transmitter_control_sets_placed.rpt
| Design       : uart_transmitter
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              27 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------+------------------+------------------+----------------+
|        Clock Signal       |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG            |                           |                  |                1 |              2 |
|  trasmitter_baud_inst/CLK |                           | sync_reest/AS[0] |                1 |              4 |
| ~counter1_BUFG            |                           | sync_reest/AS[0] |                1 |              4 |
|  clk_IBUF_BUFG            | transmit_module_inst/E[0] | sync_reest/AS[0] |                3 |              8 |
|  clk_IBUF_BUFG            |                           | sync_reest/AS[0] |                5 |             19 |
+---------------------------+---------------------------+------------------+------------------+----------------+


