

================================================================
== Vitis HLS Report for 'sign'
================================================================
* Date:           Sun Nov 10 15:49:25 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.794 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_174_1  |      256|      256|         2|          1|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       40|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      277|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      277|       85|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln174_fu_67_p2    |         +|   0|  0|  16|           9|           1|
    |icmp_ln1081_fu_86_p2  |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln174_fu_61_p2   |      icmp|   0|  0|  11|           9|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  40|          30|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_m_1                         |   9|          2|    9|         18|
    |ap_sig_allocacmp_output_write_assign_load_1  |   9|          2|  256|        512|
    |m_fu_32                                      |   9|          2|    9|         18|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        |  45|         10|  276|        552|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                  |    1|   0|    1|          0|
    |ap_done_reg                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |    1|   0|    1|          0|
    |m_cast_reg_126             |    9|   0|   64|         55|
    |m_fu_32                    |    9|   0|    9|          0|
    |output_write_assign_fu_36  |  256|   0|  256|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      |  277|   0|  332|         55|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|          sign|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|          sign|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|          sign|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|          sign|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|          sign|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|          sign|  return value|
|ap_return         |  out|  256|  ap_ctrl_hs|          sign|  return value|
|input_r_address0  |  out|    8|   ap_memory|       input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0        |   in|   11|   ap_memory|       input_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 5 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%output_write_assign = alloca i32 1"   --->   Operation 6 'alloca' 'output_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln174 = store i9 0, i9 %m" [./layer.h:174]   --->   Operation 7 'store' 'store_ln174' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.inc" [./layer.h:174]   --->   Operation 8 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%m_1 = load i9 %m" [./layer.h:174]   --->   Operation 9 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.59ns)   --->   "%icmp_ln174 = icmp_eq  i9 %m_1, i9 256" [./layer.h:174]   --->   Operation 11 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.71ns)   --->   "%add_ln174 = add i9 %m_1, i9 1" [./layer.h:174]   --->   Operation 13 'add' 'add_ln174' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %for.inc.split, void %for.end" [./layer.h:174]   --->   Operation 14 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m_cast = zext i9 %m_1" [./layer.h:174]   --->   Operation 15 'zext' 'm_cast' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i11 %input_r, i64 0, i64 %m_cast"   --->   Operation 16 'getelementptr' 'input_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.17ns)   --->   "%input_load = load i8 %input_addr"   --->   Operation 17 'load' 'input_load' <Predicate = (!icmp_ln174)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln174 = store i9 %add_ln174, i9 %m" [./layer.h:174]   --->   Operation 18 'store' 'store_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_write_assign_load_1 = load i256 %output_write_assign" [./layer.h:177]   --->   Operation 26 'load' 'output_write_assign_load_1' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln177 = ret i256 %output_write_assign_load_1" [./layer.h:177]   --->   Operation 27 'ret' 'ret_ln177' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.79>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%output_write_assign_load = load i256 %output_write_assign" [./layer.h:175]   --->   Operation 19 'load' 'output_write_assign_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./layer.h:174]   --->   Operation 20 'specloopname' 'specloopname_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (1.17ns)   --->   "%input_load = load i8 %input_addr"   --->   Operation 21 'load' 'input_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 256> <RAM>
ST_2 : Operation 22 [1/1] (0.61ns)   --->   "%icmp_ln1081 = icmp_sgt  i11 %input_load, i11 0"   --->   Operation 22 'icmp' 'icmp_ln1081' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitset i256 @_ssdm_op_BitSet.i256.i256.i64.i1, i256 %output_write_assign_load, i64 %m_cast, i1 %icmp_ln1081" [./layer.h:175]   --->   Operation 23 'bitset' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln174 = store i256 %tmp, i256 %output_write_assign" [./layer.h:174]   --->   Operation 24 'store' 'store_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.inc" [./layer.h:174]   --->   Operation 25 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m                          (alloca           ) [ 010]
output_write_assign        (alloca           ) [ 011]
store_ln174                (store            ) [ 000]
br_ln174                   (br               ) [ 000]
m_1                        (load             ) [ 000]
specpipeline_ln0           (specpipeline     ) [ 000]
icmp_ln174                 (icmp             ) [ 010]
empty                      (speclooptripcount) [ 000]
add_ln174                  (add              ) [ 000]
br_ln174                   (br               ) [ 000]
m_cast                     (zext             ) [ 011]
input_addr                 (getelementptr    ) [ 011]
store_ln174                (store            ) [ 000]
output_write_assign_load   (load             ) [ 000]
specloopname_ln174         (specloopname     ) [ 000]
input_load                 (load             ) [ 000]
icmp_ln1081                (icmp             ) [ 000]
tmp                        (bitset           ) [ 000]
store_ln174                (store            ) [ 000]
br_ln174                   (br               ) [ 000]
output_write_assign_load_1 (load             ) [ 000]
ret_ln177                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i256.i256.i64.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="m_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="output_write_assign_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_write_assign/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="input_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="11" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="9" slack="0"/>
<pin id="44" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="8" slack="0"/>
<pin id="49" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="store_ln174_store_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="1" slack="0"/>
<pin id="55" dir="0" index="1" bw="9" slack="0"/>
<pin id="56" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="m_1_load_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="9" slack="0"/>
<pin id="60" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_1/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="icmp_ln174_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="9" slack="0"/>
<pin id="63" dir="0" index="1" bw="9" slack="0"/>
<pin id="64" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="add_ln174_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="9" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="m_cast_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="9" slack="0"/>
<pin id="75" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln174_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="9" slack="0"/>
<pin id="80" dir="0" index="1" bw="9" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="output_write_assign_load_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="256" slack="1"/>
<pin id="85" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_write_assign_load/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln1081_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="0"/>
<pin id="88" dir="0" index="1" bw="11" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1081/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="256" slack="0"/>
<pin id="94" dir="0" index="1" bw="256" slack="0"/>
<pin id="95" dir="0" index="2" bw="9" slack="1"/>
<pin id="96" dir="0" index="3" bw="1" slack="0"/>
<pin id="97" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln174_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="256" slack="0"/>
<pin id="103" dir="0" index="1" bw="256" slack="1"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="output_write_assign_load_1_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="256" slack="0"/>
<pin id="108" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_write_assign_load_1/1 "/>
</bind>
</comp>

<comp id="109" class="1005" name="m_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="9" slack="0"/>
<pin id="111" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="116" class="1005" name="output_write_assign_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="256" slack="0"/>
<pin id="118" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="output_write_assign "/>
</bind>
</comp>

<comp id="126" class="1005" name="m_cast_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="1"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_cast "/>
</bind>
</comp>

<comp id="131" class="1005" name="input_addr_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="1"/>
<pin id="133" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="22" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="65"><net_src comp="58" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="71"><net_src comp="58" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="76"><net_src comp="58" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="77"><net_src comp="73" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="82"><net_src comp="67" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="47" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="83" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="86" pin="2"/><net_sink comp="92" pin=3"/></net>

<net id="105"><net_src comp="92" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="32" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="114"><net_src comp="109" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="115"><net_src comp="109" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="119"><net_src comp="36" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="121"><net_src comp="116" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="122"><net_src comp="116" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="129"><net_src comp="73" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="134"><net_src comp="40" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="47" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sign : input_r | {1 2 }
  - Chain level:
	State 1
		store_ln174 : 1
		m_1 : 1
		icmp_ln174 : 2
		add_ln174 : 2
		br_ln174 : 3
		m_cast : 2
		input_addr : 3
		input_load : 4
		store_ln174 : 3
		output_write_assign_load_1 : 1
		ret_ln177 : 2
	State 2
		icmp_ln1081 : 1
		tmp : 2
		store_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln174_fu_61 |    0    |    11   |
|          | icmp_ln1081_fu_86 |    0    |    11   |
|----------|-------------------|---------|---------|
|    add   |  add_ln174_fu_67  |    0    |    16   |
|----------|-------------------|---------|---------|
|   zext   |    m_cast_fu_73   |    0    |    0    |
|----------|-------------------|---------|---------|
|  bitset  |     tmp_fu_92     |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    38   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     input_addr_reg_131    |    8   |
|       m_cast_reg_126      |   64   |
|         m_reg_109         |    9   |
|output_write_assign_reg_116|   256  |
+---------------------------+--------+
|           Total           |   337  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   38   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   337  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   337  |   47   |
+-----------+--------+--------+--------+
