// Seed: 3837329064
module module_0;
  assign id_1 = -1;
  assign module_2.id_1 = 0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri id_3,
    output tri1 id_4,
    input wand id_5#(
        .id_10(-1),
        .id_11(1 - id_10)
    ),
    output tri1 id_6,
    output uwire id_7,
    input tri id_8
);
  wire id_12;
  wire id_13, id_14;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  parameter id_4 = -1;
  module_0 modCall_1 ();
  initial id_1 <= id_3;
endmodule
