# Verilog-AND
This trove consists of verilog code,RTL,simulation output,testbench of OR gate in all three levels of modeling(gate level,data flow and behavioral model)

gand - gate level verilog code

gandtest - gate level testbench

gand simulation - gate level simulation output

gand.pdf - gate level RTL structure

dand - data flow verilog code

dandtest - data flow testbench

dand simulation - data flow simulation output

dand.pdf - data flow RTL structure

band - behavioral level verilog code

bandtest - behavioral level testbench

band simulation - behavioral level simulation output

band.pdf - behavioral level RTL structure
