@article{gmr98a,
  author    = {Phillip B. Gibbons and
               Yossi Matias and
               Vijaya Ramachandran},
  title     = {{The Queue-Read Queue-Write PRAM Model: Accounting for Contention in Parallel Algorithms}},
  journal   = {SIAM J. Comput.},
  volume    = {28},
  number    = {2},
  year      = {1998},
  pages     = {733-769},
  ee        = {http://dx.doi.org/10.1137/S009753979427491},
  doi        = {10.1137/S009753979427491},
}

@techreport{vcl06,
  author = {Uzi Vishkin and George C. Caragea and Bryant Lee},
  title = {{Models for Advancing PRAM and Other Algorithms into Parallel Programs for a PRAM-On-Chip Platform}},
  institution = {University of Maryland},
  year = {2006},
  month = {April},
}

@inproceedings{vdbn98,
  author = {Uzi Vishkin and Shlomit Dascal and Efraim Berkovich and Joseph Nuzman},
  title = {{Explicit Multi-Threading (XMT) Bridging Models for Instruction Parallelism}},
  booktitle = {Proc. 10th ACM Symposium on Parallel Algorithms and Architectures (SPAA},
  year = {1998},
  pages = {140--151},
  publisher = {ACM Press}
}

@article{vishkin83,
  title = "Implementation of simultaneous memory address access in models that forbid it",
  journal = "Journal of Algorithms",
  volume = "4",
  number = "1",
  pages = "45--50",
  year = "1983",
  issn = "0196-6774",
  doi = "10.1016/0196-6774(83)90033-0",
  url = "http://www.sciencedirect.com/science/article/pii/0196677483900330",
  author = "Uzi Vishkin"
}

@inproceedings{gmr98b,
    author = {Phillip B. Gibbons and Yossi Matias and Vijaya Ramachandran},
    title = {{The Queue-Read Queue-Write Asynchronous PRAM Model}},
    booktitle = {Euro-Par'96 Parallel Processing, Lecture Notes in Computer Science},
    year = {1998},
    pages = {279--292},
    publisher = {Springer}
}
