do sim.tcl
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap work work 
# Modifying modelsim.ini
# C:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:01:46 on May 25,2023
# vlog -reportprogress 300 -sv -work work -mfcu -incr -f ../modelsim/sim_file_list.f -y C:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation "+libext+.v" "+incdir+../../example_design/bench/mem/" 
# -- Compiling module cmos_8_16bit
# -- Compiling module fram_buf
# -- Compiling module hdmi_ddr_ov5640_top
# -- Compiling module i2c_com
# -- Compiling module iic_dri
# -- Compiling module ms7200_ctl
# -- Compiling module ms7210_ctl
# -- Compiling module ms72xx_ctl
# -- Compiling module power_on_delay
# -- Compiling module rd_buf
# -- Compiling module rd_ctrl
# -- Compiling module reg_config
# -- Compiling module sync_vg
# -- Compiling module wr_buf
# -- Compiling module wr_cmd_trans
# -- Compiling module wr_ctrl
# -- Compiling module wr_rd_ctrl_top
# -- Compiling module wr_fram_buf
# -- Compiling module ipml_sdpram_v1_6_wr_fram_buf
# -- Compiling module rd_fram_buf
# -- Compiling module ipml_sdpram_v1_6_rd_fram_buf
# -- Compiling module ddr_test_top_tb
# -- Compiling module ddr3
# -- Scanning library directory 'C:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation'
# -- Compiling package cmos_8_16bit_v_unit
# -- Compiling module axi_bist_top_v1_0
# -- Compiling module prbs15_64bit_v1_0
# -- Compiling module prbs31_128bit_v1_0
# -- Compiling module test_ddr
# -- Compiling module test_main_ctrl_v1_0
# -- Compiling module test_rd_ctrl_v1_0
# -- Compiling module test_wr_ctrl_v1_0
# -- Compiling module uart_rd_lock
# -- Compiling module ipsxb_clk_gen_32bit
# -- Compiling module ipsxb_cmd_parser_32bit
# -- Compiling module ipsxb_seu_rs232_intf
# -- Compiling module ipsxb_seu_uart_rx
# -- Compiling module ipsxb_seu_uart_tx
# -- Compiling module ipsxb_uart_ctrl_32bit
# -- Compiling module ipsxb_uart_ctrl_top_32bit
# -- Compiling module ipsxb_ver_ctrl_32bit
# -- Compiling module ipsxb_rst_sync_v1_1
# -- Compiling module ipsxb_ddrphy_slice_top_v1_4
# -- Compiling module ipsxb_ddrphy_pll_v1_0
# -- Compiling module ipsxb_distributed_fifo_v1_0
# -- Compiling module ipsxb_distributed_fifo_ctr_v1_0
# -- Compiling module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
# -- Compiling module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
# -- Compiling module GTP_DLL
# -- Compiling module GTP_DDC_E1
# -- Compiling module GTP_OSERDES
# -- Compiling module GTP_OUTBUFT
# -- Compiling module GTP_OUTBUFTCO
# -- Compiling module GTP_GRS
# -- Compiling module GTP_CLKBUFG
# -- Compiling module GTP_PLL_E3
# -- Compiling module GTP_IOCLKBUF
# -- Compiling module GTP_IOCLKDIV
# -- Compiling module GTP_IOBUFCO
# -- Compiling module GTP_IOBUF
# -- Compiling module GTP_IODELAY
# -- Compiling module GTP_ISERDES
# -- Compiling module DDR3_50H
# -- Compiling module DDR3_50H_ddrphy_top
# -- Compiling module GTP_DRM9K
# -- Compiling module GTP_DRM18K
# 
# Referenced (but uncompiled) modules or primitives:
# 	pll
# 
# Top level modules:
# 	hdmi_ddr_ov5640_top
# 	ddr_test_top_tb
# 	axi_bist_top_v1_0
# End time: 17:01:49 on May 25,2023, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
