Info: constraining clock net 'clk25_0__io' to 25.00 MHz
Info: constraining clock net 'clk' to 25.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:       126/83640     0%
Info:         logic LUTs:     62/83640     0%
Info:         carry LUTs:     64/83640     0%
Info:           RAM LUTs:      0/41820     0%
Info:          RAMW LUTs:      0/20910     0%

Info:      Total DFFs:       212/83640     0%

Info: Packing IOs..
Info: esp32_spi_0__gpio0__io feeds TRELLIS_IO pin_esp32_spi_0__gpio0.esp32_spi_0__gpio0_0, removing $nextpnr_iobuf esp32_spi_0__gpio0__io.
Info: pin 'pin_esp32_spi_0__gpio0.esp32_spi_0__gpio0_0' constrained to Bel 'X0/Y86/PIOD'.
Info: uart_0__tx__io feeds TRELLIS_IO pin_uart_0__tx.uart_0__tx_0, removing $nextpnr_obuf uart_0__tx__io.
Info: pin 'pin_uart_0__tx.uart_0__tx_0' constrained to Bel 'X0/Y56/PIOC'.
Info: uart_0__rx__io feeds TRELLIS_IO pin_uart_0__rx.uart_0__rx_0, removing $nextpnr_ibuf uart_0__rx__io.
Info: pin 'pin_uart_0__rx.uart_0__rx_0' constrained to Bel 'X0/Y89/PIOB'.
Info: uart_0__rts__io feeds TRELLIS_IO pin_uart_0__rts.uart_0__rts_0, removing $nextpnr_ibuf uart_0__rts__io.
Info: pin 'pin_uart_0__rts.uart_0__rts_0' constrained to Bel 'X0/Y86/PIOB'.
Info: uart_0__dtr__io feeds TRELLIS_IO pin_uart_0__dtr.uart_0__dtr_0, removing $nextpnr_ibuf uart_0__dtr__io.
Info: pin 'pin_uart_0__dtr.uart_0__dtr_0' constrained to Bel 'X0/Y89/PIOD'.
Info: led_7__io feeds TRELLIS_IO pin_led_7.led_7_0, removing $nextpnr_obuf led_7__io.
Info: pin 'pin_led_7.led_7_0' constrained to Bel 'X0/Y41/PIOD'.
Info: led_6__io feeds TRELLIS_IO pin_led_6.led_6_0, removing $nextpnr_obuf led_6__io.
Info: pin 'pin_led_6.led_6_0' constrained to Bel 'X0/Y38/PIOD'.
Info: led_5__io feeds TRELLIS_IO pin_led_5.led_5_0, removing $nextpnr_obuf led_5__io.
Info: pin 'pin_led_5.led_5_0' constrained to Bel 'X0/Y44/PIOD'.
Info: led_4__io feeds TRELLIS_IO pin_led_4.led_4_0, removing $nextpnr_obuf led_4__io.
Info: pin 'pin_led_4.led_4_0' constrained to Bel 'X0/Y38/PIOB'.
Info: led_3__io feeds TRELLIS_IO pin_led_3.led_3_0, removing $nextpnr_obuf led_3__io.
Info: pin 'pin_led_3.led_3_0' constrained to Bel 'X0/Y38/PIOC'.
Info: led_2__io feeds TRELLIS_IO pin_led_2.led_2_0, removing $nextpnr_obuf led_2__io.
Info: pin 'pin_led_2.led_2_0' constrained to Bel 'X0/Y38/PIOA'.
Info: led_1__io feeds TRELLIS_IO pin_led_1.led_1_0, removing $nextpnr_obuf led_1__io.
Info: pin 'pin_led_1.led_1_0' constrained to Bel 'X0/Y35/PIOD'.
Info: led_0__io feeds TRELLIS_IO pin_led_0.led_0_0, removing $nextpnr_obuf led_0__io.
Info: pin 'pin_led_0.led_0_0' constrained to Bel 'X0/Y35/PIOC'.
Info: esp32_spi_0__tx__io feeds TRELLIS_IO pin_esp32_spi_0__tx.esp32_spi_0__tx_0, removing $nextpnr_obuf esp32_spi_0__tx__io.
Info: pin 'pin_esp32_spi_0__tx.esp32_spi_0__tx_0' constrained to Bel 'X0/Y50/PIOD'.
Info: esp32_spi_0__rx__io feeds TRELLIS_IO pin_esp32_spi_0__rx.esp32_spi_0__rx_0, removing $nextpnr_ibuf esp32_spi_0__rx__io.
Info: pin 'pin_esp32_spi_0__rx.esp32_spi_0__rx_0' constrained to Bel 'X0/Y56/PIOA'.
Info: pin 'esp32_spi_0__gpio5_cs__io$tr_io' constrained to Bel 'X0/Y83/PIOC'.
Info: pin 'esp32_spi_0__gpio4_copi__io$tr_io' constrained to Bel 'X0/Y53/PIOC'.
Info: pin 'esp32_spi_0__gpio16_sclk__io$tr_io' constrained to Bel 'X0/Y89/PIOC'.
Info: esp32_spi_0__gpio12_cipo__io feeds TRELLIS_IO pin_esp32_spi_0__gpio12_cipo.esp32_spi_0__gpio12_cipo_0, removing $nextpnr_obuf esp32_spi_0__gpio12_cipo__io.
Info: pin 'pin_esp32_spi_0__gpio12_cipo.esp32_spi_0__gpio12_cipo_0' constrained to Bel 'X0/Y53/PIOD'.
Info: esp32_spi_0__en__io feeds TRELLIS_IO pin_esp32_spi_0__en.esp32_spi_0__en_0, removing $nextpnr_obuf esp32_spi_0__en__io.
Info: pin 'pin_esp32_spi_0__en.esp32_spi_0__en_0' constrained to Bel 'X0/Y47/PIOB'.
Info: clk25_0__io feeds TRELLIS_IO pin_clk25_0.clk25_0_0, removing $nextpnr_ibuf clk25_0__io.
Info: pin 'pin_clk25_0.clk25_0_0' constrained to Bel 'X0/Y47/PIOA'.
Info: pin 'button_up_0__io$tr_io' constrained to Bel 'X126/Y89/PIOB'.
Info: button_right_0__io feeds TRELLIS_IO pin_button_right_0.button_right_0_0, removing $nextpnr_ibuf button_right_0__io.
Info: pin 'pin_button_right_0.button_right_0_0' constrained to Bel 'X126/Y17/PIOD'.
Info: button_pwr_0__io feeds TRELLIS_IO pin_button_pwr_0.button_pwr_0_0, removing $nextpnr_ibuf button_pwr_0__io.
Info: pin 'pin_button_pwr_0.button_pwr_0_0' constrained to Bel 'X6/Y0/PIOB'.
Info: button_left_0__io feeds TRELLIS_IO pin_button_left_0.button_left_0_0, removing $nextpnr_ibuf button_left_0__io.
Info: pin 'pin_button_left_0.button_left_0_0' constrained to Bel 'X6/Y95/PIOA'.
Info: pin 'button_fire_1__io$tr_io' constrained to Bel 'X4/Y95/PIOB'.
Info: pin 'button_fire_0__io$tr_io' constrained to Bel 'X4/Y95/PIOA'.
Info: pin 'button_down_0__io$tr_io' constrained to Bel 'X6/Y95/PIOB'.
Info: Packing constants..
Info: Packing carries...
Info: Finding LUTFF pairs...
Info: Packing LUT5-7s...
Info: Finding LUT-LUT pairs...
Info: Packing paired LUTs into a SLICE...
Info: Packing unpaired LUTs into a SLICE...
Info: Packing unpaired FFs into a SLICE...
Info: Generating derived timing constraints...
Info: Promoting globals...
Info:     promoting clock net sync_1e6_clk to global network
Info:     promoting clock net clk to global network
Info: Checksum: 0xcb7bad92

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xa1392aa2

Info: Device utilisation:
Info: 	       TRELLIS_SLICE:   147/41820     0%
Info: 	          TRELLIS_IO:    28/  365     7%
Info: 	                DCCA:     2/   56     3%
Info: 	              DP16KD:     0/  208     0%
Info: 	          MULT18X18D:     0/  156     0%
Info: 	              ALU54B:     0/   78     0%
Info: 	             EHXPLLL:     0/    4     0%
Info: 	             EXTREFB:     0/    2     0%
Info: 	                DCUA:     0/    2     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:     0/  224     0%
Info: 	            SIOLOGIC:     0/  141     0%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/   14     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%
Info: 	                DCSC:     0/    2     0%

Info: Placed 28 cells based on constraints.
Info: Creating initial analytic placement for 113 cells, random placement wirelen = 13518.
Info:     at initial placer iter 0, wirelen = 742
Info:     at initial placer iter 1, wirelen = 673
Info:     at initial placer iter 2, wirelen = 687
Info:     at initial placer iter 3, wirelen = 681
Info: Running main analytical placer.
Info:     at iteration #1, type TRELLIS_SLICE: wirelen solved = 689, spread = 1002, legal = 1087; time = 0.01s
Info:     at iteration #2, type TRELLIS_SLICE: wirelen solved = 673, spread = 1048, legal = 1156; time = 0.01s
Info:     at iteration #3, type TRELLIS_SLICE: wirelen solved = 684, spread = 1163, legal = 1165; time = 0.01s
Info:     at iteration #4, type TRELLIS_SLICE: wirelen solved = 675, spread = 987, legal = 999; time = 0.01s
Info:     at iteration #5, type TRELLIS_SLICE: wirelen solved = 695, spread = 1131, legal = 1192; time = 0.01s
Info:     at iteration #6, type TRELLIS_SLICE: wirelen solved = 746, spread = 1071, legal = 1132; time = 0.01s
Info:     at iteration #7, type TRELLIS_SLICE: wirelen solved = 782, spread = 1025, legal = 1084; time = 0.01s
Info:     at iteration #8, type TRELLIS_SLICE: wirelen solved = 748, spread = 976, legal = 1046; time = 0.01s
Info:     at iteration #9, type TRELLIS_SLICE: wirelen solved = 793, spread = 958, legal = 1072; time = 0.01s
Info: HeAP Placer Time: 0.10s
Info:   of which solving equations: 0.05s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 191, wirelen = 999
Info:   at iteration #5: temp = 0.000000, timing cost = 127, wirelen = 933
Info:   at iteration #5: temp = 0.000000, timing cost = 122, wirelen = 934 
Info: SA placement time 0.03s

Info: Max frequency for clock '$glbnet$sync_1e6_clk': 119.70 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock          '$glbnet$clk': 170.39 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                      -> posedge $glbnet$clk         : 15.96 ns
Info: Max delay posedge $glbnet$clk          -> <async>                     : 5.93 ns
Info: Max delay posedge $glbnet$clk          -> posedge $glbnet$sync_1e6_clk: 3.71 ns
Info: Max delay posedge $glbnet$sync_1e6_clk -> <async>                     : 6.68 ns
Info: Max delay posedge $glbnet$sync_1e6_clk -> posedge $glbnet$clk         : 1.73 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 24040,  26943) |+
Info: [ 26943,  29846) | 
Info: [ 29846,  32749) |+
Info: [ 32749,  35652) |***+
Info: [ 35652,  38555) |******+
Info: [ 38555,  41458) |+
Info: [ 41458,  44361) | 
Info: [ 44361,  47264) | 
Info: [ 47264,  50167) | 
Info: [ 50167,  53070) | 
Info: [ 53070,  55973) | 
Info: [ 55973,  58876) | 
Info: [ 58876,  61779) | 
Info: [ 61779,  64682) | 
Info: [ 64682,  67585) | 
Info: [ 67585,  70488) | 
Info: [ 70488,  73391) | 
Info: [ 73391,  76294) |*************+
Info: [ 76294,  79197) |**********+
Info: [ 79197,  82100) |************************************************************ 
Info: Checksum: 0xe51b1372
Info: Routing globals...
Info:     routing clock net $glbnet$clk using global 0
Info:     routing clock net $glbnet$sync_1e6_clk using global 1

Info: Routing..
Info: Setting up routing queue.
Info: Routing 494 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        583 |       88        495 |   88   495 |         0|       0.19       0.19|
Info: Routing complete.
Info: Router1 time 0.19s
Info: Checksum: 0xeb04a7dc

Info: Critical path report for clock '$glbnet$sync_1e6_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source tb.dut.delayer.counter_out_TRELLIS_FF_Q_28_DI_LUT4_Z_SLICE.Q0
Info:  1.3  1.9    Net tb.dut.delayer_counter_out[3] budget 0.000000 ns (4,36) -> (2,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_3$CCU2_SLICE.B1
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:11
Info:  0.4  2.3  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_3$CCU2_SLICE.FCO
Info:  0.0  2.3    Net tb.dut.delayer_start_LUT4_D_C[3] budget 0.000000 ns (2,37) -> (2,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_2$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.4  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_2$CCU2_SLICE.FCO
Info:  0.0  2.4    Net tb.dut.delayer_start_LUT4_D_C[5] budget 0.000000 ns (2,37) -> (3,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.4  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_SLICE.FCO
Info:  0.0  2.4    Net tb.dut.delayer_start_LUT4_D_C[7] budget 0.000000 ns (3,37) -> (3,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.5  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_SLICE.FCO
Info:  0.0  2.5    Net tb.dut.delayer_start_LUT4_D_C[9] budget 0.000000 ns (3,37) -> (3,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_13$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.6  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_13$CCU2_SLICE.FCO
Info:  0.0  2.6    Net tb.dut.delayer_start_LUT4_D_C[11] budget 0.000000 ns (3,37) -> (3,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_12$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.7  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_12$CCU2_SLICE.FCO
Info:  0.0  2.7    Net tb.dut.delayer_start_LUT4_D_C[13] budget 0.000000 ns (3,37) -> (4,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_11$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.7  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_11$CCU2_SLICE.FCO
Info:  0.0  2.7    Net tb.dut.delayer_start_LUT4_D_C[15] budget 0.000000 ns (4,37) -> (4,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_10$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.8  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_10$CCU2_SLICE.FCO
Info:  0.0  2.8    Net tb.dut.delayer_start_LUT4_D_C[17] budget 0.000000 ns (4,37) -> (4,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_9$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.9  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_9$CCU2_SLICE.FCO
Info:  0.0  2.9    Net tb.dut.delayer_start_LUT4_D_C[19] budget 0.000000 ns (4,37) -> (4,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_8$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.9  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_8$CCU2_SLICE.FCO
Info:  0.0  2.9    Net tb.dut.delayer_start_LUT4_D_C[21] budget 0.000000 ns (4,37) -> (5,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_7$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  3.0  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_7$CCU2_SLICE.FCO
Info:  0.0  3.0    Net tb.dut.delayer_start_LUT4_D_C[23] budget 0.000000 ns (5,37) -> (5,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_6$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  3.1  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_6$CCU2_SLICE.FCO
Info:  0.0  3.1    Net tb.dut.delayer_start_LUT4_D_C[25] budget 0.000000 ns (5,37) -> (5,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_5$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  3.2  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_5$CCU2_SLICE.FCO
Info:  0.0  3.2    Net tb.dut.delayer_start_LUT4_D_C[27] budget 0.000000 ns (5,37) -> (5,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_4$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  3.2  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_4$CCU2_SLICE.FCO
Info:  0.0  3.2    Net tb.dut.delayer_start_LUT4_D_C[29] budget 0.000000 ns (5,37) -> (6,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  3.3  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT$CCU2_SLICE.FCO
Info:  0.0  3.3    Net $nextpnr_CCU2C_1$CIN budget 0.000000 ns (6,37) -> (6,37)
Info:                Sink $nextpnr_CCU2C_1$CCU2_SLICE.FCI
Info:  0.4  3.7  Source $nextpnr_CCU2C_1$CCU2_SLICE.F0
Info:  0.9  4.7    Net tb.dut.delayer_start_LUT4_D_C[31] budget 26.795000 ns (6,37) -> (4,36)
Info:                Sink tb.dut.delayer.counter_out_TRELLIS_FF_Q_28_DI_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.2  4.9  Source tb.dut.delayer.counter_out_TRELLIS_FF_Q_28_DI_LUT4_Z_SLICE.F1
Info:  0.9  5.8    Net tb.dut.delayer_start_LUT4_D_Z[0] budget 26.795000 ns (4,36) -> (6,35)
Info:                Sink tb.dut.delayer.counter_out_TRELLIS_FF_Q_DI_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  6.0  Source tb.dut.delayer.counter_out_TRELLIS_FF_Q_DI_LUT4_Z_SLICE.F1
Info:  0.1  6.2    Net tb.dut.delayer.counter_out_TRELLIS_FF_Q_DI budget 26.794001 ns (6,35) -> (6,35)
Info:                Sink tb.dut.delayer.counter_out_TRELLIS_FF_Q_DI_LUT4_Z_SLICE.DI1
Info:  0.0  6.2  Setup tb.dut.delayer.counter_out_TRELLIS_FF_Q_DI_LUT4_Z_SLICE.DI1
Info: 2.9 ns logic, 3.3 ns routing

Info: Critical path report for clock '$glbnet$clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source tb.sync_1e6_rst_TRELLIS_FF_Q_SLICE.Q0
Info:  1.7  2.2    Net rst budget 82.807999 ns (4,30) -> (9,19)
Info:                Sink tb.clk_counter_TRELLIS_FF_Q_LSR_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  tests/feb17_restructure_tests/test1_amlib_timers.py:114
Info:  0.3  2.5  Source tb.clk_counter_TRELLIS_FF_Q_LSR_PFUMX_Z_SLICE.OFX0
Info:  0.3  2.7    Net tb.clk_counter_TRELLIS_FF_Q_LSR budget 19.325001 ns (9,19) -> (9,19)
Info:                Sink tb.clk_counter_TRELLIS_FF_Q_DI_LUT4_Z_1_SLICE.LSR
Info:  0.4  3.2  Setup tb.clk_counter_TRELLIS_FF_Q_DI_LUT4_Z_1_SLICE.LSR
Info: 1.2 ns logic, 2.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk':
Info: curr total
Info:  0.0  0.0  Source pin_button_right_0.button_right_0_0.O
Info:  6.5  6.5    Net pin_button_right_0_button_right_0__i budget 40.000000 ns (126,17) -> (6,18)
Info:                Sink i_button_ffsync_i_unsync_buttons__right_TRELLIS_FF_Q_SLICE.M0
Info:                Defined in:
Info:                  /home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143
Info:  0.0  6.5  Setup i_button_ffsync_i_unsync_buttons__right_TRELLIS_FF_Q_SLICE.M0
Info: 0.0 ns logic, 6.5 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source pin_uart_0__dtr.uart_0__dtr__i_LUT4_C_SLICE.Q0
Info:  2.6  3.1    Net pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o budget 82.807999 ns (2,56) -> (0,86)
Info:                Sink pin_esp32_spi_0__gpio0.esp32_spi_0__gpio0_0.I
Info:                Defined in:
Info:                  /home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143
Info: 0.5 ns logic, 2.6 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk' -> 'posedge $glbnet$sync_1e6_clk':
Info: curr total
Info:  0.5  0.5  Source tb.sync_1e6_rst_TRELLIS_FF_Q_SLICE.Q0
Info:  1.5  2.0    Net rst budget 82.384003 ns (4,30) -> (7,36)
Info:                Sink tb.dut.delayer.counter_out_TRELLIS_FF_Q_11_DI_LUT4_Z_SLICE.LSR
Info:                Defined in:
Info:                  tests/feb17_restructure_tests/test1_amlib_timers.py:114
Info:  0.4  2.5  Setup tb.dut.delayer.counter_out_TRELLIS_FF_Q_11_DI_LUT4_Z_SLICE.LSR
Info: 0.9 ns logic, 1.5 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$sync_1e6_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source tb.dut.delayer.counter_out_TRELLIS_FF_Q_28_DI_LUT4_Z_SLICE.Q0
Info:  1.3  1.9    Net tb.dut.delayer_counter_out[3] budget 0.000000 ns (4,36) -> (2,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_3$CCU2_SLICE.B1
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:11
Info:  0.4  2.3  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_3$CCU2_SLICE.FCO
Info:  0.0  2.3    Net tb.dut.delayer_start_LUT4_D_C[3] budget 0.000000 ns (2,37) -> (2,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_2$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.4  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_2$CCU2_SLICE.FCO
Info:  0.0  2.4    Net tb.dut.delayer_start_LUT4_D_C[5] budget 0.000000 ns (2,37) -> (3,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.4  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_SLICE.FCO
Info:  0.0  2.4    Net tb.dut.delayer_start_LUT4_D_C[7] budget 0.000000 ns (3,37) -> (3,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.5  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_SLICE.FCO
Info:  0.0  2.5    Net tb.dut.delayer_start_LUT4_D_C[9] budget 0.000000 ns (3,37) -> (3,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_13$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.6  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_13$CCU2_SLICE.FCO
Info:  0.0  2.6    Net tb.dut.delayer_start_LUT4_D_C[11] budget 0.000000 ns (3,37) -> (3,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_12$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.7  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_12$CCU2_SLICE.FCO
Info:  0.0  2.7    Net tb.dut.delayer_start_LUT4_D_C[13] budget 0.000000 ns (3,37) -> (4,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_11$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.7  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_11$CCU2_SLICE.FCO
Info:  0.0  2.7    Net tb.dut.delayer_start_LUT4_D_C[15] budget 0.000000 ns (4,37) -> (4,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_10$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.8  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_10$CCU2_SLICE.FCO
Info:  0.0  2.8    Net tb.dut.delayer_start_LUT4_D_C[17] budget 0.000000 ns (4,37) -> (4,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_9$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.9  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_9$CCU2_SLICE.FCO
Info:  0.0  2.9    Net tb.dut.delayer_start_LUT4_D_C[19] budget 0.000000 ns (4,37) -> (4,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_8$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.9  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_8$CCU2_SLICE.FCO
Info:  0.0  2.9    Net tb.dut.delayer_start_LUT4_D_C[21] budget 0.000000 ns (4,37) -> (5,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_7$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  3.0  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_7$CCU2_SLICE.FCO
Info:  0.0  3.0    Net tb.dut.delayer_start_LUT4_D_C[23] budget 0.000000 ns (5,37) -> (5,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_6$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  3.1  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_6$CCU2_SLICE.FCO
Info:  0.0  3.1    Net tb.dut.delayer_start_LUT4_D_C[25] budget 0.000000 ns (5,37) -> (5,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_5$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  3.2  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_5$CCU2_SLICE.FCO
Info:  0.0  3.2    Net tb.dut.delayer_start_LUT4_D_C[27] budget 0.000000 ns (5,37) -> (5,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_4$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  3.2  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_4$CCU2_SLICE.FCO
Info:  0.0  3.2    Net tb.dut.delayer_start_LUT4_D_C[29] budget 0.000000 ns (5,37) -> (6,37)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  3.3  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT$CCU2_SLICE.FCO
Info:  0.0  3.3    Net $nextpnr_CCU2C_1$CIN budget 0.000000 ns (6,37) -> (6,37)
Info:                Sink $nextpnr_CCU2C_1$CCU2_SLICE.FCI
Info:  0.4  3.7  Source $nextpnr_CCU2C_1$CCU2_SLICE.F0
Info:  0.7  4.5    Net tb.dut.delayer_start_LUT4_D_C[31] budget 40.310001 ns (6,37) -> (4,38)
Info:                Sink tb.dut.delayer_start_LUT4_C_SLICE.D1
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.2  4.7  Source tb.dut.delayer_start_LUT4_C_SLICE.F1
Info:  0.7  5.4    Net tb.dut.delayer_start_LUT4_C_Z[4] budget 40.310001 ns (4,38) -> (3,38)
Info:                Sink tb.dut.delayer.fsm_state_TRELLIS_FF_Q_CE_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.0  5.4  Setup tb.dut.delayer.fsm_state_TRELLIS_FF_Q_CE_PFUMX_Z_SLICE.M0
Info: 2.6 ns logic, 2.7 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$sync_1e6_clk' -> 'posedge $glbnet$clk':
Info: curr total
Info:  0.5  0.5  Source tb.ui__reset$3_TRELLIS_FF_Q_SLICE.Q0
Info:  0.7  1.2    Net tb.ui__reset$3 budget 39.474998 ns (4,28) -> (4,30)
Info:                Sink tb.sync_1e6_rst_TRELLIS_FF_Q_SLICE.M0
Info:                Defined in:
Info:                  tests/feb17_restructure_tests/test1_amlib_timers.py:89
Info:  0.0  1.2  Setup tb.sync_1e6_rst_TRELLIS_FF_Q_SLICE.M0
Info: 0.5 ns logic, 0.7 ns routing

Info: Max frequency for clock '$glbnet$sync_1e6_clk': 162.42 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock          '$glbnet$clk': 316.06 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                      -> posedge $glbnet$clk         : 6.53 ns
Info: Max delay posedge $glbnet$clk          -> <async>                     : 3.09 ns
Info: Max delay posedge $glbnet$clk          -> posedge $glbnet$sync_1e6_clk: 2.45 ns
Info: Max delay posedge $glbnet$sync_1e6_clk -> <async>                     : 5.36 ns
Info: Max delay posedge $glbnet$sync_1e6_clk -> posedge $glbnet$clk         : 1.23 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 33470,  35916) |+
Info: [ 35916,  38362) |******+
Info: [ 38362,  40808) |***+
Info: [ 40808,  43254) | 
Info: [ 43254,  45700) | 
Info: [ 45700,  48146) | 
Info: [ 48146,  50592) | 
Info: [ 50592,  53038) | 
Info: [ 53038,  55484) | 
Info: [ 55484,  57930) | 
Info: [ 57930,  60376) | 
Info: [ 60376,  62822) | 
Info: [ 62822,  65268) | 
Info: [ 65268,  67714) | 
Info: [ 67714,  70160) | 
Info: [ 70160,  72606) | 
Info: [ 72606,  75052) | 
Info: [ 75052,  77498) |******+
Info: [ 77498,  79944) |*****+
Info: [ 79944,  82390) |************************************************************ 

Info: Program finished normally.
